
mcu_lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000037a4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000138  080038b0  080038b0  000138b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039e8  080039e8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080039e8  080039e8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080039e8  080039e8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039e8  080039e8  000139e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080039ec  080039ec  000139ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080039f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000450  20000070  08003a60  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004c0  08003a60  000204c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000edf5  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002751  00000000  00000000  0002ee8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e20  00000000  00000000  000315e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001927e  00000000  00000000  00032400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000ecf3  00000000  00000000  0004b67e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0008a49a  00000000  00000000  0005a371  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  000e480b  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000d00  00000000  00000000  000e4860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004044  00000000  00000000  000e5560  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003898 	.word	0x08003898

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003898 	.word	0x08003898

0800014c <SCH_Go_To_Sleep>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void SCH_Go_To_Sleep() {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	HAL_SuspendTick();
 8000150:	f000 fefe 	bl	8000f50 <HAL_SuspendTick>
	HAL_GPIO_WritePin(LED_SLEEP_GPIO_Port, LED_SLEEP_Pin, 0); // Just to indicate sleep mode is active
 8000154:	2200      	movs	r2, #0
 8000156:	2102      	movs	r1, #2
 8000158:	4805      	ldr	r0, [pc, #20]	; (8000170 <SCH_Go_To_Sleep+0x24>)
 800015a:	f001 f99d 	bl	8001498 <HAL_GPIO_WritePin>
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800015e:	2101      	movs	r1, #1
 8000160:	2000      	movs	r0, #0
 8000162:	f001 fa35 	bl	80015d0 <HAL_PWR_EnterSLEEPMode>
	HAL_ResumeTick();
 8000166:	f000 ff01 	bl	8000f6c <HAL_ResumeTick>
}
 800016a:	bf00      	nop
 800016c:	bd80      	pop	{r7, pc}
 800016e:	bf00      	nop
 8000170:	40010800 	.word	0x40010800

08000174 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000174:	b580      	push	{r7, lr}
 8000176:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000178:	f000 fe88 	bl	8000e8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800017c:	f000 f84e 	bl	800021c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000180:	f000 f968 	bl	8000454 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000184:	f000 f93c 	bl	8000400 <MX_USART1_UART_Init>
  MX_IWDG_Init();
 8000188:	f000 f886 	bl	8000298 <MX_IWDG_Init>
  MX_TIM2_Init();
 800018c:	f000 f89e 	bl	80002cc <MX_TIM2_Init>
  MX_TIM3_Init();
 8000190:	f000 f8e8 	bl	8000364 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000194:	4819      	ldr	r0, [pc, #100]	; (80001fc <main+0x88>)
 8000196:	f001 fea1 	bl	8001edc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 800019a:	4819      	ldr	r0, [pc, #100]	; (8000200 <main+0x8c>)
 800019c:	f001 fe9e 	bl	8001edc <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Init();
 80001a0:	f000 f9e0 	bl	8000564 <SCH_Init>
  SCH_Add_Task(&task0, 0, 50);
 80001a4:	2232      	movs	r2, #50	; 0x32
 80001a6:	2100      	movs	r1, #0
 80001a8:	4816      	ldr	r0, [pc, #88]	; (8000204 <main+0x90>)
 80001aa:	f000 fa4d 	bl	8000648 <SCH_Add_Task>
  SCH_Add_Task(&task1, 3, 100);
 80001ae:	2264      	movs	r2, #100	; 0x64
 80001b0:	2103      	movs	r1, #3
 80001b2:	4815      	ldr	r0, [pc, #84]	; (8000208 <main+0x94>)
 80001b4:	f000 fa48 	bl	8000648 <SCH_Add_Task>
  SCH_Add_Task(&task2, 5, 150);
 80001b8:	2296      	movs	r2, #150	; 0x96
 80001ba:	2105      	movs	r1, #5
 80001bc:	4813      	ldr	r0, [pc, #76]	; (800020c <main+0x98>)
 80001be:	f000 fa43 	bl	8000648 <SCH_Add_Task>
  SCH_Add_Task(&task3, 7, 200);
 80001c2:	22c8      	movs	r2, #200	; 0xc8
 80001c4:	2107      	movs	r1, #7
 80001c6:	4812      	ldr	r0, [pc, #72]	; (8000210 <main+0x9c>)
 80001c8:	f000 fa3e 	bl	8000648 <SCH_Add_Task>
  SCH_Add_Task(&task4, 9, 250);
 80001cc:	22fa      	movs	r2, #250	; 0xfa
 80001ce:	2109      	movs	r1, #9
 80001d0:	4810      	ldr	r0, [pc, #64]	; (8000214 <main+0xa0>)
 80001d2:	f000 fa39 	bl	8000648 <SCH_Add_Task>
  find_new_min_task();
 80001d6:	f000 fbd5 	bl	8000984 <find_new_min_task>

  while (1)
  {
	  // turn on LED for indicate when not in sleep mode
	  HAL_GPIO_WritePin(LED_SLEEP_GPIO_Port, LED_SLEEP_Pin, 0);
 80001da:	2200      	movs	r2, #0
 80001dc:	2102      	movs	r1, #2
 80001de:	480e      	ldr	r0, [pc, #56]	; (8000218 <main+0xa4>)
 80001e0:	f001 f95a 	bl	8001498 <HAL_GPIO_WritePin>
	  Watchdog_Refresh();
 80001e4:	f000 fe22 	bl	8000e2c <Watchdog_Refresh>
	  SCH_Dispatch_Tasks();
 80001e8:	f000 fa86 	bl	80006f8 <SCH_Dispatch_Tasks>
	  // SCH go to sleep, wait for any interrupt.
	  SCH_Go_To_Sleep();
 80001ec:	f7ff ffae 	bl	800014c <SCH_Go_To_Sleep>
	  // turn of LED for indicate while MCU is sleeping.
	  HAL_GPIO_WritePin(LED_SLEEP_GPIO_Port, LED_SLEEP_Pin, 1);
 80001f0:	2201      	movs	r2, #1
 80001f2:	2102      	movs	r1, #2
 80001f4:	4808      	ldr	r0, [pc, #32]	; (8000218 <main+0xa4>)
 80001f6:	f001 f94f 	bl	8001498 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_SLEEP_GPIO_Port, LED_SLEEP_Pin, 0);
 80001fa:	e7ee      	b.n	80001da <main+0x66>
 80001fc:	20000144 	.word	0x20000144
 8000200:	200000b8 	.word	0x200000b8
 8000204:	08000d39 	.word	0x08000d39
 8000208:	08000d61 	.word	0x08000d61
 800020c:	08000d89 	.word	0x08000d89
 8000210:	08000db1 	.word	0x08000db1
 8000214:	08000dd9 	.word	0x08000dd9
 8000218:	40010800 	.word	0x40010800

0800021c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b090      	sub	sp, #64	; 0x40
 8000220:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000222:	f107 0318 	add.w	r3, r7, #24
 8000226:	2228      	movs	r2, #40	; 0x28
 8000228:	2100      	movs	r1, #0
 800022a:	4618      	mov	r0, r3
 800022c:	f002 fbcc 	bl	80029c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000230:	1d3b      	adds	r3, r7, #4
 8000232:	2200      	movs	r2, #0
 8000234:	601a      	str	r2, [r3, #0]
 8000236:	605a      	str	r2, [r3, #4]
 8000238:	609a      	str	r2, [r3, #8]
 800023a:	60da      	str	r2, [r3, #12]
 800023c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800023e:	230a      	movs	r3, #10
 8000240:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000242:	2301      	movs	r3, #1
 8000244:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000246:	2310      	movs	r3, #16
 8000248:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800024a:	2301      	movs	r3, #1
 800024c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800024e:	2300      	movs	r3, #0
 8000250:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000252:	f107 0318 	add.w	r3, r7, #24
 8000256:	4618      	mov	r0, r3
 8000258:	f001 f9d6 	bl	8001608 <HAL_RCC_OscConfig>
 800025c:	4603      	mov	r3, r0
 800025e:	2b00      	cmp	r3, #0
 8000260:	d001      	beq.n	8000266 <SystemClock_Config+0x4a>
  {
    Error_Handler();
 8000262:	f000 f979 	bl	8000558 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000266:	230f      	movs	r3, #15
 8000268:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800026a:	2300      	movs	r3, #0
 800026c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800026e:	2300      	movs	r3, #0
 8000270:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000272:	2300      	movs	r3, #0
 8000274:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000276:	2300      	movs	r3, #0
 8000278:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800027a:	1d3b      	adds	r3, r7, #4
 800027c:	2100      	movs	r1, #0
 800027e:	4618      	mov	r0, r3
 8000280:	f001 fc42 	bl	8001b08 <HAL_RCC_ClockConfig>
 8000284:	4603      	mov	r3, r0
 8000286:	2b00      	cmp	r3, #0
 8000288:	d001      	beq.n	800028e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800028a:	f000 f965 	bl	8000558 <Error_Handler>
  }
}
 800028e:	bf00      	nop
 8000290:	3740      	adds	r7, #64	; 0x40
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
	...

08000298 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800029c:	4b09      	ldr	r3, [pc, #36]	; (80002c4 <MX_IWDG_Init+0x2c>)
 800029e:	4a0a      	ldr	r2, [pc, #40]	; (80002c8 <MX_IWDG_Init+0x30>)
 80002a0:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 80002a2:	4b08      	ldr	r3, [pc, #32]	; (80002c4 <MX_IWDG_Init+0x2c>)
 80002a4:	2203      	movs	r2, #3
 80002a6:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 80002a8:	4b06      	ldr	r3, [pc, #24]	; (80002c4 <MX_IWDG_Init+0x2c>)
 80002aa:	f640 72ff 	movw	r2, #4095	; 0xfff
 80002ae:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80002b0:	4804      	ldr	r0, [pc, #16]	; (80002c4 <MX_IWDG_Init+0x2c>)
 80002b2:	f001 f93b 	bl	800152c <HAL_IWDG_Init>
 80002b6:	4603      	mov	r3, r0
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d001      	beq.n	80002c0 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 80002bc:	f000 f94c 	bl	8000558 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80002c0:	bf00      	nop
 80002c2:	bd80      	pop	{r7, pc}
 80002c4:	200000ac 	.word	0x200000ac
 80002c8:	40003000 	.word	0x40003000

080002cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b086      	sub	sp, #24
 80002d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002d2:	f107 0308 	add.w	r3, r7, #8
 80002d6:	2200      	movs	r2, #0
 80002d8:	601a      	str	r2, [r3, #0]
 80002da:	605a      	str	r2, [r3, #4]
 80002dc:	609a      	str	r2, [r3, #8]
 80002de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002e0:	463b      	mov	r3, r7
 80002e2:	2200      	movs	r2, #0
 80002e4:	601a      	str	r2, [r3, #0]
 80002e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80002e8:	4b1d      	ldr	r3, [pc, #116]	; (8000360 <MX_TIM2_Init+0x94>)
 80002ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80002ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80002f0:	4b1b      	ldr	r3, [pc, #108]	; (8000360 <MX_TIM2_Init+0x94>)
 80002f2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80002f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002f8:	4b19      	ldr	r3, [pc, #100]	; (8000360 <MX_TIM2_Init+0x94>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80002fe:	4b18      	ldr	r3, [pc, #96]	; (8000360 <MX_TIM2_Init+0x94>)
 8000300:	2209      	movs	r2, #9
 8000302:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000304:	4b16      	ldr	r3, [pc, #88]	; (8000360 <MX_TIM2_Init+0x94>)
 8000306:	2200      	movs	r2, #0
 8000308:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800030a:	4b15      	ldr	r3, [pc, #84]	; (8000360 <MX_TIM2_Init+0x94>)
 800030c:	2200      	movs	r2, #0
 800030e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000310:	4813      	ldr	r0, [pc, #76]	; (8000360 <MX_TIM2_Init+0x94>)
 8000312:	f001 fd93 	bl	8001e3c <HAL_TIM_Base_Init>
 8000316:	4603      	mov	r3, r0
 8000318:	2b00      	cmp	r3, #0
 800031a:	d001      	beq.n	8000320 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800031c:	f000 f91c 	bl	8000558 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000320:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000324:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000326:	f107 0308 	add.w	r3, r7, #8
 800032a:	4619      	mov	r1, r3
 800032c:	480c      	ldr	r0, [pc, #48]	; (8000360 <MX_TIM2_Init+0x94>)
 800032e:	f001 ff29 	bl	8002184 <HAL_TIM_ConfigClockSource>
 8000332:	4603      	mov	r3, r0
 8000334:	2b00      	cmp	r3, #0
 8000336:	d001      	beq.n	800033c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000338:	f000 f90e 	bl	8000558 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800033c:	2300      	movs	r3, #0
 800033e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000340:	2300      	movs	r3, #0
 8000342:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000344:	463b      	mov	r3, r7
 8000346:	4619      	mov	r1, r3
 8000348:	4805      	ldr	r0, [pc, #20]	; (8000360 <MX_TIM2_Init+0x94>)
 800034a:	f002 f8f1 	bl	8002530 <HAL_TIMEx_MasterConfigSynchronization>
 800034e:	4603      	mov	r3, r0
 8000350:	2b00      	cmp	r3, #0
 8000352:	d001      	beq.n	8000358 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000354:	f000 f900 	bl	8000558 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000358:	bf00      	nop
 800035a:	3718      	adds	r7, #24
 800035c:	46bd      	mov	sp, r7
 800035e:	bd80      	pop	{r7, pc}
 8000360:	20000144 	.word	0x20000144

08000364 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b086      	sub	sp, #24
 8000368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800036a:	f107 0308 	add.w	r3, r7, #8
 800036e:	2200      	movs	r2, #0
 8000370:	601a      	str	r2, [r3, #0]
 8000372:	605a      	str	r2, [r3, #4]
 8000374:	609a      	str	r2, [r3, #8]
 8000376:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000378:	463b      	mov	r3, r7
 800037a:	2200      	movs	r2, #0
 800037c:	601a      	str	r2, [r3, #0]
 800037e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000380:	4b1d      	ldr	r3, [pc, #116]	; (80003f8 <MX_TIM3_Init+0x94>)
 8000382:	4a1e      	ldr	r2, [pc, #120]	; (80003fc <MX_TIM3_Init+0x98>)
 8000384:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 49999;
 8000386:	4b1c      	ldr	r3, [pc, #112]	; (80003f8 <MX_TIM3_Init+0x94>)
 8000388:	f24c 324f 	movw	r2, #49999	; 0xc34f
 800038c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800038e:	4b1a      	ldr	r3, [pc, #104]	; (80003f8 <MX_TIM3_Init+0x94>)
 8000390:	2200      	movs	r2, #0
 8000392:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 79;
 8000394:	4b18      	ldr	r3, [pc, #96]	; (80003f8 <MX_TIM3_Init+0x94>)
 8000396:	224f      	movs	r2, #79	; 0x4f
 8000398:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800039a:	4b17      	ldr	r3, [pc, #92]	; (80003f8 <MX_TIM3_Init+0x94>)
 800039c:	2200      	movs	r2, #0
 800039e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003a0:	4b15      	ldr	r3, [pc, #84]	; (80003f8 <MX_TIM3_Init+0x94>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80003a6:	4814      	ldr	r0, [pc, #80]	; (80003f8 <MX_TIM3_Init+0x94>)
 80003a8:	f001 fd48 	bl	8001e3c <HAL_TIM_Base_Init>
 80003ac:	4603      	mov	r3, r0
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d001      	beq.n	80003b6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80003b2:	f000 f8d1 	bl	8000558 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003ba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80003bc:	f107 0308 	add.w	r3, r7, #8
 80003c0:	4619      	mov	r1, r3
 80003c2:	480d      	ldr	r0, [pc, #52]	; (80003f8 <MX_TIM3_Init+0x94>)
 80003c4:	f001 fede 	bl	8002184 <HAL_TIM_ConfigClockSource>
 80003c8:	4603      	mov	r3, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d001      	beq.n	80003d2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80003ce:	f000 f8c3 	bl	8000558 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003d2:	2300      	movs	r3, #0
 80003d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003d6:	2300      	movs	r3, #0
 80003d8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80003da:	463b      	mov	r3, r7
 80003dc:	4619      	mov	r1, r3
 80003de:	4806      	ldr	r0, [pc, #24]	; (80003f8 <MX_TIM3_Init+0x94>)
 80003e0:	f002 f8a6 	bl	8002530 <HAL_TIMEx_MasterConfigSynchronization>
 80003e4:	4603      	mov	r3, r0
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d001      	beq.n	80003ee <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80003ea:	f000 f8b5 	bl	8000558 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80003ee:	bf00      	nop
 80003f0:	3718      	adds	r7, #24
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	bf00      	nop
 80003f8:	200000b8 	.word	0x200000b8
 80003fc:	40000400 	.word	0x40000400

08000400 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000404:	4b11      	ldr	r3, [pc, #68]	; (800044c <MX_USART1_UART_Init+0x4c>)
 8000406:	4a12      	ldr	r2, [pc, #72]	; (8000450 <MX_USART1_UART_Init+0x50>)
 8000408:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800040a:	4b10      	ldr	r3, [pc, #64]	; (800044c <MX_USART1_UART_Init+0x4c>)
 800040c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000410:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000412:	4b0e      	ldr	r3, [pc, #56]	; (800044c <MX_USART1_UART_Init+0x4c>)
 8000414:	2200      	movs	r2, #0
 8000416:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000418:	4b0c      	ldr	r3, [pc, #48]	; (800044c <MX_USART1_UART_Init+0x4c>)
 800041a:	2200      	movs	r2, #0
 800041c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800041e:	4b0b      	ldr	r3, [pc, #44]	; (800044c <MX_USART1_UART_Init+0x4c>)
 8000420:	2200      	movs	r2, #0
 8000422:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000424:	4b09      	ldr	r3, [pc, #36]	; (800044c <MX_USART1_UART_Init+0x4c>)
 8000426:	220c      	movs	r2, #12
 8000428:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800042a:	4b08      	ldr	r3, [pc, #32]	; (800044c <MX_USART1_UART_Init+0x4c>)
 800042c:	2200      	movs	r2, #0
 800042e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000430:	4b06      	ldr	r3, [pc, #24]	; (800044c <MX_USART1_UART_Init+0x4c>)
 8000432:	2200      	movs	r2, #0
 8000434:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000436:	4805      	ldr	r0, [pc, #20]	; (800044c <MX_USART1_UART_Init+0x4c>)
 8000438:	f002 f8e4 	bl	8002604 <HAL_UART_Init>
 800043c:	4603      	mov	r3, r0
 800043e:	2b00      	cmp	r3, #0
 8000440:	d001      	beq.n	8000446 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000442:	f000 f889 	bl	8000558 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000446:	bf00      	nop
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	20000100 	.word	0x20000100
 8000450:	40013800 	.word	0x40013800

08000454 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b086      	sub	sp, #24
 8000458:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800045a:	f107 0308 	add.w	r3, r7, #8
 800045e:	2200      	movs	r2, #0
 8000460:	601a      	str	r2, [r3, #0]
 8000462:	605a      	str	r2, [r3, #4]
 8000464:	609a      	str	r2, [r3, #8]
 8000466:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000468:	4b27      	ldr	r3, [pc, #156]	; (8000508 <MX_GPIO_Init+0xb4>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	4a26      	ldr	r2, [pc, #152]	; (8000508 <MX_GPIO_Init+0xb4>)
 800046e:	f043 0304 	orr.w	r3, r3, #4
 8000472:	6193      	str	r3, [r2, #24]
 8000474:	4b24      	ldr	r3, [pc, #144]	; (8000508 <MX_GPIO_Init+0xb4>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	f003 0304 	and.w	r3, r3, #4
 800047c:	607b      	str	r3, [r7, #4]
 800047e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000480:	4b21      	ldr	r3, [pc, #132]	; (8000508 <MX_GPIO_Init+0xb4>)
 8000482:	699b      	ldr	r3, [r3, #24]
 8000484:	4a20      	ldr	r2, [pc, #128]	; (8000508 <MX_GPIO_Init+0xb4>)
 8000486:	f043 0308 	orr.w	r3, r3, #8
 800048a:	6193      	str	r3, [r2, #24]
 800048c:	4b1e      	ldr	r3, [pc, #120]	; (8000508 <MX_GPIO_Init+0xb4>)
 800048e:	699b      	ldr	r3, [r3, #24]
 8000490:	f003 0308 	and.w	r3, r3, #8
 8000494:	603b      	str	r3, [r7, #0]
 8000496:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_SLEEP_Pin|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000498:	2200      	movs	r2, #0
 800049a:	21fa      	movs	r1, #250	; 0xfa
 800049c:	481b      	ldr	r0, [pc, #108]	; (800050c <MX_GPIO_Init+0xb8>)
 800049e:	f000 fffb 	bl	8001498 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80004a2:	2301      	movs	r3, #1
 80004a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004a6:	4b1a      	ldr	r3, [pc, #104]	; (8000510 <MX_GPIO_Init+0xbc>)
 80004a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004aa:	2301      	movs	r3, #1
 80004ac:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004ae:	f107 0308 	add.w	r3, r7, #8
 80004b2:	4619      	mov	r1, r3
 80004b4:	4815      	ldr	r0, [pc, #84]	; (800050c <MX_GPIO_Init+0xb8>)
 80004b6:	f000 fe75 	bl	80011a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_SLEEP_Pin PA3 PA4 PA5
                           PA6 PA7 */
  GPIO_InitStruct.Pin = LED_SLEEP_Pin|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80004ba:	23fa      	movs	r3, #250	; 0xfa
 80004bc:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004be:	2301      	movs	r3, #1
 80004c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c2:	2300      	movs	r3, #0
 80004c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004c6:	2302      	movs	r3, #2
 80004c8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004ca:	f107 0308 	add.w	r3, r7, #8
 80004ce:	4619      	mov	r1, r3
 80004d0:	480e      	ldr	r0, [pc, #56]	; (800050c <MX_GPIO_Init+0xb8>)
 80004d2:	f000 fe67 	bl	80011a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B0_Pin */
  GPIO_InitStruct.Pin = B0_Pin;
 80004d6:	2301      	movs	r3, #1
 80004d8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004da:	2300      	movs	r3, #0
 80004dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004de:	2301      	movs	r3, #1
 80004e0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(B0_GPIO_Port, &GPIO_InitStruct);
 80004e2:	f107 0308 	add.w	r3, r7, #8
 80004e6:	4619      	mov	r1, r3
 80004e8:	480a      	ldr	r0, [pc, #40]	; (8000514 <MX_GPIO_Init+0xc0>)
 80004ea:	f000 fe5b 	bl	80011a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80004ee:	2200      	movs	r2, #0
 80004f0:	2100      	movs	r1, #0
 80004f2:	2006      	movs	r0, #6
 80004f4:	f000 fe1f 	bl	8001136 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80004f8:	2006      	movs	r0, #6
 80004fa:	f000 fe38 	bl	800116e <HAL_NVIC_EnableIRQ>

}
 80004fe:	bf00      	nop
 8000500:	3718      	adds	r7, #24
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	40021000 	.word	0x40021000
 800050c:	40010800 	.word	0x40010800
 8000510:	10210000 	.word	0x10210000
 8000514:	40010c00 	.word	0x40010c00

08000518 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
	// timerRun()
	if (htim->Instance == TIM2) {
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000528:	d106      	bne.n	8000538 <HAL_TIM_PeriodElapsedCallback+0x20>
		timestamp++; // increase timestamp by 10ms
 800052a:	4b05      	ldr	r3, [pc, #20]	; (8000540 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	3301      	adds	r3, #1
 8000530:	4a03      	ldr	r2, [pc, #12]	; (8000540 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000532:	6013      	str	r3, [r2, #0]
		SCH_Update();
 8000534:	f000 f936 	bl	80007a4 <SCH_Update>
	}

	if (htim->Instance == TIM3) {
		// do something
	}
}
 8000538:	bf00      	nop
 800053a:	3708      	adds	r7, #8
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}
 8000540:	2000008c 	.word	0x2000008c

08000544 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000544:	b480      	push	{r7}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	4603      	mov	r3, r0
 800054c:	80fb      	strh	r3, [r7, #6]

}
 800054e:	bf00      	nop
 8000550:	370c      	adds	r7, #12
 8000552:	46bd      	mov	sp, r7
 8000554:	bc80      	pop	{r7}
 8000556:	4770      	bx	lr

08000558 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800055c:	b672      	cpsid	i
}
 800055e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000560:	e7fe      	b.n	8000560 <Error_Handler+0x8>
	...

08000564 <SCH_Init>:
sTasks SCH_tasks_G[SCH_MAX_TASKS];
static uint32_t counter_for_watchdog = 0;
int current_index_task = 0;
int Error_code_G = 0;

void SCH_Init() {
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
	current_index_task = -1;
 8000568:	4b03      	ldr	r3, [pc, #12]	; (8000578 <SCH_Init+0x14>)
 800056a:	f04f 32ff 	mov.w	r2, #4294967295
 800056e:	601a      	str	r2, [r3, #0]
	//Timer_init();
	//Watchdog_init();
}
 8000570:	bf00      	nop
 8000572:	46bd      	mov	sp, r7
 8000574:	bc80      	pop	{r7}
 8000576:	4770      	bx	lr
 8000578:	20000098 	.word	0x20000098

0800057c <Shift_Task_To_Left>:

void Shift_Task_To_Left(int index_a, int index_b) {
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
 8000584:	6039      	str	r1, [r7, #0]
	SCH_tasks_G[index_a].pTask = SCH_tasks_G[index_b].pTask;
 8000586:	492f      	ldr	r1, [pc, #188]	; (8000644 <Shift_Task_To_Left+0xc8>)
 8000588:	683a      	ldr	r2, [r7, #0]
 800058a:	4613      	mov	r3, r2
 800058c:	009b      	lsls	r3, r3, #2
 800058e:	4413      	add	r3, r2
 8000590:	009b      	lsls	r3, r3, #2
 8000592:	440b      	add	r3, r1
 8000594:	6819      	ldr	r1, [r3, #0]
 8000596:	482b      	ldr	r0, [pc, #172]	; (8000644 <Shift_Task_To_Left+0xc8>)
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	4613      	mov	r3, r2
 800059c:	009b      	lsls	r3, r3, #2
 800059e:	4413      	add	r3, r2
 80005a0:	009b      	lsls	r3, r3, #2
 80005a2:	4403      	add	r3, r0
 80005a4:	6019      	str	r1, [r3, #0]
	SCH_tasks_G[index_a].Delay = SCH_tasks_G[index_b].Delay;
 80005a6:	4927      	ldr	r1, [pc, #156]	; (8000644 <Shift_Task_To_Left+0xc8>)
 80005a8:	683a      	ldr	r2, [r7, #0]
 80005aa:	4613      	mov	r3, r2
 80005ac:	009b      	lsls	r3, r3, #2
 80005ae:	4413      	add	r3, r2
 80005b0:	009b      	lsls	r3, r3, #2
 80005b2:	440b      	add	r3, r1
 80005b4:	3304      	adds	r3, #4
 80005b6:	6819      	ldr	r1, [r3, #0]
 80005b8:	4822      	ldr	r0, [pc, #136]	; (8000644 <Shift_Task_To_Left+0xc8>)
 80005ba:	687a      	ldr	r2, [r7, #4]
 80005bc:	4613      	mov	r3, r2
 80005be:	009b      	lsls	r3, r3, #2
 80005c0:	4413      	add	r3, r2
 80005c2:	009b      	lsls	r3, r3, #2
 80005c4:	4403      	add	r3, r0
 80005c6:	3304      	adds	r3, #4
 80005c8:	6019      	str	r1, [r3, #0]
	SCH_tasks_G[index_a].Period =  SCH_tasks_G[index_b].Period;
 80005ca:	491e      	ldr	r1, [pc, #120]	; (8000644 <Shift_Task_To_Left+0xc8>)
 80005cc:	683a      	ldr	r2, [r7, #0]
 80005ce:	4613      	mov	r3, r2
 80005d0:	009b      	lsls	r3, r3, #2
 80005d2:	4413      	add	r3, r2
 80005d4:	009b      	lsls	r3, r3, #2
 80005d6:	440b      	add	r3, r1
 80005d8:	3308      	adds	r3, #8
 80005da:	6819      	ldr	r1, [r3, #0]
 80005dc:	4819      	ldr	r0, [pc, #100]	; (8000644 <Shift_Task_To_Left+0xc8>)
 80005de:	687a      	ldr	r2, [r7, #4]
 80005e0:	4613      	mov	r3, r2
 80005e2:	009b      	lsls	r3, r3, #2
 80005e4:	4413      	add	r3, r2
 80005e6:	009b      	lsls	r3, r3, #2
 80005e8:	4403      	add	r3, r0
 80005ea:	3308      	adds	r3, #8
 80005ec:	6019      	str	r1, [r3, #0]
	SCH_tasks_G[index_a].RunMe = SCH_tasks_G[index_b].RunMe;
 80005ee:	4915      	ldr	r1, [pc, #84]	; (8000644 <Shift_Task_To_Left+0xc8>)
 80005f0:	683a      	ldr	r2, [r7, #0]
 80005f2:	4613      	mov	r3, r2
 80005f4:	009b      	lsls	r3, r3, #2
 80005f6:	4413      	add	r3, r2
 80005f8:	009b      	lsls	r3, r3, #2
 80005fa:	440b      	add	r3, r1
 80005fc:	330c      	adds	r3, #12
 80005fe:	7818      	ldrb	r0, [r3, #0]
 8000600:	4910      	ldr	r1, [pc, #64]	; (8000644 <Shift_Task_To_Left+0xc8>)
 8000602:	687a      	ldr	r2, [r7, #4]
 8000604:	4613      	mov	r3, r2
 8000606:	009b      	lsls	r3, r3, #2
 8000608:	4413      	add	r3, r2
 800060a:	009b      	lsls	r3, r3, #2
 800060c:	440b      	add	r3, r1
 800060e:	330c      	adds	r3, #12
 8000610:	4602      	mov	r2, r0
 8000612:	701a      	strb	r2, [r3, #0]

	SCH_tasks_G[index_a].TaskID = SCH_tasks_G[index_b].TaskID;
 8000614:	490b      	ldr	r1, [pc, #44]	; (8000644 <Shift_Task_To_Left+0xc8>)
 8000616:	683a      	ldr	r2, [r7, #0]
 8000618:	4613      	mov	r3, r2
 800061a:	009b      	lsls	r3, r3, #2
 800061c:	4413      	add	r3, r2
 800061e:	009b      	lsls	r3, r3, #2
 8000620:	440b      	add	r3, r1
 8000622:	3310      	adds	r3, #16
 8000624:	6819      	ldr	r1, [r3, #0]
 8000626:	4807      	ldr	r0, [pc, #28]	; (8000644 <Shift_Task_To_Left+0xc8>)
 8000628:	687a      	ldr	r2, [r7, #4]
 800062a:	4613      	mov	r3, r2
 800062c:	009b      	lsls	r3, r3, #2
 800062e:	4413      	add	r3, r2
 8000630:	009b      	lsls	r3, r3, #2
 8000632:	4403      	add	r3, r0
 8000634:	3310      	adds	r3, #16
 8000636:	6019      	str	r1, [r3, #0]
}
 8000638:	bf00      	nop
 800063a:	370c      	adds	r7, #12
 800063c:	46bd      	mov	sp, r7
 800063e:	bc80      	pop	{r7}
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	2000018c 	.word	0x2000018c

08000648 <SCH_Add_Task>:

void SCH_Add_Task ( void (*pFunction)() , uint32_t DELAY, uint32_t PERIOD){
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0
 800064e:	60f8      	str	r0, [r7, #12]
 8000650:	60b9      	str	r1, [r7, #8]
 8000652:	607a      	str	r2, [r7, #4]
	// If user init SCH before, then assign current_index_task to zero (first index)
	if (current_index_task == -1) current_index_task = 0;
 8000654:	4b26      	ldr	r3, [pc, #152]	; (80006f0 <SCH_Add_Task+0xa8>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800065c:	d102      	bne.n	8000664 <SCH_Add_Task+0x1c>
 800065e:	4b24      	ldr	r3, [pc, #144]	; (80006f0 <SCH_Add_Task+0xa8>)
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]

	if(current_index_task < SCH_MAX_TASKS){
 8000664:	4b22      	ldr	r3, [pc, #136]	; (80006f0 <SCH_Add_Task+0xa8>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	2b27      	cmp	r3, #39	; 0x27
 800066a:	dc3c      	bgt.n	80006e6 <SCH_Add_Task+0x9e>

		SCH_tasks_G[current_index_task].pTask = pFunction;
 800066c:	4b20      	ldr	r3, [pc, #128]	; (80006f0 <SCH_Add_Task+0xa8>)
 800066e:	681a      	ldr	r2, [r3, #0]
 8000670:	4920      	ldr	r1, [pc, #128]	; (80006f4 <SCH_Add_Task+0xac>)
 8000672:	4613      	mov	r3, r2
 8000674:	009b      	lsls	r3, r3, #2
 8000676:	4413      	add	r3, r2
 8000678:	009b      	lsls	r3, r3, #2
 800067a:	440b      	add	r3, r1
 800067c:	68fa      	ldr	r2, [r7, #12]
 800067e:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Delay = DELAY;
 8000680:	4b1b      	ldr	r3, [pc, #108]	; (80006f0 <SCH_Add_Task+0xa8>)
 8000682:	681a      	ldr	r2, [r3, #0]
 8000684:	491b      	ldr	r1, [pc, #108]	; (80006f4 <SCH_Add_Task+0xac>)
 8000686:	4613      	mov	r3, r2
 8000688:	009b      	lsls	r3, r3, #2
 800068a:	4413      	add	r3, r2
 800068c:	009b      	lsls	r3, r3, #2
 800068e:	440b      	add	r3, r1
 8000690:	3304      	adds	r3, #4
 8000692:	68ba      	ldr	r2, [r7, #8]
 8000694:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Period =  PERIOD;
 8000696:	4b16      	ldr	r3, [pc, #88]	; (80006f0 <SCH_Add_Task+0xa8>)
 8000698:	681a      	ldr	r2, [r3, #0]
 800069a:	4916      	ldr	r1, [pc, #88]	; (80006f4 <SCH_Add_Task+0xac>)
 800069c:	4613      	mov	r3, r2
 800069e:	009b      	lsls	r3, r3, #2
 80006a0:	4413      	add	r3, r2
 80006a2:	009b      	lsls	r3, r3, #2
 80006a4:	440b      	add	r3, r1
 80006a6:	3308      	adds	r3, #8
 80006a8:	687a      	ldr	r2, [r7, #4]
 80006aa:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].RunMe = 0;
 80006ac:	4b10      	ldr	r3, [pc, #64]	; (80006f0 <SCH_Add_Task+0xa8>)
 80006ae:	681a      	ldr	r2, [r3, #0]
 80006b0:	4910      	ldr	r1, [pc, #64]	; (80006f4 <SCH_Add_Task+0xac>)
 80006b2:	4613      	mov	r3, r2
 80006b4:	009b      	lsls	r3, r3, #2
 80006b6:	4413      	add	r3, r2
 80006b8:	009b      	lsls	r3, r3, #2
 80006ba:	440b      	add	r3, r1
 80006bc:	330c      	adds	r3, #12
 80006be:	2200      	movs	r2, #0
 80006c0:	701a      	strb	r2, [r3, #0]

		SCH_tasks_G[current_index_task].TaskID = current_index_task;
 80006c2:	4b0b      	ldr	r3, [pc, #44]	; (80006f0 <SCH_Add_Task+0xa8>)
 80006c4:	6819      	ldr	r1, [r3, #0]
 80006c6:	4b0a      	ldr	r3, [pc, #40]	; (80006f0 <SCH_Add_Task+0xa8>)
 80006c8:	681a      	ldr	r2, [r3, #0]
 80006ca:	4608      	mov	r0, r1
 80006cc:	4909      	ldr	r1, [pc, #36]	; (80006f4 <SCH_Add_Task+0xac>)
 80006ce:	4613      	mov	r3, r2
 80006d0:	009b      	lsls	r3, r3, #2
 80006d2:	4413      	add	r3, r2
 80006d4:	009b      	lsls	r3, r3, #2
 80006d6:	440b      	add	r3, r1
 80006d8:	3310      	adds	r3, #16
 80006da:	6018      	str	r0, [r3, #0]

		current_index_task++;
 80006dc:	4b04      	ldr	r3, [pc, #16]	; (80006f0 <SCH_Add_Task+0xa8>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	3301      	adds	r3, #1
 80006e2:	4a03      	ldr	r2, [pc, #12]	; (80006f0 <SCH_Add_Task+0xa8>)
 80006e4:	6013      	str	r3, [r2, #0]
	}
}
 80006e6:	bf00      	nop
 80006e8:	3714      	adds	r7, #20
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bc80      	pop	{r7}
 80006ee:	4770      	bx	lr
 80006f0:	20000098 	.word	0x20000098
 80006f4:	2000018c 	.word	0x2000018c

080006f8 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void) {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
	int i = min_index;
 80006fe:	4b27      	ldr	r3, [pc, #156]	; (800079c <SCH_Dispatch_Tasks+0xa4>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	607b      	str	r3, [r7, #4]
	// check flag of min_index
	if (SCH_tasks_G[i].pTask) {
 8000704:	4926      	ldr	r1, [pc, #152]	; (80007a0 <SCH_Dispatch_Tasks+0xa8>)
 8000706:	687a      	ldr	r2, [r7, #4]
 8000708:	4613      	mov	r3, r2
 800070a:	009b      	lsls	r3, r3, #2
 800070c:	4413      	add	r3, r2
 800070e:	009b      	lsls	r3, r3, #2
 8000710:	440b      	add	r3, r1
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d03a      	beq.n	800078e <SCH_Dispatch_Tasks+0x96>
		if (SCH_tasks_G[i].RunMe > 0) {
 8000718:	4921      	ldr	r1, [pc, #132]	; (80007a0 <SCH_Dispatch_Tasks+0xa8>)
 800071a:	687a      	ldr	r2, [r7, #4]
 800071c:	4613      	mov	r3, r2
 800071e:	009b      	lsls	r3, r3, #2
 8000720:	4413      	add	r3, r2
 8000722:	009b      	lsls	r3, r3, #2
 8000724:	440b      	add	r3, r1
 8000726:	330c      	adds	r3, #12
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	2b00      	cmp	r3, #0
 800072c:	d02f      	beq.n	800078e <SCH_Dispatch_Tasks+0x96>
			update_other_tasks();
 800072e:	f000 f8f1 	bl	8000914 <update_other_tasks>
			(*SCH_tasks_G[i].pTask)();
 8000732:	491b      	ldr	r1, [pc, #108]	; (80007a0 <SCH_Dispatch_Tasks+0xa8>)
 8000734:	687a      	ldr	r2, [r7, #4]
 8000736:	4613      	mov	r3, r2
 8000738:	009b      	lsls	r3, r3, #2
 800073a:	4413      	add	r3, r2
 800073c:	009b      	lsls	r3, r3, #2
 800073e:	440b      	add	r3, r1
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	4798      	blx	r3
			SCH_tasks_G[i].RunMe--;
 8000744:	4916      	ldr	r1, [pc, #88]	; (80007a0 <SCH_Dispatch_Tasks+0xa8>)
 8000746:	687a      	ldr	r2, [r7, #4]
 8000748:	4613      	mov	r3, r2
 800074a:	009b      	lsls	r3, r3, #2
 800074c:	4413      	add	r3, r2
 800074e:	009b      	lsls	r3, r3, #2
 8000750:	440b      	add	r3, r1
 8000752:	330c      	adds	r3, #12
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	3b01      	subs	r3, #1
 8000758:	b2d8      	uxtb	r0, r3
 800075a:	4911      	ldr	r1, [pc, #68]	; (80007a0 <SCH_Dispatch_Tasks+0xa8>)
 800075c:	687a      	ldr	r2, [r7, #4]
 800075e:	4613      	mov	r3, r2
 8000760:	009b      	lsls	r3, r3, #2
 8000762:	4413      	add	r3, r2
 8000764:	009b      	lsls	r3, r3, #2
 8000766:	440b      	add	r3, r1
 8000768:	330c      	adds	r3, #12
 800076a:	4602      	mov	r2, r0
 800076c:	701a      	strb	r2, [r3, #0]
			// If it's one-shot task, remove it form the array
			if (SCH_tasks_G[i].Period == 0) {
 800076e:	490c      	ldr	r1, [pc, #48]	; (80007a0 <SCH_Dispatch_Tasks+0xa8>)
 8000770:	687a      	ldr	r2, [r7, #4]
 8000772:	4613      	mov	r3, r2
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	4413      	add	r3, r2
 8000778:	009b      	lsls	r3, r3, #2
 800077a:	440b      	add	r3, r1
 800077c:	3308      	adds	r3, #8
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	2b00      	cmp	r3, #0
 8000782:	d104      	bne.n	800078e <SCH_Dispatch_Tasks+0x96>
				SCH_Delete_Task(i);
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	b29b      	uxth	r3, r3
 8000788:	4618      	mov	r0, r3
 800078a:	f000 f861 	bl	8000850 <SCH_Delete_Task>
			}
		}
	}
	// Report system status
	SCH_Report_Status();
 800078e:	f000 f943 	bl	8000a18 <SCH_Report_Status>
	// The scheduler enters idle mode at this point
	//SCH_Go_To_Sleep();
}
 8000792:	bf00      	nop
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	20000090 	.word	0x20000090
 80007a0:	2000018c 	.word	0x2000018c

080007a4 <SCH_Update>:
		}
	}
}*/

/* My new SCH_Update function */
void SCH_Update() {
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
	// if task is ready to run
	if (SCH_tasks_G[min_index].Delay > 0) SCH_tasks_G[min_index].Delay--;
 80007a8:	4b27      	ldr	r3, [pc, #156]	; (8000848 <SCH_Update+0xa4>)
 80007aa:	681a      	ldr	r2, [r3, #0]
 80007ac:	4927      	ldr	r1, [pc, #156]	; (800084c <SCH_Update+0xa8>)
 80007ae:	4613      	mov	r3, r2
 80007b0:	009b      	lsls	r3, r3, #2
 80007b2:	4413      	add	r3, r2
 80007b4:	009b      	lsls	r3, r3, #2
 80007b6:	440b      	add	r3, r1
 80007b8:	3304      	adds	r3, #4
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d013      	beq.n	80007e8 <SCH_Update+0x44>
 80007c0:	4b21      	ldr	r3, [pc, #132]	; (8000848 <SCH_Update+0xa4>)
 80007c2:	681a      	ldr	r2, [r3, #0]
 80007c4:	4921      	ldr	r1, [pc, #132]	; (800084c <SCH_Update+0xa8>)
 80007c6:	4613      	mov	r3, r2
 80007c8:	009b      	lsls	r3, r3, #2
 80007ca:	4413      	add	r3, r2
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	440b      	add	r3, r1
 80007d0:	3304      	adds	r3, #4
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	1e59      	subs	r1, r3, #1
 80007d6:	481d      	ldr	r0, [pc, #116]	; (800084c <SCH_Update+0xa8>)
 80007d8:	4613      	mov	r3, r2
 80007da:	009b      	lsls	r3, r3, #2
 80007dc:	4413      	add	r3, r2
 80007de:	009b      	lsls	r3, r3, #2
 80007e0:	4403      	add	r3, r0
 80007e2:	3304      	adds	r3, #4
 80007e4:	6019      	str	r1, [r3, #0]
	else {
		 SCH_tasks_G[min_index].Delay =  SCH_tasks_G[min_index].Period;
		 SCH_tasks_G[min_index].RunMe += 1;
	}
}
 80007e6:	e02a      	b.n	800083e <SCH_Update+0x9a>
		 SCH_tasks_G[min_index].Delay =  SCH_tasks_G[min_index].Period;
 80007e8:	4b17      	ldr	r3, [pc, #92]	; (8000848 <SCH_Update+0xa4>)
 80007ea:	6819      	ldr	r1, [r3, #0]
 80007ec:	4b16      	ldr	r3, [pc, #88]	; (8000848 <SCH_Update+0xa4>)
 80007ee:	681a      	ldr	r2, [r3, #0]
 80007f0:	4816      	ldr	r0, [pc, #88]	; (800084c <SCH_Update+0xa8>)
 80007f2:	460b      	mov	r3, r1
 80007f4:	009b      	lsls	r3, r3, #2
 80007f6:	440b      	add	r3, r1
 80007f8:	009b      	lsls	r3, r3, #2
 80007fa:	4403      	add	r3, r0
 80007fc:	3308      	adds	r3, #8
 80007fe:	6819      	ldr	r1, [r3, #0]
 8000800:	4812      	ldr	r0, [pc, #72]	; (800084c <SCH_Update+0xa8>)
 8000802:	4613      	mov	r3, r2
 8000804:	009b      	lsls	r3, r3, #2
 8000806:	4413      	add	r3, r2
 8000808:	009b      	lsls	r3, r3, #2
 800080a:	4403      	add	r3, r0
 800080c:	3304      	adds	r3, #4
 800080e:	6019      	str	r1, [r3, #0]
		 SCH_tasks_G[min_index].RunMe += 1;
 8000810:	4b0d      	ldr	r3, [pc, #52]	; (8000848 <SCH_Update+0xa4>)
 8000812:	681a      	ldr	r2, [r3, #0]
 8000814:	490d      	ldr	r1, [pc, #52]	; (800084c <SCH_Update+0xa8>)
 8000816:	4613      	mov	r3, r2
 8000818:	009b      	lsls	r3, r3, #2
 800081a:	4413      	add	r3, r2
 800081c:	009b      	lsls	r3, r3, #2
 800081e:	440b      	add	r3, r1
 8000820:	330c      	adds	r3, #12
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	4a08      	ldr	r2, [pc, #32]	; (8000848 <SCH_Update+0xa4>)
 8000826:	6812      	ldr	r2, [r2, #0]
 8000828:	3301      	adds	r3, #1
 800082a:	b2d8      	uxtb	r0, r3
 800082c:	4907      	ldr	r1, [pc, #28]	; (800084c <SCH_Update+0xa8>)
 800082e:	4613      	mov	r3, r2
 8000830:	009b      	lsls	r3, r3, #2
 8000832:	4413      	add	r3, r2
 8000834:	009b      	lsls	r3, r3, #2
 8000836:	440b      	add	r3, r1
 8000838:	330c      	adds	r3, #12
 800083a:	4602      	mov	r2, r0
 800083c:	701a      	strb	r2, [r3, #0]
}
 800083e:	bf00      	nop
 8000840:	46bd      	mov	sp, r7
 8000842:	bc80      	pop	{r7}
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	20000090 	.word	0x20000090
 800084c:	2000018c 	.word	0x2000018c

08000850 <SCH_Delete_Task>:

unsigned char SCH_Delete_Task(uint16_t TASK_INDEX) {
 8000850:	b580      	push	{r7, lr}
 8000852:	b084      	sub	sp, #16
 8000854:	af00      	add	r7, sp, #0
 8000856:	4603      	mov	r3, r0
 8000858:	80fb      	strh	r3, [r7, #6]
	unsigned char Return_code;
	if (current_index_task < 0 || current_index_task >= SCH_MAX_TASKS) {
 800085a:	4b2b      	ldr	r3, [pc, #172]	; (8000908 <SCH_Delete_Task+0xb8>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	2b00      	cmp	r3, #0
 8000860:	db03      	blt.n	800086a <SCH_Delete_Task+0x1a>
 8000862:	4b29      	ldr	r3, [pc, #164]	; (8000908 <SCH_Delete_Task+0xb8>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	2b27      	cmp	r3, #39	; 0x27
 8000868:	dd06      	ble.n	8000878 <SCH_Delete_Task+0x28>
		// No task at this location...
		// Set the global error variable
		Error_code_G = ERROR_SCH_CANNOT_DELETE_TASK;
 800086a:	4b28      	ldr	r3, [pc, #160]	; (800090c <SCH_Delete_Task+0xbc>)
 800086c:	2201      	movs	r2, #1
 800086e:	601a      	str	r2, [r3, #0]
		Return_code = RETURN_ERROR;
 8000870:	2302      	movs	r3, #2
 8000872:	72fb      	strb	r3, [r7, #11]
		return Return_code;
 8000874:	7afb      	ldrb	r3, [r7, #11]
 8000876:	e043      	b.n	8000900 <SCH_Delete_Task+0xb0>
	} else {
		Return_code = RETURN_NORMAL;
 8000878:	2303      	movs	r3, #3
 800087a:	72fb      	strb	r3, [r7, #11]
	}
	// Shift task from TASK_INDEX + 1 to the left
	for (int i = TASK_INDEX; i < current_index_task; i++) {
 800087c:	88fb      	ldrh	r3, [r7, #6]
 800087e:	60fb      	str	r3, [r7, #12]
 8000880:	e008      	b.n	8000894 <SCH_Delete_Task+0x44>
		Shift_Task_To_Left(i, i + 1);
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	3301      	adds	r3, #1
 8000886:	4619      	mov	r1, r3
 8000888:	68f8      	ldr	r0, [r7, #12]
 800088a:	f7ff fe77 	bl	800057c <Shift_Task_To_Left>
	for (int i = TASK_INDEX; i < current_index_task; i++) {
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	3301      	adds	r3, #1
 8000892:	60fb      	str	r3, [r7, #12]
 8000894:	4b1c      	ldr	r3, [pc, #112]	; (8000908 <SCH_Delete_Task+0xb8>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	68fa      	ldr	r2, [r7, #12]
 800089a:	429a      	cmp	r2, r3
 800089c:	dbf1      	blt.n	8000882 <SCH_Delete_Task+0x32>
	}
	// Remove last index task
	SCH_tasks_G[current_index_task].pTask = 0x0000 ;
 800089e:	4b1a      	ldr	r3, [pc, #104]	; (8000908 <SCH_Delete_Task+0xb8>)
 80008a0:	681a      	ldr	r2, [r3, #0]
 80008a2:	491b      	ldr	r1, [pc, #108]	; (8000910 <SCH_Delete_Task+0xc0>)
 80008a4:	4613      	mov	r3, r2
 80008a6:	009b      	lsls	r3, r3, #2
 80008a8:	4413      	add	r3, r2
 80008aa:	009b      	lsls	r3, r3, #2
 80008ac:	440b      	add	r3, r1
 80008ae:	2200      	movs	r2, #0
 80008b0:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[current_index_task].Delay = 0;
 80008b2:	4b15      	ldr	r3, [pc, #84]	; (8000908 <SCH_Delete_Task+0xb8>)
 80008b4:	681a      	ldr	r2, [r3, #0]
 80008b6:	4916      	ldr	r1, [pc, #88]	; (8000910 <SCH_Delete_Task+0xc0>)
 80008b8:	4613      	mov	r3, r2
 80008ba:	009b      	lsls	r3, r3, #2
 80008bc:	4413      	add	r3, r2
 80008be:	009b      	lsls	r3, r3, #2
 80008c0:	440b      	add	r3, r1
 80008c2:	3304      	adds	r3, #4
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[current_index_task].Period = 0;
 80008c8:	4b0f      	ldr	r3, [pc, #60]	; (8000908 <SCH_Delete_Task+0xb8>)
 80008ca:	681a      	ldr	r2, [r3, #0]
 80008cc:	4910      	ldr	r1, [pc, #64]	; (8000910 <SCH_Delete_Task+0xc0>)
 80008ce:	4613      	mov	r3, r2
 80008d0:	009b      	lsls	r3, r3, #2
 80008d2:	4413      	add	r3, r2
 80008d4:	009b      	lsls	r3, r3, #2
 80008d6:	440b      	add	r3, r1
 80008d8:	3308      	adds	r3, #8
 80008da:	2200      	movs	r2, #0
 80008dc:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[current_index_task].RunMe = 0;
 80008de:	4b0a      	ldr	r3, [pc, #40]	; (8000908 <SCH_Delete_Task+0xb8>)
 80008e0:	681a      	ldr	r2, [r3, #0]
 80008e2:	490b      	ldr	r1, [pc, #44]	; (8000910 <SCH_Delete_Task+0xc0>)
 80008e4:	4613      	mov	r3, r2
 80008e6:	009b      	lsls	r3, r3, #2
 80008e8:	4413      	add	r3, r2
 80008ea:	009b      	lsls	r3, r3, #2
 80008ec:	440b      	add	r3, r1
 80008ee:	330c      	adds	r3, #12
 80008f0:	2200      	movs	r2, #0
 80008f2:	701a      	strb	r2, [r3, #0]
	current_index_task--;
 80008f4:	4b04      	ldr	r3, [pc, #16]	; (8000908 <SCH_Delete_Task+0xb8>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	3b01      	subs	r3, #1
 80008fa:	4a03      	ldr	r2, [pc, #12]	; (8000908 <SCH_Delete_Task+0xb8>)
 80008fc:	6013      	str	r3, [r2, #0]

	return Return_code;
 80008fe:	7afb      	ldrb	r3, [r7, #11]
}
 8000900:	4618      	mov	r0, r3
 8000902:	3710      	adds	r7, #16
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	20000098 	.word	0x20000098
 800090c:	2000009c 	.word	0x2000009c
 8000910:	2000018c 	.word	0x2000018c

08000914 <update_other_tasks>:

void update_other_tasks() {
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0
	for (int i = 0; i < current_index_task; i++) {
 800091a:	2300      	movs	r3, #0
 800091c:	607b      	str	r3, [r7, #4]
 800091e:	e01e      	b.n	800095e <update_other_tasks+0x4a>
		if (i == min_index) {
 8000920:	4b14      	ldr	r3, [pc, #80]	; (8000974 <update_other_tasks+0x60>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	687a      	ldr	r2, [r7, #4]
 8000926:	429a      	cmp	r2, r3
 8000928:	d015      	beq.n	8000956 <update_other_tasks+0x42>
			continue;
		}

		SCH_tasks_G[i].Delay -= min_delay;
 800092a:	4913      	ldr	r1, [pc, #76]	; (8000978 <update_other_tasks+0x64>)
 800092c:	687a      	ldr	r2, [r7, #4]
 800092e:	4613      	mov	r3, r2
 8000930:	009b      	lsls	r3, r3, #2
 8000932:	4413      	add	r3, r2
 8000934:	009b      	lsls	r3, r3, #2
 8000936:	440b      	add	r3, r1
 8000938:	3304      	adds	r3, #4
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a0f      	ldr	r2, [pc, #60]	; (800097c <update_other_tasks+0x68>)
 800093e:	6812      	ldr	r2, [r2, #0]
 8000940:	1a99      	subs	r1, r3, r2
 8000942:	480d      	ldr	r0, [pc, #52]	; (8000978 <update_other_tasks+0x64>)
 8000944:	687a      	ldr	r2, [r7, #4]
 8000946:	4613      	mov	r3, r2
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	4413      	add	r3, r2
 800094c:	009b      	lsls	r3, r3, #2
 800094e:	4403      	add	r3, r0
 8000950:	3304      	adds	r3, #4
 8000952:	6019      	str	r1, [r3, #0]
 8000954:	e000      	b.n	8000958 <update_other_tasks+0x44>
			continue;
 8000956:	bf00      	nop
	for (int i = 0; i < current_index_task; i++) {
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	3301      	adds	r3, #1
 800095c:	607b      	str	r3, [r7, #4]
 800095e:	4b08      	ldr	r3, [pc, #32]	; (8000980 <update_other_tasks+0x6c>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	687a      	ldr	r2, [r7, #4]
 8000964:	429a      	cmp	r2, r3
 8000966:	dbdb      	blt.n	8000920 <update_other_tasks+0xc>
	}

	find_new_min_task();
 8000968:	f000 f80c 	bl	8000984 <find_new_min_task>
}
 800096c:	bf00      	nop
 800096e:	3708      	adds	r7, #8
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	20000090 	.word	0x20000090
 8000978:	2000018c 	.word	0x2000018c
 800097c:	20000094 	.word	0x20000094
 8000980:	20000098 	.word	0x20000098

08000984 <find_new_min_task>:

void find_new_min_task() {
 8000984:	b480      	push	{r7}
 8000986:	b083      	sub	sp, #12
 8000988:	af00      	add	r7, sp, #0
	// find new min index of schedule array
	min_index = 0;
 800098a:	4b1f      	ldr	r3, [pc, #124]	; (8000a08 <find_new_min_task+0x84>)
 800098c:	2200      	movs	r2, #0
 800098e:	601a      	str	r2, [r3, #0]
	min_delay = SCH_tasks_G[min_index].Delay;
 8000990:	4b1d      	ldr	r3, [pc, #116]	; (8000a08 <find_new_min_task+0x84>)
 8000992:	681a      	ldr	r2, [r3, #0]
 8000994:	491d      	ldr	r1, [pc, #116]	; (8000a0c <find_new_min_task+0x88>)
 8000996:	4613      	mov	r3, r2
 8000998:	009b      	lsls	r3, r3, #2
 800099a:	4413      	add	r3, r2
 800099c:	009b      	lsls	r3, r3, #2
 800099e:	440b      	add	r3, r1
 80009a0:	3304      	adds	r3, #4
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	461a      	mov	r2, r3
 80009a6:	4b1a      	ldr	r3, [pc, #104]	; (8000a10 <find_new_min_task+0x8c>)
 80009a8:	601a      	str	r2, [r3, #0]

	for (int i = min_index + 1; i < current_index_task; i++) {
 80009aa:	4b17      	ldr	r3, [pc, #92]	; (8000a08 <find_new_min_task+0x84>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	3301      	adds	r3, #1
 80009b0:	607b      	str	r3, [r7, #4]
 80009b2:	e01e      	b.n	80009f2 <find_new_min_task+0x6e>
		if (SCH_tasks_G[i].Delay < min_delay) {
 80009b4:	4915      	ldr	r1, [pc, #84]	; (8000a0c <find_new_min_task+0x88>)
 80009b6:	687a      	ldr	r2, [r7, #4]
 80009b8:	4613      	mov	r3, r2
 80009ba:	009b      	lsls	r3, r3, #2
 80009bc:	4413      	add	r3, r2
 80009be:	009b      	lsls	r3, r3, #2
 80009c0:	440b      	add	r3, r1
 80009c2:	3304      	adds	r3, #4
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4a12      	ldr	r2, [pc, #72]	; (8000a10 <find_new_min_task+0x8c>)
 80009c8:	6812      	ldr	r2, [r2, #0]
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d20e      	bcs.n	80009ec <find_new_min_task+0x68>
			min_index = i;
 80009ce:	4a0e      	ldr	r2, [pc, #56]	; (8000a08 <find_new_min_task+0x84>)
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	6013      	str	r3, [r2, #0]
			min_delay = SCH_tasks_G[i].Delay;
 80009d4:	490d      	ldr	r1, [pc, #52]	; (8000a0c <find_new_min_task+0x88>)
 80009d6:	687a      	ldr	r2, [r7, #4]
 80009d8:	4613      	mov	r3, r2
 80009da:	009b      	lsls	r3, r3, #2
 80009dc:	4413      	add	r3, r2
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	440b      	add	r3, r1
 80009e2:	3304      	adds	r3, #4
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	461a      	mov	r2, r3
 80009e8:	4b09      	ldr	r3, [pc, #36]	; (8000a10 <find_new_min_task+0x8c>)
 80009ea:	601a      	str	r2, [r3, #0]
	for (int i = min_index + 1; i < current_index_task; i++) {
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	3301      	adds	r3, #1
 80009f0:	607b      	str	r3, [r7, #4]
 80009f2:	4b08      	ldr	r3, [pc, #32]	; (8000a14 <find_new_min_task+0x90>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	687a      	ldr	r2, [r7, #4]
 80009f8:	429a      	cmp	r2, r3
 80009fa:	dbdb      	blt.n	80009b4 <find_new_min_task+0x30>
		}
	}
}
 80009fc:	bf00      	nop
 80009fe:	bf00      	nop
 8000a00:	370c      	adds	r7, #12
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bc80      	pop	{r7}
 8000a06:	4770      	bx	lr
 8000a08:	20000090 	.word	0x20000090
 8000a0c:	2000018c 	.word	0x2000018c
 8000a10:	20000094 	.word	0x20000094
 8000a14:	20000098 	.word	0x20000098

08000a18 <SCH_Report_Status>:
void SCH_Report_Status(void) {
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
				Error_code_G = 0; // Reset error code
			}
		}
	}
#endif
}
 8000a1c:	bf00      	nop
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bc80      	pop	{r7}
 8000a22:	4770      	bx	lr

08000a24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b085      	sub	sp, #20
 8000a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a2a:	4b15      	ldr	r3, [pc, #84]	; (8000a80 <HAL_MspInit+0x5c>)
 8000a2c:	699b      	ldr	r3, [r3, #24]
 8000a2e:	4a14      	ldr	r2, [pc, #80]	; (8000a80 <HAL_MspInit+0x5c>)
 8000a30:	f043 0301 	orr.w	r3, r3, #1
 8000a34:	6193      	str	r3, [r2, #24]
 8000a36:	4b12      	ldr	r3, [pc, #72]	; (8000a80 <HAL_MspInit+0x5c>)
 8000a38:	699b      	ldr	r3, [r3, #24]
 8000a3a:	f003 0301 	and.w	r3, r3, #1
 8000a3e:	60bb      	str	r3, [r7, #8]
 8000a40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a42:	4b0f      	ldr	r3, [pc, #60]	; (8000a80 <HAL_MspInit+0x5c>)
 8000a44:	69db      	ldr	r3, [r3, #28]
 8000a46:	4a0e      	ldr	r2, [pc, #56]	; (8000a80 <HAL_MspInit+0x5c>)
 8000a48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a4c:	61d3      	str	r3, [r2, #28]
 8000a4e:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <HAL_MspInit+0x5c>)
 8000a50:	69db      	ldr	r3, [r3, #28]
 8000a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a5a:	4b0a      	ldr	r3, [pc, #40]	; (8000a84 <HAL_MspInit+0x60>)
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a6e:	60fb      	str	r3, [r7, #12]
 8000a70:	4a04      	ldr	r2, [pc, #16]	; (8000a84 <HAL_MspInit+0x60>)
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a76:	bf00      	nop
 8000a78:	3714      	adds	r7, #20
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bc80      	pop	{r7}
 8000a7e:	4770      	bx	lr
 8000a80:	40021000 	.word	0x40021000
 8000a84:	40010000 	.word	0x40010000

08000a88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000a98:	d114      	bne.n	8000ac4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a9a:	4b19      	ldr	r3, [pc, #100]	; (8000b00 <HAL_TIM_Base_MspInit+0x78>)
 8000a9c:	69db      	ldr	r3, [r3, #28]
 8000a9e:	4a18      	ldr	r2, [pc, #96]	; (8000b00 <HAL_TIM_Base_MspInit+0x78>)
 8000aa0:	f043 0301 	orr.w	r3, r3, #1
 8000aa4:	61d3      	str	r3, [r2, #28]
 8000aa6:	4b16      	ldr	r3, [pc, #88]	; (8000b00 <HAL_TIM_Base_MspInit+0x78>)
 8000aa8:	69db      	ldr	r3, [r3, #28]
 8000aaa:	f003 0301 	and.w	r3, r3, #1
 8000aae:	60fb      	str	r3, [r7, #12]
 8000ab0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	2100      	movs	r1, #0
 8000ab6:	201c      	movs	r0, #28
 8000ab8:	f000 fb3d 	bl	8001136 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000abc:	201c      	movs	r0, #28
 8000abe:	f000 fb56 	bl	800116e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000ac2:	e018      	b.n	8000af6 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a0e      	ldr	r2, [pc, #56]	; (8000b04 <HAL_TIM_Base_MspInit+0x7c>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d113      	bne.n	8000af6 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000ace:	4b0c      	ldr	r3, [pc, #48]	; (8000b00 <HAL_TIM_Base_MspInit+0x78>)
 8000ad0:	69db      	ldr	r3, [r3, #28]
 8000ad2:	4a0b      	ldr	r2, [pc, #44]	; (8000b00 <HAL_TIM_Base_MspInit+0x78>)
 8000ad4:	f043 0302 	orr.w	r3, r3, #2
 8000ad8:	61d3      	str	r3, [r2, #28]
 8000ada:	4b09      	ldr	r3, [pc, #36]	; (8000b00 <HAL_TIM_Base_MspInit+0x78>)
 8000adc:	69db      	ldr	r3, [r3, #28]
 8000ade:	f003 0302 	and.w	r3, r3, #2
 8000ae2:	60bb      	str	r3, [r7, #8]
 8000ae4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2100      	movs	r1, #0
 8000aea:	201d      	movs	r0, #29
 8000aec:	f000 fb23 	bl	8001136 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000af0:	201d      	movs	r0, #29
 8000af2:	f000 fb3c 	bl	800116e <HAL_NVIC_EnableIRQ>
}
 8000af6:	bf00      	nop
 8000af8:	3710      	adds	r7, #16
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	40021000 	.word	0x40021000
 8000b04:	40000400 	.word	0x40000400

08000b08 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b088      	sub	sp, #32
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b10:	f107 0310 	add.w	r3, r7, #16
 8000b14:	2200      	movs	r2, #0
 8000b16:	601a      	str	r2, [r3, #0]
 8000b18:	605a      	str	r2, [r3, #4]
 8000b1a:	609a      	str	r2, [r3, #8]
 8000b1c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4a1c      	ldr	r2, [pc, #112]	; (8000b94 <HAL_UART_MspInit+0x8c>)
 8000b24:	4293      	cmp	r3, r2
 8000b26:	d131      	bne.n	8000b8c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b28:	4b1b      	ldr	r3, [pc, #108]	; (8000b98 <HAL_UART_MspInit+0x90>)
 8000b2a:	699b      	ldr	r3, [r3, #24]
 8000b2c:	4a1a      	ldr	r2, [pc, #104]	; (8000b98 <HAL_UART_MspInit+0x90>)
 8000b2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b32:	6193      	str	r3, [r2, #24]
 8000b34:	4b18      	ldr	r3, [pc, #96]	; (8000b98 <HAL_UART_MspInit+0x90>)
 8000b36:	699b      	ldr	r3, [r3, #24]
 8000b38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b40:	4b15      	ldr	r3, [pc, #84]	; (8000b98 <HAL_UART_MspInit+0x90>)
 8000b42:	699b      	ldr	r3, [r3, #24]
 8000b44:	4a14      	ldr	r2, [pc, #80]	; (8000b98 <HAL_UART_MspInit+0x90>)
 8000b46:	f043 0304 	orr.w	r3, r3, #4
 8000b4a:	6193      	str	r3, [r2, #24]
 8000b4c:	4b12      	ldr	r3, [pc, #72]	; (8000b98 <HAL_UART_MspInit+0x90>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	f003 0304 	and.w	r3, r3, #4
 8000b54:	60bb      	str	r3, [r7, #8]
 8000b56:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b58:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b5c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b62:	2303      	movs	r3, #3
 8000b64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b66:	f107 0310 	add.w	r3, r7, #16
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	480b      	ldr	r0, [pc, #44]	; (8000b9c <HAL_UART_MspInit+0x94>)
 8000b6e:	f000 fb19 	bl	80011a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b80:	f107 0310 	add.w	r3, r7, #16
 8000b84:	4619      	mov	r1, r3
 8000b86:	4805      	ldr	r0, [pc, #20]	; (8000b9c <HAL_UART_MspInit+0x94>)
 8000b88:	f000 fb0c 	bl	80011a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000b8c:	bf00      	nop
 8000b8e:	3720      	adds	r7, #32
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	40013800 	.word	0x40013800
 8000b98:	40021000 	.word	0x40021000
 8000b9c:	40010800 	.word	0x40010800

08000ba0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ba4:	e7fe      	b.n	8000ba4 <NMI_Handler+0x4>

08000ba6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000baa:	e7fe      	b.n	8000baa <HardFault_Handler+0x4>

08000bac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bb0:	e7fe      	b.n	8000bb0 <MemManage_Handler+0x4>

08000bb2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bb2:	b480      	push	{r7}
 8000bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bb6:	e7fe      	b.n	8000bb6 <BusFault_Handler+0x4>

08000bb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bbc:	e7fe      	b.n	8000bbc <UsageFault_Handler+0x4>

08000bbe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bc2:	bf00      	nop
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bc80      	pop	{r7}
 8000bc8:	4770      	bx	lr

08000bca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bce:	bf00      	nop
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bc80      	pop	{r7}
 8000bd4:	4770      	bx	lr

08000bd6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bc80      	pop	{r7}
 8000be0:	4770      	bx	lr

08000be2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000be2:	b580      	push	{r7, lr}
 8000be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000be6:	f000 f997 	bl	8000f18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}

08000bee <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000bee:	b580      	push	{r7, lr}
 8000bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000bf2:	2001      	movs	r0, #1
 8000bf4:	f000 fc82 	bl	80014fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000bf8:	bf00      	nop
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c00:	4802      	ldr	r0, [pc, #8]	; (8000c0c <TIM2_IRQHandler+0x10>)
 8000c02:	f001 f9b7 	bl	8001f74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c06:	bf00      	nop
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	20000144 	.word	0x20000144

08000c10 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000c14:	4802      	ldr	r0, [pc, #8]	; (8000c20 <TIM3_IRQHandler+0x10>)
 8000c16:	f001 f9ad 	bl	8001f74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000c1a:	bf00      	nop
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	200000b8 	.word	0x200000b8

08000c24 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b086      	sub	sp, #24
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	60f8      	str	r0, [r7, #12]
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c30:	2300      	movs	r3, #0
 8000c32:	617b      	str	r3, [r7, #20]
 8000c34:	e00a      	b.n	8000c4c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000c36:	f3af 8000 	nop.w
 8000c3a:	4601      	mov	r1, r0
 8000c3c:	68bb      	ldr	r3, [r7, #8]
 8000c3e:	1c5a      	adds	r2, r3, #1
 8000c40:	60ba      	str	r2, [r7, #8]
 8000c42:	b2ca      	uxtb	r2, r1
 8000c44:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	617b      	str	r3, [r7, #20]
 8000c4c:	697a      	ldr	r2, [r7, #20]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	429a      	cmp	r2, r3
 8000c52:	dbf0      	blt.n	8000c36 <_read+0x12>
	}

return len;
 8000c54:	687b      	ldr	r3, [r7, #4]
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	3718      	adds	r7, #24
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}

08000c5e <_close>:
	}
	return len;
}

int _close(int file)
{
 8000c5e:	b480      	push	{r7}
 8000c60:	b083      	sub	sp, #12
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	6078      	str	r0, [r7, #4]
	return -1;
 8000c66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bc80      	pop	{r7}
 8000c72:	4770      	bx	lr

08000c74 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
 8000c7c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c84:	605a      	str	r2, [r3, #4]
	return 0;
 8000c86:	2300      	movs	r3, #0
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	370c      	adds	r7, #12
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bc80      	pop	{r7}
 8000c90:	4770      	bx	lr

08000c92 <_isatty>:

int _isatty(int file)
{
 8000c92:	b480      	push	{r7}
 8000c94:	b083      	sub	sp, #12
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	6078      	str	r0, [r7, #4]
	return 1;
 8000c9a:	2301      	movs	r3, #1
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bc80      	pop	{r7}
 8000ca4:	4770      	bx	lr

08000ca6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ca6:	b480      	push	{r7}
 8000ca8:	b085      	sub	sp, #20
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	60f8      	str	r0, [r7, #12]
 8000cae:	60b9      	str	r1, [r7, #8]
 8000cb0:	607a      	str	r2, [r7, #4]
	return 0;
 8000cb2:	2300      	movs	r3, #0
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3714      	adds	r7, #20
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bc80      	pop	{r7}
 8000cbc:	4770      	bx	lr
	...

08000cc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b086      	sub	sp, #24
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cc8:	4a14      	ldr	r2, [pc, #80]	; (8000d1c <_sbrk+0x5c>)
 8000cca:	4b15      	ldr	r3, [pc, #84]	; (8000d20 <_sbrk+0x60>)
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cd4:	4b13      	ldr	r3, [pc, #76]	; (8000d24 <_sbrk+0x64>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d102      	bne.n	8000ce2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cdc:	4b11      	ldr	r3, [pc, #68]	; (8000d24 <_sbrk+0x64>)
 8000cde:	4a12      	ldr	r2, [pc, #72]	; (8000d28 <_sbrk+0x68>)
 8000ce0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ce2:	4b10      	ldr	r3, [pc, #64]	; (8000d24 <_sbrk+0x64>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	4413      	add	r3, r2
 8000cea:	693a      	ldr	r2, [r7, #16]
 8000cec:	429a      	cmp	r2, r3
 8000cee:	d207      	bcs.n	8000d00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cf0:	f001 fe40 	bl	8002974 <__errno>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	220c      	movs	r2, #12
 8000cf8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8000cfe:	e009      	b.n	8000d14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d00:	4b08      	ldr	r3, [pc, #32]	; (8000d24 <_sbrk+0x64>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d06:	4b07      	ldr	r3, [pc, #28]	; (8000d24 <_sbrk+0x64>)
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	4a05      	ldr	r2, [pc, #20]	; (8000d24 <_sbrk+0x64>)
 8000d10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d12:	68fb      	ldr	r3, [r7, #12]
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	3718      	adds	r7, #24
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	20002800 	.word	0x20002800
 8000d20:	00000400 	.word	0x00000400
 8000d24:	200000a0 	.word	0x200000a0
 8000d28:	200004c0 	.word	0x200004c0

08000d2c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bc80      	pop	{r7}
 8000d36:	4770      	bx	lr

08000d38 <task0>:
#include "task.h"
#include "uart_msg.h"
#include "global.h"
#include <stdio.h>

void task0() {
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
	printf("Task0 start at: %d ms\r\n", timestamp);
 8000d3c:	4b05      	ldr	r3, [pc, #20]	; (8000d54 <task0+0x1c>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4619      	mov	r1, r3
 8000d42:	4805      	ldr	r0, [pc, #20]	; (8000d58 <task0+0x20>)
 8000d44:	f001 fe48 	bl	80029d8 <iprintf>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_3);
 8000d48:	2108      	movs	r1, #8
 8000d4a:	4804      	ldr	r0, [pc, #16]	; (8000d5c <task0+0x24>)
 8000d4c:	f000 fbbc 	bl	80014c8 <HAL_GPIO_TogglePin>
}
 8000d50:	bf00      	nop
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	2000008c 	.word	0x2000008c
 8000d58:	080038b0 	.word	0x080038b0
 8000d5c:	40010800 	.word	0x40010800

08000d60 <task1>:

void task1() {
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
	printf("Task1 start at: %d ms\r\n", timestamp);
 8000d64:	4b05      	ldr	r3, [pc, #20]	; (8000d7c <task1+0x1c>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4805      	ldr	r0, [pc, #20]	; (8000d80 <task1+0x20>)
 8000d6c:	f001 fe34 	bl	80029d8 <iprintf>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8000d70:	2110      	movs	r1, #16
 8000d72:	4804      	ldr	r0, [pc, #16]	; (8000d84 <task1+0x24>)
 8000d74:	f000 fba8 	bl	80014c8 <HAL_GPIO_TogglePin>
}
 8000d78:	bf00      	nop
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	2000008c 	.word	0x2000008c
 8000d80:	080038c8 	.word	0x080038c8
 8000d84:	40010800 	.word	0x40010800

08000d88 <task2>:

void task2() {
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
	printf("Task2 start at: %d ms\r\n", timestamp);
 8000d8c:	4b05      	ldr	r3, [pc, #20]	; (8000da4 <task2+0x1c>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4619      	mov	r1, r3
 8000d92:	4805      	ldr	r0, [pc, #20]	; (8000da8 <task2+0x20>)
 8000d94:	f001 fe20 	bl	80029d8 <iprintf>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000d98:	2120      	movs	r1, #32
 8000d9a:	4804      	ldr	r0, [pc, #16]	; (8000dac <task2+0x24>)
 8000d9c:	f000 fb94 	bl	80014c8 <HAL_GPIO_TogglePin>
}
 8000da0:	bf00      	nop
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	2000008c 	.word	0x2000008c
 8000da8:	080038e0 	.word	0x080038e0
 8000dac:	40010800 	.word	0x40010800

08000db0 <task3>:

void task3() {
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
	printf("Task3 start at: %d ms\r\n", timestamp);
 8000db4:	4b05      	ldr	r3, [pc, #20]	; (8000dcc <task3+0x1c>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4619      	mov	r1, r3
 8000dba:	4805      	ldr	r0, [pc, #20]	; (8000dd0 <task3+0x20>)
 8000dbc:	f001 fe0c 	bl	80029d8 <iprintf>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 8000dc0:	2140      	movs	r1, #64	; 0x40
 8000dc2:	4804      	ldr	r0, [pc, #16]	; (8000dd4 <task3+0x24>)
 8000dc4:	f000 fb80 	bl	80014c8 <HAL_GPIO_TogglePin>
}
 8000dc8:	bf00      	nop
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	2000008c 	.word	0x2000008c
 8000dd0:	080038f8 	.word	0x080038f8
 8000dd4:	40010800 	.word	0x40010800

08000dd8 <task4>:

void task4() {
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
	printf("Task4 start at: %d ms\r\n", timestamp);
 8000ddc:	4b05      	ldr	r3, [pc, #20]	; (8000df4 <task4+0x1c>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4619      	mov	r1, r3
 8000de2:	4805      	ldr	r0, [pc, #20]	; (8000df8 <task4+0x20>)
 8000de4:	f001 fdf8 	bl	80029d8 <iprintf>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
 8000de8:	2180      	movs	r1, #128	; 0x80
 8000dea:	4804      	ldr	r0, [pc, #16]	; (8000dfc <task4+0x24>)
 8000dec:	f000 fb6c 	bl	80014c8 <HAL_GPIO_TogglePin>
}
 8000df0:	bf00      	nop
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	2000008c 	.word	0x2000008c
 8000df8:	08003910 	.word	0x08003910
 8000dfc:	40010800 	.word	0x40010800

08000e00 <_write>:
#include "uart_msg.h"

extern UART_HandleTypeDef huart1;

int _write(int file, char *ptr, int len)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	60f8      	str	r0, [r7, #12]
 8000e08:	60b9      	str	r1, [r7, #8]
 8000e0a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	b29a      	uxth	r2, r3
 8000e10:	f04f 33ff 	mov.w	r3, #4294967295
 8000e14:	68b9      	ldr	r1, [r7, #8]
 8000e16:	4804      	ldr	r0, [pc, #16]	; (8000e28 <_write+0x28>)
 8000e18:	f001 fc41 	bl	800269e <HAL_UART_Transmit>
	return len;
 8000e1c:	687b      	ldr	r3, [r7, #4]
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3710      	adds	r7, #16
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	20000100 	.word	0x20000100

08000e2c <Watchdog_Refresh>:
#include "watchdog.h"

IWDG_HandleTypeDef hiwdg;
static uint32_t counter_for_watchdog = 0;

void Watchdog_Refresh(void){
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 8000e30:	4802      	ldr	r0, [pc, #8]	; (8000e3c <Watchdog_Refresh+0x10>)
 8000e32:	f000 fbbd 	bl	80015b0 <HAL_IWDG_Refresh>
}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	200000ac 	.word	0x200000ac

08000e40 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e40:	480c      	ldr	r0, [pc, #48]	; (8000e74 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e42:	490d      	ldr	r1, [pc, #52]	; (8000e78 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e44:	4a0d      	ldr	r2, [pc, #52]	; (8000e7c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e48:	e002      	b.n	8000e50 <LoopCopyDataInit>

08000e4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e4e:	3304      	adds	r3, #4

08000e50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e54:	d3f9      	bcc.n	8000e4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e56:	4a0a      	ldr	r2, [pc, #40]	; (8000e80 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e58:	4c0a      	ldr	r4, [pc, #40]	; (8000e84 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e5c:	e001      	b.n	8000e62 <LoopFillZerobss>

08000e5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e60:	3204      	adds	r2, #4

08000e62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e64:	d3fb      	bcc.n	8000e5e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000e66:	f7ff ff61 	bl	8000d2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e6a:	f001 fd89 	bl	8002980 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e6e:	f7ff f981 	bl	8000174 <main>
  bx lr
 8000e72:	4770      	bx	lr
  ldr r0, =_sdata
 8000e74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e78:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000e7c:	080039f0 	.word	0x080039f0
  ldr r2, =_sbss
 8000e80:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000e84:	200004c0 	.word	0x200004c0

08000e88 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e88:	e7fe      	b.n	8000e88 <ADC1_2_IRQHandler>
	...

08000e8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e90:	4b08      	ldr	r3, [pc, #32]	; (8000eb4 <HAL_Init+0x28>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a07      	ldr	r2, [pc, #28]	; (8000eb4 <HAL_Init+0x28>)
 8000e96:	f043 0310 	orr.w	r3, r3, #16
 8000e9a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e9c:	2003      	movs	r0, #3
 8000e9e:	f000 f93f 	bl	8001120 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ea2:	200f      	movs	r0, #15
 8000ea4:	f000 f808 	bl	8000eb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ea8:	f7ff fdbc 	bl	8000a24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000eac:	2300      	movs	r3, #0
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	40022000 	.word	0x40022000

08000eb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ec0:	4b12      	ldr	r3, [pc, #72]	; (8000f0c <HAL_InitTick+0x54>)
 8000ec2:	681a      	ldr	r2, [r3, #0]
 8000ec4:	4b12      	ldr	r3, [pc, #72]	; (8000f10 <HAL_InitTick+0x58>)
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	4619      	mov	r1, r3
 8000eca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ece:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ed2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f000 f957 	bl	800118a <HAL_SYSTICK_Config>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	e00e      	b.n	8000f04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2b0f      	cmp	r3, #15
 8000eea:	d80a      	bhi.n	8000f02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eec:	2200      	movs	r2, #0
 8000eee:	6879      	ldr	r1, [r7, #4]
 8000ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ef4:	f000 f91f 	bl	8001136 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ef8:	4a06      	ldr	r2, [pc, #24]	; (8000f14 <HAL_InitTick+0x5c>)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000efe:	2300      	movs	r3, #0
 8000f00:	e000      	b.n	8000f04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f02:	2301      	movs	r3, #1
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	20000000 	.word	0x20000000
 8000f10:	20000008 	.word	0x20000008
 8000f14:	20000004 	.word	0x20000004

08000f18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f1c:	4b05      	ldr	r3, [pc, #20]	; (8000f34 <HAL_IncTick+0x1c>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	461a      	mov	r2, r3
 8000f22:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <HAL_IncTick+0x20>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4413      	add	r3, r2
 8000f28:	4a03      	ldr	r2, [pc, #12]	; (8000f38 <HAL_IncTick+0x20>)
 8000f2a:	6013      	str	r3, [r2, #0]
}
 8000f2c:	bf00      	nop
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bc80      	pop	{r7}
 8000f32:	4770      	bx	lr
 8000f34:	20000008 	.word	0x20000008
 8000f38:	200004ac 	.word	0x200004ac

08000f3c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f40:	4b02      	ldr	r3, [pc, #8]	; (8000f4c <HAL_GetTick+0x10>)
 8000f42:	681b      	ldr	r3, [r3, #0]
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bc80      	pop	{r7}
 8000f4a:	4770      	bx	lr
 8000f4c:	200004ac 	.word	0x200004ac

08000f50 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8000f54:	4b04      	ldr	r3, [pc, #16]	; (8000f68 <HAL_SuspendTick+0x18>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a03      	ldr	r2, [pc, #12]	; (8000f68 <HAL_SuspendTick+0x18>)
 8000f5a:	f023 0302 	bic.w	r3, r3, #2
 8000f5e:	6013      	str	r3, [r2, #0]
}
 8000f60:	bf00      	nop
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bc80      	pop	{r7}
 8000f66:	4770      	bx	lr
 8000f68:	e000e010 	.word	0xe000e010

08000f6c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8000f70:	4b04      	ldr	r3, [pc, #16]	; (8000f84 <HAL_ResumeTick+0x18>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a03      	ldr	r2, [pc, #12]	; (8000f84 <HAL_ResumeTick+0x18>)
 8000f76:	f043 0302 	orr.w	r3, r3, #2
 8000f7a:	6013      	str	r3, [r2, #0]
}
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bc80      	pop	{r7}
 8000f82:	4770      	bx	lr
 8000f84:	e000e010 	.word	0xe000e010

08000f88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b085      	sub	sp, #20
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	f003 0307 	and.w	r3, r3, #7
 8000f96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f98:	4b0c      	ldr	r3, [pc, #48]	; (8000fcc <__NVIC_SetPriorityGrouping+0x44>)
 8000f9a:	68db      	ldr	r3, [r3, #12]
 8000f9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f9e:	68ba      	ldr	r2, [r7, #8]
 8000fa0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fba:	4a04      	ldr	r2, [pc, #16]	; (8000fcc <__NVIC_SetPriorityGrouping+0x44>)
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	60d3      	str	r3, [r2, #12]
}
 8000fc0:	bf00      	nop
 8000fc2:	3714      	adds	r7, #20
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bc80      	pop	{r7}
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	e000ed00 	.word	0xe000ed00

08000fd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fd4:	4b04      	ldr	r3, [pc, #16]	; (8000fe8 <__NVIC_GetPriorityGrouping+0x18>)
 8000fd6:	68db      	ldr	r3, [r3, #12]
 8000fd8:	0a1b      	lsrs	r3, r3, #8
 8000fda:	f003 0307 	and.w	r3, r3, #7
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bc80      	pop	{r7}
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	e000ed00 	.word	0xe000ed00

08000fec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	db0b      	blt.n	8001016 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ffe:	79fb      	ldrb	r3, [r7, #7]
 8001000:	f003 021f 	and.w	r2, r3, #31
 8001004:	4906      	ldr	r1, [pc, #24]	; (8001020 <__NVIC_EnableIRQ+0x34>)
 8001006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100a:	095b      	lsrs	r3, r3, #5
 800100c:	2001      	movs	r0, #1
 800100e:	fa00 f202 	lsl.w	r2, r0, r2
 8001012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001016:	bf00      	nop
 8001018:	370c      	adds	r7, #12
 800101a:	46bd      	mov	sp, r7
 800101c:	bc80      	pop	{r7}
 800101e:	4770      	bx	lr
 8001020:	e000e100 	.word	0xe000e100

08001024 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	6039      	str	r1, [r7, #0]
 800102e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001034:	2b00      	cmp	r3, #0
 8001036:	db0a      	blt.n	800104e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	b2da      	uxtb	r2, r3
 800103c:	490c      	ldr	r1, [pc, #48]	; (8001070 <__NVIC_SetPriority+0x4c>)
 800103e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001042:	0112      	lsls	r2, r2, #4
 8001044:	b2d2      	uxtb	r2, r2
 8001046:	440b      	add	r3, r1
 8001048:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800104c:	e00a      	b.n	8001064 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	b2da      	uxtb	r2, r3
 8001052:	4908      	ldr	r1, [pc, #32]	; (8001074 <__NVIC_SetPriority+0x50>)
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	f003 030f 	and.w	r3, r3, #15
 800105a:	3b04      	subs	r3, #4
 800105c:	0112      	lsls	r2, r2, #4
 800105e:	b2d2      	uxtb	r2, r2
 8001060:	440b      	add	r3, r1
 8001062:	761a      	strb	r2, [r3, #24]
}
 8001064:	bf00      	nop
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	bc80      	pop	{r7}
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	e000e100 	.word	0xe000e100
 8001074:	e000ed00 	.word	0xe000ed00

08001078 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001078:	b480      	push	{r7}
 800107a:	b089      	sub	sp, #36	; 0x24
 800107c:	af00      	add	r7, sp, #0
 800107e:	60f8      	str	r0, [r7, #12]
 8001080:	60b9      	str	r1, [r7, #8]
 8001082:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	f003 0307 	and.w	r3, r3, #7
 800108a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	f1c3 0307 	rsb	r3, r3, #7
 8001092:	2b04      	cmp	r3, #4
 8001094:	bf28      	it	cs
 8001096:	2304      	movcs	r3, #4
 8001098:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	3304      	adds	r3, #4
 800109e:	2b06      	cmp	r3, #6
 80010a0:	d902      	bls.n	80010a8 <NVIC_EncodePriority+0x30>
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	3b03      	subs	r3, #3
 80010a6:	e000      	b.n	80010aa <NVIC_EncodePriority+0x32>
 80010a8:	2300      	movs	r3, #0
 80010aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010ac:	f04f 32ff 	mov.w	r2, #4294967295
 80010b0:	69bb      	ldr	r3, [r7, #24]
 80010b2:	fa02 f303 	lsl.w	r3, r2, r3
 80010b6:	43da      	mvns	r2, r3
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	401a      	ands	r2, r3
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010c0:	f04f 31ff 	mov.w	r1, #4294967295
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	fa01 f303 	lsl.w	r3, r1, r3
 80010ca:	43d9      	mvns	r1, r3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010d0:	4313      	orrs	r3, r2
         );
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3724      	adds	r7, #36	; 0x24
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr

080010dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	3b01      	subs	r3, #1
 80010e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010ec:	d301      	bcc.n	80010f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010ee:	2301      	movs	r3, #1
 80010f0:	e00f      	b.n	8001112 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010f2:	4a0a      	ldr	r2, [pc, #40]	; (800111c <SysTick_Config+0x40>)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	3b01      	subs	r3, #1
 80010f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010fa:	210f      	movs	r1, #15
 80010fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001100:	f7ff ff90 	bl	8001024 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001104:	4b05      	ldr	r3, [pc, #20]	; (800111c <SysTick_Config+0x40>)
 8001106:	2200      	movs	r2, #0
 8001108:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800110a:	4b04      	ldr	r3, [pc, #16]	; (800111c <SysTick_Config+0x40>)
 800110c:	2207      	movs	r2, #7
 800110e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	e000e010 	.word	0xe000e010

08001120 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f7ff ff2d 	bl	8000f88 <__NVIC_SetPriorityGrouping>
}
 800112e:	bf00      	nop
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001136:	b580      	push	{r7, lr}
 8001138:	b086      	sub	sp, #24
 800113a:	af00      	add	r7, sp, #0
 800113c:	4603      	mov	r3, r0
 800113e:	60b9      	str	r1, [r7, #8]
 8001140:	607a      	str	r2, [r7, #4]
 8001142:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001144:	2300      	movs	r3, #0
 8001146:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001148:	f7ff ff42 	bl	8000fd0 <__NVIC_GetPriorityGrouping>
 800114c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800114e:	687a      	ldr	r2, [r7, #4]
 8001150:	68b9      	ldr	r1, [r7, #8]
 8001152:	6978      	ldr	r0, [r7, #20]
 8001154:	f7ff ff90 	bl	8001078 <NVIC_EncodePriority>
 8001158:	4602      	mov	r2, r0
 800115a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800115e:	4611      	mov	r1, r2
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff ff5f 	bl	8001024 <__NVIC_SetPriority>
}
 8001166:	bf00      	nop
 8001168:	3718      	adds	r7, #24
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}

0800116e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800116e:	b580      	push	{r7, lr}
 8001170:	b082      	sub	sp, #8
 8001172:	af00      	add	r7, sp, #0
 8001174:	4603      	mov	r3, r0
 8001176:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff ff35 	bl	8000fec <__NVIC_EnableIRQ>
}
 8001182:	bf00      	nop
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	b082      	sub	sp, #8
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff ffa2 	bl	80010dc <SysTick_Config>
 8001198:	4603      	mov	r3, r0
}
 800119a:	4618      	mov	r0, r3
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
	...

080011a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b08b      	sub	sp, #44	; 0x2c
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80011ae:	2300      	movs	r3, #0
 80011b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80011b2:	2300      	movs	r3, #0
 80011b4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011b6:	e148      	b.n	800144a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80011b8:	2201      	movs	r2, #1
 80011ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011bc:	fa02 f303 	lsl.w	r3, r2, r3
 80011c0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	69fa      	ldr	r2, [r7, #28]
 80011c8:	4013      	ands	r3, r2
 80011ca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	f040 8137 	bne.w	8001444 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	4aa3      	ldr	r2, [pc, #652]	; (8001468 <HAL_GPIO_Init+0x2c4>)
 80011dc:	4293      	cmp	r3, r2
 80011de:	d05e      	beq.n	800129e <HAL_GPIO_Init+0xfa>
 80011e0:	4aa1      	ldr	r2, [pc, #644]	; (8001468 <HAL_GPIO_Init+0x2c4>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d875      	bhi.n	80012d2 <HAL_GPIO_Init+0x12e>
 80011e6:	4aa1      	ldr	r2, [pc, #644]	; (800146c <HAL_GPIO_Init+0x2c8>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d058      	beq.n	800129e <HAL_GPIO_Init+0xfa>
 80011ec:	4a9f      	ldr	r2, [pc, #636]	; (800146c <HAL_GPIO_Init+0x2c8>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d86f      	bhi.n	80012d2 <HAL_GPIO_Init+0x12e>
 80011f2:	4a9f      	ldr	r2, [pc, #636]	; (8001470 <HAL_GPIO_Init+0x2cc>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d052      	beq.n	800129e <HAL_GPIO_Init+0xfa>
 80011f8:	4a9d      	ldr	r2, [pc, #628]	; (8001470 <HAL_GPIO_Init+0x2cc>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d869      	bhi.n	80012d2 <HAL_GPIO_Init+0x12e>
 80011fe:	4a9d      	ldr	r2, [pc, #628]	; (8001474 <HAL_GPIO_Init+0x2d0>)
 8001200:	4293      	cmp	r3, r2
 8001202:	d04c      	beq.n	800129e <HAL_GPIO_Init+0xfa>
 8001204:	4a9b      	ldr	r2, [pc, #620]	; (8001474 <HAL_GPIO_Init+0x2d0>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d863      	bhi.n	80012d2 <HAL_GPIO_Init+0x12e>
 800120a:	4a9b      	ldr	r2, [pc, #620]	; (8001478 <HAL_GPIO_Init+0x2d4>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d046      	beq.n	800129e <HAL_GPIO_Init+0xfa>
 8001210:	4a99      	ldr	r2, [pc, #612]	; (8001478 <HAL_GPIO_Init+0x2d4>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d85d      	bhi.n	80012d2 <HAL_GPIO_Init+0x12e>
 8001216:	2b12      	cmp	r3, #18
 8001218:	d82a      	bhi.n	8001270 <HAL_GPIO_Init+0xcc>
 800121a:	2b12      	cmp	r3, #18
 800121c:	d859      	bhi.n	80012d2 <HAL_GPIO_Init+0x12e>
 800121e:	a201      	add	r2, pc, #4	; (adr r2, 8001224 <HAL_GPIO_Init+0x80>)
 8001220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001224:	0800129f 	.word	0x0800129f
 8001228:	08001279 	.word	0x08001279
 800122c:	0800128b 	.word	0x0800128b
 8001230:	080012cd 	.word	0x080012cd
 8001234:	080012d3 	.word	0x080012d3
 8001238:	080012d3 	.word	0x080012d3
 800123c:	080012d3 	.word	0x080012d3
 8001240:	080012d3 	.word	0x080012d3
 8001244:	080012d3 	.word	0x080012d3
 8001248:	080012d3 	.word	0x080012d3
 800124c:	080012d3 	.word	0x080012d3
 8001250:	080012d3 	.word	0x080012d3
 8001254:	080012d3 	.word	0x080012d3
 8001258:	080012d3 	.word	0x080012d3
 800125c:	080012d3 	.word	0x080012d3
 8001260:	080012d3 	.word	0x080012d3
 8001264:	080012d3 	.word	0x080012d3
 8001268:	08001281 	.word	0x08001281
 800126c:	08001295 	.word	0x08001295
 8001270:	4a82      	ldr	r2, [pc, #520]	; (800147c <HAL_GPIO_Init+0x2d8>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d013      	beq.n	800129e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001276:	e02c      	b.n	80012d2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	68db      	ldr	r3, [r3, #12]
 800127c:	623b      	str	r3, [r7, #32]
          break;
 800127e:	e029      	b.n	80012d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	3304      	adds	r3, #4
 8001286:	623b      	str	r3, [r7, #32]
          break;
 8001288:	e024      	b.n	80012d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	68db      	ldr	r3, [r3, #12]
 800128e:	3308      	adds	r3, #8
 8001290:	623b      	str	r3, [r7, #32]
          break;
 8001292:	e01f      	b.n	80012d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	330c      	adds	r3, #12
 800129a:	623b      	str	r3, [r7, #32]
          break;
 800129c:	e01a      	b.n	80012d4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d102      	bne.n	80012ac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80012a6:	2304      	movs	r3, #4
 80012a8:	623b      	str	r3, [r7, #32]
          break;
 80012aa:	e013      	b.n	80012d4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d105      	bne.n	80012c0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80012b4:	2308      	movs	r3, #8
 80012b6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	69fa      	ldr	r2, [r7, #28]
 80012bc:	611a      	str	r2, [r3, #16]
          break;
 80012be:	e009      	b.n	80012d4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80012c0:	2308      	movs	r3, #8
 80012c2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	69fa      	ldr	r2, [r7, #28]
 80012c8:	615a      	str	r2, [r3, #20]
          break;
 80012ca:	e003      	b.n	80012d4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80012cc:	2300      	movs	r3, #0
 80012ce:	623b      	str	r3, [r7, #32]
          break;
 80012d0:	e000      	b.n	80012d4 <HAL_GPIO_Init+0x130>
          break;
 80012d2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	2bff      	cmp	r3, #255	; 0xff
 80012d8:	d801      	bhi.n	80012de <HAL_GPIO_Init+0x13a>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	e001      	b.n	80012e2 <HAL_GPIO_Init+0x13e>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	3304      	adds	r3, #4
 80012e2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	2bff      	cmp	r3, #255	; 0xff
 80012e8:	d802      	bhi.n	80012f0 <HAL_GPIO_Init+0x14c>
 80012ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	e002      	b.n	80012f6 <HAL_GPIO_Init+0x152>
 80012f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f2:	3b08      	subs	r3, #8
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	210f      	movs	r1, #15
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	fa01 f303 	lsl.w	r3, r1, r3
 8001304:	43db      	mvns	r3, r3
 8001306:	401a      	ands	r2, r3
 8001308:	6a39      	ldr	r1, [r7, #32]
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	fa01 f303 	lsl.w	r3, r1, r3
 8001310:	431a      	orrs	r2, r3
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800131e:	2b00      	cmp	r3, #0
 8001320:	f000 8090 	beq.w	8001444 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001324:	4b56      	ldr	r3, [pc, #344]	; (8001480 <HAL_GPIO_Init+0x2dc>)
 8001326:	699b      	ldr	r3, [r3, #24]
 8001328:	4a55      	ldr	r2, [pc, #340]	; (8001480 <HAL_GPIO_Init+0x2dc>)
 800132a:	f043 0301 	orr.w	r3, r3, #1
 800132e:	6193      	str	r3, [r2, #24]
 8001330:	4b53      	ldr	r3, [pc, #332]	; (8001480 <HAL_GPIO_Init+0x2dc>)
 8001332:	699b      	ldr	r3, [r3, #24]
 8001334:	f003 0301 	and.w	r3, r3, #1
 8001338:	60bb      	str	r3, [r7, #8]
 800133a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800133c:	4a51      	ldr	r2, [pc, #324]	; (8001484 <HAL_GPIO_Init+0x2e0>)
 800133e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001340:	089b      	lsrs	r3, r3, #2
 8001342:	3302      	adds	r3, #2
 8001344:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001348:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800134a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800134c:	f003 0303 	and.w	r3, r3, #3
 8001350:	009b      	lsls	r3, r3, #2
 8001352:	220f      	movs	r2, #15
 8001354:	fa02 f303 	lsl.w	r3, r2, r3
 8001358:	43db      	mvns	r3, r3
 800135a:	68fa      	ldr	r2, [r7, #12]
 800135c:	4013      	ands	r3, r2
 800135e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	4a49      	ldr	r2, [pc, #292]	; (8001488 <HAL_GPIO_Init+0x2e4>)
 8001364:	4293      	cmp	r3, r2
 8001366:	d00d      	beq.n	8001384 <HAL_GPIO_Init+0x1e0>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	4a48      	ldr	r2, [pc, #288]	; (800148c <HAL_GPIO_Init+0x2e8>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d007      	beq.n	8001380 <HAL_GPIO_Init+0x1dc>
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4a47      	ldr	r2, [pc, #284]	; (8001490 <HAL_GPIO_Init+0x2ec>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d101      	bne.n	800137c <HAL_GPIO_Init+0x1d8>
 8001378:	2302      	movs	r3, #2
 800137a:	e004      	b.n	8001386 <HAL_GPIO_Init+0x1e2>
 800137c:	2303      	movs	r3, #3
 800137e:	e002      	b.n	8001386 <HAL_GPIO_Init+0x1e2>
 8001380:	2301      	movs	r3, #1
 8001382:	e000      	b.n	8001386 <HAL_GPIO_Init+0x1e2>
 8001384:	2300      	movs	r3, #0
 8001386:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001388:	f002 0203 	and.w	r2, r2, #3
 800138c:	0092      	lsls	r2, r2, #2
 800138e:	4093      	lsls	r3, r2
 8001390:	68fa      	ldr	r2, [r7, #12]
 8001392:	4313      	orrs	r3, r2
 8001394:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001396:	493b      	ldr	r1, [pc, #236]	; (8001484 <HAL_GPIO_Init+0x2e0>)
 8001398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800139a:	089b      	lsrs	r3, r3, #2
 800139c:	3302      	adds	r3, #2
 800139e:	68fa      	ldr	r2, [r7, #12]
 80013a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d006      	beq.n	80013be <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80013b0:	4b38      	ldr	r3, [pc, #224]	; (8001494 <HAL_GPIO_Init+0x2f0>)
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	4937      	ldr	r1, [pc, #220]	; (8001494 <HAL_GPIO_Init+0x2f0>)
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	600b      	str	r3, [r1, #0]
 80013bc:	e006      	b.n	80013cc <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80013be:	4b35      	ldr	r3, [pc, #212]	; (8001494 <HAL_GPIO_Init+0x2f0>)
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	43db      	mvns	r3, r3
 80013c6:	4933      	ldr	r1, [pc, #204]	; (8001494 <HAL_GPIO_Init+0x2f0>)
 80013c8:	4013      	ands	r3, r2
 80013ca:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d006      	beq.n	80013e6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80013d8:	4b2e      	ldr	r3, [pc, #184]	; (8001494 <HAL_GPIO_Init+0x2f0>)
 80013da:	685a      	ldr	r2, [r3, #4]
 80013dc:	492d      	ldr	r1, [pc, #180]	; (8001494 <HAL_GPIO_Init+0x2f0>)
 80013de:	69bb      	ldr	r3, [r7, #24]
 80013e0:	4313      	orrs	r3, r2
 80013e2:	604b      	str	r3, [r1, #4]
 80013e4:	e006      	b.n	80013f4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80013e6:	4b2b      	ldr	r3, [pc, #172]	; (8001494 <HAL_GPIO_Init+0x2f0>)
 80013e8:	685a      	ldr	r2, [r3, #4]
 80013ea:	69bb      	ldr	r3, [r7, #24]
 80013ec:	43db      	mvns	r3, r3
 80013ee:	4929      	ldr	r1, [pc, #164]	; (8001494 <HAL_GPIO_Init+0x2f0>)
 80013f0:	4013      	ands	r3, r2
 80013f2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d006      	beq.n	800140e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001400:	4b24      	ldr	r3, [pc, #144]	; (8001494 <HAL_GPIO_Init+0x2f0>)
 8001402:	689a      	ldr	r2, [r3, #8]
 8001404:	4923      	ldr	r1, [pc, #140]	; (8001494 <HAL_GPIO_Init+0x2f0>)
 8001406:	69bb      	ldr	r3, [r7, #24]
 8001408:	4313      	orrs	r3, r2
 800140a:	608b      	str	r3, [r1, #8]
 800140c:	e006      	b.n	800141c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800140e:	4b21      	ldr	r3, [pc, #132]	; (8001494 <HAL_GPIO_Init+0x2f0>)
 8001410:	689a      	ldr	r2, [r3, #8]
 8001412:	69bb      	ldr	r3, [r7, #24]
 8001414:	43db      	mvns	r3, r3
 8001416:	491f      	ldr	r1, [pc, #124]	; (8001494 <HAL_GPIO_Init+0x2f0>)
 8001418:	4013      	ands	r3, r2
 800141a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001424:	2b00      	cmp	r3, #0
 8001426:	d006      	beq.n	8001436 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001428:	4b1a      	ldr	r3, [pc, #104]	; (8001494 <HAL_GPIO_Init+0x2f0>)
 800142a:	68da      	ldr	r2, [r3, #12]
 800142c:	4919      	ldr	r1, [pc, #100]	; (8001494 <HAL_GPIO_Init+0x2f0>)
 800142e:	69bb      	ldr	r3, [r7, #24]
 8001430:	4313      	orrs	r3, r2
 8001432:	60cb      	str	r3, [r1, #12]
 8001434:	e006      	b.n	8001444 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001436:	4b17      	ldr	r3, [pc, #92]	; (8001494 <HAL_GPIO_Init+0x2f0>)
 8001438:	68da      	ldr	r2, [r3, #12]
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	43db      	mvns	r3, r3
 800143e:	4915      	ldr	r1, [pc, #84]	; (8001494 <HAL_GPIO_Init+0x2f0>)
 8001440:	4013      	ands	r3, r2
 8001442:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001446:	3301      	adds	r3, #1
 8001448:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001450:	fa22 f303 	lsr.w	r3, r2, r3
 8001454:	2b00      	cmp	r3, #0
 8001456:	f47f aeaf 	bne.w	80011b8 <HAL_GPIO_Init+0x14>
  }
}
 800145a:	bf00      	nop
 800145c:	bf00      	nop
 800145e:	372c      	adds	r7, #44	; 0x2c
 8001460:	46bd      	mov	sp, r7
 8001462:	bc80      	pop	{r7}
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	10320000 	.word	0x10320000
 800146c:	10310000 	.word	0x10310000
 8001470:	10220000 	.word	0x10220000
 8001474:	10210000 	.word	0x10210000
 8001478:	10120000 	.word	0x10120000
 800147c:	10110000 	.word	0x10110000
 8001480:	40021000 	.word	0x40021000
 8001484:	40010000 	.word	0x40010000
 8001488:	40010800 	.word	0x40010800
 800148c:	40010c00 	.word	0x40010c00
 8001490:	40011000 	.word	0x40011000
 8001494:	40010400 	.word	0x40010400

08001498 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	460b      	mov	r3, r1
 80014a2:	807b      	strh	r3, [r7, #2]
 80014a4:	4613      	mov	r3, r2
 80014a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014a8:	787b      	ldrb	r3, [r7, #1]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d003      	beq.n	80014b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014ae:	887a      	ldrh	r2, [r7, #2]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80014b4:	e003      	b.n	80014be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80014b6:	887b      	ldrh	r3, [r7, #2]
 80014b8:	041a      	lsls	r2, r3, #16
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	611a      	str	r2, [r3, #16]
}
 80014be:	bf00      	nop
 80014c0:	370c      	adds	r7, #12
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bc80      	pop	{r7}
 80014c6:	4770      	bx	lr

080014c8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b085      	sub	sp, #20
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	460b      	mov	r3, r1
 80014d2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	68db      	ldr	r3, [r3, #12]
 80014d8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80014da:	887a      	ldrh	r2, [r7, #2]
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	4013      	ands	r3, r2
 80014e0:	041a      	lsls	r2, r3, #16
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	43d9      	mvns	r1, r3
 80014e6:	887b      	ldrh	r3, [r7, #2]
 80014e8:	400b      	ands	r3, r1
 80014ea:	431a      	orrs	r2, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	611a      	str	r2, [r3, #16]
}
 80014f0:	bf00      	nop
 80014f2:	3714      	adds	r7, #20
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bc80      	pop	{r7}
 80014f8:	4770      	bx	lr
	...

080014fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001506:	4b08      	ldr	r3, [pc, #32]	; (8001528 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001508:	695a      	ldr	r2, [r3, #20]
 800150a:	88fb      	ldrh	r3, [r7, #6]
 800150c:	4013      	ands	r3, r2
 800150e:	2b00      	cmp	r3, #0
 8001510:	d006      	beq.n	8001520 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001512:	4a05      	ldr	r2, [pc, #20]	; (8001528 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001514:	88fb      	ldrh	r3, [r7, #6]
 8001516:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001518:	88fb      	ldrh	r3, [r7, #6]
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff f812 	bl	8000544 <HAL_GPIO_EXTI_Callback>
  }
}
 8001520:	bf00      	nop
 8001522:	3708      	adds	r7, #8
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	40010400 	.word	0x40010400

0800152c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d101      	bne.n	800153e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e034      	b.n	80015a8 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8001546:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f245 5255 	movw	r2, #21845	; 0x5555
 8001550:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	6852      	ldr	r2, [r2, #4]
 800155a:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	687a      	ldr	r2, [r7, #4]
 8001562:	6892      	ldr	r2, [r2, #8]
 8001564:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8001566:	f7ff fce9 	bl	8000f3c <HAL_GetTick>
 800156a:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800156c:	e00f      	b.n	800158e <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800156e:	f7ff fce5 	bl	8000f3c <HAL_GetTick>
 8001572:	4602      	mov	r2, r0
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	2b27      	cmp	r3, #39	; 0x27
 800157a:	d908      	bls.n	800158e <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	68db      	ldr	r3, [r3, #12]
 8001582:	f003 0303 	and.w	r3, r3, #3
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e00c      	b.n	80015a8 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	f003 0303 	and.w	r3, r3, #3
 8001598:	2b00      	cmp	r3, #0
 800159a:	d1e8      	bne.n	800156e <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80015a4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80015a6:	2300      	movs	r3, #0
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	3710      	adds	r7, #16
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}

080015b0 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80015c0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80015c2:	2300      	movs	r3, #0
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	370c      	adds	r7, #12
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bc80      	pop	{r7}
 80015cc:	4770      	bx	lr
	...

080015d0 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	460b      	mov	r3, r1
 80015da:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80015dc:	4b09      	ldr	r3, [pc, #36]	; (8001604 <HAL_PWR_EnterSLEEPMode+0x34>)
 80015de:	691b      	ldr	r3, [r3, #16]
 80015e0:	4a08      	ldr	r2, [pc, #32]	; (8001604 <HAL_PWR_EnterSLEEPMode+0x34>)
 80015e2:	f023 0304 	bic.w	r3, r3, #4
 80015e6:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80015e8:	78fb      	ldrb	r3, [r7, #3]
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d101      	bne.n	80015f2 <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80015ee:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 80015f0:	e002      	b.n	80015f8 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 80015f2:	bf40      	sev
    __WFE();
 80015f4:	bf20      	wfe
    __WFE();
 80015f6:	bf20      	wfe
}
 80015f8:	bf00      	nop
 80015fa:	370c      	adds	r7, #12
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bc80      	pop	{r7}
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	e000ed00 	.word	0xe000ed00

08001608 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d101      	bne.n	800161a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e26c      	b.n	8001af4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 0301 	and.w	r3, r3, #1
 8001622:	2b00      	cmp	r3, #0
 8001624:	f000 8087 	beq.w	8001736 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001628:	4b92      	ldr	r3, [pc, #584]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f003 030c 	and.w	r3, r3, #12
 8001630:	2b04      	cmp	r3, #4
 8001632:	d00c      	beq.n	800164e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001634:	4b8f      	ldr	r3, [pc, #572]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f003 030c 	and.w	r3, r3, #12
 800163c:	2b08      	cmp	r3, #8
 800163e:	d112      	bne.n	8001666 <HAL_RCC_OscConfig+0x5e>
 8001640:	4b8c      	ldr	r3, [pc, #560]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001648:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800164c:	d10b      	bne.n	8001666 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800164e:	4b89      	ldr	r3, [pc, #548]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d06c      	beq.n	8001734 <HAL_RCC_OscConfig+0x12c>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d168      	bne.n	8001734 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
 8001664:	e246      	b.n	8001af4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800166e:	d106      	bne.n	800167e <HAL_RCC_OscConfig+0x76>
 8001670:	4b80      	ldr	r3, [pc, #512]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a7f      	ldr	r2, [pc, #508]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 8001676:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800167a:	6013      	str	r3, [r2, #0]
 800167c:	e02e      	b.n	80016dc <HAL_RCC_OscConfig+0xd4>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d10c      	bne.n	80016a0 <HAL_RCC_OscConfig+0x98>
 8001686:	4b7b      	ldr	r3, [pc, #492]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a7a      	ldr	r2, [pc, #488]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 800168c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001690:	6013      	str	r3, [r2, #0]
 8001692:	4b78      	ldr	r3, [pc, #480]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a77      	ldr	r2, [pc, #476]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 8001698:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800169c:	6013      	str	r3, [r2, #0]
 800169e:	e01d      	b.n	80016dc <HAL_RCC_OscConfig+0xd4>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016a8:	d10c      	bne.n	80016c4 <HAL_RCC_OscConfig+0xbc>
 80016aa:	4b72      	ldr	r3, [pc, #456]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a71      	ldr	r2, [pc, #452]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 80016b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016b4:	6013      	str	r3, [r2, #0]
 80016b6:	4b6f      	ldr	r3, [pc, #444]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a6e      	ldr	r2, [pc, #440]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 80016bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016c0:	6013      	str	r3, [r2, #0]
 80016c2:	e00b      	b.n	80016dc <HAL_RCC_OscConfig+0xd4>
 80016c4:	4b6b      	ldr	r3, [pc, #428]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a6a      	ldr	r2, [pc, #424]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 80016ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016ce:	6013      	str	r3, [r2, #0]
 80016d0:	4b68      	ldr	r3, [pc, #416]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a67      	ldr	r2, [pc, #412]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 80016d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016da:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d013      	beq.n	800170c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016e4:	f7ff fc2a 	bl	8000f3c <HAL_GetTick>
 80016e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ea:	e008      	b.n	80016fe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016ec:	f7ff fc26 	bl	8000f3c <HAL_GetTick>
 80016f0:	4602      	mov	r2, r0
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2b64      	cmp	r3, #100	; 0x64
 80016f8:	d901      	bls.n	80016fe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80016fa:	2303      	movs	r3, #3
 80016fc:	e1fa      	b.n	8001af4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016fe:	4b5d      	ldr	r3, [pc, #372]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d0f0      	beq.n	80016ec <HAL_RCC_OscConfig+0xe4>
 800170a:	e014      	b.n	8001736 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800170c:	f7ff fc16 	bl	8000f3c <HAL_GetTick>
 8001710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001712:	e008      	b.n	8001726 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001714:	f7ff fc12 	bl	8000f3c <HAL_GetTick>
 8001718:	4602      	mov	r2, r0
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	2b64      	cmp	r3, #100	; 0x64
 8001720:	d901      	bls.n	8001726 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001722:	2303      	movs	r3, #3
 8001724:	e1e6      	b.n	8001af4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001726:	4b53      	ldr	r3, [pc, #332]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d1f0      	bne.n	8001714 <HAL_RCC_OscConfig+0x10c>
 8001732:	e000      	b.n	8001736 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001734:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0302 	and.w	r3, r3, #2
 800173e:	2b00      	cmp	r3, #0
 8001740:	d063      	beq.n	800180a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001742:	4b4c      	ldr	r3, [pc, #304]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f003 030c 	and.w	r3, r3, #12
 800174a:	2b00      	cmp	r3, #0
 800174c:	d00b      	beq.n	8001766 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800174e:	4b49      	ldr	r3, [pc, #292]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	f003 030c 	and.w	r3, r3, #12
 8001756:	2b08      	cmp	r3, #8
 8001758:	d11c      	bne.n	8001794 <HAL_RCC_OscConfig+0x18c>
 800175a:	4b46      	ldr	r3, [pc, #280]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d116      	bne.n	8001794 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001766:	4b43      	ldr	r3, [pc, #268]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 0302 	and.w	r3, r3, #2
 800176e:	2b00      	cmp	r3, #0
 8001770:	d005      	beq.n	800177e <HAL_RCC_OscConfig+0x176>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	691b      	ldr	r3, [r3, #16]
 8001776:	2b01      	cmp	r3, #1
 8001778:	d001      	beq.n	800177e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e1ba      	b.n	8001af4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800177e:	4b3d      	ldr	r3, [pc, #244]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	695b      	ldr	r3, [r3, #20]
 800178a:	00db      	lsls	r3, r3, #3
 800178c:	4939      	ldr	r1, [pc, #228]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 800178e:	4313      	orrs	r3, r2
 8001790:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001792:	e03a      	b.n	800180a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	691b      	ldr	r3, [r3, #16]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d020      	beq.n	80017de <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800179c:	4b36      	ldr	r3, [pc, #216]	; (8001878 <HAL_RCC_OscConfig+0x270>)
 800179e:	2201      	movs	r2, #1
 80017a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a2:	f7ff fbcb 	bl	8000f3c <HAL_GetTick>
 80017a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017a8:	e008      	b.n	80017bc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017aa:	f7ff fbc7 	bl	8000f3c <HAL_GetTick>
 80017ae:	4602      	mov	r2, r0
 80017b0:	693b      	ldr	r3, [r7, #16]
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d901      	bls.n	80017bc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80017b8:	2303      	movs	r3, #3
 80017ba:	e19b      	b.n	8001af4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017bc:	4b2d      	ldr	r3, [pc, #180]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 0302 	and.w	r3, r3, #2
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d0f0      	beq.n	80017aa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017c8:	4b2a      	ldr	r3, [pc, #168]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	695b      	ldr	r3, [r3, #20]
 80017d4:	00db      	lsls	r3, r3, #3
 80017d6:	4927      	ldr	r1, [pc, #156]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 80017d8:	4313      	orrs	r3, r2
 80017da:	600b      	str	r3, [r1, #0]
 80017dc:	e015      	b.n	800180a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017de:	4b26      	ldr	r3, [pc, #152]	; (8001878 <HAL_RCC_OscConfig+0x270>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017e4:	f7ff fbaa 	bl	8000f3c <HAL_GetTick>
 80017e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017ea:	e008      	b.n	80017fe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017ec:	f7ff fba6 	bl	8000f3c <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d901      	bls.n	80017fe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	e17a      	b.n	8001af4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017fe:	4b1d      	ldr	r3, [pc, #116]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f003 0302 	and.w	r3, r3, #2
 8001806:	2b00      	cmp	r3, #0
 8001808:	d1f0      	bne.n	80017ec <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0308 	and.w	r3, r3, #8
 8001812:	2b00      	cmp	r3, #0
 8001814:	d03a      	beq.n	800188c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	699b      	ldr	r3, [r3, #24]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d019      	beq.n	8001852 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800181e:	4b17      	ldr	r3, [pc, #92]	; (800187c <HAL_RCC_OscConfig+0x274>)
 8001820:	2201      	movs	r2, #1
 8001822:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001824:	f7ff fb8a 	bl	8000f3c <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800182a:	e008      	b.n	800183e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800182c:	f7ff fb86 	bl	8000f3c <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b02      	cmp	r3, #2
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e15a      	b.n	8001af4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800183e:	4b0d      	ldr	r3, [pc, #52]	; (8001874 <HAL_RCC_OscConfig+0x26c>)
 8001840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	2b00      	cmp	r3, #0
 8001848:	d0f0      	beq.n	800182c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800184a:	2001      	movs	r0, #1
 800184c:	f000 fad8 	bl	8001e00 <RCC_Delay>
 8001850:	e01c      	b.n	800188c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001852:	4b0a      	ldr	r3, [pc, #40]	; (800187c <HAL_RCC_OscConfig+0x274>)
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001858:	f7ff fb70 	bl	8000f3c <HAL_GetTick>
 800185c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800185e:	e00f      	b.n	8001880 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001860:	f7ff fb6c 	bl	8000f3c <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	2b02      	cmp	r3, #2
 800186c:	d908      	bls.n	8001880 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800186e:	2303      	movs	r3, #3
 8001870:	e140      	b.n	8001af4 <HAL_RCC_OscConfig+0x4ec>
 8001872:	bf00      	nop
 8001874:	40021000 	.word	0x40021000
 8001878:	42420000 	.word	0x42420000
 800187c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001880:	4b9e      	ldr	r3, [pc, #632]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001884:	f003 0302 	and.w	r3, r3, #2
 8001888:	2b00      	cmp	r3, #0
 800188a:	d1e9      	bne.n	8001860 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 0304 	and.w	r3, r3, #4
 8001894:	2b00      	cmp	r3, #0
 8001896:	f000 80a6 	beq.w	80019e6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800189a:	2300      	movs	r3, #0
 800189c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800189e:	4b97      	ldr	r3, [pc, #604]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 80018a0:	69db      	ldr	r3, [r3, #28]
 80018a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d10d      	bne.n	80018c6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018aa:	4b94      	ldr	r3, [pc, #592]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 80018ac:	69db      	ldr	r3, [r3, #28]
 80018ae:	4a93      	ldr	r2, [pc, #588]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 80018b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018b4:	61d3      	str	r3, [r2, #28]
 80018b6:	4b91      	ldr	r3, [pc, #580]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 80018b8:	69db      	ldr	r3, [r3, #28]
 80018ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018be:	60bb      	str	r3, [r7, #8]
 80018c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018c2:	2301      	movs	r3, #1
 80018c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018c6:	4b8e      	ldr	r3, [pc, #568]	; (8001b00 <HAL_RCC_OscConfig+0x4f8>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d118      	bne.n	8001904 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018d2:	4b8b      	ldr	r3, [pc, #556]	; (8001b00 <HAL_RCC_OscConfig+0x4f8>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a8a      	ldr	r2, [pc, #552]	; (8001b00 <HAL_RCC_OscConfig+0x4f8>)
 80018d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018de:	f7ff fb2d 	bl	8000f3c <HAL_GetTick>
 80018e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018e4:	e008      	b.n	80018f8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018e6:	f7ff fb29 	bl	8000f3c <HAL_GetTick>
 80018ea:	4602      	mov	r2, r0
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	1ad3      	subs	r3, r2, r3
 80018f0:	2b64      	cmp	r3, #100	; 0x64
 80018f2:	d901      	bls.n	80018f8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80018f4:	2303      	movs	r3, #3
 80018f6:	e0fd      	b.n	8001af4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f8:	4b81      	ldr	r3, [pc, #516]	; (8001b00 <HAL_RCC_OscConfig+0x4f8>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001900:	2b00      	cmp	r3, #0
 8001902:	d0f0      	beq.n	80018e6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	2b01      	cmp	r3, #1
 800190a:	d106      	bne.n	800191a <HAL_RCC_OscConfig+0x312>
 800190c:	4b7b      	ldr	r3, [pc, #492]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 800190e:	6a1b      	ldr	r3, [r3, #32]
 8001910:	4a7a      	ldr	r2, [pc, #488]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001912:	f043 0301 	orr.w	r3, r3, #1
 8001916:	6213      	str	r3, [r2, #32]
 8001918:	e02d      	b.n	8001976 <HAL_RCC_OscConfig+0x36e>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	68db      	ldr	r3, [r3, #12]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d10c      	bne.n	800193c <HAL_RCC_OscConfig+0x334>
 8001922:	4b76      	ldr	r3, [pc, #472]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001924:	6a1b      	ldr	r3, [r3, #32]
 8001926:	4a75      	ldr	r2, [pc, #468]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001928:	f023 0301 	bic.w	r3, r3, #1
 800192c:	6213      	str	r3, [r2, #32]
 800192e:	4b73      	ldr	r3, [pc, #460]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001930:	6a1b      	ldr	r3, [r3, #32]
 8001932:	4a72      	ldr	r2, [pc, #456]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001934:	f023 0304 	bic.w	r3, r3, #4
 8001938:	6213      	str	r3, [r2, #32]
 800193a:	e01c      	b.n	8001976 <HAL_RCC_OscConfig+0x36e>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	2b05      	cmp	r3, #5
 8001942:	d10c      	bne.n	800195e <HAL_RCC_OscConfig+0x356>
 8001944:	4b6d      	ldr	r3, [pc, #436]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001946:	6a1b      	ldr	r3, [r3, #32]
 8001948:	4a6c      	ldr	r2, [pc, #432]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 800194a:	f043 0304 	orr.w	r3, r3, #4
 800194e:	6213      	str	r3, [r2, #32]
 8001950:	4b6a      	ldr	r3, [pc, #424]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001952:	6a1b      	ldr	r3, [r3, #32]
 8001954:	4a69      	ldr	r2, [pc, #420]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001956:	f043 0301 	orr.w	r3, r3, #1
 800195a:	6213      	str	r3, [r2, #32]
 800195c:	e00b      	b.n	8001976 <HAL_RCC_OscConfig+0x36e>
 800195e:	4b67      	ldr	r3, [pc, #412]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001960:	6a1b      	ldr	r3, [r3, #32]
 8001962:	4a66      	ldr	r2, [pc, #408]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001964:	f023 0301 	bic.w	r3, r3, #1
 8001968:	6213      	str	r3, [r2, #32]
 800196a:	4b64      	ldr	r3, [pc, #400]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 800196c:	6a1b      	ldr	r3, [r3, #32]
 800196e:	4a63      	ldr	r2, [pc, #396]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001970:	f023 0304 	bic.w	r3, r3, #4
 8001974:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d015      	beq.n	80019aa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800197e:	f7ff fadd 	bl	8000f3c <HAL_GetTick>
 8001982:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001984:	e00a      	b.n	800199c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001986:	f7ff fad9 	bl	8000f3c <HAL_GetTick>
 800198a:	4602      	mov	r2, r0
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	f241 3288 	movw	r2, #5000	; 0x1388
 8001994:	4293      	cmp	r3, r2
 8001996:	d901      	bls.n	800199c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001998:	2303      	movs	r3, #3
 800199a:	e0ab      	b.n	8001af4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800199c:	4b57      	ldr	r3, [pc, #348]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 800199e:	6a1b      	ldr	r3, [r3, #32]
 80019a0:	f003 0302 	and.w	r3, r3, #2
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d0ee      	beq.n	8001986 <HAL_RCC_OscConfig+0x37e>
 80019a8:	e014      	b.n	80019d4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019aa:	f7ff fac7 	bl	8000f3c <HAL_GetTick>
 80019ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019b0:	e00a      	b.n	80019c8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019b2:	f7ff fac3 	bl	8000f3c <HAL_GetTick>
 80019b6:	4602      	mov	r2, r0
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	1ad3      	subs	r3, r2, r3
 80019bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d901      	bls.n	80019c8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80019c4:	2303      	movs	r3, #3
 80019c6:	e095      	b.n	8001af4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019c8:	4b4c      	ldr	r3, [pc, #304]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 80019ca:	6a1b      	ldr	r3, [r3, #32]
 80019cc:	f003 0302 	and.w	r3, r3, #2
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d1ee      	bne.n	80019b2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80019d4:	7dfb      	ldrb	r3, [r7, #23]
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d105      	bne.n	80019e6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019da:	4b48      	ldr	r3, [pc, #288]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 80019dc:	69db      	ldr	r3, [r3, #28]
 80019de:	4a47      	ldr	r2, [pc, #284]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 80019e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019e4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	69db      	ldr	r3, [r3, #28]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	f000 8081 	beq.w	8001af2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019f0:	4b42      	ldr	r3, [pc, #264]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f003 030c 	and.w	r3, r3, #12
 80019f8:	2b08      	cmp	r3, #8
 80019fa:	d061      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	69db      	ldr	r3, [r3, #28]
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	d146      	bne.n	8001a92 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a04:	4b3f      	ldr	r3, [pc, #252]	; (8001b04 <HAL_RCC_OscConfig+0x4fc>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a0a:	f7ff fa97 	bl	8000f3c <HAL_GetTick>
 8001a0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a10:	e008      	b.n	8001a24 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a12:	f7ff fa93 	bl	8000f3c <HAL_GetTick>
 8001a16:	4602      	mov	r2, r0
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	2b02      	cmp	r3, #2
 8001a1e:	d901      	bls.n	8001a24 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001a20:	2303      	movs	r3, #3
 8001a22:	e067      	b.n	8001af4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a24:	4b35      	ldr	r3, [pc, #212]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1f0      	bne.n	8001a12 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6a1b      	ldr	r3, [r3, #32]
 8001a34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a38:	d108      	bne.n	8001a4c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a3a:	4b30      	ldr	r3, [pc, #192]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	492d      	ldr	r1, [pc, #180]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a4c:	4b2b      	ldr	r3, [pc, #172]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6a19      	ldr	r1, [r3, #32]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a5c:	430b      	orrs	r3, r1
 8001a5e:	4927      	ldr	r1, [pc, #156]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001a60:	4313      	orrs	r3, r2
 8001a62:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a64:	4b27      	ldr	r3, [pc, #156]	; (8001b04 <HAL_RCC_OscConfig+0x4fc>)
 8001a66:	2201      	movs	r2, #1
 8001a68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a6a:	f7ff fa67 	bl	8000f3c <HAL_GetTick>
 8001a6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a70:	e008      	b.n	8001a84 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a72:	f7ff fa63 	bl	8000f3c <HAL_GetTick>
 8001a76:	4602      	mov	r2, r0
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	1ad3      	subs	r3, r2, r3
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	d901      	bls.n	8001a84 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e037      	b.n	8001af4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a84:	4b1d      	ldr	r3, [pc, #116]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d0f0      	beq.n	8001a72 <HAL_RCC_OscConfig+0x46a>
 8001a90:	e02f      	b.n	8001af2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a92:	4b1c      	ldr	r3, [pc, #112]	; (8001b04 <HAL_RCC_OscConfig+0x4fc>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a98:	f7ff fa50 	bl	8000f3c <HAL_GetTick>
 8001a9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a9e:	e008      	b.n	8001ab2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aa0:	f7ff fa4c 	bl	8000f3c <HAL_GetTick>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e020      	b.n	8001af4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ab2:	4b12      	ldr	r3, [pc, #72]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d1f0      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x498>
 8001abe:	e018      	b.n	8001af2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	69db      	ldr	r3, [r3, #28]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d101      	bne.n	8001acc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e013      	b.n	8001af4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001acc:	4b0b      	ldr	r3, [pc, #44]	; (8001afc <HAL_RCC_OscConfig+0x4f4>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6a1b      	ldr	r3, [r3, #32]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d106      	bne.n	8001aee <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d001      	beq.n	8001af2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e000      	b.n	8001af4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001af2:	2300      	movs	r3, #0
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3718      	adds	r7, #24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40021000 	.word	0x40021000
 8001b00:	40007000 	.word	0x40007000
 8001b04:	42420060 	.word	0x42420060

08001b08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d101      	bne.n	8001b1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e0d0      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b1c:	4b6a      	ldr	r3, [pc, #424]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0307 	and.w	r3, r3, #7
 8001b24:	683a      	ldr	r2, [r7, #0]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d910      	bls.n	8001b4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b2a:	4b67      	ldr	r3, [pc, #412]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f023 0207 	bic.w	r2, r3, #7
 8001b32:	4965      	ldr	r1, [pc, #404]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b3a:	4b63      	ldr	r3, [pc, #396]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 0307 	and.w	r3, r3, #7
 8001b42:	683a      	ldr	r2, [r7, #0]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d001      	beq.n	8001b4c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e0b8      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0302 	and.w	r3, r3, #2
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d020      	beq.n	8001b9a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0304 	and.w	r3, r3, #4
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d005      	beq.n	8001b70 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b64:	4b59      	ldr	r3, [pc, #356]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	4a58      	ldr	r2, [pc, #352]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001b6a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001b6e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0308 	and.w	r3, r3, #8
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d005      	beq.n	8001b88 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b7c:	4b53      	ldr	r3, [pc, #332]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	4a52      	ldr	r2, [pc, #328]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001b82:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001b86:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b88:	4b50      	ldr	r3, [pc, #320]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	494d      	ldr	r1, [pc, #308]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001b96:	4313      	orrs	r3, r2
 8001b98:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0301 	and.w	r3, r3, #1
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d040      	beq.n	8001c28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d107      	bne.n	8001bbe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bae:	4b47      	ldr	r3, [pc, #284]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d115      	bne.n	8001be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e07f      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d107      	bne.n	8001bd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bc6:	4b41      	ldr	r3, [pc, #260]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d109      	bne.n	8001be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e073      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bd6:	4b3d      	ldr	r3, [pc, #244]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0302 	and.w	r3, r3, #2
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d101      	bne.n	8001be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e06b      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001be6:	4b39      	ldr	r3, [pc, #228]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f023 0203 	bic.w	r2, r3, #3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	4936      	ldr	r1, [pc, #216]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bf8:	f7ff f9a0 	bl	8000f3c <HAL_GetTick>
 8001bfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bfe:	e00a      	b.n	8001c16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c00:	f7ff f99c 	bl	8000f3c <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d901      	bls.n	8001c16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e053      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c16:	4b2d      	ldr	r3, [pc, #180]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f003 020c 	and.w	r2, r3, #12
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d1eb      	bne.n	8001c00 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c28:	4b27      	ldr	r3, [pc, #156]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0307 	and.w	r3, r3, #7
 8001c30:	683a      	ldr	r2, [r7, #0]
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d210      	bcs.n	8001c58 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c36:	4b24      	ldr	r3, [pc, #144]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f023 0207 	bic.w	r2, r3, #7
 8001c3e:	4922      	ldr	r1, [pc, #136]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c46:	4b20      	ldr	r3, [pc, #128]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 0307 	and.w	r3, r3, #7
 8001c4e:	683a      	ldr	r2, [r7, #0]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d001      	beq.n	8001c58 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e032      	b.n	8001cbe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0304 	and.w	r3, r3, #4
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d008      	beq.n	8001c76 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c64:	4b19      	ldr	r3, [pc, #100]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	4916      	ldr	r1, [pc, #88]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001c72:	4313      	orrs	r3, r2
 8001c74:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0308 	and.w	r3, r3, #8
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d009      	beq.n	8001c96 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c82:	4b12      	ldr	r3, [pc, #72]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	691b      	ldr	r3, [r3, #16]
 8001c8e:	00db      	lsls	r3, r3, #3
 8001c90:	490e      	ldr	r1, [pc, #56]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c96:	f000 f821 	bl	8001cdc <HAL_RCC_GetSysClockFreq>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	4b0b      	ldr	r3, [pc, #44]	; (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	091b      	lsrs	r3, r3, #4
 8001ca2:	f003 030f 	and.w	r3, r3, #15
 8001ca6:	490a      	ldr	r1, [pc, #40]	; (8001cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8001ca8:	5ccb      	ldrb	r3, [r1, r3]
 8001caa:	fa22 f303 	lsr.w	r3, r2, r3
 8001cae:	4a09      	ldr	r2, [pc, #36]	; (8001cd4 <HAL_RCC_ClockConfig+0x1cc>)
 8001cb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001cb2:	4b09      	ldr	r3, [pc, #36]	; (8001cd8 <HAL_RCC_ClockConfig+0x1d0>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff f8fe 	bl	8000eb8 <HAL_InitTick>

  return HAL_OK;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40022000 	.word	0x40022000
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	08003938 	.word	0x08003938
 8001cd4:	20000000 	.word	0x20000000
 8001cd8:	20000004 	.word	0x20000004

08001cdc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cdc:	b490      	push	{r4, r7}
 8001cde:	b08a      	sub	sp, #40	; 0x28
 8001ce0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001ce2:	4b2a      	ldr	r3, [pc, #168]	; (8001d8c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001ce4:	1d3c      	adds	r4, r7, #4
 8001ce6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ce8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001cec:	f240 2301 	movw	r3, #513	; 0x201
 8001cf0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	61fb      	str	r3, [r7, #28]
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	61bb      	str	r3, [r7, #24]
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	627b      	str	r3, [r7, #36]	; 0x24
 8001cfe:	2300      	movs	r3, #0
 8001d00:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001d02:	2300      	movs	r3, #0
 8001d04:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001d06:	4b22      	ldr	r3, [pc, #136]	; (8001d90 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d0c:	69fb      	ldr	r3, [r7, #28]
 8001d0e:	f003 030c 	and.w	r3, r3, #12
 8001d12:	2b04      	cmp	r3, #4
 8001d14:	d002      	beq.n	8001d1c <HAL_RCC_GetSysClockFreq+0x40>
 8001d16:	2b08      	cmp	r3, #8
 8001d18:	d003      	beq.n	8001d22 <HAL_RCC_GetSysClockFreq+0x46>
 8001d1a:	e02d      	b.n	8001d78 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d1c:	4b1d      	ldr	r3, [pc, #116]	; (8001d94 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d1e:	623b      	str	r3, [r7, #32]
      break;
 8001d20:	e02d      	b.n	8001d7e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	0c9b      	lsrs	r3, r3, #18
 8001d26:	f003 030f 	and.w	r3, r3, #15
 8001d2a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001d2e:	4413      	add	r3, r2
 8001d30:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001d34:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d013      	beq.n	8001d68 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001d40:	4b13      	ldr	r3, [pc, #76]	; (8001d90 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	0c5b      	lsrs	r3, r3, #17
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001d4e:	4413      	add	r3, r2
 8001d50:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001d54:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	4a0e      	ldr	r2, [pc, #56]	; (8001d94 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d5a:	fb02 f203 	mul.w	r2, r2, r3
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d64:	627b      	str	r3, [r7, #36]	; 0x24
 8001d66:	e004      	b.n	8001d72 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	4a0b      	ldr	r2, [pc, #44]	; (8001d98 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001d6c:	fb02 f303 	mul.w	r3, r2, r3
 8001d70:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d74:	623b      	str	r3, [r7, #32]
      break;
 8001d76:	e002      	b.n	8001d7e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d78:	4b06      	ldr	r3, [pc, #24]	; (8001d94 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d7a:	623b      	str	r3, [r7, #32]
      break;
 8001d7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d7e:	6a3b      	ldr	r3, [r7, #32]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3728      	adds	r7, #40	; 0x28
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bc90      	pop	{r4, r7}
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	08003928 	.word	0x08003928
 8001d90:	40021000 	.word	0x40021000
 8001d94:	007a1200 	.word	0x007a1200
 8001d98:	003d0900 	.word	0x003d0900

08001d9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001da0:	4b02      	ldr	r3, [pc, #8]	; (8001dac <HAL_RCC_GetHCLKFreq+0x10>)
 8001da2:	681b      	ldr	r3, [r3, #0]
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bc80      	pop	{r7}
 8001daa:	4770      	bx	lr
 8001dac:	20000000 	.word	0x20000000

08001db0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001db4:	f7ff fff2 	bl	8001d9c <HAL_RCC_GetHCLKFreq>
 8001db8:	4602      	mov	r2, r0
 8001dba:	4b05      	ldr	r3, [pc, #20]	; (8001dd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	0a1b      	lsrs	r3, r3, #8
 8001dc0:	f003 0307 	and.w	r3, r3, #7
 8001dc4:	4903      	ldr	r1, [pc, #12]	; (8001dd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dc6:	5ccb      	ldrb	r3, [r1, r3]
 8001dc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40021000 	.word	0x40021000
 8001dd4:	08003948 	.word	0x08003948

08001dd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ddc:	f7ff ffde 	bl	8001d9c <HAL_RCC_GetHCLKFreq>
 8001de0:	4602      	mov	r2, r0
 8001de2:	4b05      	ldr	r3, [pc, #20]	; (8001df8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	0adb      	lsrs	r3, r3, #11
 8001de8:	f003 0307 	and.w	r3, r3, #7
 8001dec:	4903      	ldr	r1, [pc, #12]	; (8001dfc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dee:	5ccb      	ldrb	r3, [r1, r3]
 8001df0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40021000 	.word	0x40021000
 8001dfc:	08003948 	.word	0x08003948

08001e00 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b085      	sub	sp, #20
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e08:	4b0a      	ldr	r3, [pc, #40]	; (8001e34 <RCC_Delay+0x34>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a0a      	ldr	r2, [pc, #40]	; (8001e38 <RCC_Delay+0x38>)
 8001e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e12:	0a5b      	lsrs	r3, r3, #9
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	fb02 f303 	mul.w	r3, r2, r3
 8001e1a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001e1c:	bf00      	nop
  }
  while (Delay --);
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	1e5a      	subs	r2, r3, #1
 8001e22:	60fa      	str	r2, [r7, #12]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d1f9      	bne.n	8001e1c <RCC_Delay+0x1c>
}
 8001e28:	bf00      	nop
 8001e2a:	bf00      	nop
 8001e2c:	3714      	adds	r7, #20
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bc80      	pop	{r7}
 8001e32:	4770      	bx	lr
 8001e34:	20000000 	.word	0x20000000
 8001e38:	10624dd3 	.word	0x10624dd3

08001e3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d101      	bne.n	8001e4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e041      	b.n	8001ed2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d106      	bne.n	8001e68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f7fe fe10 	bl	8000a88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2202      	movs	r2, #2
 8001e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	3304      	adds	r3, #4
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4610      	mov	r0, r2
 8001e7c:	f000 fa6a 	bl	8002354 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2201      	movs	r2, #1
 8001e84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2201      	movs	r2, #1
 8001e94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2201      	movs	r2, #1
 8001ebc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
	...

08001edc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b085      	sub	sp, #20
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d001      	beq.n	8001ef4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e035      	b.n	8001f60 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2202      	movs	r2, #2
 8001ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	68da      	ldr	r2, [r3, #12]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f042 0201 	orr.w	r2, r2, #1
 8001f0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a16      	ldr	r2, [pc, #88]	; (8001f6c <HAL_TIM_Base_Start_IT+0x90>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d009      	beq.n	8001f2a <HAL_TIM_Base_Start_IT+0x4e>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f1e:	d004      	beq.n	8001f2a <HAL_TIM_Base_Start_IT+0x4e>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a12      	ldr	r2, [pc, #72]	; (8001f70 <HAL_TIM_Base_Start_IT+0x94>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d111      	bne.n	8001f4e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	f003 0307 	and.w	r3, r3, #7
 8001f34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2b06      	cmp	r3, #6
 8001f3a:	d010      	beq.n	8001f5e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f042 0201 	orr.w	r2, r2, #1
 8001f4a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f4c:	e007      	b.n	8001f5e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f042 0201 	orr.w	r2, r2, #1
 8001f5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f5e:	2300      	movs	r3, #0
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3714      	adds	r7, #20
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bc80      	pop	{r7}
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	40012c00 	.word	0x40012c00
 8001f70:	40000400 	.word	0x40000400

08001f74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	691b      	ldr	r3, [r3, #16]
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d122      	bne.n	8001fd0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	f003 0302 	and.w	r3, r3, #2
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d11b      	bne.n	8001fd0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f06f 0202 	mvn.w	r2, #2
 8001fa0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	699b      	ldr	r3, [r3, #24]
 8001fae:	f003 0303 	and.w	r3, r3, #3
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d003      	beq.n	8001fbe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f000 f9b1 	bl	800231e <HAL_TIM_IC_CaptureCallback>
 8001fbc:	e005      	b.n	8001fca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f000 f9a4 	bl	800230c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f000 f9b3 	bl	8002330 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	691b      	ldr	r3, [r3, #16]
 8001fd6:	f003 0304 	and.w	r3, r3, #4
 8001fda:	2b04      	cmp	r3, #4
 8001fdc:	d122      	bne.n	8002024 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	f003 0304 	and.w	r3, r3, #4
 8001fe8:	2b04      	cmp	r3, #4
 8001fea:	d11b      	bne.n	8002024 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f06f 0204 	mvn.w	r2, #4
 8001ff4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2202      	movs	r2, #2
 8001ffa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	699b      	ldr	r3, [r3, #24]
 8002002:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002006:	2b00      	cmp	r3, #0
 8002008:	d003      	beq.n	8002012 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f000 f987 	bl	800231e <HAL_TIM_IC_CaptureCallback>
 8002010:	e005      	b.n	800201e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f000 f97a 	bl	800230c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f000 f989 	bl	8002330 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	f003 0308 	and.w	r3, r3, #8
 800202e:	2b08      	cmp	r3, #8
 8002030:	d122      	bne.n	8002078 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	f003 0308 	and.w	r3, r3, #8
 800203c:	2b08      	cmp	r3, #8
 800203e:	d11b      	bne.n	8002078 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f06f 0208 	mvn.w	r2, #8
 8002048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2204      	movs	r2, #4
 800204e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	f003 0303 	and.w	r3, r3, #3
 800205a:	2b00      	cmp	r3, #0
 800205c:	d003      	beq.n	8002066 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f000 f95d 	bl	800231e <HAL_TIM_IC_CaptureCallback>
 8002064:	e005      	b.n	8002072 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f000 f950 	bl	800230c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f000 f95f 	bl	8002330 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	691b      	ldr	r3, [r3, #16]
 800207e:	f003 0310 	and.w	r3, r3, #16
 8002082:	2b10      	cmp	r3, #16
 8002084:	d122      	bne.n	80020cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	f003 0310 	and.w	r3, r3, #16
 8002090:	2b10      	cmp	r3, #16
 8002092:	d11b      	bne.n	80020cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f06f 0210 	mvn.w	r2, #16
 800209c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2208      	movs	r2, #8
 80020a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	69db      	ldr	r3, [r3, #28]
 80020aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d003      	beq.n	80020ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f000 f933 	bl	800231e <HAL_TIM_IC_CaptureCallback>
 80020b8:	e005      	b.n	80020c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f000 f926 	bl	800230c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f000 f935 	bl	8002330 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d10e      	bne.n	80020f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	f003 0301 	and.w	r3, r3, #1
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d107      	bne.n	80020f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f06f 0201 	mvn.w	r2, #1
 80020f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f7fe fa10 	bl	8000518 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	691b      	ldr	r3, [r3, #16]
 80020fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002102:	2b80      	cmp	r3, #128	; 0x80
 8002104:	d10e      	bne.n	8002124 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002110:	2b80      	cmp	r3, #128	; 0x80
 8002112:	d107      	bne.n	8002124 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800211c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f000 fa67 	bl	80025f2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	691b      	ldr	r3, [r3, #16]
 800212a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800212e:	2b40      	cmp	r3, #64	; 0x40
 8002130:	d10e      	bne.n	8002150 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800213c:	2b40      	cmp	r3, #64	; 0x40
 800213e:	d107      	bne.n	8002150 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f000 f8f9 	bl	8002342 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	691b      	ldr	r3, [r3, #16]
 8002156:	f003 0320 	and.w	r3, r3, #32
 800215a:	2b20      	cmp	r3, #32
 800215c:	d10e      	bne.n	800217c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	f003 0320 	and.w	r3, r3, #32
 8002168:	2b20      	cmp	r3, #32
 800216a:	d107      	bne.n	800217c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f06f 0220 	mvn.w	r2, #32
 8002174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f000 fa32 	bl	80025e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800217c:	bf00      	nop
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002194:	2b01      	cmp	r3, #1
 8002196:	d101      	bne.n	800219c <HAL_TIM_ConfigClockSource+0x18>
 8002198:	2302      	movs	r3, #2
 800219a:	e0b3      	b.n	8002304 <HAL_TIM_ConfigClockSource+0x180>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2201      	movs	r2, #1
 80021a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2202      	movs	r2, #2
 80021a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80021ba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80021c2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	68fa      	ldr	r2, [r7, #12]
 80021ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021d4:	d03e      	beq.n	8002254 <HAL_TIM_ConfigClockSource+0xd0>
 80021d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021da:	f200 8087 	bhi.w	80022ec <HAL_TIM_ConfigClockSource+0x168>
 80021de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021e2:	f000 8085 	beq.w	80022f0 <HAL_TIM_ConfigClockSource+0x16c>
 80021e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021ea:	d87f      	bhi.n	80022ec <HAL_TIM_ConfigClockSource+0x168>
 80021ec:	2b70      	cmp	r3, #112	; 0x70
 80021ee:	d01a      	beq.n	8002226 <HAL_TIM_ConfigClockSource+0xa2>
 80021f0:	2b70      	cmp	r3, #112	; 0x70
 80021f2:	d87b      	bhi.n	80022ec <HAL_TIM_ConfigClockSource+0x168>
 80021f4:	2b60      	cmp	r3, #96	; 0x60
 80021f6:	d050      	beq.n	800229a <HAL_TIM_ConfigClockSource+0x116>
 80021f8:	2b60      	cmp	r3, #96	; 0x60
 80021fa:	d877      	bhi.n	80022ec <HAL_TIM_ConfigClockSource+0x168>
 80021fc:	2b50      	cmp	r3, #80	; 0x50
 80021fe:	d03c      	beq.n	800227a <HAL_TIM_ConfigClockSource+0xf6>
 8002200:	2b50      	cmp	r3, #80	; 0x50
 8002202:	d873      	bhi.n	80022ec <HAL_TIM_ConfigClockSource+0x168>
 8002204:	2b40      	cmp	r3, #64	; 0x40
 8002206:	d058      	beq.n	80022ba <HAL_TIM_ConfigClockSource+0x136>
 8002208:	2b40      	cmp	r3, #64	; 0x40
 800220a:	d86f      	bhi.n	80022ec <HAL_TIM_ConfigClockSource+0x168>
 800220c:	2b30      	cmp	r3, #48	; 0x30
 800220e:	d064      	beq.n	80022da <HAL_TIM_ConfigClockSource+0x156>
 8002210:	2b30      	cmp	r3, #48	; 0x30
 8002212:	d86b      	bhi.n	80022ec <HAL_TIM_ConfigClockSource+0x168>
 8002214:	2b20      	cmp	r3, #32
 8002216:	d060      	beq.n	80022da <HAL_TIM_ConfigClockSource+0x156>
 8002218:	2b20      	cmp	r3, #32
 800221a:	d867      	bhi.n	80022ec <HAL_TIM_ConfigClockSource+0x168>
 800221c:	2b00      	cmp	r3, #0
 800221e:	d05c      	beq.n	80022da <HAL_TIM_ConfigClockSource+0x156>
 8002220:	2b10      	cmp	r3, #16
 8002222:	d05a      	beq.n	80022da <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002224:	e062      	b.n	80022ec <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6818      	ldr	r0, [r3, #0]
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	6899      	ldr	r1, [r3, #8]
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	685a      	ldr	r2, [r3, #4]
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	f000 f95c 	bl	80024f2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002248:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	68fa      	ldr	r2, [r7, #12]
 8002250:	609a      	str	r2, [r3, #8]
      break;
 8002252:	e04e      	b.n	80022f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6818      	ldr	r0, [r3, #0]
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	6899      	ldr	r1, [r3, #8]
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	685a      	ldr	r2, [r3, #4]
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	f000 f945 	bl	80024f2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	689a      	ldr	r2, [r3, #8]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002276:	609a      	str	r2, [r3, #8]
      break;
 8002278:	e03b      	b.n	80022f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6818      	ldr	r0, [r3, #0]
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	6859      	ldr	r1, [r3, #4]
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	461a      	mov	r2, r3
 8002288:	f000 f8bc 	bl	8002404 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2150      	movs	r1, #80	; 0x50
 8002292:	4618      	mov	r0, r3
 8002294:	f000 f913 	bl	80024be <TIM_ITRx_SetConfig>
      break;
 8002298:	e02b      	b.n	80022f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6818      	ldr	r0, [r3, #0]
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	6859      	ldr	r1, [r3, #4]
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	461a      	mov	r2, r3
 80022a8:	f000 f8da 	bl	8002460 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2160      	movs	r1, #96	; 0x60
 80022b2:	4618      	mov	r0, r3
 80022b4:	f000 f903 	bl	80024be <TIM_ITRx_SetConfig>
      break;
 80022b8:	e01b      	b.n	80022f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6818      	ldr	r0, [r3, #0]
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	6859      	ldr	r1, [r3, #4]
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	68db      	ldr	r3, [r3, #12]
 80022c6:	461a      	mov	r2, r3
 80022c8:	f000 f89c 	bl	8002404 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	2140      	movs	r1, #64	; 0x40
 80022d2:	4618      	mov	r0, r3
 80022d4:	f000 f8f3 	bl	80024be <TIM_ITRx_SetConfig>
      break;
 80022d8:	e00b      	b.n	80022f2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4619      	mov	r1, r3
 80022e4:	4610      	mov	r0, r2
 80022e6:	f000 f8ea 	bl	80024be <TIM_ITRx_SetConfig>
        break;
 80022ea:	e002      	b.n	80022f2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80022ec:	bf00      	nop
 80022ee:	e000      	b.n	80022f2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80022f0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2201      	movs	r2, #1
 80022f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002302:	2300      	movs	r3, #0
}
 8002304:	4618      	mov	r0, r3
 8002306:	3710      	adds	r7, #16
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}

0800230c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002314:	bf00      	nop
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	bc80      	pop	{r7}
 800231c:	4770      	bx	lr

0800231e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800231e:	b480      	push	{r7}
 8002320:	b083      	sub	sp, #12
 8002322:	af00      	add	r7, sp, #0
 8002324:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002326:	bf00      	nop
 8002328:	370c      	adds	r7, #12
 800232a:	46bd      	mov	sp, r7
 800232c:	bc80      	pop	{r7}
 800232e:	4770      	bx	lr

08002330 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002338:	bf00      	nop
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	bc80      	pop	{r7}
 8002340:	4770      	bx	lr

08002342 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002342:	b480      	push	{r7}
 8002344:	b083      	sub	sp, #12
 8002346:	af00      	add	r7, sp, #0
 8002348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800234a:	bf00      	nop
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	bc80      	pop	{r7}
 8002352:	4770      	bx	lr

08002354 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002354:	b480      	push	{r7}
 8002356:	b085      	sub	sp, #20
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	4a25      	ldr	r2, [pc, #148]	; (80023fc <TIM_Base_SetConfig+0xa8>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d007      	beq.n	800237c <TIM_Base_SetConfig+0x28>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002372:	d003      	beq.n	800237c <TIM_Base_SetConfig+0x28>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	4a22      	ldr	r2, [pc, #136]	; (8002400 <TIM_Base_SetConfig+0xac>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d108      	bne.n	800238e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002382:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	68fa      	ldr	r2, [r7, #12]
 800238a:	4313      	orrs	r3, r2
 800238c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a1a      	ldr	r2, [pc, #104]	; (80023fc <TIM_Base_SetConfig+0xa8>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d007      	beq.n	80023a6 <TIM_Base_SetConfig+0x52>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800239c:	d003      	beq.n	80023a6 <TIM_Base_SetConfig+0x52>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a17      	ldr	r2, [pc, #92]	; (8002400 <TIM_Base_SetConfig+0xac>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d108      	bne.n	80023b8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	68fa      	ldr	r2, [r7, #12]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	695b      	ldr	r3, [r3, #20]
 80023c2:	4313      	orrs	r3, r2
 80023c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	68fa      	ldr	r2, [r7, #12]
 80023ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	689a      	ldr	r2, [r3, #8]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4a07      	ldr	r2, [pc, #28]	; (80023fc <TIM_Base_SetConfig+0xa8>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d103      	bne.n	80023ec <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	691a      	ldr	r2, [r3, #16]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2201      	movs	r2, #1
 80023f0:	615a      	str	r2, [r3, #20]
}
 80023f2:	bf00      	nop
 80023f4:	3714      	adds	r7, #20
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bc80      	pop	{r7}
 80023fa:	4770      	bx	lr
 80023fc:	40012c00 	.word	0x40012c00
 8002400:	40000400 	.word	0x40000400

08002404 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002404:	b480      	push	{r7}
 8002406:	b087      	sub	sp, #28
 8002408:	af00      	add	r7, sp, #0
 800240a:	60f8      	str	r0, [r7, #12]
 800240c:	60b9      	str	r1, [r7, #8]
 800240e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	6a1b      	ldr	r3, [r3, #32]
 8002414:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6a1b      	ldr	r3, [r3, #32]
 800241a:	f023 0201 	bic.w	r2, r3, #1
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	699b      	ldr	r3, [r3, #24]
 8002426:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800242e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	011b      	lsls	r3, r3, #4
 8002434:	693a      	ldr	r2, [r7, #16]
 8002436:	4313      	orrs	r3, r2
 8002438:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	f023 030a 	bic.w	r3, r3, #10
 8002440:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002442:	697a      	ldr	r2, [r7, #20]
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	4313      	orrs	r3, r2
 8002448:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	697a      	ldr	r2, [r7, #20]
 8002454:	621a      	str	r2, [r3, #32]
}
 8002456:	bf00      	nop
 8002458:	371c      	adds	r7, #28
 800245a:	46bd      	mov	sp, r7
 800245c:	bc80      	pop	{r7}
 800245e:	4770      	bx	lr

08002460 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002460:	b480      	push	{r7}
 8002462:	b087      	sub	sp, #28
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	60b9      	str	r1, [r7, #8]
 800246a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	6a1b      	ldr	r3, [r3, #32]
 8002470:	f023 0210 	bic.w	r2, r3, #16
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	699b      	ldr	r3, [r3, #24]
 800247c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	6a1b      	ldr	r3, [r3, #32]
 8002482:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800248a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	031b      	lsls	r3, r3, #12
 8002490:	697a      	ldr	r2, [r7, #20]
 8002492:	4313      	orrs	r3, r2
 8002494:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800249c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	011b      	lsls	r3, r3, #4
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	4313      	orrs	r3, r2
 80024a6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	697a      	ldr	r2, [r7, #20]
 80024ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	693a      	ldr	r2, [r7, #16]
 80024b2:	621a      	str	r2, [r3, #32]
}
 80024b4:	bf00      	nop
 80024b6:	371c      	adds	r7, #28
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bc80      	pop	{r7}
 80024bc:	4770      	bx	lr

080024be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80024be:	b480      	push	{r7}
 80024c0:	b085      	sub	sp, #20
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
 80024c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80024d6:	683a      	ldr	r2, [r7, #0]
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	4313      	orrs	r3, r2
 80024dc:	f043 0307 	orr.w	r3, r3, #7
 80024e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	68fa      	ldr	r2, [r7, #12]
 80024e6:	609a      	str	r2, [r3, #8]
}
 80024e8:	bf00      	nop
 80024ea:	3714      	adds	r7, #20
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bc80      	pop	{r7}
 80024f0:	4770      	bx	lr

080024f2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80024f2:	b480      	push	{r7}
 80024f4:	b087      	sub	sp, #28
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	60f8      	str	r0, [r7, #12]
 80024fa:	60b9      	str	r1, [r7, #8]
 80024fc:	607a      	str	r2, [r7, #4]
 80024fe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800250c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	021a      	lsls	r2, r3, #8
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	431a      	orrs	r2, r3
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	4313      	orrs	r3, r2
 800251a:	697a      	ldr	r2, [r7, #20]
 800251c:	4313      	orrs	r3, r2
 800251e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	697a      	ldr	r2, [r7, #20]
 8002524:	609a      	str	r2, [r3, #8]
}
 8002526:	bf00      	nop
 8002528:	371c      	adds	r7, #28
 800252a:	46bd      	mov	sp, r7
 800252c:	bc80      	pop	{r7}
 800252e:	4770      	bx	lr

08002530 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002540:	2b01      	cmp	r3, #1
 8002542:	d101      	bne.n	8002548 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002544:	2302      	movs	r3, #2
 8002546:	e041      	b.n	80025cc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2202      	movs	r2, #2
 8002554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800256e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	68fa      	ldr	r2, [r7, #12]
 8002576:	4313      	orrs	r3, r2
 8002578:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a14      	ldr	r2, [pc, #80]	; (80025d8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d009      	beq.n	80025a0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002594:	d004      	beq.n	80025a0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a10      	ldr	r2, [pc, #64]	; (80025dc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d10c      	bne.n	80025ba <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025a6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	68ba      	ldr	r2, [r7, #8]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	68ba      	ldr	r2, [r7, #8]
 80025b8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2201      	movs	r2, #1
 80025be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80025ca:	2300      	movs	r3, #0
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3714      	adds	r7, #20
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bc80      	pop	{r7}
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	40012c00 	.word	0x40012c00
 80025dc:	40000400 	.word	0x40000400

080025e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80025e8:	bf00      	nop
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bc80      	pop	{r7}
 80025f0:	4770      	bx	lr

080025f2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80025f2:	b480      	push	{r7}
 80025f4:	b083      	sub	sp, #12
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80025fa:	bf00      	nop
 80025fc:	370c      	adds	r7, #12
 80025fe:	46bd      	mov	sp, r7
 8002600:	bc80      	pop	{r7}
 8002602:	4770      	bx	lr

08002604 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d101      	bne.n	8002616 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e03f      	b.n	8002696 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800261c:	b2db      	uxtb	r3, r3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d106      	bne.n	8002630 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f7fe fa6c 	bl	8000b08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2224      	movs	r2, #36	; 0x24
 8002634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	68da      	ldr	r2, [r3, #12]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002646:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f000 f905 	bl	8002858 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	691a      	ldr	r2, [r3, #16]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800265c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	695a      	ldr	r2, [r3, #20]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800266c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	68da      	ldr	r2, [r3, #12]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800267c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2220      	movs	r2, #32
 8002688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2220      	movs	r2, #32
 8002690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002694:	2300      	movs	r3, #0
}
 8002696:	4618      	mov	r0, r3
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b08a      	sub	sp, #40	; 0x28
 80026a2:	af02      	add	r7, sp, #8
 80026a4:	60f8      	str	r0, [r7, #12]
 80026a6:	60b9      	str	r1, [r7, #8]
 80026a8:	603b      	str	r3, [r7, #0]
 80026aa:	4613      	mov	r3, r2
 80026ac:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80026ae:	2300      	movs	r3, #0
 80026b0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	2b20      	cmp	r3, #32
 80026bc:	d17c      	bne.n	80027b8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d002      	beq.n	80026ca <HAL_UART_Transmit+0x2c>
 80026c4:	88fb      	ldrh	r3, [r7, #6]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d101      	bne.n	80026ce <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e075      	b.n	80027ba <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d101      	bne.n	80026dc <HAL_UART_Transmit+0x3e>
 80026d8:	2302      	movs	r3, #2
 80026da:	e06e      	b.n	80027ba <HAL_UART_Transmit+0x11c>
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2201      	movs	r2, #1
 80026e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2200      	movs	r2, #0
 80026e8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2221      	movs	r2, #33	; 0x21
 80026ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80026f2:	f7fe fc23 	bl	8000f3c <HAL_GetTick>
 80026f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	88fa      	ldrh	r2, [r7, #6]
 80026fc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	88fa      	ldrh	r2, [r7, #6]
 8002702:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800270c:	d108      	bne.n	8002720 <HAL_UART_Transmit+0x82>
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	691b      	ldr	r3, [r3, #16]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d104      	bne.n	8002720 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002716:	2300      	movs	r3, #0
 8002718:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	61bb      	str	r3, [r7, #24]
 800271e:	e003      	b.n	8002728 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002724:	2300      	movs	r3, #0
 8002726:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	2200      	movs	r2, #0
 800272c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002730:	e02a      	b.n	8002788 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	9300      	str	r3, [sp, #0]
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	2200      	movs	r2, #0
 800273a:	2180      	movs	r1, #128	; 0x80
 800273c:	68f8      	ldr	r0, [r7, #12]
 800273e:	f000 f840 	bl	80027c2 <UART_WaitOnFlagUntilTimeout>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002748:	2303      	movs	r3, #3
 800274a:	e036      	b.n	80027ba <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d10b      	bne.n	800276a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	881b      	ldrh	r3, [r3, #0]
 8002756:	461a      	mov	r2, r3
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002760:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002762:	69bb      	ldr	r3, [r7, #24]
 8002764:	3302      	adds	r3, #2
 8002766:	61bb      	str	r3, [r7, #24]
 8002768:	e007      	b.n	800277a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	781a      	ldrb	r2, [r3, #0]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	3301      	adds	r3, #1
 8002778:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800277e:	b29b      	uxth	r3, r3
 8002780:	3b01      	subs	r3, #1
 8002782:	b29a      	uxth	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800278c:	b29b      	uxth	r3, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	d1cf      	bne.n	8002732 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	9300      	str	r3, [sp, #0]
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	2200      	movs	r2, #0
 800279a:	2140      	movs	r1, #64	; 0x40
 800279c:	68f8      	ldr	r0, [r7, #12]
 800279e:	f000 f810 	bl	80027c2 <UART_WaitOnFlagUntilTimeout>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80027a8:	2303      	movs	r3, #3
 80027aa:	e006      	b.n	80027ba <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2220      	movs	r2, #32
 80027b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80027b4:	2300      	movs	r3, #0
 80027b6:	e000      	b.n	80027ba <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80027b8:	2302      	movs	r3, #2
  }
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3720      	adds	r7, #32
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}

080027c2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b084      	sub	sp, #16
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	60f8      	str	r0, [r7, #12]
 80027ca:	60b9      	str	r1, [r7, #8]
 80027cc:	603b      	str	r3, [r7, #0]
 80027ce:	4613      	mov	r3, r2
 80027d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027d2:	e02c      	b.n	800282e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027d4:	69bb      	ldr	r3, [r7, #24]
 80027d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027da:	d028      	beq.n	800282e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d007      	beq.n	80027f2 <UART_WaitOnFlagUntilTimeout+0x30>
 80027e2:	f7fe fbab 	bl	8000f3c <HAL_GetTick>
 80027e6:	4602      	mov	r2, r0
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d21d      	bcs.n	800282e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68da      	ldr	r2, [r3, #12]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002800:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	695a      	ldr	r2, [r3, #20]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f022 0201 	bic.w	r2, r2, #1
 8002810:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2220      	movs	r2, #32
 8002816:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2220      	movs	r2, #32
 800281e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2200      	movs	r2, #0
 8002826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e00f      	b.n	800284e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	4013      	ands	r3, r2
 8002838:	68ba      	ldr	r2, [r7, #8]
 800283a:	429a      	cmp	r2, r3
 800283c:	bf0c      	ite	eq
 800283e:	2301      	moveq	r3, #1
 8002840:	2300      	movne	r3, #0
 8002842:	b2db      	uxtb	r3, r3
 8002844:	461a      	mov	r2, r3
 8002846:	79fb      	ldrb	r3, [r7, #7]
 8002848:	429a      	cmp	r2, r3
 800284a:	d0c3      	beq.n	80027d4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800284c:	2300      	movs	r3, #0
}
 800284e:	4618      	mov	r0, r3
 8002850:	3710      	adds	r7, #16
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
	...

08002858 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	691b      	ldr	r3, [r3, #16]
 8002866:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	68da      	ldr	r2, [r3, #12]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	430a      	orrs	r2, r1
 8002874:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	689a      	ldr	r2, [r3, #8]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	691b      	ldr	r3, [r3, #16]
 800287e:	431a      	orrs	r2, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	695b      	ldr	r3, [r3, #20]
 8002884:	4313      	orrs	r3, r2
 8002886:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002892:	f023 030c 	bic.w	r3, r3, #12
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	6812      	ldr	r2, [r2, #0]
 800289a:	68b9      	ldr	r1, [r7, #8]
 800289c:	430b      	orrs	r3, r1
 800289e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	699a      	ldr	r2, [r3, #24]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	430a      	orrs	r2, r1
 80028b4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a2c      	ldr	r2, [pc, #176]	; (800296c <UART_SetConfig+0x114>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d103      	bne.n	80028c8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80028c0:	f7ff fa8a 	bl	8001dd8 <HAL_RCC_GetPCLK2Freq>
 80028c4:	60f8      	str	r0, [r7, #12]
 80028c6:	e002      	b.n	80028ce <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80028c8:	f7ff fa72 	bl	8001db0 <HAL_RCC_GetPCLK1Freq>
 80028cc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80028ce:	68fa      	ldr	r2, [r7, #12]
 80028d0:	4613      	mov	r3, r2
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	4413      	add	r3, r2
 80028d6:	009a      	lsls	r2, r3, #2
 80028d8:	441a      	add	r2, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80028e4:	4a22      	ldr	r2, [pc, #136]	; (8002970 <UART_SetConfig+0x118>)
 80028e6:	fba2 2303 	umull	r2, r3, r2, r3
 80028ea:	095b      	lsrs	r3, r3, #5
 80028ec:	0119      	lsls	r1, r3, #4
 80028ee:	68fa      	ldr	r2, [r7, #12]
 80028f0:	4613      	mov	r3, r2
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	4413      	add	r3, r2
 80028f6:	009a      	lsls	r2, r3, #2
 80028f8:	441a      	add	r2, r3
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	fbb2 f2f3 	udiv	r2, r2, r3
 8002904:	4b1a      	ldr	r3, [pc, #104]	; (8002970 <UART_SetConfig+0x118>)
 8002906:	fba3 0302 	umull	r0, r3, r3, r2
 800290a:	095b      	lsrs	r3, r3, #5
 800290c:	2064      	movs	r0, #100	; 0x64
 800290e:	fb00 f303 	mul.w	r3, r0, r3
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	011b      	lsls	r3, r3, #4
 8002916:	3332      	adds	r3, #50	; 0x32
 8002918:	4a15      	ldr	r2, [pc, #84]	; (8002970 <UART_SetConfig+0x118>)
 800291a:	fba2 2303 	umull	r2, r3, r2, r3
 800291e:	095b      	lsrs	r3, r3, #5
 8002920:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002924:	4419      	add	r1, r3
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	4613      	mov	r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	4413      	add	r3, r2
 800292e:	009a      	lsls	r2, r3, #2
 8002930:	441a      	add	r2, r3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	fbb2 f2f3 	udiv	r2, r2, r3
 800293c:	4b0c      	ldr	r3, [pc, #48]	; (8002970 <UART_SetConfig+0x118>)
 800293e:	fba3 0302 	umull	r0, r3, r3, r2
 8002942:	095b      	lsrs	r3, r3, #5
 8002944:	2064      	movs	r0, #100	; 0x64
 8002946:	fb00 f303 	mul.w	r3, r0, r3
 800294a:	1ad3      	subs	r3, r2, r3
 800294c:	011b      	lsls	r3, r3, #4
 800294e:	3332      	adds	r3, #50	; 0x32
 8002950:	4a07      	ldr	r2, [pc, #28]	; (8002970 <UART_SetConfig+0x118>)
 8002952:	fba2 2303 	umull	r2, r3, r2, r3
 8002956:	095b      	lsrs	r3, r3, #5
 8002958:	f003 020f 	and.w	r2, r3, #15
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	440a      	add	r2, r1
 8002962:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002964:	bf00      	nop
 8002966:	3710      	adds	r7, #16
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	40013800 	.word	0x40013800
 8002970:	51eb851f 	.word	0x51eb851f

08002974 <__errno>:
 8002974:	4b01      	ldr	r3, [pc, #4]	; (800297c <__errno+0x8>)
 8002976:	6818      	ldr	r0, [r3, #0]
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	2000000c 	.word	0x2000000c

08002980 <__libc_init_array>:
 8002980:	b570      	push	{r4, r5, r6, lr}
 8002982:	2600      	movs	r6, #0
 8002984:	4d0c      	ldr	r5, [pc, #48]	; (80029b8 <__libc_init_array+0x38>)
 8002986:	4c0d      	ldr	r4, [pc, #52]	; (80029bc <__libc_init_array+0x3c>)
 8002988:	1b64      	subs	r4, r4, r5
 800298a:	10a4      	asrs	r4, r4, #2
 800298c:	42a6      	cmp	r6, r4
 800298e:	d109      	bne.n	80029a4 <__libc_init_array+0x24>
 8002990:	f000 ff82 	bl	8003898 <_init>
 8002994:	2600      	movs	r6, #0
 8002996:	4d0a      	ldr	r5, [pc, #40]	; (80029c0 <__libc_init_array+0x40>)
 8002998:	4c0a      	ldr	r4, [pc, #40]	; (80029c4 <__libc_init_array+0x44>)
 800299a:	1b64      	subs	r4, r4, r5
 800299c:	10a4      	asrs	r4, r4, #2
 800299e:	42a6      	cmp	r6, r4
 80029a0:	d105      	bne.n	80029ae <__libc_init_array+0x2e>
 80029a2:	bd70      	pop	{r4, r5, r6, pc}
 80029a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80029a8:	4798      	blx	r3
 80029aa:	3601      	adds	r6, #1
 80029ac:	e7ee      	b.n	800298c <__libc_init_array+0xc>
 80029ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80029b2:	4798      	blx	r3
 80029b4:	3601      	adds	r6, #1
 80029b6:	e7f2      	b.n	800299e <__libc_init_array+0x1e>
 80029b8:	080039e8 	.word	0x080039e8
 80029bc:	080039e8 	.word	0x080039e8
 80029c0:	080039e8 	.word	0x080039e8
 80029c4:	080039ec 	.word	0x080039ec

080029c8 <memset>:
 80029c8:	4603      	mov	r3, r0
 80029ca:	4402      	add	r2, r0
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d100      	bne.n	80029d2 <memset+0xa>
 80029d0:	4770      	bx	lr
 80029d2:	f803 1b01 	strb.w	r1, [r3], #1
 80029d6:	e7f9      	b.n	80029cc <memset+0x4>

080029d8 <iprintf>:
 80029d8:	b40f      	push	{r0, r1, r2, r3}
 80029da:	4b0a      	ldr	r3, [pc, #40]	; (8002a04 <iprintf+0x2c>)
 80029dc:	b513      	push	{r0, r1, r4, lr}
 80029de:	681c      	ldr	r4, [r3, #0]
 80029e0:	b124      	cbz	r4, 80029ec <iprintf+0x14>
 80029e2:	69a3      	ldr	r3, [r4, #24]
 80029e4:	b913      	cbnz	r3, 80029ec <iprintf+0x14>
 80029e6:	4620      	mov	r0, r4
 80029e8:	f000 f866 	bl	8002ab8 <__sinit>
 80029ec:	ab05      	add	r3, sp, #20
 80029ee:	4620      	mov	r0, r4
 80029f0:	9a04      	ldr	r2, [sp, #16]
 80029f2:	68a1      	ldr	r1, [r4, #8]
 80029f4:	9301      	str	r3, [sp, #4]
 80029f6:	f000 f981 	bl	8002cfc <_vfiprintf_r>
 80029fa:	b002      	add	sp, #8
 80029fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a00:	b004      	add	sp, #16
 8002a02:	4770      	bx	lr
 8002a04:	2000000c 	.word	0x2000000c

08002a08 <std>:
 8002a08:	2300      	movs	r3, #0
 8002a0a:	b510      	push	{r4, lr}
 8002a0c:	4604      	mov	r4, r0
 8002a0e:	e9c0 3300 	strd	r3, r3, [r0]
 8002a12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002a16:	6083      	str	r3, [r0, #8]
 8002a18:	8181      	strh	r1, [r0, #12]
 8002a1a:	6643      	str	r3, [r0, #100]	; 0x64
 8002a1c:	81c2      	strh	r2, [r0, #14]
 8002a1e:	6183      	str	r3, [r0, #24]
 8002a20:	4619      	mov	r1, r3
 8002a22:	2208      	movs	r2, #8
 8002a24:	305c      	adds	r0, #92	; 0x5c
 8002a26:	f7ff ffcf 	bl	80029c8 <memset>
 8002a2a:	4b05      	ldr	r3, [pc, #20]	; (8002a40 <std+0x38>)
 8002a2c:	6224      	str	r4, [r4, #32]
 8002a2e:	6263      	str	r3, [r4, #36]	; 0x24
 8002a30:	4b04      	ldr	r3, [pc, #16]	; (8002a44 <std+0x3c>)
 8002a32:	62a3      	str	r3, [r4, #40]	; 0x28
 8002a34:	4b04      	ldr	r3, [pc, #16]	; (8002a48 <std+0x40>)
 8002a36:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002a38:	4b04      	ldr	r3, [pc, #16]	; (8002a4c <std+0x44>)
 8002a3a:	6323      	str	r3, [r4, #48]	; 0x30
 8002a3c:	bd10      	pop	{r4, pc}
 8002a3e:	bf00      	nop
 8002a40:	080032a9 	.word	0x080032a9
 8002a44:	080032cb 	.word	0x080032cb
 8002a48:	08003303 	.word	0x08003303
 8002a4c:	08003327 	.word	0x08003327

08002a50 <_cleanup_r>:
 8002a50:	4901      	ldr	r1, [pc, #4]	; (8002a58 <_cleanup_r+0x8>)
 8002a52:	f000 b8af 	b.w	8002bb4 <_fwalk_reent>
 8002a56:	bf00      	nop
 8002a58:	08003601 	.word	0x08003601

08002a5c <__sfmoreglue>:
 8002a5c:	b570      	push	{r4, r5, r6, lr}
 8002a5e:	2568      	movs	r5, #104	; 0x68
 8002a60:	1e4a      	subs	r2, r1, #1
 8002a62:	4355      	muls	r5, r2
 8002a64:	460e      	mov	r6, r1
 8002a66:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002a6a:	f000 f8c5 	bl	8002bf8 <_malloc_r>
 8002a6e:	4604      	mov	r4, r0
 8002a70:	b140      	cbz	r0, 8002a84 <__sfmoreglue+0x28>
 8002a72:	2100      	movs	r1, #0
 8002a74:	e9c0 1600 	strd	r1, r6, [r0]
 8002a78:	300c      	adds	r0, #12
 8002a7a:	60a0      	str	r0, [r4, #8]
 8002a7c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002a80:	f7ff ffa2 	bl	80029c8 <memset>
 8002a84:	4620      	mov	r0, r4
 8002a86:	bd70      	pop	{r4, r5, r6, pc}

08002a88 <__sfp_lock_acquire>:
 8002a88:	4801      	ldr	r0, [pc, #4]	; (8002a90 <__sfp_lock_acquire+0x8>)
 8002a8a:	f000 b8b3 	b.w	8002bf4 <__retarget_lock_acquire_recursive>
 8002a8e:	bf00      	nop
 8002a90:	200004b8 	.word	0x200004b8

08002a94 <__sfp_lock_release>:
 8002a94:	4801      	ldr	r0, [pc, #4]	; (8002a9c <__sfp_lock_release+0x8>)
 8002a96:	f000 b8ae 	b.w	8002bf6 <__retarget_lock_release_recursive>
 8002a9a:	bf00      	nop
 8002a9c:	200004b8 	.word	0x200004b8

08002aa0 <__sinit_lock_acquire>:
 8002aa0:	4801      	ldr	r0, [pc, #4]	; (8002aa8 <__sinit_lock_acquire+0x8>)
 8002aa2:	f000 b8a7 	b.w	8002bf4 <__retarget_lock_acquire_recursive>
 8002aa6:	bf00      	nop
 8002aa8:	200004b3 	.word	0x200004b3

08002aac <__sinit_lock_release>:
 8002aac:	4801      	ldr	r0, [pc, #4]	; (8002ab4 <__sinit_lock_release+0x8>)
 8002aae:	f000 b8a2 	b.w	8002bf6 <__retarget_lock_release_recursive>
 8002ab2:	bf00      	nop
 8002ab4:	200004b3 	.word	0x200004b3

08002ab8 <__sinit>:
 8002ab8:	b510      	push	{r4, lr}
 8002aba:	4604      	mov	r4, r0
 8002abc:	f7ff fff0 	bl	8002aa0 <__sinit_lock_acquire>
 8002ac0:	69a3      	ldr	r3, [r4, #24]
 8002ac2:	b11b      	cbz	r3, 8002acc <__sinit+0x14>
 8002ac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ac8:	f7ff bff0 	b.w	8002aac <__sinit_lock_release>
 8002acc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002ad0:	6523      	str	r3, [r4, #80]	; 0x50
 8002ad2:	4b13      	ldr	r3, [pc, #76]	; (8002b20 <__sinit+0x68>)
 8002ad4:	4a13      	ldr	r2, [pc, #76]	; (8002b24 <__sinit+0x6c>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	62a2      	str	r2, [r4, #40]	; 0x28
 8002ada:	42a3      	cmp	r3, r4
 8002adc:	bf08      	it	eq
 8002ade:	2301      	moveq	r3, #1
 8002ae0:	4620      	mov	r0, r4
 8002ae2:	bf08      	it	eq
 8002ae4:	61a3      	streq	r3, [r4, #24]
 8002ae6:	f000 f81f 	bl	8002b28 <__sfp>
 8002aea:	6060      	str	r0, [r4, #4]
 8002aec:	4620      	mov	r0, r4
 8002aee:	f000 f81b 	bl	8002b28 <__sfp>
 8002af2:	60a0      	str	r0, [r4, #8]
 8002af4:	4620      	mov	r0, r4
 8002af6:	f000 f817 	bl	8002b28 <__sfp>
 8002afa:	2200      	movs	r2, #0
 8002afc:	2104      	movs	r1, #4
 8002afe:	60e0      	str	r0, [r4, #12]
 8002b00:	6860      	ldr	r0, [r4, #4]
 8002b02:	f7ff ff81 	bl	8002a08 <std>
 8002b06:	2201      	movs	r2, #1
 8002b08:	2109      	movs	r1, #9
 8002b0a:	68a0      	ldr	r0, [r4, #8]
 8002b0c:	f7ff ff7c 	bl	8002a08 <std>
 8002b10:	2202      	movs	r2, #2
 8002b12:	2112      	movs	r1, #18
 8002b14:	68e0      	ldr	r0, [r4, #12]
 8002b16:	f7ff ff77 	bl	8002a08 <std>
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	61a3      	str	r3, [r4, #24]
 8002b1e:	e7d1      	b.n	8002ac4 <__sinit+0xc>
 8002b20:	08003950 	.word	0x08003950
 8002b24:	08002a51 	.word	0x08002a51

08002b28 <__sfp>:
 8002b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b2a:	4607      	mov	r7, r0
 8002b2c:	f7ff ffac 	bl	8002a88 <__sfp_lock_acquire>
 8002b30:	4b1e      	ldr	r3, [pc, #120]	; (8002bac <__sfp+0x84>)
 8002b32:	681e      	ldr	r6, [r3, #0]
 8002b34:	69b3      	ldr	r3, [r6, #24]
 8002b36:	b913      	cbnz	r3, 8002b3e <__sfp+0x16>
 8002b38:	4630      	mov	r0, r6
 8002b3a:	f7ff ffbd 	bl	8002ab8 <__sinit>
 8002b3e:	3648      	adds	r6, #72	; 0x48
 8002b40:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002b44:	3b01      	subs	r3, #1
 8002b46:	d503      	bpl.n	8002b50 <__sfp+0x28>
 8002b48:	6833      	ldr	r3, [r6, #0]
 8002b4a:	b30b      	cbz	r3, 8002b90 <__sfp+0x68>
 8002b4c:	6836      	ldr	r6, [r6, #0]
 8002b4e:	e7f7      	b.n	8002b40 <__sfp+0x18>
 8002b50:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002b54:	b9d5      	cbnz	r5, 8002b8c <__sfp+0x64>
 8002b56:	4b16      	ldr	r3, [pc, #88]	; (8002bb0 <__sfp+0x88>)
 8002b58:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002b5c:	60e3      	str	r3, [r4, #12]
 8002b5e:	6665      	str	r5, [r4, #100]	; 0x64
 8002b60:	f000 f847 	bl	8002bf2 <__retarget_lock_init_recursive>
 8002b64:	f7ff ff96 	bl	8002a94 <__sfp_lock_release>
 8002b68:	2208      	movs	r2, #8
 8002b6a:	4629      	mov	r1, r5
 8002b6c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002b70:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002b74:	6025      	str	r5, [r4, #0]
 8002b76:	61a5      	str	r5, [r4, #24]
 8002b78:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002b7c:	f7ff ff24 	bl	80029c8 <memset>
 8002b80:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002b84:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002b88:	4620      	mov	r0, r4
 8002b8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b8c:	3468      	adds	r4, #104	; 0x68
 8002b8e:	e7d9      	b.n	8002b44 <__sfp+0x1c>
 8002b90:	2104      	movs	r1, #4
 8002b92:	4638      	mov	r0, r7
 8002b94:	f7ff ff62 	bl	8002a5c <__sfmoreglue>
 8002b98:	4604      	mov	r4, r0
 8002b9a:	6030      	str	r0, [r6, #0]
 8002b9c:	2800      	cmp	r0, #0
 8002b9e:	d1d5      	bne.n	8002b4c <__sfp+0x24>
 8002ba0:	f7ff ff78 	bl	8002a94 <__sfp_lock_release>
 8002ba4:	230c      	movs	r3, #12
 8002ba6:	603b      	str	r3, [r7, #0]
 8002ba8:	e7ee      	b.n	8002b88 <__sfp+0x60>
 8002baa:	bf00      	nop
 8002bac:	08003950 	.word	0x08003950
 8002bb0:	ffff0001 	.word	0xffff0001

08002bb4 <_fwalk_reent>:
 8002bb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002bb8:	4606      	mov	r6, r0
 8002bba:	4688      	mov	r8, r1
 8002bbc:	2700      	movs	r7, #0
 8002bbe:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002bc2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002bc6:	f1b9 0901 	subs.w	r9, r9, #1
 8002bca:	d505      	bpl.n	8002bd8 <_fwalk_reent+0x24>
 8002bcc:	6824      	ldr	r4, [r4, #0]
 8002bce:	2c00      	cmp	r4, #0
 8002bd0:	d1f7      	bne.n	8002bc2 <_fwalk_reent+0xe>
 8002bd2:	4638      	mov	r0, r7
 8002bd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002bd8:	89ab      	ldrh	r3, [r5, #12]
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d907      	bls.n	8002bee <_fwalk_reent+0x3a>
 8002bde:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002be2:	3301      	adds	r3, #1
 8002be4:	d003      	beq.n	8002bee <_fwalk_reent+0x3a>
 8002be6:	4629      	mov	r1, r5
 8002be8:	4630      	mov	r0, r6
 8002bea:	47c0      	blx	r8
 8002bec:	4307      	orrs	r7, r0
 8002bee:	3568      	adds	r5, #104	; 0x68
 8002bf0:	e7e9      	b.n	8002bc6 <_fwalk_reent+0x12>

08002bf2 <__retarget_lock_init_recursive>:
 8002bf2:	4770      	bx	lr

08002bf4 <__retarget_lock_acquire_recursive>:
 8002bf4:	4770      	bx	lr

08002bf6 <__retarget_lock_release_recursive>:
 8002bf6:	4770      	bx	lr

08002bf8 <_malloc_r>:
 8002bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bfa:	1ccd      	adds	r5, r1, #3
 8002bfc:	f025 0503 	bic.w	r5, r5, #3
 8002c00:	3508      	adds	r5, #8
 8002c02:	2d0c      	cmp	r5, #12
 8002c04:	bf38      	it	cc
 8002c06:	250c      	movcc	r5, #12
 8002c08:	2d00      	cmp	r5, #0
 8002c0a:	4606      	mov	r6, r0
 8002c0c:	db01      	blt.n	8002c12 <_malloc_r+0x1a>
 8002c0e:	42a9      	cmp	r1, r5
 8002c10:	d903      	bls.n	8002c1a <_malloc_r+0x22>
 8002c12:	230c      	movs	r3, #12
 8002c14:	6033      	str	r3, [r6, #0]
 8002c16:	2000      	movs	r0, #0
 8002c18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c1a:	f000 fdb1 	bl	8003780 <__malloc_lock>
 8002c1e:	4921      	ldr	r1, [pc, #132]	; (8002ca4 <_malloc_r+0xac>)
 8002c20:	680a      	ldr	r2, [r1, #0]
 8002c22:	4614      	mov	r4, r2
 8002c24:	b99c      	cbnz	r4, 8002c4e <_malloc_r+0x56>
 8002c26:	4f20      	ldr	r7, [pc, #128]	; (8002ca8 <_malloc_r+0xb0>)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	b923      	cbnz	r3, 8002c36 <_malloc_r+0x3e>
 8002c2c:	4621      	mov	r1, r4
 8002c2e:	4630      	mov	r0, r6
 8002c30:	f000 fb2a 	bl	8003288 <_sbrk_r>
 8002c34:	6038      	str	r0, [r7, #0]
 8002c36:	4629      	mov	r1, r5
 8002c38:	4630      	mov	r0, r6
 8002c3a:	f000 fb25 	bl	8003288 <_sbrk_r>
 8002c3e:	1c43      	adds	r3, r0, #1
 8002c40:	d123      	bne.n	8002c8a <_malloc_r+0x92>
 8002c42:	230c      	movs	r3, #12
 8002c44:	4630      	mov	r0, r6
 8002c46:	6033      	str	r3, [r6, #0]
 8002c48:	f000 fda0 	bl	800378c <__malloc_unlock>
 8002c4c:	e7e3      	b.n	8002c16 <_malloc_r+0x1e>
 8002c4e:	6823      	ldr	r3, [r4, #0]
 8002c50:	1b5b      	subs	r3, r3, r5
 8002c52:	d417      	bmi.n	8002c84 <_malloc_r+0x8c>
 8002c54:	2b0b      	cmp	r3, #11
 8002c56:	d903      	bls.n	8002c60 <_malloc_r+0x68>
 8002c58:	6023      	str	r3, [r4, #0]
 8002c5a:	441c      	add	r4, r3
 8002c5c:	6025      	str	r5, [r4, #0]
 8002c5e:	e004      	b.n	8002c6a <_malloc_r+0x72>
 8002c60:	6863      	ldr	r3, [r4, #4]
 8002c62:	42a2      	cmp	r2, r4
 8002c64:	bf0c      	ite	eq
 8002c66:	600b      	streq	r3, [r1, #0]
 8002c68:	6053      	strne	r3, [r2, #4]
 8002c6a:	4630      	mov	r0, r6
 8002c6c:	f000 fd8e 	bl	800378c <__malloc_unlock>
 8002c70:	f104 000b 	add.w	r0, r4, #11
 8002c74:	1d23      	adds	r3, r4, #4
 8002c76:	f020 0007 	bic.w	r0, r0, #7
 8002c7a:	1ac2      	subs	r2, r0, r3
 8002c7c:	d0cc      	beq.n	8002c18 <_malloc_r+0x20>
 8002c7e:	1a1b      	subs	r3, r3, r0
 8002c80:	50a3      	str	r3, [r4, r2]
 8002c82:	e7c9      	b.n	8002c18 <_malloc_r+0x20>
 8002c84:	4622      	mov	r2, r4
 8002c86:	6864      	ldr	r4, [r4, #4]
 8002c88:	e7cc      	b.n	8002c24 <_malloc_r+0x2c>
 8002c8a:	1cc4      	adds	r4, r0, #3
 8002c8c:	f024 0403 	bic.w	r4, r4, #3
 8002c90:	42a0      	cmp	r0, r4
 8002c92:	d0e3      	beq.n	8002c5c <_malloc_r+0x64>
 8002c94:	1a21      	subs	r1, r4, r0
 8002c96:	4630      	mov	r0, r6
 8002c98:	f000 faf6 	bl	8003288 <_sbrk_r>
 8002c9c:	3001      	adds	r0, #1
 8002c9e:	d1dd      	bne.n	8002c5c <_malloc_r+0x64>
 8002ca0:	e7cf      	b.n	8002c42 <_malloc_r+0x4a>
 8002ca2:	bf00      	nop
 8002ca4:	200000a4 	.word	0x200000a4
 8002ca8:	200000a8 	.word	0x200000a8

08002cac <__sfputc_r>:
 8002cac:	6893      	ldr	r3, [r2, #8]
 8002cae:	b410      	push	{r4}
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	6093      	str	r3, [r2, #8]
 8002cb6:	da07      	bge.n	8002cc8 <__sfputc_r+0x1c>
 8002cb8:	6994      	ldr	r4, [r2, #24]
 8002cba:	42a3      	cmp	r3, r4
 8002cbc:	db01      	blt.n	8002cc2 <__sfputc_r+0x16>
 8002cbe:	290a      	cmp	r1, #10
 8002cc0:	d102      	bne.n	8002cc8 <__sfputc_r+0x1c>
 8002cc2:	bc10      	pop	{r4}
 8002cc4:	f000 bb34 	b.w	8003330 <__swbuf_r>
 8002cc8:	6813      	ldr	r3, [r2, #0]
 8002cca:	1c58      	adds	r0, r3, #1
 8002ccc:	6010      	str	r0, [r2, #0]
 8002cce:	7019      	strb	r1, [r3, #0]
 8002cd0:	4608      	mov	r0, r1
 8002cd2:	bc10      	pop	{r4}
 8002cd4:	4770      	bx	lr

08002cd6 <__sfputs_r>:
 8002cd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cd8:	4606      	mov	r6, r0
 8002cda:	460f      	mov	r7, r1
 8002cdc:	4614      	mov	r4, r2
 8002cde:	18d5      	adds	r5, r2, r3
 8002ce0:	42ac      	cmp	r4, r5
 8002ce2:	d101      	bne.n	8002ce8 <__sfputs_r+0x12>
 8002ce4:	2000      	movs	r0, #0
 8002ce6:	e007      	b.n	8002cf8 <__sfputs_r+0x22>
 8002ce8:	463a      	mov	r2, r7
 8002cea:	4630      	mov	r0, r6
 8002cec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002cf0:	f7ff ffdc 	bl	8002cac <__sfputc_r>
 8002cf4:	1c43      	adds	r3, r0, #1
 8002cf6:	d1f3      	bne.n	8002ce0 <__sfputs_r+0xa>
 8002cf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002cfc <_vfiprintf_r>:
 8002cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d00:	460d      	mov	r5, r1
 8002d02:	4614      	mov	r4, r2
 8002d04:	4698      	mov	r8, r3
 8002d06:	4606      	mov	r6, r0
 8002d08:	b09d      	sub	sp, #116	; 0x74
 8002d0a:	b118      	cbz	r0, 8002d14 <_vfiprintf_r+0x18>
 8002d0c:	6983      	ldr	r3, [r0, #24]
 8002d0e:	b90b      	cbnz	r3, 8002d14 <_vfiprintf_r+0x18>
 8002d10:	f7ff fed2 	bl	8002ab8 <__sinit>
 8002d14:	4b89      	ldr	r3, [pc, #548]	; (8002f3c <_vfiprintf_r+0x240>)
 8002d16:	429d      	cmp	r5, r3
 8002d18:	d11b      	bne.n	8002d52 <_vfiprintf_r+0x56>
 8002d1a:	6875      	ldr	r5, [r6, #4]
 8002d1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002d1e:	07d9      	lsls	r1, r3, #31
 8002d20:	d405      	bmi.n	8002d2e <_vfiprintf_r+0x32>
 8002d22:	89ab      	ldrh	r3, [r5, #12]
 8002d24:	059a      	lsls	r2, r3, #22
 8002d26:	d402      	bmi.n	8002d2e <_vfiprintf_r+0x32>
 8002d28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002d2a:	f7ff ff63 	bl	8002bf4 <__retarget_lock_acquire_recursive>
 8002d2e:	89ab      	ldrh	r3, [r5, #12]
 8002d30:	071b      	lsls	r3, r3, #28
 8002d32:	d501      	bpl.n	8002d38 <_vfiprintf_r+0x3c>
 8002d34:	692b      	ldr	r3, [r5, #16]
 8002d36:	b9eb      	cbnz	r3, 8002d74 <_vfiprintf_r+0x78>
 8002d38:	4629      	mov	r1, r5
 8002d3a:	4630      	mov	r0, r6
 8002d3c:	f000 fb5c 	bl	80033f8 <__swsetup_r>
 8002d40:	b1c0      	cbz	r0, 8002d74 <_vfiprintf_r+0x78>
 8002d42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002d44:	07dc      	lsls	r4, r3, #31
 8002d46:	d50e      	bpl.n	8002d66 <_vfiprintf_r+0x6a>
 8002d48:	f04f 30ff 	mov.w	r0, #4294967295
 8002d4c:	b01d      	add	sp, #116	; 0x74
 8002d4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d52:	4b7b      	ldr	r3, [pc, #492]	; (8002f40 <_vfiprintf_r+0x244>)
 8002d54:	429d      	cmp	r5, r3
 8002d56:	d101      	bne.n	8002d5c <_vfiprintf_r+0x60>
 8002d58:	68b5      	ldr	r5, [r6, #8]
 8002d5a:	e7df      	b.n	8002d1c <_vfiprintf_r+0x20>
 8002d5c:	4b79      	ldr	r3, [pc, #484]	; (8002f44 <_vfiprintf_r+0x248>)
 8002d5e:	429d      	cmp	r5, r3
 8002d60:	bf08      	it	eq
 8002d62:	68f5      	ldreq	r5, [r6, #12]
 8002d64:	e7da      	b.n	8002d1c <_vfiprintf_r+0x20>
 8002d66:	89ab      	ldrh	r3, [r5, #12]
 8002d68:	0598      	lsls	r0, r3, #22
 8002d6a:	d4ed      	bmi.n	8002d48 <_vfiprintf_r+0x4c>
 8002d6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002d6e:	f7ff ff42 	bl	8002bf6 <__retarget_lock_release_recursive>
 8002d72:	e7e9      	b.n	8002d48 <_vfiprintf_r+0x4c>
 8002d74:	2300      	movs	r3, #0
 8002d76:	9309      	str	r3, [sp, #36]	; 0x24
 8002d78:	2320      	movs	r3, #32
 8002d7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002d7e:	2330      	movs	r3, #48	; 0x30
 8002d80:	f04f 0901 	mov.w	r9, #1
 8002d84:	f8cd 800c 	str.w	r8, [sp, #12]
 8002d88:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8002f48 <_vfiprintf_r+0x24c>
 8002d8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002d90:	4623      	mov	r3, r4
 8002d92:	469a      	mov	sl, r3
 8002d94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002d98:	b10a      	cbz	r2, 8002d9e <_vfiprintf_r+0xa2>
 8002d9a:	2a25      	cmp	r2, #37	; 0x25
 8002d9c:	d1f9      	bne.n	8002d92 <_vfiprintf_r+0x96>
 8002d9e:	ebba 0b04 	subs.w	fp, sl, r4
 8002da2:	d00b      	beq.n	8002dbc <_vfiprintf_r+0xc0>
 8002da4:	465b      	mov	r3, fp
 8002da6:	4622      	mov	r2, r4
 8002da8:	4629      	mov	r1, r5
 8002daa:	4630      	mov	r0, r6
 8002dac:	f7ff ff93 	bl	8002cd6 <__sfputs_r>
 8002db0:	3001      	adds	r0, #1
 8002db2:	f000 80aa 	beq.w	8002f0a <_vfiprintf_r+0x20e>
 8002db6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002db8:	445a      	add	r2, fp
 8002dba:	9209      	str	r2, [sp, #36]	; 0x24
 8002dbc:	f89a 3000 	ldrb.w	r3, [sl]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	f000 80a2 	beq.w	8002f0a <_vfiprintf_r+0x20e>
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	f04f 32ff 	mov.w	r2, #4294967295
 8002dcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002dd0:	f10a 0a01 	add.w	sl, sl, #1
 8002dd4:	9304      	str	r3, [sp, #16]
 8002dd6:	9307      	str	r3, [sp, #28]
 8002dd8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002ddc:	931a      	str	r3, [sp, #104]	; 0x68
 8002dde:	4654      	mov	r4, sl
 8002de0:	2205      	movs	r2, #5
 8002de2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002de6:	4858      	ldr	r0, [pc, #352]	; (8002f48 <_vfiprintf_r+0x24c>)
 8002de8:	f000 fcbc 	bl	8003764 <memchr>
 8002dec:	9a04      	ldr	r2, [sp, #16]
 8002dee:	b9d8      	cbnz	r0, 8002e28 <_vfiprintf_r+0x12c>
 8002df0:	06d1      	lsls	r1, r2, #27
 8002df2:	bf44      	itt	mi
 8002df4:	2320      	movmi	r3, #32
 8002df6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002dfa:	0713      	lsls	r3, r2, #28
 8002dfc:	bf44      	itt	mi
 8002dfe:	232b      	movmi	r3, #43	; 0x2b
 8002e00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002e04:	f89a 3000 	ldrb.w	r3, [sl]
 8002e08:	2b2a      	cmp	r3, #42	; 0x2a
 8002e0a:	d015      	beq.n	8002e38 <_vfiprintf_r+0x13c>
 8002e0c:	4654      	mov	r4, sl
 8002e0e:	2000      	movs	r0, #0
 8002e10:	f04f 0c0a 	mov.w	ip, #10
 8002e14:	9a07      	ldr	r2, [sp, #28]
 8002e16:	4621      	mov	r1, r4
 8002e18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002e1c:	3b30      	subs	r3, #48	; 0x30
 8002e1e:	2b09      	cmp	r3, #9
 8002e20:	d94e      	bls.n	8002ec0 <_vfiprintf_r+0x1c4>
 8002e22:	b1b0      	cbz	r0, 8002e52 <_vfiprintf_r+0x156>
 8002e24:	9207      	str	r2, [sp, #28]
 8002e26:	e014      	b.n	8002e52 <_vfiprintf_r+0x156>
 8002e28:	eba0 0308 	sub.w	r3, r0, r8
 8002e2c:	fa09 f303 	lsl.w	r3, r9, r3
 8002e30:	4313      	orrs	r3, r2
 8002e32:	46a2      	mov	sl, r4
 8002e34:	9304      	str	r3, [sp, #16]
 8002e36:	e7d2      	b.n	8002dde <_vfiprintf_r+0xe2>
 8002e38:	9b03      	ldr	r3, [sp, #12]
 8002e3a:	1d19      	adds	r1, r3, #4
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	9103      	str	r1, [sp, #12]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	bfbb      	ittet	lt
 8002e44:	425b      	neglt	r3, r3
 8002e46:	f042 0202 	orrlt.w	r2, r2, #2
 8002e4a:	9307      	strge	r3, [sp, #28]
 8002e4c:	9307      	strlt	r3, [sp, #28]
 8002e4e:	bfb8      	it	lt
 8002e50:	9204      	strlt	r2, [sp, #16]
 8002e52:	7823      	ldrb	r3, [r4, #0]
 8002e54:	2b2e      	cmp	r3, #46	; 0x2e
 8002e56:	d10c      	bne.n	8002e72 <_vfiprintf_r+0x176>
 8002e58:	7863      	ldrb	r3, [r4, #1]
 8002e5a:	2b2a      	cmp	r3, #42	; 0x2a
 8002e5c:	d135      	bne.n	8002eca <_vfiprintf_r+0x1ce>
 8002e5e:	9b03      	ldr	r3, [sp, #12]
 8002e60:	3402      	adds	r4, #2
 8002e62:	1d1a      	adds	r2, r3, #4
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	9203      	str	r2, [sp, #12]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	bfb8      	it	lt
 8002e6c:	f04f 33ff 	movlt.w	r3, #4294967295
 8002e70:	9305      	str	r3, [sp, #20]
 8002e72:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002f58 <_vfiprintf_r+0x25c>
 8002e76:	2203      	movs	r2, #3
 8002e78:	4650      	mov	r0, sl
 8002e7a:	7821      	ldrb	r1, [r4, #0]
 8002e7c:	f000 fc72 	bl	8003764 <memchr>
 8002e80:	b140      	cbz	r0, 8002e94 <_vfiprintf_r+0x198>
 8002e82:	2340      	movs	r3, #64	; 0x40
 8002e84:	eba0 000a 	sub.w	r0, r0, sl
 8002e88:	fa03 f000 	lsl.w	r0, r3, r0
 8002e8c:	9b04      	ldr	r3, [sp, #16]
 8002e8e:	3401      	adds	r4, #1
 8002e90:	4303      	orrs	r3, r0
 8002e92:	9304      	str	r3, [sp, #16]
 8002e94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e98:	2206      	movs	r2, #6
 8002e9a:	482c      	ldr	r0, [pc, #176]	; (8002f4c <_vfiprintf_r+0x250>)
 8002e9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002ea0:	f000 fc60 	bl	8003764 <memchr>
 8002ea4:	2800      	cmp	r0, #0
 8002ea6:	d03f      	beq.n	8002f28 <_vfiprintf_r+0x22c>
 8002ea8:	4b29      	ldr	r3, [pc, #164]	; (8002f50 <_vfiprintf_r+0x254>)
 8002eaa:	bb1b      	cbnz	r3, 8002ef4 <_vfiprintf_r+0x1f8>
 8002eac:	9b03      	ldr	r3, [sp, #12]
 8002eae:	3307      	adds	r3, #7
 8002eb0:	f023 0307 	bic.w	r3, r3, #7
 8002eb4:	3308      	adds	r3, #8
 8002eb6:	9303      	str	r3, [sp, #12]
 8002eb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002eba:	443b      	add	r3, r7
 8002ebc:	9309      	str	r3, [sp, #36]	; 0x24
 8002ebe:	e767      	b.n	8002d90 <_vfiprintf_r+0x94>
 8002ec0:	460c      	mov	r4, r1
 8002ec2:	2001      	movs	r0, #1
 8002ec4:	fb0c 3202 	mla	r2, ip, r2, r3
 8002ec8:	e7a5      	b.n	8002e16 <_vfiprintf_r+0x11a>
 8002eca:	2300      	movs	r3, #0
 8002ecc:	f04f 0c0a 	mov.w	ip, #10
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	3401      	adds	r4, #1
 8002ed4:	9305      	str	r3, [sp, #20]
 8002ed6:	4620      	mov	r0, r4
 8002ed8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002edc:	3a30      	subs	r2, #48	; 0x30
 8002ede:	2a09      	cmp	r2, #9
 8002ee0:	d903      	bls.n	8002eea <_vfiprintf_r+0x1ee>
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d0c5      	beq.n	8002e72 <_vfiprintf_r+0x176>
 8002ee6:	9105      	str	r1, [sp, #20]
 8002ee8:	e7c3      	b.n	8002e72 <_vfiprintf_r+0x176>
 8002eea:	4604      	mov	r4, r0
 8002eec:	2301      	movs	r3, #1
 8002eee:	fb0c 2101 	mla	r1, ip, r1, r2
 8002ef2:	e7f0      	b.n	8002ed6 <_vfiprintf_r+0x1da>
 8002ef4:	ab03      	add	r3, sp, #12
 8002ef6:	9300      	str	r3, [sp, #0]
 8002ef8:	462a      	mov	r2, r5
 8002efa:	4630      	mov	r0, r6
 8002efc:	4b15      	ldr	r3, [pc, #84]	; (8002f54 <_vfiprintf_r+0x258>)
 8002efe:	a904      	add	r1, sp, #16
 8002f00:	f3af 8000 	nop.w
 8002f04:	4607      	mov	r7, r0
 8002f06:	1c78      	adds	r0, r7, #1
 8002f08:	d1d6      	bne.n	8002eb8 <_vfiprintf_r+0x1bc>
 8002f0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002f0c:	07d9      	lsls	r1, r3, #31
 8002f0e:	d405      	bmi.n	8002f1c <_vfiprintf_r+0x220>
 8002f10:	89ab      	ldrh	r3, [r5, #12]
 8002f12:	059a      	lsls	r2, r3, #22
 8002f14:	d402      	bmi.n	8002f1c <_vfiprintf_r+0x220>
 8002f16:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002f18:	f7ff fe6d 	bl	8002bf6 <__retarget_lock_release_recursive>
 8002f1c:	89ab      	ldrh	r3, [r5, #12]
 8002f1e:	065b      	lsls	r3, r3, #25
 8002f20:	f53f af12 	bmi.w	8002d48 <_vfiprintf_r+0x4c>
 8002f24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002f26:	e711      	b.n	8002d4c <_vfiprintf_r+0x50>
 8002f28:	ab03      	add	r3, sp, #12
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	462a      	mov	r2, r5
 8002f2e:	4630      	mov	r0, r6
 8002f30:	4b08      	ldr	r3, [pc, #32]	; (8002f54 <_vfiprintf_r+0x258>)
 8002f32:	a904      	add	r1, sp, #16
 8002f34:	f000 f882 	bl	800303c <_printf_i>
 8002f38:	e7e4      	b.n	8002f04 <_vfiprintf_r+0x208>
 8002f3a:	bf00      	nop
 8002f3c:	08003974 	.word	0x08003974
 8002f40:	08003994 	.word	0x08003994
 8002f44:	08003954 	.word	0x08003954
 8002f48:	080039b4 	.word	0x080039b4
 8002f4c:	080039be 	.word	0x080039be
 8002f50:	00000000 	.word	0x00000000
 8002f54:	08002cd7 	.word	0x08002cd7
 8002f58:	080039ba 	.word	0x080039ba

08002f5c <_printf_common>:
 8002f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f60:	4616      	mov	r6, r2
 8002f62:	4699      	mov	r9, r3
 8002f64:	688a      	ldr	r2, [r1, #8]
 8002f66:	690b      	ldr	r3, [r1, #16]
 8002f68:	4607      	mov	r7, r0
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	bfb8      	it	lt
 8002f6e:	4613      	movlt	r3, r2
 8002f70:	6033      	str	r3, [r6, #0]
 8002f72:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002f76:	460c      	mov	r4, r1
 8002f78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002f7c:	b10a      	cbz	r2, 8002f82 <_printf_common+0x26>
 8002f7e:	3301      	adds	r3, #1
 8002f80:	6033      	str	r3, [r6, #0]
 8002f82:	6823      	ldr	r3, [r4, #0]
 8002f84:	0699      	lsls	r1, r3, #26
 8002f86:	bf42      	ittt	mi
 8002f88:	6833      	ldrmi	r3, [r6, #0]
 8002f8a:	3302      	addmi	r3, #2
 8002f8c:	6033      	strmi	r3, [r6, #0]
 8002f8e:	6825      	ldr	r5, [r4, #0]
 8002f90:	f015 0506 	ands.w	r5, r5, #6
 8002f94:	d106      	bne.n	8002fa4 <_printf_common+0x48>
 8002f96:	f104 0a19 	add.w	sl, r4, #25
 8002f9a:	68e3      	ldr	r3, [r4, #12]
 8002f9c:	6832      	ldr	r2, [r6, #0]
 8002f9e:	1a9b      	subs	r3, r3, r2
 8002fa0:	42ab      	cmp	r3, r5
 8002fa2:	dc28      	bgt.n	8002ff6 <_printf_common+0x9a>
 8002fa4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002fa8:	1e13      	subs	r3, r2, #0
 8002faa:	6822      	ldr	r2, [r4, #0]
 8002fac:	bf18      	it	ne
 8002fae:	2301      	movne	r3, #1
 8002fb0:	0692      	lsls	r2, r2, #26
 8002fb2:	d42d      	bmi.n	8003010 <_printf_common+0xb4>
 8002fb4:	4649      	mov	r1, r9
 8002fb6:	4638      	mov	r0, r7
 8002fb8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002fbc:	47c0      	blx	r8
 8002fbe:	3001      	adds	r0, #1
 8002fc0:	d020      	beq.n	8003004 <_printf_common+0xa8>
 8002fc2:	6823      	ldr	r3, [r4, #0]
 8002fc4:	68e5      	ldr	r5, [r4, #12]
 8002fc6:	f003 0306 	and.w	r3, r3, #6
 8002fca:	2b04      	cmp	r3, #4
 8002fcc:	bf18      	it	ne
 8002fce:	2500      	movne	r5, #0
 8002fd0:	6832      	ldr	r2, [r6, #0]
 8002fd2:	f04f 0600 	mov.w	r6, #0
 8002fd6:	68a3      	ldr	r3, [r4, #8]
 8002fd8:	bf08      	it	eq
 8002fda:	1aad      	subeq	r5, r5, r2
 8002fdc:	6922      	ldr	r2, [r4, #16]
 8002fde:	bf08      	it	eq
 8002fe0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	bfc4      	itt	gt
 8002fe8:	1a9b      	subgt	r3, r3, r2
 8002fea:	18ed      	addgt	r5, r5, r3
 8002fec:	341a      	adds	r4, #26
 8002fee:	42b5      	cmp	r5, r6
 8002ff0:	d11a      	bne.n	8003028 <_printf_common+0xcc>
 8002ff2:	2000      	movs	r0, #0
 8002ff4:	e008      	b.n	8003008 <_printf_common+0xac>
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	4652      	mov	r2, sl
 8002ffa:	4649      	mov	r1, r9
 8002ffc:	4638      	mov	r0, r7
 8002ffe:	47c0      	blx	r8
 8003000:	3001      	adds	r0, #1
 8003002:	d103      	bne.n	800300c <_printf_common+0xb0>
 8003004:	f04f 30ff 	mov.w	r0, #4294967295
 8003008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800300c:	3501      	adds	r5, #1
 800300e:	e7c4      	b.n	8002f9a <_printf_common+0x3e>
 8003010:	2030      	movs	r0, #48	; 0x30
 8003012:	18e1      	adds	r1, r4, r3
 8003014:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003018:	1c5a      	adds	r2, r3, #1
 800301a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800301e:	4422      	add	r2, r4
 8003020:	3302      	adds	r3, #2
 8003022:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003026:	e7c5      	b.n	8002fb4 <_printf_common+0x58>
 8003028:	2301      	movs	r3, #1
 800302a:	4622      	mov	r2, r4
 800302c:	4649      	mov	r1, r9
 800302e:	4638      	mov	r0, r7
 8003030:	47c0      	blx	r8
 8003032:	3001      	adds	r0, #1
 8003034:	d0e6      	beq.n	8003004 <_printf_common+0xa8>
 8003036:	3601      	adds	r6, #1
 8003038:	e7d9      	b.n	8002fee <_printf_common+0x92>
	...

0800303c <_printf_i>:
 800303c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003040:	460c      	mov	r4, r1
 8003042:	7e27      	ldrb	r7, [r4, #24]
 8003044:	4691      	mov	r9, r2
 8003046:	2f78      	cmp	r7, #120	; 0x78
 8003048:	4680      	mov	r8, r0
 800304a:	469a      	mov	sl, r3
 800304c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800304e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003052:	d807      	bhi.n	8003064 <_printf_i+0x28>
 8003054:	2f62      	cmp	r7, #98	; 0x62
 8003056:	d80a      	bhi.n	800306e <_printf_i+0x32>
 8003058:	2f00      	cmp	r7, #0
 800305a:	f000 80d9 	beq.w	8003210 <_printf_i+0x1d4>
 800305e:	2f58      	cmp	r7, #88	; 0x58
 8003060:	f000 80a4 	beq.w	80031ac <_printf_i+0x170>
 8003064:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003068:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800306c:	e03a      	b.n	80030e4 <_printf_i+0xa8>
 800306e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003072:	2b15      	cmp	r3, #21
 8003074:	d8f6      	bhi.n	8003064 <_printf_i+0x28>
 8003076:	a001      	add	r0, pc, #4	; (adr r0, 800307c <_printf_i+0x40>)
 8003078:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800307c:	080030d5 	.word	0x080030d5
 8003080:	080030e9 	.word	0x080030e9
 8003084:	08003065 	.word	0x08003065
 8003088:	08003065 	.word	0x08003065
 800308c:	08003065 	.word	0x08003065
 8003090:	08003065 	.word	0x08003065
 8003094:	080030e9 	.word	0x080030e9
 8003098:	08003065 	.word	0x08003065
 800309c:	08003065 	.word	0x08003065
 80030a0:	08003065 	.word	0x08003065
 80030a4:	08003065 	.word	0x08003065
 80030a8:	080031f7 	.word	0x080031f7
 80030ac:	08003119 	.word	0x08003119
 80030b0:	080031d9 	.word	0x080031d9
 80030b4:	08003065 	.word	0x08003065
 80030b8:	08003065 	.word	0x08003065
 80030bc:	08003219 	.word	0x08003219
 80030c0:	08003065 	.word	0x08003065
 80030c4:	08003119 	.word	0x08003119
 80030c8:	08003065 	.word	0x08003065
 80030cc:	08003065 	.word	0x08003065
 80030d0:	080031e1 	.word	0x080031e1
 80030d4:	680b      	ldr	r3, [r1, #0]
 80030d6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80030da:	1d1a      	adds	r2, r3, #4
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	600a      	str	r2, [r1, #0]
 80030e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80030e4:	2301      	movs	r3, #1
 80030e6:	e0a4      	b.n	8003232 <_printf_i+0x1f6>
 80030e8:	6825      	ldr	r5, [r4, #0]
 80030ea:	6808      	ldr	r0, [r1, #0]
 80030ec:	062e      	lsls	r6, r5, #24
 80030ee:	f100 0304 	add.w	r3, r0, #4
 80030f2:	d50a      	bpl.n	800310a <_printf_i+0xce>
 80030f4:	6805      	ldr	r5, [r0, #0]
 80030f6:	600b      	str	r3, [r1, #0]
 80030f8:	2d00      	cmp	r5, #0
 80030fa:	da03      	bge.n	8003104 <_printf_i+0xc8>
 80030fc:	232d      	movs	r3, #45	; 0x2d
 80030fe:	426d      	negs	r5, r5
 8003100:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003104:	230a      	movs	r3, #10
 8003106:	485e      	ldr	r0, [pc, #376]	; (8003280 <_printf_i+0x244>)
 8003108:	e019      	b.n	800313e <_printf_i+0x102>
 800310a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800310e:	6805      	ldr	r5, [r0, #0]
 8003110:	600b      	str	r3, [r1, #0]
 8003112:	bf18      	it	ne
 8003114:	b22d      	sxthne	r5, r5
 8003116:	e7ef      	b.n	80030f8 <_printf_i+0xbc>
 8003118:	680b      	ldr	r3, [r1, #0]
 800311a:	6825      	ldr	r5, [r4, #0]
 800311c:	1d18      	adds	r0, r3, #4
 800311e:	6008      	str	r0, [r1, #0]
 8003120:	0628      	lsls	r0, r5, #24
 8003122:	d501      	bpl.n	8003128 <_printf_i+0xec>
 8003124:	681d      	ldr	r5, [r3, #0]
 8003126:	e002      	b.n	800312e <_printf_i+0xf2>
 8003128:	0669      	lsls	r1, r5, #25
 800312a:	d5fb      	bpl.n	8003124 <_printf_i+0xe8>
 800312c:	881d      	ldrh	r5, [r3, #0]
 800312e:	2f6f      	cmp	r7, #111	; 0x6f
 8003130:	bf0c      	ite	eq
 8003132:	2308      	moveq	r3, #8
 8003134:	230a      	movne	r3, #10
 8003136:	4852      	ldr	r0, [pc, #328]	; (8003280 <_printf_i+0x244>)
 8003138:	2100      	movs	r1, #0
 800313a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800313e:	6866      	ldr	r6, [r4, #4]
 8003140:	2e00      	cmp	r6, #0
 8003142:	bfa8      	it	ge
 8003144:	6821      	ldrge	r1, [r4, #0]
 8003146:	60a6      	str	r6, [r4, #8]
 8003148:	bfa4      	itt	ge
 800314a:	f021 0104 	bicge.w	r1, r1, #4
 800314e:	6021      	strge	r1, [r4, #0]
 8003150:	b90d      	cbnz	r5, 8003156 <_printf_i+0x11a>
 8003152:	2e00      	cmp	r6, #0
 8003154:	d04d      	beq.n	80031f2 <_printf_i+0x1b6>
 8003156:	4616      	mov	r6, r2
 8003158:	fbb5 f1f3 	udiv	r1, r5, r3
 800315c:	fb03 5711 	mls	r7, r3, r1, r5
 8003160:	5dc7      	ldrb	r7, [r0, r7]
 8003162:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003166:	462f      	mov	r7, r5
 8003168:	42bb      	cmp	r3, r7
 800316a:	460d      	mov	r5, r1
 800316c:	d9f4      	bls.n	8003158 <_printf_i+0x11c>
 800316e:	2b08      	cmp	r3, #8
 8003170:	d10b      	bne.n	800318a <_printf_i+0x14e>
 8003172:	6823      	ldr	r3, [r4, #0]
 8003174:	07df      	lsls	r7, r3, #31
 8003176:	d508      	bpl.n	800318a <_printf_i+0x14e>
 8003178:	6923      	ldr	r3, [r4, #16]
 800317a:	6861      	ldr	r1, [r4, #4]
 800317c:	4299      	cmp	r1, r3
 800317e:	bfde      	ittt	le
 8003180:	2330      	movle	r3, #48	; 0x30
 8003182:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003186:	f106 36ff 	addle.w	r6, r6, #4294967295
 800318a:	1b92      	subs	r2, r2, r6
 800318c:	6122      	str	r2, [r4, #16]
 800318e:	464b      	mov	r3, r9
 8003190:	4621      	mov	r1, r4
 8003192:	4640      	mov	r0, r8
 8003194:	f8cd a000 	str.w	sl, [sp]
 8003198:	aa03      	add	r2, sp, #12
 800319a:	f7ff fedf 	bl	8002f5c <_printf_common>
 800319e:	3001      	adds	r0, #1
 80031a0:	d14c      	bne.n	800323c <_printf_i+0x200>
 80031a2:	f04f 30ff 	mov.w	r0, #4294967295
 80031a6:	b004      	add	sp, #16
 80031a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031ac:	4834      	ldr	r0, [pc, #208]	; (8003280 <_printf_i+0x244>)
 80031ae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80031b2:	680e      	ldr	r6, [r1, #0]
 80031b4:	6823      	ldr	r3, [r4, #0]
 80031b6:	f856 5b04 	ldr.w	r5, [r6], #4
 80031ba:	061f      	lsls	r7, r3, #24
 80031bc:	600e      	str	r6, [r1, #0]
 80031be:	d514      	bpl.n	80031ea <_printf_i+0x1ae>
 80031c0:	07d9      	lsls	r1, r3, #31
 80031c2:	bf44      	itt	mi
 80031c4:	f043 0320 	orrmi.w	r3, r3, #32
 80031c8:	6023      	strmi	r3, [r4, #0]
 80031ca:	b91d      	cbnz	r5, 80031d4 <_printf_i+0x198>
 80031cc:	6823      	ldr	r3, [r4, #0]
 80031ce:	f023 0320 	bic.w	r3, r3, #32
 80031d2:	6023      	str	r3, [r4, #0]
 80031d4:	2310      	movs	r3, #16
 80031d6:	e7af      	b.n	8003138 <_printf_i+0xfc>
 80031d8:	6823      	ldr	r3, [r4, #0]
 80031da:	f043 0320 	orr.w	r3, r3, #32
 80031de:	6023      	str	r3, [r4, #0]
 80031e0:	2378      	movs	r3, #120	; 0x78
 80031e2:	4828      	ldr	r0, [pc, #160]	; (8003284 <_printf_i+0x248>)
 80031e4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80031e8:	e7e3      	b.n	80031b2 <_printf_i+0x176>
 80031ea:	065e      	lsls	r6, r3, #25
 80031ec:	bf48      	it	mi
 80031ee:	b2ad      	uxthmi	r5, r5
 80031f0:	e7e6      	b.n	80031c0 <_printf_i+0x184>
 80031f2:	4616      	mov	r6, r2
 80031f4:	e7bb      	b.n	800316e <_printf_i+0x132>
 80031f6:	680b      	ldr	r3, [r1, #0]
 80031f8:	6826      	ldr	r6, [r4, #0]
 80031fa:	1d1d      	adds	r5, r3, #4
 80031fc:	6960      	ldr	r0, [r4, #20]
 80031fe:	600d      	str	r5, [r1, #0]
 8003200:	0635      	lsls	r5, r6, #24
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	d501      	bpl.n	800320a <_printf_i+0x1ce>
 8003206:	6018      	str	r0, [r3, #0]
 8003208:	e002      	b.n	8003210 <_printf_i+0x1d4>
 800320a:	0671      	lsls	r1, r6, #25
 800320c:	d5fb      	bpl.n	8003206 <_printf_i+0x1ca>
 800320e:	8018      	strh	r0, [r3, #0]
 8003210:	2300      	movs	r3, #0
 8003212:	4616      	mov	r6, r2
 8003214:	6123      	str	r3, [r4, #16]
 8003216:	e7ba      	b.n	800318e <_printf_i+0x152>
 8003218:	680b      	ldr	r3, [r1, #0]
 800321a:	1d1a      	adds	r2, r3, #4
 800321c:	600a      	str	r2, [r1, #0]
 800321e:	681e      	ldr	r6, [r3, #0]
 8003220:	2100      	movs	r1, #0
 8003222:	4630      	mov	r0, r6
 8003224:	6862      	ldr	r2, [r4, #4]
 8003226:	f000 fa9d 	bl	8003764 <memchr>
 800322a:	b108      	cbz	r0, 8003230 <_printf_i+0x1f4>
 800322c:	1b80      	subs	r0, r0, r6
 800322e:	6060      	str	r0, [r4, #4]
 8003230:	6863      	ldr	r3, [r4, #4]
 8003232:	6123      	str	r3, [r4, #16]
 8003234:	2300      	movs	r3, #0
 8003236:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800323a:	e7a8      	b.n	800318e <_printf_i+0x152>
 800323c:	4632      	mov	r2, r6
 800323e:	4649      	mov	r1, r9
 8003240:	4640      	mov	r0, r8
 8003242:	6923      	ldr	r3, [r4, #16]
 8003244:	47d0      	blx	sl
 8003246:	3001      	adds	r0, #1
 8003248:	d0ab      	beq.n	80031a2 <_printf_i+0x166>
 800324a:	6823      	ldr	r3, [r4, #0]
 800324c:	079b      	lsls	r3, r3, #30
 800324e:	d413      	bmi.n	8003278 <_printf_i+0x23c>
 8003250:	68e0      	ldr	r0, [r4, #12]
 8003252:	9b03      	ldr	r3, [sp, #12]
 8003254:	4298      	cmp	r0, r3
 8003256:	bfb8      	it	lt
 8003258:	4618      	movlt	r0, r3
 800325a:	e7a4      	b.n	80031a6 <_printf_i+0x16a>
 800325c:	2301      	movs	r3, #1
 800325e:	4632      	mov	r2, r6
 8003260:	4649      	mov	r1, r9
 8003262:	4640      	mov	r0, r8
 8003264:	47d0      	blx	sl
 8003266:	3001      	adds	r0, #1
 8003268:	d09b      	beq.n	80031a2 <_printf_i+0x166>
 800326a:	3501      	adds	r5, #1
 800326c:	68e3      	ldr	r3, [r4, #12]
 800326e:	9903      	ldr	r1, [sp, #12]
 8003270:	1a5b      	subs	r3, r3, r1
 8003272:	42ab      	cmp	r3, r5
 8003274:	dcf2      	bgt.n	800325c <_printf_i+0x220>
 8003276:	e7eb      	b.n	8003250 <_printf_i+0x214>
 8003278:	2500      	movs	r5, #0
 800327a:	f104 0619 	add.w	r6, r4, #25
 800327e:	e7f5      	b.n	800326c <_printf_i+0x230>
 8003280:	080039c5 	.word	0x080039c5
 8003284:	080039d6 	.word	0x080039d6

08003288 <_sbrk_r>:
 8003288:	b538      	push	{r3, r4, r5, lr}
 800328a:	2300      	movs	r3, #0
 800328c:	4d05      	ldr	r5, [pc, #20]	; (80032a4 <_sbrk_r+0x1c>)
 800328e:	4604      	mov	r4, r0
 8003290:	4608      	mov	r0, r1
 8003292:	602b      	str	r3, [r5, #0]
 8003294:	f7fd fd14 	bl	8000cc0 <_sbrk>
 8003298:	1c43      	adds	r3, r0, #1
 800329a:	d102      	bne.n	80032a2 <_sbrk_r+0x1a>
 800329c:	682b      	ldr	r3, [r5, #0]
 800329e:	b103      	cbz	r3, 80032a2 <_sbrk_r+0x1a>
 80032a0:	6023      	str	r3, [r4, #0]
 80032a2:	bd38      	pop	{r3, r4, r5, pc}
 80032a4:	200004bc 	.word	0x200004bc

080032a8 <__sread>:
 80032a8:	b510      	push	{r4, lr}
 80032aa:	460c      	mov	r4, r1
 80032ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032b0:	f000 fabe 	bl	8003830 <_read_r>
 80032b4:	2800      	cmp	r0, #0
 80032b6:	bfab      	itete	ge
 80032b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80032ba:	89a3      	ldrhlt	r3, [r4, #12]
 80032bc:	181b      	addge	r3, r3, r0
 80032be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80032c2:	bfac      	ite	ge
 80032c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80032c6:	81a3      	strhlt	r3, [r4, #12]
 80032c8:	bd10      	pop	{r4, pc}

080032ca <__swrite>:
 80032ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032ce:	461f      	mov	r7, r3
 80032d0:	898b      	ldrh	r3, [r1, #12]
 80032d2:	4605      	mov	r5, r0
 80032d4:	05db      	lsls	r3, r3, #23
 80032d6:	460c      	mov	r4, r1
 80032d8:	4616      	mov	r6, r2
 80032da:	d505      	bpl.n	80032e8 <__swrite+0x1e>
 80032dc:	2302      	movs	r3, #2
 80032de:	2200      	movs	r2, #0
 80032e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032e4:	f000 f9c8 	bl	8003678 <_lseek_r>
 80032e8:	89a3      	ldrh	r3, [r4, #12]
 80032ea:	4632      	mov	r2, r6
 80032ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80032f0:	81a3      	strh	r3, [r4, #12]
 80032f2:	4628      	mov	r0, r5
 80032f4:	463b      	mov	r3, r7
 80032f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80032fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80032fe:	f000 b869 	b.w	80033d4 <_write_r>

08003302 <__sseek>:
 8003302:	b510      	push	{r4, lr}
 8003304:	460c      	mov	r4, r1
 8003306:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800330a:	f000 f9b5 	bl	8003678 <_lseek_r>
 800330e:	1c43      	adds	r3, r0, #1
 8003310:	89a3      	ldrh	r3, [r4, #12]
 8003312:	bf15      	itete	ne
 8003314:	6560      	strne	r0, [r4, #84]	; 0x54
 8003316:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800331a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800331e:	81a3      	strheq	r3, [r4, #12]
 8003320:	bf18      	it	ne
 8003322:	81a3      	strhne	r3, [r4, #12]
 8003324:	bd10      	pop	{r4, pc}

08003326 <__sclose>:
 8003326:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800332a:	f000 b8d3 	b.w	80034d4 <_close_r>
	...

08003330 <__swbuf_r>:
 8003330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003332:	460e      	mov	r6, r1
 8003334:	4614      	mov	r4, r2
 8003336:	4605      	mov	r5, r0
 8003338:	b118      	cbz	r0, 8003342 <__swbuf_r+0x12>
 800333a:	6983      	ldr	r3, [r0, #24]
 800333c:	b90b      	cbnz	r3, 8003342 <__swbuf_r+0x12>
 800333e:	f7ff fbbb 	bl	8002ab8 <__sinit>
 8003342:	4b21      	ldr	r3, [pc, #132]	; (80033c8 <__swbuf_r+0x98>)
 8003344:	429c      	cmp	r4, r3
 8003346:	d12b      	bne.n	80033a0 <__swbuf_r+0x70>
 8003348:	686c      	ldr	r4, [r5, #4]
 800334a:	69a3      	ldr	r3, [r4, #24]
 800334c:	60a3      	str	r3, [r4, #8]
 800334e:	89a3      	ldrh	r3, [r4, #12]
 8003350:	071a      	lsls	r2, r3, #28
 8003352:	d52f      	bpl.n	80033b4 <__swbuf_r+0x84>
 8003354:	6923      	ldr	r3, [r4, #16]
 8003356:	b36b      	cbz	r3, 80033b4 <__swbuf_r+0x84>
 8003358:	6923      	ldr	r3, [r4, #16]
 800335a:	6820      	ldr	r0, [r4, #0]
 800335c:	b2f6      	uxtb	r6, r6
 800335e:	1ac0      	subs	r0, r0, r3
 8003360:	6963      	ldr	r3, [r4, #20]
 8003362:	4637      	mov	r7, r6
 8003364:	4283      	cmp	r3, r0
 8003366:	dc04      	bgt.n	8003372 <__swbuf_r+0x42>
 8003368:	4621      	mov	r1, r4
 800336a:	4628      	mov	r0, r5
 800336c:	f000 f948 	bl	8003600 <_fflush_r>
 8003370:	bb30      	cbnz	r0, 80033c0 <__swbuf_r+0x90>
 8003372:	68a3      	ldr	r3, [r4, #8]
 8003374:	3001      	adds	r0, #1
 8003376:	3b01      	subs	r3, #1
 8003378:	60a3      	str	r3, [r4, #8]
 800337a:	6823      	ldr	r3, [r4, #0]
 800337c:	1c5a      	adds	r2, r3, #1
 800337e:	6022      	str	r2, [r4, #0]
 8003380:	701e      	strb	r6, [r3, #0]
 8003382:	6963      	ldr	r3, [r4, #20]
 8003384:	4283      	cmp	r3, r0
 8003386:	d004      	beq.n	8003392 <__swbuf_r+0x62>
 8003388:	89a3      	ldrh	r3, [r4, #12]
 800338a:	07db      	lsls	r3, r3, #31
 800338c:	d506      	bpl.n	800339c <__swbuf_r+0x6c>
 800338e:	2e0a      	cmp	r6, #10
 8003390:	d104      	bne.n	800339c <__swbuf_r+0x6c>
 8003392:	4621      	mov	r1, r4
 8003394:	4628      	mov	r0, r5
 8003396:	f000 f933 	bl	8003600 <_fflush_r>
 800339a:	b988      	cbnz	r0, 80033c0 <__swbuf_r+0x90>
 800339c:	4638      	mov	r0, r7
 800339e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033a0:	4b0a      	ldr	r3, [pc, #40]	; (80033cc <__swbuf_r+0x9c>)
 80033a2:	429c      	cmp	r4, r3
 80033a4:	d101      	bne.n	80033aa <__swbuf_r+0x7a>
 80033a6:	68ac      	ldr	r4, [r5, #8]
 80033a8:	e7cf      	b.n	800334a <__swbuf_r+0x1a>
 80033aa:	4b09      	ldr	r3, [pc, #36]	; (80033d0 <__swbuf_r+0xa0>)
 80033ac:	429c      	cmp	r4, r3
 80033ae:	bf08      	it	eq
 80033b0:	68ec      	ldreq	r4, [r5, #12]
 80033b2:	e7ca      	b.n	800334a <__swbuf_r+0x1a>
 80033b4:	4621      	mov	r1, r4
 80033b6:	4628      	mov	r0, r5
 80033b8:	f000 f81e 	bl	80033f8 <__swsetup_r>
 80033bc:	2800      	cmp	r0, #0
 80033be:	d0cb      	beq.n	8003358 <__swbuf_r+0x28>
 80033c0:	f04f 37ff 	mov.w	r7, #4294967295
 80033c4:	e7ea      	b.n	800339c <__swbuf_r+0x6c>
 80033c6:	bf00      	nop
 80033c8:	08003974 	.word	0x08003974
 80033cc:	08003994 	.word	0x08003994
 80033d0:	08003954 	.word	0x08003954

080033d4 <_write_r>:
 80033d4:	b538      	push	{r3, r4, r5, lr}
 80033d6:	4604      	mov	r4, r0
 80033d8:	4608      	mov	r0, r1
 80033da:	4611      	mov	r1, r2
 80033dc:	2200      	movs	r2, #0
 80033de:	4d05      	ldr	r5, [pc, #20]	; (80033f4 <_write_r+0x20>)
 80033e0:	602a      	str	r2, [r5, #0]
 80033e2:	461a      	mov	r2, r3
 80033e4:	f7fd fd0c 	bl	8000e00 <_write>
 80033e8:	1c43      	adds	r3, r0, #1
 80033ea:	d102      	bne.n	80033f2 <_write_r+0x1e>
 80033ec:	682b      	ldr	r3, [r5, #0]
 80033ee:	b103      	cbz	r3, 80033f2 <_write_r+0x1e>
 80033f0:	6023      	str	r3, [r4, #0]
 80033f2:	bd38      	pop	{r3, r4, r5, pc}
 80033f4:	200004bc 	.word	0x200004bc

080033f8 <__swsetup_r>:
 80033f8:	4b32      	ldr	r3, [pc, #200]	; (80034c4 <__swsetup_r+0xcc>)
 80033fa:	b570      	push	{r4, r5, r6, lr}
 80033fc:	681d      	ldr	r5, [r3, #0]
 80033fe:	4606      	mov	r6, r0
 8003400:	460c      	mov	r4, r1
 8003402:	b125      	cbz	r5, 800340e <__swsetup_r+0x16>
 8003404:	69ab      	ldr	r3, [r5, #24]
 8003406:	b913      	cbnz	r3, 800340e <__swsetup_r+0x16>
 8003408:	4628      	mov	r0, r5
 800340a:	f7ff fb55 	bl	8002ab8 <__sinit>
 800340e:	4b2e      	ldr	r3, [pc, #184]	; (80034c8 <__swsetup_r+0xd0>)
 8003410:	429c      	cmp	r4, r3
 8003412:	d10f      	bne.n	8003434 <__swsetup_r+0x3c>
 8003414:	686c      	ldr	r4, [r5, #4]
 8003416:	89a3      	ldrh	r3, [r4, #12]
 8003418:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800341c:	0719      	lsls	r1, r3, #28
 800341e:	d42c      	bmi.n	800347a <__swsetup_r+0x82>
 8003420:	06dd      	lsls	r5, r3, #27
 8003422:	d411      	bmi.n	8003448 <__swsetup_r+0x50>
 8003424:	2309      	movs	r3, #9
 8003426:	6033      	str	r3, [r6, #0]
 8003428:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800342c:	f04f 30ff 	mov.w	r0, #4294967295
 8003430:	81a3      	strh	r3, [r4, #12]
 8003432:	e03e      	b.n	80034b2 <__swsetup_r+0xba>
 8003434:	4b25      	ldr	r3, [pc, #148]	; (80034cc <__swsetup_r+0xd4>)
 8003436:	429c      	cmp	r4, r3
 8003438:	d101      	bne.n	800343e <__swsetup_r+0x46>
 800343a:	68ac      	ldr	r4, [r5, #8]
 800343c:	e7eb      	b.n	8003416 <__swsetup_r+0x1e>
 800343e:	4b24      	ldr	r3, [pc, #144]	; (80034d0 <__swsetup_r+0xd8>)
 8003440:	429c      	cmp	r4, r3
 8003442:	bf08      	it	eq
 8003444:	68ec      	ldreq	r4, [r5, #12]
 8003446:	e7e6      	b.n	8003416 <__swsetup_r+0x1e>
 8003448:	0758      	lsls	r0, r3, #29
 800344a:	d512      	bpl.n	8003472 <__swsetup_r+0x7a>
 800344c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800344e:	b141      	cbz	r1, 8003462 <__swsetup_r+0x6a>
 8003450:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003454:	4299      	cmp	r1, r3
 8003456:	d002      	beq.n	800345e <__swsetup_r+0x66>
 8003458:	4630      	mov	r0, r6
 800345a:	f000 f99d 	bl	8003798 <_free_r>
 800345e:	2300      	movs	r3, #0
 8003460:	6363      	str	r3, [r4, #52]	; 0x34
 8003462:	89a3      	ldrh	r3, [r4, #12]
 8003464:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003468:	81a3      	strh	r3, [r4, #12]
 800346a:	2300      	movs	r3, #0
 800346c:	6063      	str	r3, [r4, #4]
 800346e:	6923      	ldr	r3, [r4, #16]
 8003470:	6023      	str	r3, [r4, #0]
 8003472:	89a3      	ldrh	r3, [r4, #12]
 8003474:	f043 0308 	orr.w	r3, r3, #8
 8003478:	81a3      	strh	r3, [r4, #12]
 800347a:	6923      	ldr	r3, [r4, #16]
 800347c:	b94b      	cbnz	r3, 8003492 <__swsetup_r+0x9a>
 800347e:	89a3      	ldrh	r3, [r4, #12]
 8003480:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003484:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003488:	d003      	beq.n	8003492 <__swsetup_r+0x9a>
 800348a:	4621      	mov	r1, r4
 800348c:	4630      	mov	r0, r6
 800348e:	f000 f929 	bl	80036e4 <__smakebuf_r>
 8003492:	89a0      	ldrh	r0, [r4, #12]
 8003494:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003498:	f010 0301 	ands.w	r3, r0, #1
 800349c:	d00a      	beq.n	80034b4 <__swsetup_r+0xbc>
 800349e:	2300      	movs	r3, #0
 80034a0:	60a3      	str	r3, [r4, #8]
 80034a2:	6963      	ldr	r3, [r4, #20]
 80034a4:	425b      	negs	r3, r3
 80034a6:	61a3      	str	r3, [r4, #24]
 80034a8:	6923      	ldr	r3, [r4, #16]
 80034aa:	b943      	cbnz	r3, 80034be <__swsetup_r+0xc6>
 80034ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80034b0:	d1ba      	bne.n	8003428 <__swsetup_r+0x30>
 80034b2:	bd70      	pop	{r4, r5, r6, pc}
 80034b4:	0781      	lsls	r1, r0, #30
 80034b6:	bf58      	it	pl
 80034b8:	6963      	ldrpl	r3, [r4, #20]
 80034ba:	60a3      	str	r3, [r4, #8]
 80034bc:	e7f4      	b.n	80034a8 <__swsetup_r+0xb0>
 80034be:	2000      	movs	r0, #0
 80034c0:	e7f7      	b.n	80034b2 <__swsetup_r+0xba>
 80034c2:	bf00      	nop
 80034c4:	2000000c 	.word	0x2000000c
 80034c8:	08003974 	.word	0x08003974
 80034cc:	08003994 	.word	0x08003994
 80034d0:	08003954 	.word	0x08003954

080034d4 <_close_r>:
 80034d4:	b538      	push	{r3, r4, r5, lr}
 80034d6:	2300      	movs	r3, #0
 80034d8:	4d05      	ldr	r5, [pc, #20]	; (80034f0 <_close_r+0x1c>)
 80034da:	4604      	mov	r4, r0
 80034dc:	4608      	mov	r0, r1
 80034de:	602b      	str	r3, [r5, #0]
 80034e0:	f7fd fbbd 	bl	8000c5e <_close>
 80034e4:	1c43      	adds	r3, r0, #1
 80034e6:	d102      	bne.n	80034ee <_close_r+0x1a>
 80034e8:	682b      	ldr	r3, [r5, #0]
 80034ea:	b103      	cbz	r3, 80034ee <_close_r+0x1a>
 80034ec:	6023      	str	r3, [r4, #0]
 80034ee:	bd38      	pop	{r3, r4, r5, pc}
 80034f0:	200004bc 	.word	0x200004bc

080034f4 <__sflush_r>:
 80034f4:	898a      	ldrh	r2, [r1, #12]
 80034f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034fa:	4605      	mov	r5, r0
 80034fc:	0710      	lsls	r0, r2, #28
 80034fe:	460c      	mov	r4, r1
 8003500:	d458      	bmi.n	80035b4 <__sflush_r+0xc0>
 8003502:	684b      	ldr	r3, [r1, #4]
 8003504:	2b00      	cmp	r3, #0
 8003506:	dc05      	bgt.n	8003514 <__sflush_r+0x20>
 8003508:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800350a:	2b00      	cmp	r3, #0
 800350c:	dc02      	bgt.n	8003514 <__sflush_r+0x20>
 800350e:	2000      	movs	r0, #0
 8003510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003514:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003516:	2e00      	cmp	r6, #0
 8003518:	d0f9      	beq.n	800350e <__sflush_r+0x1a>
 800351a:	2300      	movs	r3, #0
 800351c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003520:	682f      	ldr	r7, [r5, #0]
 8003522:	602b      	str	r3, [r5, #0]
 8003524:	d032      	beq.n	800358c <__sflush_r+0x98>
 8003526:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003528:	89a3      	ldrh	r3, [r4, #12]
 800352a:	075a      	lsls	r2, r3, #29
 800352c:	d505      	bpl.n	800353a <__sflush_r+0x46>
 800352e:	6863      	ldr	r3, [r4, #4]
 8003530:	1ac0      	subs	r0, r0, r3
 8003532:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003534:	b10b      	cbz	r3, 800353a <__sflush_r+0x46>
 8003536:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003538:	1ac0      	subs	r0, r0, r3
 800353a:	2300      	movs	r3, #0
 800353c:	4602      	mov	r2, r0
 800353e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003540:	4628      	mov	r0, r5
 8003542:	6a21      	ldr	r1, [r4, #32]
 8003544:	47b0      	blx	r6
 8003546:	1c43      	adds	r3, r0, #1
 8003548:	89a3      	ldrh	r3, [r4, #12]
 800354a:	d106      	bne.n	800355a <__sflush_r+0x66>
 800354c:	6829      	ldr	r1, [r5, #0]
 800354e:	291d      	cmp	r1, #29
 8003550:	d82c      	bhi.n	80035ac <__sflush_r+0xb8>
 8003552:	4a2a      	ldr	r2, [pc, #168]	; (80035fc <__sflush_r+0x108>)
 8003554:	40ca      	lsrs	r2, r1
 8003556:	07d6      	lsls	r6, r2, #31
 8003558:	d528      	bpl.n	80035ac <__sflush_r+0xb8>
 800355a:	2200      	movs	r2, #0
 800355c:	6062      	str	r2, [r4, #4]
 800355e:	6922      	ldr	r2, [r4, #16]
 8003560:	04d9      	lsls	r1, r3, #19
 8003562:	6022      	str	r2, [r4, #0]
 8003564:	d504      	bpl.n	8003570 <__sflush_r+0x7c>
 8003566:	1c42      	adds	r2, r0, #1
 8003568:	d101      	bne.n	800356e <__sflush_r+0x7a>
 800356a:	682b      	ldr	r3, [r5, #0]
 800356c:	b903      	cbnz	r3, 8003570 <__sflush_r+0x7c>
 800356e:	6560      	str	r0, [r4, #84]	; 0x54
 8003570:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003572:	602f      	str	r7, [r5, #0]
 8003574:	2900      	cmp	r1, #0
 8003576:	d0ca      	beq.n	800350e <__sflush_r+0x1a>
 8003578:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800357c:	4299      	cmp	r1, r3
 800357e:	d002      	beq.n	8003586 <__sflush_r+0x92>
 8003580:	4628      	mov	r0, r5
 8003582:	f000 f909 	bl	8003798 <_free_r>
 8003586:	2000      	movs	r0, #0
 8003588:	6360      	str	r0, [r4, #52]	; 0x34
 800358a:	e7c1      	b.n	8003510 <__sflush_r+0x1c>
 800358c:	6a21      	ldr	r1, [r4, #32]
 800358e:	2301      	movs	r3, #1
 8003590:	4628      	mov	r0, r5
 8003592:	47b0      	blx	r6
 8003594:	1c41      	adds	r1, r0, #1
 8003596:	d1c7      	bne.n	8003528 <__sflush_r+0x34>
 8003598:	682b      	ldr	r3, [r5, #0]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d0c4      	beq.n	8003528 <__sflush_r+0x34>
 800359e:	2b1d      	cmp	r3, #29
 80035a0:	d001      	beq.n	80035a6 <__sflush_r+0xb2>
 80035a2:	2b16      	cmp	r3, #22
 80035a4:	d101      	bne.n	80035aa <__sflush_r+0xb6>
 80035a6:	602f      	str	r7, [r5, #0]
 80035a8:	e7b1      	b.n	800350e <__sflush_r+0x1a>
 80035aa:	89a3      	ldrh	r3, [r4, #12]
 80035ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035b0:	81a3      	strh	r3, [r4, #12]
 80035b2:	e7ad      	b.n	8003510 <__sflush_r+0x1c>
 80035b4:	690f      	ldr	r7, [r1, #16]
 80035b6:	2f00      	cmp	r7, #0
 80035b8:	d0a9      	beq.n	800350e <__sflush_r+0x1a>
 80035ba:	0793      	lsls	r3, r2, #30
 80035bc:	bf18      	it	ne
 80035be:	2300      	movne	r3, #0
 80035c0:	680e      	ldr	r6, [r1, #0]
 80035c2:	bf08      	it	eq
 80035c4:	694b      	ldreq	r3, [r1, #20]
 80035c6:	eba6 0807 	sub.w	r8, r6, r7
 80035ca:	600f      	str	r7, [r1, #0]
 80035cc:	608b      	str	r3, [r1, #8]
 80035ce:	f1b8 0f00 	cmp.w	r8, #0
 80035d2:	dd9c      	ble.n	800350e <__sflush_r+0x1a>
 80035d4:	4643      	mov	r3, r8
 80035d6:	463a      	mov	r2, r7
 80035d8:	4628      	mov	r0, r5
 80035da:	6a21      	ldr	r1, [r4, #32]
 80035dc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80035de:	47b0      	blx	r6
 80035e0:	2800      	cmp	r0, #0
 80035e2:	dc06      	bgt.n	80035f2 <__sflush_r+0xfe>
 80035e4:	89a3      	ldrh	r3, [r4, #12]
 80035e6:	f04f 30ff 	mov.w	r0, #4294967295
 80035ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035ee:	81a3      	strh	r3, [r4, #12]
 80035f0:	e78e      	b.n	8003510 <__sflush_r+0x1c>
 80035f2:	4407      	add	r7, r0
 80035f4:	eba8 0800 	sub.w	r8, r8, r0
 80035f8:	e7e9      	b.n	80035ce <__sflush_r+0xda>
 80035fa:	bf00      	nop
 80035fc:	20400001 	.word	0x20400001

08003600 <_fflush_r>:
 8003600:	b538      	push	{r3, r4, r5, lr}
 8003602:	690b      	ldr	r3, [r1, #16]
 8003604:	4605      	mov	r5, r0
 8003606:	460c      	mov	r4, r1
 8003608:	b913      	cbnz	r3, 8003610 <_fflush_r+0x10>
 800360a:	2500      	movs	r5, #0
 800360c:	4628      	mov	r0, r5
 800360e:	bd38      	pop	{r3, r4, r5, pc}
 8003610:	b118      	cbz	r0, 800361a <_fflush_r+0x1a>
 8003612:	6983      	ldr	r3, [r0, #24]
 8003614:	b90b      	cbnz	r3, 800361a <_fflush_r+0x1a>
 8003616:	f7ff fa4f 	bl	8002ab8 <__sinit>
 800361a:	4b14      	ldr	r3, [pc, #80]	; (800366c <_fflush_r+0x6c>)
 800361c:	429c      	cmp	r4, r3
 800361e:	d11b      	bne.n	8003658 <_fflush_r+0x58>
 8003620:	686c      	ldr	r4, [r5, #4]
 8003622:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d0ef      	beq.n	800360a <_fflush_r+0xa>
 800362a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800362c:	07d0      	lsls	r0, r2, #31
 800362e:	d404      	bmi.n	800363a <_fflush_r+0x3a>
 8003630:	0599      	lsls	r1, r3, #22
 8003632:	d402      	bmi.n	800363a <_fflush_r+0x3a>
 8003634:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003636:	f7ff fadd 	bl	8002bf4 <__retarget_lock_acquire_recursive>
 800363a:	4628      	mov	r0, r5
 800363c:	4621      	mov	r1, r4
 800363e:	f7ff ff59 	bl	80034f4 <__sflush_r>
 8003642:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003644:	4605      	mov	r5, r0
 8003646:	07da      	lsls	r2, r3, #31
 8003648:	d4e0      	bmi.n	800360c <_fflush_r+0xc>
 800364a:	89a3      	ldrh	r3, [r4, #12]
 800364c:	059b      	lsls	r3, r3, #22
 800364e:	d4dd      	bmi.n	800360c <_fflush_r+0xc>
 8003650:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003652:	f7ff fad0 	bl	8002bf6 <__retarget_lock_release_recursive>
 8003656:	e7d9      	b.n	800360c <_fflush_r+0xc>
 8003658:	4b05      	ldr	r3, [pc, #20]	; (8003670 <_fflush_r+0x70>)
 800365a:	429c      	cmp	r4, r3
 800365c:	d101      	bne.n	8003662 <_fflush_r+0x62>
 800365e:	68ac      	ldr	r4, [r5, #8]
 8003660:	e7df      	b.n	8003622 <_fflush_r+0x22>
 8003662:	4b04      	ldr	r3, [pc, #16]	; (8003674 <_fflush_r+0x74>)
 8003664:	429c      	cmp	r4, r3
 8003666:	bf08      	it	eq
 8003668:	68ec      	ldreq	r4, [r5, #12]
 800366a:	e7da      	b.n	8003622 <_fflush_r+0x22>
 800366c:	08003974 	.word	0x08003974
 8003670:	08003994 	.word	0x08003994
 8003674:	08003954 	.word	0x08003954

08003678 <_lseek_r>:
 8003678:	b538      	push	{r3, r4, r5, lr}
 800367a:	4604      	mov	r4, r0
 800367c:	4608      	mov	r0, r1
 800367e:	4611      	mov	r1, r2
 8003680:	2200      	movs	r2, #0
 8003682:	4d05      	ldr	r5, [pc, #20]	; (8003698 <_lseek_r+0x20>)
 8003684:	602a      	str	r2, [r5, #0]
 8003686:	461a      	mov	r2, r3
 8003688:	f7fd fb0d 	bl	8000ca6 <_lseek>
 800368c:	1c43      	adds	r3, r0, #1
 800368e:	d102      	bne.n	8003696 <_lseek_r+0x1e>
 8003690:	682b      	ldr	r3, [r5, #0]
 8003692:	b103      	cbz	r3, 8003696 <_lseek_r+0x1e>
 8003694:	6023      	str	r3, [r4, #0]
 8003696:	bd38      	pop	{r3, r4, r5, pc}
 8003698:	200004bc 	.word	0x200004bc

0800369c <__swhatbuf_r>:
 800369c:	b570      	push	{r4, r5, r6, lr}
 800369e:	460e      	mov	r6, r1
 80036a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036a4:	4614      	mov	r4, r2
 80036a6:	2900      	cmp	r1, #0
 80036a8:	461d      	mov	r5, r3
 80036aa:	b096      	sub	sp, #88	; 0x58
 80036ac:	da07      	bge.n	80036be <__swhatbuf_r+0x22>
 80036ae:	2300      	movs	r3, #0
 80036b0:	602b      	str	r3, [r5, #0]
 80036b2:	89b3      	ldrh	r3, [r6, #12]
 80036b4:	061a      	lsls	r2, r3, #24
 80036b6:	d410      	bmi.n	80036da <__swhatbuf_r+0x3e>
 80036b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80036bc:	e00e      	b.n	80036dc <__swhatbuf_r+0x40>
 80036be:	466a      	mov	r2, sp
 80036c0:	f000 f8c8 	bl	8003854 <_fstat_r>
 80036c4:	2800      	cmp	r0, #0
 80036c6:	dbf2      	blt.n	80036ae <__swhatbuf_r+0x12>
 80036c8:	9a01      	ldr	r2, [sp, #4]
 80036ca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80036ce:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80036d2:	425a      	negs	r2, r3
 80036d4:	415a      	adcs	r2, r3
 80036d6:	602a      	str	r2, [r5, #0]
 80036d8:	e7ee      	b.n	80036b8 <__swhatbuf_r+0x1c>
 80036da:	2340      	movs	r3, #64	; 0x40
 80036dc:	2000      	movs	r0, #0
 80036de:	6023      	str	r3, [r4, #0]
 80036e0:	b016      	add	sp, #88	; 0x58
 80036e2:	bd70      	pop	{r4, r5, r6, pc}

080036e4 <__smakebuf_r>:
 80036e4:	898b      	ldrh	r3, [r1, #12]
 80036e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80036e8:	079d      	lsls	r5, r3, #30
 80036ea:	4606      	mov	r6, r0
 80036ec:	460c      	mov	r4, r1
 80036ee:	d507      	bpl.n	8003700 <__smakebuf_r+0x1c>
 80036f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80036f4:	6023      	str	r3, [r4, #0]
 80036f6:	6123      	str	r3, [r4, #16]
 80036f8:	2301      	movs	r3, #1
 80036fa:	6163      	str	r3, [r4, #20]
 80036fc:	b002      	add	sp, #8
 80036fe:	bd70      	pop	{r4, r5, r6, pc}
 8003700:	466a      	mov	r2, sp
 8003702:	ab01      	add	r3, sp, #4
 8003704:	f7ff ffca 	bl	800369c <__swhatbuf_r>
 8003708:	9900      	ldr	r1, [sp, #0]
 800370a:	4605      	mov	r5, r0
 800370c:	4630      	mov	r0, r6
 800370e:	f7ff fa73 	bl	8002bf8 <_malloc_r>
 8003712:	b948      	cbnz	r0, 8003728 <__smakebuf_r+0x44>
 8003714:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003718:	059a      	lsls	r2, r3, #22
 800371a:	d4ef      	bmi.n	80036fc <__smakebuf_r+0x18>
 800371c:	f023 0303 	bic.w	r3, r3, #3
 8003720:	f043 0302 	orr.w	r3, r3, #2
 8003724:	81a3      	strh	r3, [r4, #12]
 8003726:	e7e3      	b.n	80036f0 <__smakebuf_r+0xc>
 8003728:	4b0d      	ldr	r3, [pc, #52]	; (8003760 <__smakebuf_r+0x7c>)
 800372a:	62b3      	str	r3, [r6, #40]	; 0x28
 800372c:	89a3      	ldrh	r3, [r4, #12]
 800372e:	6020      	str	r0, [r4, #0]
 8003730:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003734:	81a3      	strh	r3, [r4, #12]
 8003736:	9b00      	ldr	r3, [sp, #0]
 8003738:	6120      	str	r0, [r4, #16]
 800373a:	6163      	str	r3, [r4, #20]
 800373c:	9b01      	ldr	r3, [sp, #4]
 800373e:	b15b      	cbz	r3, 8003758 <__smakebuf_r+0x74>
 8003740:	4630      	mov	r0, r6
 8003742:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003746:	f000 f897 	bl	8003878 <_isatty_r>
 800374a:	b128      	cbz	r0, 8003758 <__smakebuf_r+0x74>
 800374c:	89a3      	ldrh	r3, [r4, #12]
 800374e:	f023 0303 	bic.w	r3, r3, #3
 8003752:	f043 0301 	orr.w	r3, r3, #1
 8003756:	81a3      	strh	r3, [r4, #12]
 8003758:	89a0      	ldrh	r0, [r4, #12]
 800375a:	4305      	orrs	r5, r0
 800375c:	81a5      	strh	r5, [r4, #12]
 800375e:	e7cd      	b.n	80036fc <__smakebuf_r+0x18>
 8003760:	08002a51 	.word	0x08002a51

08003764 <memchr>:
 8003764:	4603      	mov	r3, r0
 8003766:	b510      	push	{r4, lr}
 8003768:	b2c9      	uxtb	r1, r1
 800376a:	4402      	add	r2, r0
 800376c:	4293      	cmp	r3, r2
 800376e:	4618      	mov	r0, r3
 8003770:	d101      	bne.n	8003776 <memchr+0x12>
 8003772:	2000      	movs	r0, #0
 8003774:	e003      	b.n	800377e <memchr+0x1a>
 8003776:	7804      	ldrb	r4, [r0, #0]
 8003778:	3301      	adds	r3, #1
 800377a:	428c      	cmp	r4, r1
 800377c:	d1f6      	bne.n	800376c <memchr+0x8>
 800377e:	bd10      	pop	{r4, pc}

08003780 <__malloc_lock>:
 8003780:	4801      	ldr	r0, [pc, #4]	; (8003788 <__malloc_lock+0x8>)
 8003782:	f7ff ba37 	b.w	8002bf4 <__retarget_lock_acquire_recursive>
 8003786:	bf00      	nop
 8003788:	200004b4 	.word	0x200004b4

0800378c <__malloc_unlock>:
 800378c:	4801      	ldr	r0, [pc, #4]	; (8003794 <__malloc_unlock+0x8>)
 800378e:	f7ff ba32 	b.w	8002bf6 <__retarget_lock_release_recursive>
 8003792:	bf00      	nop
 8003794:	200004b4 	.word	0x200004b4

08003798 <_free_r>:
 8003798:	b538      	push	{r3, r4, r5, lr}
 800379a:	4605      	mov	r5, r0
 800379c:	2900      	cmp	r1, #0
 800379e:	d043      	beq.n	8003828 <_free_r+0x90>
 80037a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80037a4:	1f0c      	subs	r4, r1, #4
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	bfb8      	it	lt
 80037aa:	18e4      	addlt	r4, r4, r3
 80037ac:	f7ff ffe8 	bl	8003780 <__malloc_lock>
 80037b0:	4a1e      	ldr	r2, [pc, #120]	; (800382c <_free_r+0x94>)
 80037b2:	6813      	ldr	r3, [r2, #0]
 80037b4:	4610      	mov	r0, r2
 80037b6:	b933      	cbnz	r3, 80037c6 <_free_r+0x2e>
 80037b8:	6063      	str	r3, [r4, #4]
 80037ba:	6014      	str	r4, [r2, #0]
 80037bc:	4628      	mov	r0, r5
 80037be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80037c2:	f7ff bfe3 	b.w	800378c <__malloc_unlock>
 80037c6:	42a3      	cmp	r3, r4
 80037c8:	d90a      	bls.n	80037e0 <_free_r+0x48>
 80037ca:	6821      	ldr	r1, [r4, #0]
 80037cc:	1862      	adds	r2, r4, r1
 80037ce:	4293      	cmp	r3, r2
 80037d0:	bf01      	itttt	eq
 80037d2:	681a      	ldreq	r2, [r3, #0]
 80037d4:	685b      	ldreq	r3, [r3, #4]
 80037d6:	1852      	addeq	r2, r2, r1
 80037d8:	6022      	streq	r2, [r4, #0]
 80037da:	6063      	str	r3, [r4, #4]
 80037dc:	6004      	str	r4, [r0, #0]
 80037de:	e7ed      	b.n	80037bc <_free_r+0x24>
 80037e0:	461a      	mov	r2, r3
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	b10b      	cbz	r3, 80037ea <_free_r+0x52>
 80037e6:	42a3      	cmp	r3, r4
 80037e8:	d9fa      	bls.n	80037e0 <_free_r+0x48>
 80037ea:	6811      	ldr	r1, [r2, #0]
 80037ec:	1850      	adds	r0, r2, r1
 80037ee:	42a0      	cmp	r0, r4
 80037f0:	d10b      	bne.n	800380a <_free_r+0x72>
 80037f2:	6820      	ldr	r0, [r4, #0]
 80037f4:	4401      	add	r1, r0
 80037f6:	1850      	adds	r0, r2, r1
 80037f8:	4283      	cmp	r3, r0
 80037fa:	6011      	str	r1, [r2, #0]
 80037fc:	d1de      	bne.n	80037bc <_free_r+0x24>
 80037fe:	6818      	ldr	r0, [r3, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	4401      	add	r1, r0
 8003804:	6011      	str	r1, [r2, #0]
 8003806:	6053      	str	r3, [r2, #4]
 8003808:	e7d8      	b.n	80037bc <_free_r+0x24>
 800380a:	d902      	bls.n	8003812 <_free_r+0x7a>
 800380c:	230c      	movs	r3, #12
 800380e:	602b      	str	r3, [r5, #0]
 8003810:	e7d4      	b.n	80037bc <_free_r+0x24>
 8003812:	6820      	ldr	r0, [r4, #0]
 8003814:	1821      	adds	r1, r4, r0
 8003816:	428b      	cmp	r3, r1
 8003818:	bf01      	itttt	eq
 800381a:	6819      	ldreq	r1, [r3, #0]
 800381c:	685b      	ldreq	r3, [r3, #4]
 800381e:	1809      	addeq	r1, r1, r0
 8003820:	6021      	streq	r1, [r4, #0]
 8003822:	6063      	str	r3, [r4, #4]
 8003824:	6054      	str	r4, [r2, #4]
 8003826:	e7c9      	b.n	80037bc <_free_r+0x24>
 8003828:	bd38      	pop	{r3, r4, r5, pc}
 800382a:	bf00      	nop
 800382c:	200000a4 	.word	0x200000a4

08003830 <_read_r>:
 8003830:	b538      	push	{r3, r4, r5, lr}
 8003832:	4604      	mov	r4, r0
 8003834:	4608      	mov	r0, r1
 8003836:	4611      	mov	r1, r2
 8003838:	2200      	movs	r2, #0
 800383a:	4d05      	ldr	r5, [pc, #20]	; (8003850 <_read_r+0x20>)
 800383c:	602a      	str	r2, [r5, #0]
 800383e:	461a      	mov	r2, r3
 8003840:	f7fd f9f0 	bl	8000c24 <_read>
 8003844:	1c43      	adds	r3, r0, #1
 8003846:	d102      	bne.n	800384e <_read_r+0x1e>
 8003848:	682b      	ldr	r3, [r5, #0]
 800384a:	b103      	cbz	r3, 800384e <_read_r+0x1e>
 800384c:	6023      	str	r3, [r4, #0]
 800384e:	bd38      	pop	{r3, r4, r5, pc}
 8003850:	200004bc 	.word	0x200004bc

08003854 <_fstat_r>:
 8003854:	b538      	push	{r3, r4, r5, lr}
 8003856:	2300      	movs	r3, #0
 8003858:	4d06      	ldr	r5, [pc, #24]	; (8003874 <_fstat_r+0x20>)
 800385a:	4604      	mov	r4, r0
 800385c:	4608      	mov	r0, r1
 800385e:	4611      	mov	r1, r2
 8003860:	602b      	str	r3, [r5, #0]
 8003862:	f7fd fa07 	bl	8000c74 <_fstat>
 8003866:	1c43      	adds	r3, r0, #1
 8003868:	d102      	bne.n	8003870 <_fstat_r+0x1c>
 800386a:	682b      	ldr	r3, [r5, #0]
 800386c:	b103      	cbz	r3, 8003870 <_fstat_r+0x1c>
 800386e:	6023      	str	r3, [r4, #0]
 8003870:	bd38      	pop	{r3, r4, r5, pc}
 8003872:	bf00      	nop
 8003874:	200004bc 	.word	0x200004bc

08003878 <_isatty_r>:
 8003878:	b538      	push	{r3, r4, r5, lr}
 800387a:	2300      	movs	r3, #0
 800387c:	4d05      	ldr	r5, [pc, #20]	; (8003894 <_isatty_r+0x1c>)
 800387e:	4604      	mov	r4, r0
 8003880:	4608      	mov	r0, r1
 8003882:	602b      	str	r3, [r5, #0]
 8003884:	f7fd fa05 	bl	8000c92 <_isatty>
 8003888:	1c43      	adds	r3, r0, #1
 800388a:	d102      	bne.n	8003892 <_isatty_r+0x1a>
 800388c:	682b      	ldr	r3, [r5, #0]
 800388e:	b103      	cbz	r3, 8003892 <_isatty_r+0x1a>
 8003890:	6023      	str	r3, [r4, #0]
 8003892:	bd38      	pop	{r3, r4, r5, pc}
 8003894:	200004bc 	.word	0x200004bc

08003898 <_init>:
 8003898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800389a:	bf00      	nop
 800389c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800389e:	bc08      	pop	{r3}
 80038a0:	469e      	mov	lr, r3
 80038a2:	4770      	bx	lr

080038a4 <_fini>:
 80038a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038a6:	bf00      	nop
 80038a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038aa:	bc08      	pop	{r3}
 80038ac:	469e      	mov	lr, r3
 80038ae:	4770      	bx	lr
