/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  reg [17:0] _01_;
  wire [26:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~((celloutsig_0_1z | celloutsig_0_3z) & (celloutsig_0_3z | celloutsig_0_1z));
  assign celloutsig_1_5z = celloutsig_1_4z[0] | ~(celloutsig_1_3z);
  assign celloutsig_0_3z = ~(celloutsig_0_0z[22] ^ celloutsig_0_0z[21]);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 13'h0000;
    else _00_ <= celloutsig_0_0z[15:3];
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 18'h00000;
    else _01_ <= in_data[141:124];
  assign celloutsig_1_15z = { _01_[8:6], celloutsig_1_4z } === in_data[158:153];
  assign celloutsig_0_1z = celloutsig_0_0z[14:9] > in_data[61:56];
  assign celloutsig_1_3z = in_data[128:121] > in_data[148:141];
  assign celloutsig_1_7z = ! _01_[13:0];
  assign celloutsig_1_14z = ! { celloutsig_1_13z[2], celloutsig_1_13z, celloutsig_1_8z };
  assign celloutsig_1_0z = in_data[151:145] < in_data[148:142];
  assign celloutsig_1_8z = celloutsig_1_0z & ~(_01_[17]);
  assign celloutsig_1_9z = celloutsig_1_4z[2] & ~(celloutsig_1_6z[1]);
  assign celloutsig_1_19z = celloutsig_1_12z[5] & ~(celloutsig_1_5z);
  assign celloutsig_0_7z = { celloutsig_0_0z[13:9], celloutsig_0_3z, celloutsig_0_1z } | _00_[9:3];
  assign celloutsig_1_2z = in_data[174:172] | { in_data[191:190], celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[184:183], celloutsig_1_3z } >> { celloutsig_1_4z[2:1], celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z } >> { celloutsig_1_10z[9:5], celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_13z = { in_data[189:185], celloutsig_1_0z, celloutsig_1_9z } >> { celloutsig_1_12z[4:0], celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_10z = { _01_[15:7], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z } >>> { in_data[109:102], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_3z } - { in_data[148:137], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[76:50] ^ in_data[34:8];
  assign celloutsig_0_8z = in_data[43:38] ^ { celloutsig_0_2z[0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_4z = in_data[106:104] ^ in_data[117:115];
  assign celloutsig_0_2z = celloutsig_0_0z[23:19] ^ in_data[19:15];
  assign { out_data[140:128], out_data[96], out_data[38:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
