# RV-Ares
Developed a dual-core superscalar RISC-V processor featuring a 6-stage pipeline, L1 instruction/data caches, and a coherent unified L2 cache. Integrated an enhanced Performance Monitoring Unit (PMU) for comprehensive analysis and optimization of IPC, cache performance, and branch prediction.
