// Seed: 3620680056
module module_0;
  integer id_1;
  wire id_2;
  assign module_1.type_1 = 0;
  assign id_1[1] = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    output wire id_2,
    output wire id_3
    , id_11,
    output wand id_4,
    output tri  id_5,
    output tri  id_6,
    input  wire id_7,
    input  tri  id_8,
    input  tri0 id_9
);
  wire id_12, id_13;
  tri id_14 = id_8;
  if (1) wire id_15, id_16;
  else wire id_17;
  wire id_18, id_19, id_20, id_21;
  wire id_22, id_23, id_24;
  wire id_25;
  module_0 modCall_1 ();
  logic [7:0][1 : 1] id_26;
endmodule
