$date
	Sun Jul  7 11:34:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module odd_counter_tb $end
$var wire 8 ! cnt_o [7:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 8 $ next_cnt [7:0] $end
$var reg 8 % cnt_o [7:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b1 %
b11 $
1#
0"
b1 !
$end
#5
1"
#10
0"
#15
1"
#20
0"
#25
b101 $
b11 !
b11 %
0#
1"
#30
0"
#35
b111 $
b101 !
b101 %
b1 &
1"
#40
0"
#45
b1001 $
b111 !
b111 %
b10 &
1"
#50
0"
#55
b1011 $
b1001 !
b1001 %
b11 &
1"
#60
0"
#65
b1101 $
b1011 !
b1011 %
b100 &
1"
#70
0"
#75
b1111 $
b1101 !
b1101 %
b101 &
1"
#80
0"
#85
b10001 $
b1111 !
b1111 %
b110 &
1"
#90
0"
#95
b10011 $
b10001 !
b10001 %
b111 &
1"
#100
0"
#105
b10101 $
b10011 !
b10011 %
b1000 &
1"
#110
0"
#115
b10111 $
b10101 !
b10101 %
b1001 &
1"
#120
0"
#125
b11001 $
b10111 !
b10111 %
b1010 &
1"
#130
0"
#135
b11011 $
b11001 !
b11001 %
b1011 &
1"
#140
0"
#145
b11101 $
b11011 !
b11011 %
b1100 &
1"
#150
0"
#155
b11111 $
b11101 !
b11101 %
b1101 &
1"
#160
0"
#165
b100001 $
b11111 !
b11111 %
b1110 &
1"
#170
0"
#175
b100011 $
b100001 !
b100001 %
b1111 &
1"
#180
0"
#185
b100101 $
b100011 !
b100011 %
b10000 &
1"
#190
0"
#195
b100111 $
b100101 !
b100101 %
b10001 &
1"
#200
0"
#205
b101001 $
b100111 !
b100111 %
b10010 &
1"
#210
0"
#215
b101011 $
b101001 !
b101001 %
b10011 &
1"
#220
0"
#225
b101101 $
b101011 !
b101011 %
b10100 &
1"
