;redcode
;assert 1
	SPL 0, #-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, @2
	SUB <27, @12
	SUB #972, 201
	SLT 2, @-10
	DJN -1, @-20
	SUB <27, @12
	SUB #972, 201
	SLT 2, @-10
	SUB #972, @201
	SUB 0, @21
	SLT 2, @-10
	SLT #277, <30
	SUB #972, 201
	SLT 2, @-10
	SUB #972, @201
	SUB 0, @21
	SUB 0, @21
	CMP @121, 106
	SUB @121, 103
	SUB 1, -1
	SUB 2, @-10
	SUB #1, 60
	SLT 2, @-10
	SUB 1, -1
	SUB @121, 4
	SUB 1, @21
	JMN 1, #21
	ADD #277, <30
	SUB <27, @12
	MOV -1, <-20
	JMN 1, #21
	SUB #972, 201
	SPL 131, 80
	SPL 2, <-10
	SUB #972, 201
	SUB 131, 80
	MOV -7, <-20
	SUB @121, 106
	SUB @121, 106
	ADD 210, 61
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, #-2
	SPL 0, #-2
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB <0, @2
	SUB #972, 201
	SUB #972, 201
