Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0700f53dac4349778be9c88b71be338d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BA_sim_behav xil_defaultlib.BA_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Calin/Desktop/Facultate/Anul 2/Sem 2/Calculatoare Numerice 1/Lucrari/Lucrarea 5/Lucrarea 5.srcs/sources_1/new/TopLevel.v:34]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Calin/Desktop/Facultate/Anul 2/Sem 2/Calculatoare Numerice 1/Lucrari/Lucrarea 5/Lucrarea 5.srcs/sources_1/new/TopLevel.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Calin/Desktop/Facultate/Anul 2/Sem 2/Calculatoare Numerice 1/Lucrari/Lucrarea 5/Lucrarea 5.srcs/sources_1/new/TopLevel.v:40]
WARNING: [VRFC 10-3091] actual bit length 67 differs from formal bit length 5 for port 'd' [C:/Users/Calin/Desktop/Facultate/Anul 2/Sem 2/Calculatoare Numerice 1/Lucrari/Lucrarea 5/Lucrarea 5.srcs/sources_1/new/TopLevel.v:34]
WARNING: [VRFC 10-3091] actual bit length 98 differs from formal bit length 5 for port 'd' [C:/Users/Calin/Desktop/Facultate/Anul 2/Sem 2/Calculatoare Numerice 1/Lucrari/Lucrarea 5/Lucrarea 5.srcs/sources_1/new/TopLevel.v:37]
WARNING: [VRFC 10-3091] actual bit length 129 differs from formal bit length 5 for port 'd' [C:/Users/Calin/Desktop/Facultate/Anul 2/Sem 2/Calculatoare Numerice 1/Lucrari/Lucrarea 5/Lucrarea 5.srcs/sources_1/new/TopLevel.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Dreg
Compiling module xil_defaultlib.inmultitor
Compiling module xil_defaultlib.sumator
Compiling module xil_defaultlib.diferentiator
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.BA_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot BA_sim_behav
