; waveform source file for gpif_compiler
;
; Comment header
;
	.WAVEFORM	4		; 4 MS/s (12 cycles @ 48 MHz)

	.TRICTL		1		; Assume TRICTL=1

	.IFCLKSRC	1		; feed internal 30/48 MHz to the GPIF
	.3048MHZ	1		; 48 MHz
	.IFCLKOE	0		; IFCLK tri-state, CTL0 CTL2 drives the ADC

	D	6			OE0 OE2			; 6 cycles, CTL0 CTL2 low
	Z	5			CTL0 CTL2 OE0 OE2	; 5 cycles, CTL0 CTL2 high
	J	RDY0 AND RDY0 $0 $0	CTL0 CTL2 OE0 OE2	; 1 cycle, CTL0 CTL2 high, jp 0

; End
