#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 18 20:38:47 2022
# Process ID: 4578
# Current directory: /home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/design_1_harness_axi_ip_v1_0_0_0_synth_1
# Command line: vivado -log design_1_harness_axi_ip_v1_0_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_harness_axi_ip_v1_0_0_0.tcl
# Log file: /home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/design_1_harness_axi_ip_v1_0_0_0_synth_1/design_1_harness_axi_ip_v1_0_0_0.vds
# Journal file: /home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/design_1_harness_axi_ip_v1_0_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_harness_axi_ip_v1_0_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado_2020.2/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_harness_axi_ip_v1_0_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4604
WARNING: [Synth 8-2611] redeclaration of ansi port iaddr is not allowed [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/harness_axi.v:94]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2309.457 ; gain = 0.000 ; free physical = 3214 ; free virtual = 36587
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_harness_axi_ip_v1_0_0_0' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_harness_axi_ip_v1_0_0_0/synth/design_1_harness_axi_ip_v1_0_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'harness_axi_ip_v1_0' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/harness_axi_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'harness_axi_ip_v1_0_S00_AXI' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/harness_axi_ip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'harness_axi' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/harness_axi.v:23]
INFO: [Synth 8-226] default block is never used [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/harness_axi.v:100]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/src/cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/src/decoder.v:1]
	Parameter ALR bound to: 7'b0110011 
	Parameter ALI bound to: 7'b0010011 
	Parameter LOAD bound to: 7'b0000011 
	Parameter STORE bound to: 7'b0100011 
	Parameter LUI bound to: 7'b0110111 
	Parameter AUIPC bound to: 7'b0010111 
	Parameter BC bound to: 7'b1100011 
	Parameter JAL bound to: 7'b1101111 
	Parameter JALR bound to: 7'b1100111 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (1#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/src/decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/src/regfile.v:1]
	Parameter LB bound to: 3'b000 
	Parameter LH bound to: 3'b001 
	Parameter LW bound to: 3'b010 
	Parameter LBU bound to: 3'b100 
	Parameter LHU bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/src/regfile.v:50]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (2#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/src/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/src/alu.v:1]
	Parameter ALR bound to: 7'b0110011 
	Parameter ALI bound to: 7'b0010011 
	Parameter LOAD bound to: 7'b0000011 
	Parameter STORE bound to: 7'b0100011 
	Parameter LUI bound to: 7'b0110111 
	Parameter AUIPC bound to: 7'b0010111 
	Parameter BC bound to: 7'b1100011 
	Parameter JAL bound to: 7'b1101111 
	Parameter JALR bound to: 7'b1100111 
	Parameter ADD_SUB bound to: 3'b000 
	Parameter SLL bound to: 3'b001 
	Parameter SLT bound to: 3'b010 
	Parameter SLTU bound to: 3'b011 
	Parameter XOR bound to: 3'b100 
	Parameter SRL_A bound to: 3'b101 
	Parameter OR bound to: 3'b110 
	Parameter AND bound to: 3'b111 
	Parameter ADDI bound to: 3'b000 
	Parameter SLTI bound to: 3'b010 
	Parameter SLTIU bound to: 3'b011 
	Parameter XORI bound to: 3'b100 
	Parameter ORI bound to: 3'b110 
	Parameter ANDI bound to: 3'b111 
	Parameter SLLI bound to: 3'b001 
	Parameter SRLI_A bound to: 3'b101 
	Parameter LB bound to: 3'b000 
	Parameter LH bound to: 3'b001 
	Parameter LW bound to: 3'b010 
	Parameter LBU bound to: 3'b100 
	Parameter LHU bound to: 3'b101 
	Parameter SB bound to: 3'b000 
	Parameter SH bound to: 3'b001 
	Parameter SW bound to: 3'b010 
	Parameter BEQ bound to: 3'b000 
	Parameter BNE bound to: 3'b001 
	Parameter BLT bound to: 3'b100 
	Parameter BGE bound to: 3'b101 
	Parameter BLTU bound to: 3'b110 
	Parameter BGEU bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/src/alu.v:142]
INFO: [Synth 8-155] case statement is not full and has no default [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/src/alu.v:168]
INFO: [Synth 8-155] case statement is not full and has no default [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/src/alu.v:210]
INFO: [Synth 8-6155] done synthesizing module 'alu' (3#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/src/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (4#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/src/cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'dmem' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/src/dmem.v:4]
INFO: [Synth 8-3876] $readmem data file 'data0.mem' is read successfully [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/src/dmem.v:21]
INFO: [Synth 8-3876] $readmem data file 'data1.mem' is read successfully [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/src/dmem.v:22]
INFO: [Synth 8-3876] $readmem data file 'data2.mem' is read successfully [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/src/dmem.v:23]
INFO: [Synth 8-3876] $readmem data file 'data3.mem' is read successfully [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/src/dmem.v:24]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (5#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/src/dmem.v:4]
INFO: [Synth 8-6155] done synthesizing module 'harness_axi' (6#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/harness_axi.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'reset' does not match port width (1) of module 'harness_axi' [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/harness_axi_ip_v1_0_S00_AXI.v:1159]
INFO: [Synth 8-6155] done synthesizing module 'harness_axi_ip_v1_0_S00_AXI' (7#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/harness_axi_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'harness_axi_ip_v1_0' (8#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ipshared/8f31/harness_axi_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_harness_axi_ip_v1_0_0_0' (9#1) [/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.gen/sources_1/bd/design_1/ip/design_1_harness_axi_ip_v1_0_0_0/synth/design_1_harness_axi_ip_v1_0_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2309.457 ; gain = 0.000 ; free physical = 5705 ; free virtual = 39087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.457 ; gain = 0.000 ; free physical = 5669 ; free virtual = 39052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2309.457 ; gain = 0.000 ; free physical = 5669 ; free virtual = 39052
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2309.457 ; gain = 0.000 ; free physical = 5632 ; free virtual = 39014
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2376.398 ; gain = 0.000 ; free physical = 5508 ; free virtual = 38903
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2379.367 ; gain = 2.969 ; free physical = 5500 ; free virtual = 38896
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2379.367 ; gain = 69.910 ; free physical = 5578 ; free virtual = 38980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2379.367 ; gain = 69.910 ; free physical = 5577 ; free virtual = 38979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2379.367 ; gain = 69.910 ; free physical = 5573 ; free virtual = 38975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2379.367 ; gain = 69.910 ; free physical = 5372 ; free virtual = 38794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   4 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 66    
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 43    
	   4 Input   32 Bit        Muxes := 2     
	  10 Input   32 Bit        Muxes := 2     
	  67 Input   32 Bit        Muxes := 33    
	  10 Input    7 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 37    
	  10 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2379.367 ; gain = 69.910 ; free physical = 5650 ; free virtual = 39083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------------------------+-------------+-----------+----------------------+------------------+
|Module Name                                              | RTL Object  | Inference | Size (Depth x Width) | Primitives       | 
+---------------------------------------------------------+-------------+-----------+----------------------+------------------+
|\inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst  | u3/mem0_reg | Implied   | 4 K x 8              | RAM256X1S x 128	 | 
|\inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst  | u3/mem1_reg | Implied   | 4 K x 8              | RAM256X1S x 128	 | 
|\inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst  | u3/mem2_reg | Implied   | 4 K x 8              | RAM256X1S x 128	 | 
|\inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst  | u3/mem3_reg | Implied   | 4 K x 8              | RAM256X1S x 128	 | 
+---------------------------------------------------------+-------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2379.367 ; gain = 69.910 ; free physical = 7608 ; free virtual = 41042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2379.367 ; gain = 69.910 ; free physical = 7606 ; free virtual = 41039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+---------------------------------------------------------+-------------+-----------+----------------------+------------------+
|Module Name                                              | RTL Object  | Inference | Size (Depth x Width) | Primitives       | 
+---------------------------------------------------------+-------------+-----------+----------------------+------------------+
|\inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst  | u3/mem0_reg | Implied   | 4 K x 8              | RAM256X1S x 128	 | 
|\inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst  | u3/mem1_reg | Implied   | 4 K x 8              | RAM256X1S x 128	 | 
|\inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst  | u3/mem2_reg | Implied   | 4 K x 8              | RAM256X1S x 128	 | 
|\inst/harness_axi_ip_v1_0_S00_AXI_inst/harness_axi_inst  | u3/mem3_reg | Implied   | 4 K x 8              | RAM256X1S x 128	 | 
+---------------------------------------------------------+-------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2379.367 ; gain = 69.910 ; free physical = 7933 ; free virtual = 41368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2384.234 ; gain = 74.777 ; free physical = 8067 ; free virtual = 41497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2384.234 ; gain = 74.777 ; free physical = 8067 ; free virtual = 41497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2384.234 ; gain = 74.777 ; free physical = 8067 ; free virtual = 41497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2384.234 ; gain = 74.777 ; free physical = 8067 ; free virtual = 41497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2384.234 ; gain = 74.777 ; free physical = 8067 ; free virtual = 41497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2384.234 ; gain = 74.777 ; free physical = 8067 ; free virtual = 41497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    76|
|2     |LUT1      |     4|
|3     |LUT2      |   142|
|4     |LUT3      |   134|
|5     |LUT4      |   455|
|6     |LUT5      |   434|
|7     |LUT6      |  2175|
|8     |MUXF7     |   702|
|9     |MUXF8     |   221|
|10    |RAM256X1S |   512|
|11    |FDRE      |  2137|
|12    |FDSE      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2384.234 ; gain = 74.777 ; free physical = 8067 ; free virtual = 41497
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2384.234 ; gain = 4.867 ; free physical = 8128 ; free virtual = 41557
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2384.242 ; gain = 74.777 ; free physical = 8128 ; free virtual = 41557
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2384.242 ; gain = 0.000 ; free physical = 8210 ; free virtual = 41639
INFO: [Netlist 29-17] Analyzing 1511 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2416.250 ; gain = 0.000 ; free physical = 8155 ; free virtual = 41584
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 512 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 512 instances

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2416.250 ; gain = 106.852 ; free physical = 8295 ; free virtual = 41724
INFO: [Common 17-1381] The checkpoint '/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/design_1_harness_axi_ip_v1_0_0_0_synth_1/design_1_harness_axi_ip_v1_0_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_harness_axi_ip_v1_0_0_0, cache-ID = edf94cab30c8da50
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/newielab1/Desktop/New Folder/cpu_fpga/harness_axi_proj/harness_axi_proj.runs/design_1_harness_axi_ip_v1_0_0_0_synth_1/design_1_harness_axi_ip_v1_0_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_harness_axi_ip_v1_0_0_0_utilization_synth.rpt -pb design_1_harness_axi_ip_v1_0_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 18 20:39:30 2022...
