Timing Analyzer report for FPGACode
Tue Sep 30 10:30:00 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; FPGACode                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.9%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; timings.sdc   ; OK     ; Tue Sep 30 10:29:57 2025 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; main_clk ; c_pll|altpll_component|auto_generated|pll1|inclk[0] ; { c_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; main_clk                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { MAIN_CLK }                                          ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 127.65 MHz ; 127.65 MHz      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.166 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.448 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.574 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.720 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.719 ; 0.000         ;
; main_clk                                          ; 9.858 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.166 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.746      ;
; 2.166 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.746      ;
; 2.166 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.746      ;
; 2.166 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.746      ;
; 2.166 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.746      ;
; 2.265 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.647      ;
; 2.265 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.647      ;
; 2.265 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.647      ;
; 2.265 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.647      ;
; 2.265 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.647      ;
; 2.425 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.487      ;
; 2.425 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.487      ;
; 2.425 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.487      ;
; 2.425 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.487      ;
; 2.425 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.487      ;
; 2.434 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.478      ;
; 2.434 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.478      ;
; 2.434 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.478      ;
; 2.434 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.478      ;
; 2.434 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.478      ;
; 2.627 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.285      ;
; 2.627 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.285      ;
; 2.627 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.285      ;
; 2.627 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.285      ;
; 2.627 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.285      ;
; 2.706 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.205      ;
; 2.706 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.205      ;
; 2.706 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.205      ;
; 2.706 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.205      ;
; 2.706 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.205      ;
; 2.714 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.197      ;
; 2.714 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.197      ;
; 2.714 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.197      ;
; 2.714 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.197      ;
; 2.714 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.197      ;
; 2.772 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.140      ;
; 2.772 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.140      ;
; 2.772 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.140      ;
; 2.772 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.140      ;
; 2.772 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.140      ;
; 2.781 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_we_reg       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 7.584      ;
; 2.781 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 7.584      ;
; 2.782 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.324      ; 7.590      ;
; 2.793 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_we_reg       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.302      ; 7.557      ;
; 2.793 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.302      ; 7.557      ;
; 2.794 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.309      ; 7.563      ;
; 2.794 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.125      ;
; 2.794 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.125      ;
; 2.794 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.125      ;
; 2.794 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.125      ;
; 2.794 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.125      ;
; 2.799 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.113      ;
; 2.809 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.102      ;
; 2.809 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.102      ;
; 2.809 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.102      ;
; 2.809 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.102      ;
; 2.809 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.102      ;
; 2.817 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.094      ;
; 2.817 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.094      ;
; 2.817 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.094      ;
; 2.817 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.094      ;
; 2.817 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.094      ;
; 2.843 ; eth_tx_tb_driver:debug_tx|rom_addr[6]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_we_reg       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 7.522      ;
; 2.843 ; eth_tx_tb_driver:debug_tx|rom_addr[6]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.317      ; 7.522      ;
; 2.844 ; eth_tx_tb_driver:debug_tx|rom_addr[6]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.324      ; 7.528      ;
; 2.855 ; eth_tx_tb_driver:debug_tx|rom_addr[6]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_we_reg       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.302      ; 7.495      ;
; 2.855 ; eth_tx_tb_driver:debug_tx|rom_addr[6]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.302      ; 7.495      ;
; 2.856 ; eth_tx_tb_driver:debug_tx|rom_addr[6]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.309      ; 7.501      ;
; 2.866 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.046      ;
; 2.915 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.996      ;
; 2.915 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.996      ;
; 2.915 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.996      ;
; 2.915 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.996      ;
; 2.915 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.996      ;
; 2.954 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.957      ;
; 2.954 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.957      ;
; 2.954 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.957      ;
; 2.954 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.957      ;
; 2.954 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.957      ;
; 2.964 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.955      ;
; 2.964 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.955      ;
; 2.964 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.955      ;
; 2.964 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.955      ;
; 2.964 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.955      ;
; 2.964 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.955      ;
; 2.964 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.955      ;
; 2.964 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.955      ;
; 2.964 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.955      ;
; 2.964 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.955      ;
; 2.964 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.955      ;
; 2.966 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.947      ;
; 2.966 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.947      ;
; 2.966 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.947      ;
; 2.966 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.947      ;
; 2.966 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.947      ;
; 2.969 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.943      ;
; 2.969 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.943      ;
; 2.969 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.943      ;
; 2.969 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.943      ;
; 2.969 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.943      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.448 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.180      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; reset_ctrl:c_reset_ctrl|r_resetn                                       ; reset_ctrl:c_reset_ctrl|r_resetn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; reset_ctrl:c_reset_ctrl|btn                                            ; reset_ctrl:c_reset_ctrl|btn                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; reset_ctrl:c_trigger_ctrl|r_resetn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.459 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.191      ;
; 0.462 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.194      ;
; 0.464 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                    ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.491 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.223      ;
; 0.501 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.233      ;
; 0.503 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.508 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.517 ; reset_ctrl:c_trigger_ctrl|btn_sync2                                    ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.518 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.521 ; reset_ctrl:c_reset_ctrl|btn                                            ; reset_ctrl:c_reset_ctrl|last_btn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.814      ;
; 0.522 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.815      ;
; 0.524 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.525 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|last_btn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.528 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.535 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.552 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.845      ;
; 0.557 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.850      ;
; 0.642 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.679 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.411      ;
; 0.695 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_valid                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.988      ;
; 0.699 ; reset_ctrl:c_reset_ctrl|btn_sync1                                      ; reset_ctrl:c_reset_ctrl|btn_sync2                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; reset_ctrl:c_trigger_ctrl|btn_sync1                                    ; reset_ctrl:c_trigger_ctrl|btn_sync2                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.713 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.006      ;
; 0.740 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.035      ;
; 0.742 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; reset_ctrl:c_trigger_ctrl|last_btn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; eth_tx_tb_driver:debug_tx|timer_count[11]                              ; eth_tx_tb_driver:debug_tx|timer_count[11]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; eth_tx_tb_driver:debug_tx|timer_count[9]                               ; eth_tx_tb_driver:debug_tx|timer_count[9]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; eth_tx_tb_driver:debug_tx|timer_count[10]                              ; eth_tx_tb_driver:debug_tx|timer_count[10]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; eth_tx_tb_driver:debug_tx|timer_count[13]                              ; eth_tx_tb_driver:debug_tx|timer_count[13]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; eth_tx_tb_driver:debug_tx|timer_count[15]                              ; eth_tx_tb_driver:debug_tx|timer_count[15]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; reset_ctrl:c_reset_ctrl|last_btn                                       ; reset_ctrl:c_reset_ctrl|r_resetn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[1]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[1]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; eth_tx_tb_driver:debug_tx|timer_count[5]                               ; eth_tx_tb_driver:debug_tx|timer_count[5]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; eth_tx_tb_driver:debug_tx|timer_count[7]                               ; eth_tx_tb_driver:debug_tx|timer_count[7]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; eth_tx_tb_driver:debug_tx|timer_count[8]                               ; eth_tx_tb_driver:debug_tx|timer_count[8]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; eth_tx_tb_driver:debug_tx|timer_count[14]                              ; eth_tx_tb_driver:debug_tx|timer_count[14]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; eth_tx_tb_driver:debug_tx|timer_count[17]                              ; eth_tx_tb_driver:debug_tx|timer_count[17]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[4]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[4]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; eth_tx_tb_driver:debug_tx|timer_count[1]                               ; eth_tx_tb_driver:debug_tx|timer_count[1]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; eth_tx_tb_driver:debug_tx|timer_count[2]                               ; eth_tx_tb_driver:debug_tx|timer_count[2]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; eth_tx_tb_driver:debug_tx|timer_count[16]                              ; eth_tx_tb_driver:debug_tx|timer_count[16]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; eth_tx_tb_driver:debug_tx|timer_count[18]                              ; eth_tx_tb_driver:debug_tx|timer_count[18]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[2]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[2]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[18]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[18]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; eth_tx_tb_driver:debug_tx|timer_count[4]                               ; eth_tx_tb_driver:debug_tx|timer_count[4]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.574 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.335      ;
; 6.574 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.335      ;
; 6.574 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.335      ;
; 6.574 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.335      ;
; 6.574 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.335      ;
; 6.574 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.335      ;
; 6.574 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.335      ;
; 6.574 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.335      ;
; 6.574 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.335      ;
; 6.574 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.335      ;
; 6.574 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.335      ;
; 6.998 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.912      ;
; 6.998 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.912      ;
; 6.998 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.912      ;
; 6.998 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.912      ;
; 6.998 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.912      ;
; 6.998 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.912      ;
; 6.998 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.912      ;
; 6.998 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.912      ;
; 6.998 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.912      ;
; 6.998 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.912      ;
; 6.998 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.912      ;
; 6.999 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 2.937      ;
; 6.999 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 2.937      ;
; 6.999 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 2.937      ;
; 6.999 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 2.937      ;
; 6.999 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 2.937      ;
; 6.999 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 2.937      ;
; 7.000 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.911      ;
; 7.000 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.911      ;
; 7.000 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.911      ;
; 7.000 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.911      ;
; 7.000 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.911      ;
; 7.000 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.911      ;
; 7.000 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.911      ;
; 7.000 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.911      ;
; 7.000 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.911      ;
; 7.000 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.911      ;
; 7.000 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.911      ;
; 7.016 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.900      ;
; 7.016 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.900      ;
; 7.016 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.900      ;
; 7.016 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.900      ;
; 7.016 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.900      ;
; 7.054 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.860      ;
; 7.054 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.860      ;
; 7.054 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.860      ;
; 7.054 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.860      ;
; 7.054 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.860      ;
; 7.054 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.860      ;
; 7.054 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.860      ;
; 7.054 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.860      ;
; 7.054 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.860      ;
; 7.054 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.860      ;
; 7.054 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.860      ;
; 7.087 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.824      ;
; 7.087 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.824      ;
; 7.087 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.824      ;
; 7.087 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.824      ;
; 7.087 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.824      ;
; 7.087 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.824      ;
; 7.087 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.824      ;
; 7.087 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.824      ;
; 7.094 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.816      ;
; 7.094 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.816      ;
; 7.094 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.816      ;
; 7.094 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.816      ;
; 7.094 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.816      ;
; 7.094 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.816      ;
; 7.094 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.816      ;
; 7.282 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.622      ;
; 7.287 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.619      ;
; 7.287 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.619      ;
; 7.287 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.619      ;
; 7.287 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.619      ;
; 7.287 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.619      ;
; 7.287 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.619      ;
; 7.287 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.619      ;
; 7.287 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.619      ;
; 7.287 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.619      ;
; 7.287 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.619      ;
; 7.312 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.593      ;
; 7.312 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.593      ;
; 7.312 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.593      ;
; 7.312 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.593      ;
; 7.354 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[20]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.583      ;
; 7.354 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.583      ;
; 7.354 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[18]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.583      ;
; 7.354 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.583      ;
; 7.354 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.583      ;
; 7.354 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.583      ;
; 7.354 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.583      ;
; 7.354 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.583      ;
; 7.354 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.583      ;
; 7.354 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.583      ;
; 7.354 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 2.583      ;
; 7.380 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.558      ;
; 7.380 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.558      ;
; 7.380 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.558      ;
; 7.380 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 2.558      ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.720 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.025      ;
; 1.720 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.025      ;
; 1.720 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.025      ;
; 1.720 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_valid                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.025      ;
; 1.755 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.059      ;
; 1.755 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.059      ;
; 1.755 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.059      ;
; 1.755 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.059      ;
; 1.755 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.059      ;
; 1.755 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.059      ;
; 1.755 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.059      ;
; 1.755 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.059      ;
; 2.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.369      ;
; 2.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.369      ;
; 2.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.369      ;
; 2.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.369      ;
; 2.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.369      ;
; 2.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[4]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.369      ;
; 2.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.369      ;
; 2.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[2]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.369      ;
; 2.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.369      ;
; 2.057 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.369      ;
; 2.082 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[20]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.393      ;
; 2.082 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.393      ;
; 2.082 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[18]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.393      ;
; 2.082 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.393      ;
; 2.082 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.393      ;
; 2.082 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.393      ;
; 2.082 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.393      ;
; 2.082 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.393      ;
; 2.082 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.393      ;
; 2.082 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.393      ;
; 2.082 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.393      ;
; 2.122 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.400      ;
; 2.122 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.400      ;
; 2.122 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.400      ;
; 2.122 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.400      ;
; 2.141 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.420      ;
; 2.141 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.420      ;
; 2.141 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.420      ;
; 2.141 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.420      ;
; 2.141 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.420      ;
; 2.141 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.420      ;
; 2.141 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.420      ;
; 2.141 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.420      ;
; 2.141 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.420      ;
; 2.141 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.420      ;
; 2.149 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.426      ;
; 2.275 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.559      ;
; 2.275 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.559      ;
; 2.275 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.559      ;
; 2.275 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.559      ;
; 2.275 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.559      ;
; 2.275 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.559      ;
; 2.275 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.559      ;
; 2.275 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.559      ;
; 2.279 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.562      ;
; 2.279 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.562      ;
; 2.279 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.562      ;
; 2.279 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.562      ;
; 2.279 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.562      ;
; 2.279 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.562      ;
; 2.279 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.562      ;
; 2.315 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.602      ;
; 2.315 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.602      ;
; 2.315 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.602      ;
; 2.315 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.602      ;
; 2.315 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.602      ;
; 2.315 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.602      ;
; 2.315 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.602      ;
; 2.315 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.602      ;
; 2.315 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.602      ;
; 2.315 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.602      ;
; 2.315 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.602      ;
; 2.357 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.640      ;
; 2.357 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.640      ;
; 2.357 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.640      ;
; 2.357 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.640      ;
; 2.357 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.640      ;
; 2.357 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.640      ;
; 2.357 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.640      ;
; 2.357 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.640      ;
; 2.357 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.640      ;
; 2.357 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.640      ;
; 2.357 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.640      ;
; 2.361 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.650      ;
; 2.361 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.650      ;
; 2.361 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.650      ;
; 2.361 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.650      ;
; 2.361 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.650      ;
; 2.374 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.657      ;
; 2.374 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.657      ;
; 2.374 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.657      ;
; 2.374 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.657      ;
; 2.374 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.657      ;
; 2.374 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.657      ;
; 2.374 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.657      ;
; 2.374 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.657      ;
; 2.374 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.657      ;
; 2.374 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.657      ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 15.944 ns




+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 135.81 MHz ; 135.81 MHz      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.637 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.768 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.541 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.718 ; 0.000         ;
; main_clk                                          ; 9.855 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.637 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.285      ;
; 2.637 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.285      ;
; 2.637 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.285      ;
; 2.637 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.285      ;
; 2.637 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.285      ;
; 2.766 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.156      ;
; 2.766 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.156      ;
; 2.766 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.156      ;
; 2.766 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.156      ;
; 2.766 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.156      ;
; 2.899 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.023      ;
; 2.899 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.023      ;
; 2.899 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.023      ;
; 2.899 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.023      ;
; 2.899 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.023      ;
; 2.907 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.015      ;
; 2.907 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.015      ;
; 2.907 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.015      ;
; 2.907 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.015      ;
; 2.907 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.015      ;
; 3.057 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.865      ;
; 3.057 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.865      ;
; 3.057 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.865      ;
; 3.057 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.865      ;
; 3.057 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.865      ;
; 3.189 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.733      ;
; 3.189 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.733      ;
; 3.189 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.733      ;
; 3.189 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.733      ;
; 3.189 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.733      ;
; 3.202 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 7.123      ;
; 3.203 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_we_reg       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.281      ; 7.117      ;
; 3.203 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.281      ; 7.117      ;
; 3.203 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.718      ;
; 3.203 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.718      ;
; 3.203 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.718      ;
; 3.203 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.718      ;
; 3.203 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.718      ;
; 3.210 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.711      ;
; 3.210 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.711      ;
; 3.210 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.711      ;
; 3.210 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.711      ;
; 3.210 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.711      ;
; 3.221 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.274      ; 7.092      ;
; 3.222 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_we_reg       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.269      ; 7.086      ;
; 3.222 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.269      ; 7.086      ;
; 3.237 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.685      ;
; 3.238 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.691      ;
; 3.238 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.691      ;
; 3.238 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.691      ;
; 3.238 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.691      ;
; 3.238 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.691      ;
; 3.300 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.621      ;
; 3.300 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.621      ;
; 3.300 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.621      ;
; 3.300 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.621      ;
; 3.300 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.621      ;
; 3.306 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.615      ;
; 3.306 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.615      ;
; 3.306 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.615      ;
; 3.306 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.615      ;
; 3.306 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.615      ;
; 3.329 ; eth_tx_tb_driver:debug_tx|rom_addr[6]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 6.996      ;
; 3.330 ; eth_tx_tb_driver:debug_tx|rom_addr[6]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_we_reg       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.281      ; 6.990      ;
; 3.330 ; eth_tx_tb_driver:debug_tx|rom_addr[6]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.281      ; 6.990      ;
; 3.348 ; eth_tx_tb_driver:debug_tx|rom_addr[6]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.274      ; 6.965      ;
; 3.349 ; eth_tx_tb_driver:debug_tx|rom_addr[6]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_we_reg       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.269      ; 6.959      ;
; 3.349 ; eth_tx_tb_driver:debug_tx|rom_addr[6]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.269      ; 6.959      ;
; 3.366 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.556      ;
; 3.372 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.556      ;
; 3.372 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.556      ;
; 3.372 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.556      ;
; 3.372 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.556      ;
; 3.372 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.556      ;
; 3.372 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.556      ;
; 3.372 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.556      ;
; 3.372 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.556      ;
; 3.372 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.556      ;
; 3.372 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.556      ;
; 3.372 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.556      ;
; 3.378 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.543      ;
; 3.378 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.543      ;
; 3.378 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.543      ;
; 3.378 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.543      ;
; 3.378 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.543      ;
; 3.406 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.515      ;
; 3.406 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.515      ;
; 3.406 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.515      ;
; 3.406 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.515      ;
; 3.406 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.515      ;
; 3.410 ; eth_tx_tb_driver:debug_tx|rom_addr[3]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 6.915      ;
; 3.411 ; eth_tx_tb_driver:debug_tx|rom_addr[3]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_we_reg       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.281      ; 6.909      ;
; 3.411 ; eth_tx_tb_driver:debug_tx|rom_addr[3]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.281      ; 6.909      ;
; 3.429 ; eth_tx_tb_driver:debug_tx|rom_addr[3]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.274      ; 6.884      ;
; 3.430 ; eth_tx_tb_driver:debug_tx|rom_addr[3]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_we_reg       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.269      ; 6.878      ;
; 3.430 ; eth_tx_tb_driver:debug_tx|rom_addr[3]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.269      ; 6.878      ;
; 3.445 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.478      ;
; 3.445 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.478      ;
; 3.445 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.478      ;
; 3.445 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.478      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; reset_ctrl:c_reset_ctrl|r_resetn                                       ; reset_ctrl:c_reset_ctrl|r_resetn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; reset_ctrl:c_reset_ctrl|btn                                            ; reset_ctrl:c_reset_ctrl|btn                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; reset_ctrl:c_trigger_ctrl|r_resetn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                    ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.422 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.075      ;
; 0.432 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.085      ;
; 0.434 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.087      ;
; 0.462 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.115      ;
; 0.471 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.474 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.127      ;
; 0.487 ; reset_ctrl:c_trigger_ctrl|btn_sync2                                    ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.754      ;
; 0.488 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.756      ;
; 0.489 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.757      ;
; 0.489 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.757      ;
; 0.490 ; reset_ctrl:c_reset_ctrl|btn                                            ; reset_ctrl:c_reset_ctrl|last_btn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.491 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|last_btn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.512 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.780      ;
; 0.519 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.787      ;
; 0.600 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.620 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.273      ;
; 0.646 ; reset_ctrl:c_reset_ctrl|btn_sync1                                      ; reset_ctrl:c_reset_ctrl|btn_sync2                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; reset_ctrl:c_trigger_ctrl|btn_sync1                                    ; reset_ctrl:c_trigger_ctrl|btn_sync2                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_valid                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.660 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.928      ;
; 0.676 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.944      ;
; 0.688 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; reset_ctrl:c_trigger_ctrl|last_btn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; eth_tx_tb_driver:debug_tx|timer_count[9]                               ; eth_tx_tb_driver:debug_tx|timer_count[9]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; eth_tx_tb_driver:debug_tx|timer_count[8]                               ; eth_tx_tb_driver:debug_tx|timer_count[8]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; eth_tx_tb_driver:debug_tx|timer_count[11]                              ; eth_tx_tb_driver:debug_tx|timer_count[11]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; eth_tx_tb_driver:debug_tx|timer_count[10]                              ; eth_tx_tb_driver:debug_tx|timer_count[10]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; eth_tx_tb_driver:debug_tx|timer_count[13]                              ; eth_tx_tb_driver:debug_tx|timer_count[13]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; eth_tx_tb_driver:debug_tx|timer_count[7]                               ; eth_tx_tb_driver:debug_tx|timer_count[7]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; eth_tx_tb_driver:debug_tx|timer_count[16]                              ; eth_tx_tb_driver:debug_tx|timer_count[16]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; reset_ctrl:c_reset_ctrl|last_btn                                       ; reset_ctrl:c_reset_ctrl|r_resetn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[1]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[1]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; eth_tx_tb_driver:debug_tx|timer_count[1]                               ; eth_tx_tb_driver:debug_tx|timer_count[1]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; eth_tx_tb_driver:debug_tx|timer_count[5]                               ; eth_tx_tb_driver:debug_tx|timer_count[5]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; eth_tx_tb_driver:debug_tx|timer_count[15]                              ; eth_tx_tb_driver:debug_tx|timer_count[15]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; eth_tx_tb_driver:debug_tx|timer_count[2]                               ; eth_tx_tb_driver:debug_tx|timer_count[2]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; eth_tx_tb_driver:debug_tx|timer_count[17]                              ; eth_tx_tb_driver:debug_tx|timer_count[17]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; eth_tx_tb_driver:debug_tx|timer_count[18]                              ; eth_tx_tb_driver:debug_tx|timer_count[18]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[4]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[4]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[2]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[2]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; eth_tx_tb_driver:debug_tx|timer_count[14]                              ; eth_tx_tb_driver:debug_tx|timer_count[14]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.768 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.154      ;
; 6.768 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.154      ;
; 6.768 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.154      ;
; 6.768 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.154      ;
; 6.768 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.154      ;
; 6.768 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.154      ;
; 6.768 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.154      ;
; 6.768 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.154      ;
; 6.768 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.154      ;
; 6.768 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.154      ;
; 6.768 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.154      ;
; 7.170 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.753      ;
; 7.170 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.753      ;
; 7.170 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.753      ;
; 7.170 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.753      ;
; 7.170 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.753      ;
; 7.170 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.753      ;
; 7.170 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.753      ;
; 7.170 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.753      ;
; 7.170 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.753      ;
; 7.170 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.753      ;
; 7.170 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.753      ;
; 7.171 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.774      ;
; 7.171 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.774      ;
; 7.171 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.774      ;
; 7.171 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.774      ;
; 7.171 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.774      ;
; 7.171 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.774      ;
; 7.172 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.749      ;
; 7.172 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.749      ;
; 7.172 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.749      ;
; 7.172 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.749      ;
; 7.172 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.749      ;
; 7.172 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.749      ;
; 7.172 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.749      ;
; 7.172 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.749      ;
; 7.172 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.749      ;
; 7.172 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.749      ;
; 7.172 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.749      ;
; 7.187 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 2.739      ;
; 7.187 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 2.739      ;
; 7.187 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 2.739      ;
; 7.187 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 2.739      ;
; 7.187 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 2.739      ;
; 7.233 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.691      ;
; 7.233 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.691      ;
; 7.233 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.691      ;
; 7.233 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.691      ;
; 7.233 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.691      ;
; 7.233 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.691      ;
; 7.233 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.691      ;
; 7.233 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.691      ;
; 7.233 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.691      ;
; 7.233 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.691      ;
; 7.233 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.691      ;
; 7.267 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.657      ;
; 7.267 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.657      ;
; 7.267 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.657      ;
; 7.267 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.657      ;
; 7.267 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.657      ;
; 7.267 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.657      ;
; 7.267 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.657      ;
; 7.267 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.657      ;
; 7.273 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.650      ;
; 7.273 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.650      ;
; 7.273 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.650      ;
; 7.273 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.650      ;
; 7.273 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.650      ;
; 7.273 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.650      ;
; 7.273 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 2.650      ;
; 7.449 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.467      ;
; 7.457 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.463      ;
; 7.457 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.463      ;
; 7.457 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.463      ;
; 7.457 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.463      ;
; 7.457 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.463      ;
; 7.457 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.463      ;
; 7.457 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.463      ;
; 7.457 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.463      ;
; 7.457 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.463      ;
; 7.457 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.463      ;
; 7.483 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 2.435      ;
; 7.483 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 2.435      ;
; 7.483 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 2.435      ;
; 7.483 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 2.435      ;
; 7.509 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[20]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.437      ;
; 7.509 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.437      ;
; 7.509 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[18]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.437      ;
; 7.509 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.437      ;
; 7.509 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.437      ;
; 7.509 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.437      ;
; 7.509 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.437      ;
; 7.509 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.437      ;
; 7.509 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.437      ;
; 7.509 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.437      ;
; 7.509 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 2.437      ;
; 7.534 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.413      ;
; 7.534 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.413      ;
; 7.534 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.413      ;
; 7.534 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.413      ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.541 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.820      ;
; 1.541 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.820      ;
; 1.541 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.820      ;
; 1.541 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_valid                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.820      ;
; 1.575 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.852      ;
; 1.575 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.852      ;
; 1.575 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.852      ;
; 1.575 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.852      ;
; 1.575 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.852      ;
; 1.575 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.852      ;
; 1.575 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.852      ;
; 1.575 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.852      ;
; 1.845 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.130      ;
; 1.845 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.130      ;
; 1.845 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.130      ;
; 1.845 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.130      ;
; 1.845 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.130      ;
; 1.845 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[4]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.130      ;
; 1.845 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.130      ;
; 1.845 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[2]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.130      ;
; 1.845 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.130      ;
; 1.845 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.130      ;
; 1.865 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[20]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.149      ;
; 1.865 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.149      ;
; 1.865 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[18]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.149      ;
; 1.865 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.149      ;
; 1.865 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.149      ;
; 1.865 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.149      ;
; 1.865 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.149      ;
; 1.865 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.149      ;
; 1.865 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.149      ;
; 1.865 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.149      ;
; 1.865 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.149      ;
; 1.904 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.159      ;
; 1.904 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.159      ;
; 1.904 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.159      ;
; 1.904 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.159      ;
; 1.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.172      ;
; 1.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.172      ;
; 1.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.172      ;
; 1.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.172      ;
; 1.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.172      ;
; 1.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.172      ;
; 1.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.172      ;
; 1.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.172      ;
; 1.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.172      ;
; 1.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.172      ;
; 1.925 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.178      ;
; 2.034 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.296      ;
; 2.034 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.296      ;
; 2.034 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.296      ;
; 2.034 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.296      ;
; 2.034 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.296      ;
; 2.034 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.296      ;
; 2.034 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.296      ;
; 2.034 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.296      ;
; 2.039 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.300      ;
; 2.039 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.300      ;
; 2.039 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.300      ;
; 2.039 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.300      ;
; 2.039 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.300      ;
; 2.039 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.300      ;
; 2.039 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.300      ;
; 2.077 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.339      ;
; 2.077 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.339      ;
; 2.077 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.339      ;
; 2.077 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.339      ;
; 2.077 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.339      ;
; 2.077 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.339      ;
; 2.077 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.339      ;
; 2.077 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.339      ;
; 2.077 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.339      ;
; 2.077 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.339      ;
; 2.077 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.339      ;
; 2.110 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.374      ;
; 2.110 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.374      ;
; 2.110 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.374      ;
; 2.110 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.374      ;
; 2.110 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.374      ;
; 2.113 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.372      ;
; 2.113 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.372      ;
; 2.113 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.372      ;
; 2.113 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.372      ;
; 2.113 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.372      ;
; 2.113 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.372      ;
; 2.113 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.372      ;
; 2.113 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.372      ;
; 2.113 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.372      ;
; 2.113 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.372      ;
; 2.113 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.372      ;
; 2.122 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.382      ;
; 2.122 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.382      ;
; 2.122 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.382      ;
; 2.122 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.382      ;
; 2.122 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.382      ;
; 2.122 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.382      ;
; 2.122 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.382      ;
; 2.122 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.382      ;
; 2.122 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.382      ;
; 2.122 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.382      ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.244 ns




+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.604 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.155 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.414 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.716 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.733 ; 0.000         ;
; main_clk                                          ; 9.423 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.604 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.338      ;
; 6.604 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.338      ;
; 6.604 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.338      ;
; 6.604 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.338      ;
; 6.604 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.338      ;
; 6.712 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.230      ;
; 6.712 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.230      ;
; 6.712 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.230      ;
; 6.712 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.230      ;
; 6.712 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.230      ;
; 6.815 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.127      ;
; 6.815 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.127      ;
; 6.815 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.127      ;
; 6.815 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.127      ;
; 6.815 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.127      ;
; 6.816 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.126      ;
; 6.818 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.124      ;
; 6.818 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.124      ;
; 6.818 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.124      ;
; 6.818 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.124      ;
; 6.818 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.124      ;
; 6.820 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.122      ;
; 6.820 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.122      ;
; 6.820 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.122      ;
; 6.820 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.122      ;
; 6.820 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.122      ;
; 6.886 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_we_reg       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.141      ; 3.264      ;
; 6.886 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.141      ; 3.264      ;
; 6.888 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.144      ; 3.265      ;
; 6.889 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_we_reg       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 3.254      ;
; 6.889 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 3.254      ;
; 6.891 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 3.255      ;
; 6.892 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.050      ;
; 6.892 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.050      ;
; 6.892 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.050      ;
; 6.892 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.050      ;
; 6.892 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.050      ;
; 6.909 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.032      ;
; 6.909 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.032      ;
; 6.909 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.032      ;
; 6.909 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.032      ;
; 6.909 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.032      ;
; 6.910 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.031      ;
; 6.910 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.031      ;
; 6.910 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.031      ;
; 6.910 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.031      ;
; 6.910 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.031      ;
; 6.924 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10] ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 3.018      ;
; 6.933 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.018      ;
; 6.933 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.018      ;
; 6.933 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.018      ;
; 6.933 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.018      ;
; 6.933 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.018      ;
; 6.943 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.998      ;
; 6.943 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.998      ;
; 6.943 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.998      ;
; 6.943 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.998      ;
; 6.943 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.998      ;
; 6.965 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.984      ;
; 6.965 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.984      ;
; 6.965 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.984      ;
; 6.965 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.984      ;
; 6.965 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.984      ;
; 6.965 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.984      ;
; 6.965 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.984      ;
; 6.965 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.984      ;
; 6.965 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.984      ;
; 6.965 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.984      ;
; 6.965 ; eth_tx_tb_driver:debug_tx|rom_addr[4]                             ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.984      ;
; 6.974 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.967      ;
; 6.974 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.967      ;
; 6.974 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.967      ;
; 6.974 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.967      ;
; 6.974 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.967      ;
; 6.975 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.976      ;
; 6.975 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.976      ;
; 6.975 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.976      ;
; 6.975 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.976      ;
; 6.975 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]         ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.976      ;
; 6.975 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.966      ;
; 6.975 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.966      ;
; 6.975 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.966      ;
; 6.975 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.966      ;
; 6.975 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.966      ;
; 6.979 ; eth_tx_tb_driver:debug_tx|rom_addr[6]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_we_reg       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.141      ; 3.171      ;
; 6.979 ; eth_tx_tb_driver:debug_tx|rom_addr[6]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.141      ; 3.171      ;
; 6.981 ; eth_tx_tb_driver:debug_tx|rom_addr[6]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.144      ; 3.172      ;
; 6.982 ; eth_tx_tb_driver:debug_tx|rom_addr[6]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_we_reg       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 3.161      ;
; 6.982 ; eth_tx_tb_driver:debug_tx|rom_addr[6]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 3.161      ;
; 6.984 ; eth_tx_tb_driver:debug_tx|rom_addr[6]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 3.162      ;
; 6.986 ; eth_tx_tb_driver:debug_tx|rom_addr[3]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_we_reg       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.141      ; 3.164      ;
; 6.986 ; eth_tx_tb_driver:debug_tx|rom_addr[3]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.141      ; 3.164      ;
; 6.988 ; eth_tx_tb_driver:debug_tx|rom_addr[3]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.144      ; 3.165      ;
; 6.989 ; eth_tx_tb_driver:debug_tx|rom_addr[3]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_we_reg       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 3.154      ;
; 6.989 ; eth_tx_tb_driver:debug_tx|rom_addr[3]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 3.154      ;
; 6.991 ; eth_tx_tb_driver:debug_tx|rom_addr[3]                             ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_datain_reg0  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 3.155      ;
; 6.992 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3] ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.960      ;
; 6.996 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.945      ;
; 6.996 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.945      ;
; 6.996 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.945      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.155 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.156 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.161 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.489      ;
; 0.173 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.501      ;
; 0.181 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.509      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT                                                                                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                                                                                            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reset_ctrl:c_reset_ctrl|r_resetn                                       ; reset_ctrl:c_reset_ctrl|r_resetn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reset_ctrl:c_reset_ctrl|btn                                            ; reset_ctrl:c_reset_ctrl|btn                                                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                                                                                           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER                                                                          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reset_ctrl:c_trigger_ctrl|r_resetn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                    ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.202 ; reset_ctrl:c_reset_ctrl|btn                                            ; reset_ctrl:c_reset_ctrl|last_btn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; reset_ctrl:c_trigger_ctrl|btn_sync2                                    ; reset_ctrl:c_trigger_ctrl|btn                                                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]                                                                                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|last_btn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; reset_ctrl:c_trigger_ctrl|btn                                          ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.217 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.221 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte                                                                                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.341      ;
; 0.234 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.354      ;
; 0.254 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a1~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.583      ;
; 0.266 ; reset_ctrl:c_reset_ctrl|btn_sync1                                      ; reset_ctrl:c_reset_ctrl|btn_sync2                                                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; reset_ctrl:c_trigger_ctrl|btn_sync1                                    ; reset_ctrl:c_trigger_ctrl|btn_sync2                                                                                                             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.276 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]           ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]                                                                                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.280 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_valid                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.287 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT           ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req                                                                                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.288 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ram_block1a0~porta_address_reg0 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.608      ;
; 0.294 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; reset_ctrl:c_trigger_ctrl|last_btn                                     ; reset_ctrl:c_trigger_ctrl|r_resetn                                                                                                              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; eth_tx_tb_driver:debug_tx|timer_count[11]                              ; eth_tx_tb_driver:debug_tx|timer_count[11]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; eth_tx_tb_driver:debug_tx|timer_count[13]                              ; eth_tx_tb_driver:debug_tx|timer_count[13]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_ctrl:c_reset_ctrl|last_btn                                       ; reset_ctrl:c_reset_ctrl|r_resetn                                                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; eth_tx_tb_driver:debug_tx|timer_count[9]                               ; eth_tx_tb_driver:debug_tx|timer_count[9]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; eth_tx_tb_driver:debug_tx|timer_count[7]                               ; eth_tx_tb_driver:debug_tx|timer_count[7]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; eth_tx_tb_driver:debug_tx|timer_count[10]                              ; eth_tx_tb_driver:debug_tx|timer_count[10]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; eth_tx_tb_driver:debug_tx|timer_count[15]                              ; eth_tx_tb_driver:debug_tx|timer_count[15]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; eth_tx_tb_driver:debug_tx|timer_count[16]                              ; eth_tx_tb_driver:debug_tx|timer_count[16]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[18]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[18]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14]      ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14]                                                                               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[2]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[2]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[1]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[1]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]                ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                                                                                         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; eth_tx_tb_driver:debug_tx|timer_count[5]                               ; eth_tx_tb_driver:debug_tx|timer_count[5]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; eth_tx_tb_driver:debug_tx|timer_count[8]                               ; eth_tx_tb_driver:debug_tx|timer_count[8]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; eth_tx_tb_driver:debug_tx|timer_count[14]                              ; eth_tx_tb_driver:debug_tx|timer_count[14]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; eth_tx_tb_driver:debug_tx|timer_count[17]                              ; eth_tx_tb_driver:debug_tx|timer_count[17]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; eth_tx_tb_driver:debug_tx|timer_count[18]                              ; eth_tx_tb_driver:debug_tx|timer_count[18]                                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]              ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]                                                                                       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[4]       ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[4]                                                                                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; eth_tx_tb_driver:debug_tx|timer_count[1]                               ; eth_tx_tb_driver:debug_tx|timer_count[1]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; eth_tx_tb_driver:debug_tx|timer_count[2]                               ; eth_tx_tb_driver:debug_tx|timer_count[2]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; eth_tx_tb_driver:debug_tx|timer_count[4]                               ; eth_tx_tb_driver:debug_tx|timer_count[4]                                                                                                        ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 8.414 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[8]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.533      ;
; 8.414 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[9]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.533      ;
; 8.414 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[10]     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.533      ;
; 8.414 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.533      ;
; 8.414 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.533      ;
; 8.414 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.533      ;
; 8.414 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[0]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.533      ;
; 8.414 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.533      ;
; 8.414 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[5]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.533      ;
; 8.414 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.533      ;
; 8.414 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[7]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 1.533      ;
; 8.591 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.370      ;
; 8.591 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.370      ;
; 8.591 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.370      ;
; 8.591 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.370      ;
; 8.591 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.370      ;
; 8.591 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.370      ;
; 8.605 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.343      ;
; 8.605 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.343      ;
; 8.605 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.343      ;
; 8.605 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.343      ;
; 8.605 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.343      ;
; 8.605 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.343      ;
; 8.605 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.343      ;
; 8.605 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.343      ;
; 8.605 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.343      ;
; 8.605 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.343      ;
; 8.605 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.343      ;
; 8.609 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.337      ;
; 8.609 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.337      ;
; 8.609 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.337      ;
; 8.609 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.337      ;
; 8.609 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[6]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.337      ;
; 8.609 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.337      ;
; 8.609 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.337      ;
; 8.609 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.337      ;
; 8.609 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.337      ;
; 8.609 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.337      ;
; 8.609 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[5]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 1.337      ;
; 8.612 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.340      ;
; 8.612 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.340      ;
; 8.612 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.340      ;
; 8.612 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.340      ;
; 8.612 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 1.340      ;
; 8.628 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.321      ;
; 8.628 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.321      ;
; 8.628 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.321      ;
; 8.628 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.321      ;
; 8.628 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.321      ;
; 8.628 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.321      ;
; 8.628 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.321      ;
; 8.628 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.321      ;
; 8.628 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.321      ;
; 8.628 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.321      ;
; 8.628 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.321      ;
; 8.655 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.293      ;
; 8.655 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.293      ;
; 8.655 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.293      ;
; 8.655 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.293      ;
; 8.655 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.293      ;
; 8.655 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.293      ;
; 8.655 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 1.293      ;
; 8.658 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.291      ;
; 8.658 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.291      ;
; 8.658 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.291      ;
; 8.658 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.291      ;
; 8.658 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.291      ;
; 8.658 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.291      ;
; 8.658 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.291      ;
; 8.658 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.291      ;
; 8.718 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 1.223      ;
; 8.724 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.220      ;
; 8.724 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.220      ;
; 8.724 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.220      ;
; 8.724 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.220      ;
; 8.724 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.220      ;
; 8.724 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.220      ;
; 8.724 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.220      ;
; 8.724 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.220      ;
; 8.724 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.220      ;
; 8.724 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 1.220      ;
; 8.731 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.212      ;
; 8.731 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.212      ;
; 8.731 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.212      ;
; 8.731 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.212      ;
; 8.760 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[20]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.202      ;
; 8.760 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.202      ;
; 8.760 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[18]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.202      ;
; 8.760 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.202      ;
; 8.760 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.202      ;
; 8.760 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.202      ;
; 8.760 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.202      ;
; 8.760 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.202      ;
; 8.760 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.202      ;
; 8.760 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.202      ;
; 8.760 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.202      ;
; 8.775 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.189      ;
; 8.775 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.189      ;
; 8.775 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.189      ;
; 8.775 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.189      ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'c_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.716 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX                 ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.843      ;
; 0.716 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.TX_BYTE_READY      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.843      ;
; 0.716 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|state.IDLE               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.843      ;
; 0.716 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_valid                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.843      ;
; 0.738 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_nlp_out                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.862      ;
; 0.738 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_tp_idl_out                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.862      ;
; 0.738 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[2]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.862      ;
; 0.738 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[1]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.862      ;
; 0.738 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[0]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.862      ;
; 0.738 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[3]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.862      ;
; 0.738 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_clk_counter[4]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.862      ;
; 0.738 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_bit_in                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.862      ;
; 0.868 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[9]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.002      ;
; 0.868 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[8]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.002      ;
; 0.868 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[7]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.002      ;
; 0.868 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[6]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.002      ;
; 0.868 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[5]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.002      ;
; 0.868 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[4]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.002      ;
; 0.868 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[3]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.002      ;
; 0.868 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[2]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.002      ;
; 0.868 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[1]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.002      ;
; 0.868 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[0]       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.002      ;
; 0.879 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[20]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.012      ;
; 0.879 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[19]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.012      ;
; 0.879 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[18]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.012      ;
; 0.879 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[17]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.012      ;
; 0.879 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[16]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.012      ;
; 0.879 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[15]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.012      ;
; 0.879 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[14]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.012      ;
; 0.879 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[13]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.012      ;
; 0.879 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[12]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.012      ;
; 0.879 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[11]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.012      ;
; 0.879 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_inactivity_counter[10]      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.012      ;
; 0.913 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_UPPER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.026      ;
; 0.913 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LAST           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.026      ;
; 0.913 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IFG               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.026      ;
; 0.913 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.IDLE              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.026      ;
; 0.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|bit_out                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.029      ;
; 0.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[0]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.029      ;
; 0.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[1]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.029      ;
; 0.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[2]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.029      ;
; 0.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[3]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.029      ;
; 0.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[4]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.029      ;
; 0.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[5]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.029      ;
; 0.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[7]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.029      ;
; 0.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|r_byte[6]                ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.029      ;
; 0.915 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.LOAD_LENGTH_LOWER ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.029      ;
; 0.918 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|tx_active               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.029      ;
; 0.986 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.105      ;
; 0.986 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.105      ;
; 0.986 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.105      ;
; 0.986 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_rem[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.105      ;
; 0.986 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[1]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.105      ;
; 0.986 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[0]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.105      ;
; 0.986 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[2]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.105      ;
; 0.986 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr|cnt_bit_delay[3]         ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.105      ;
; 0.990 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_mem_read_req          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.108      ;
; 0.990 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.108      ;
; 0.990 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_WAIT           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.108      ;
; 0.990 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_FIRST          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.108      ;
; 0.990 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|state.TX_LOAD           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.108      ;
; 0.990 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|mem_state               ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.108      ;
; 0.990 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|f_first_byte            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.108      ;
; 1.005 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.124      ;
; 1.005 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.124      ;
; 1.005 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.124      ;
; 1.005 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.124      ;
; 1.005 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.124      ;
; 1.005 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.124      ;
; 1.005 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.124      ;
; 1.005 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.124      ;
; 1.005 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.124      ;
; 1.005 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.124      ;
; 1.005 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.124      ;
; 1.011 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.133      ;
; 1.011 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING       ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.133      ;
; 1.011 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.133      ;
; 1.011 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY           ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.133      ;
; 1.011 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid          ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.133      ;
; 1.021 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]            ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.139      ;
; 1.021 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.139      ;
; 1.021 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.139      ;
; 1.021 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.139      ;
; 1.021 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.139      ;
; 1.021 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.139      ;
; 1.021 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.139      ;
; 1.021 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.139      ;
; 1.021 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.139      ;
; 1.021 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.139      ;
; 1.021 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.139      ;
; 1.022 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.IDLE                    ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.154      ;
; 1.022 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.NLP                     ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.154      ;
; 1.022 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL                  ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.154      ;
; 1.022 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TP_IDL_WAIT             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.154      ;
; 1.022 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|state.TX                      ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.154      ;
; 1.022 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy|r_mcn_phase                   ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.154      ;
; 1.023 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[9]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.139      ;
; 1.023 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[10]             ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.139      ;
; 1.023 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[8]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.139      ;
; 1.023 ; reset_ctrl:c_reset_ctrl|r_resetn ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_IFG[7]              ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.139      ;
+-------+----------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.301 ns




+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 2.166 ; 0.155 ; 6.574    ; 0.716   ; 4.718               ;
;  c_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.166 ; 0.155 ; 6.574    ; 0.716   ; 4.718               ;
;  main_clk                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  c_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED1          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY1                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY2                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY3                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH0_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH1_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH2_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH3_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ETH4_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MAIN_CLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY4                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED3          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED4          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH0_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH0_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ETH0_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH0_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH1_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH1_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH2_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH3_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ETH3_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH3_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH3_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ETH4_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ETH4_TX_EN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ETH4_LED_GRN  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ETH4_LED_YEL  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 8024     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 8024     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 118      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; 118      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; MAIN_CLK                                          ; main_clk                                          ; Base      ; Constrained ;
; c_pll|altpll_component|auto_generated|pll1|clk[0] ; c_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Tue Sep 30 10:29:56 2025
Info: Command: quartus_sta FPGACode -c FPGACode
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'timings.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {c_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {c_pll|altpll_component|auto_generated|pll1|clk[0]} {c_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.166               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.448
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.448               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.574               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.720
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.720               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.719               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.858               0.000 main_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 15.944 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.637
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.637               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.768
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.768               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.541
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.541               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.718               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.855               0.000 main_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.244 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.604
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.604               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.155               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 8.414
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.414               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.716               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.733
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.733               0.000 c_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 main_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.301 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 480 megabytes
    Info: Processing ended: Tue Sep 30 10:30:00 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


