#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Mar  6 15:02:04 2025
# Process ID         : 9432
# Current directory  : /home/mihir/Prism
# Command line       : vivado
# Log file           : /home/mihir/Prism/vivado.log
# Journal file       : /home/mihir/Prism/vivado.jou
# Running On         : engineering-laptop
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz
# CPU Frequency      : 3200.000 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16486 MB
# Swap memory        : 18135 MB
# Total Virtual      : 34621 MB
# Available Virtual  : 31857 MB
#-----------------------------------------------------------
start_gui
open_project /home/mihir/Prism/hardware/fpga_design/fpga_design.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mihir/xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 7759.543 ; gain = 301.094 ; free physical = 8670 ; free virtual = 29796
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-3
INFO: [Device 21-403] Loading part xc7z020clg484-3
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7950.555 ; gain = 0.000 ; free physical = 8269 ; free virtual = 29423
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[0]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[0]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[10]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[10]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[1]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[1]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[2]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[2]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[3]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[3]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[4]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[4]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[5]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[5]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[6]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[6]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[7]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[7]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[8]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[8]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[9]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'bram_read_addr_OBUF[9]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'chunkID_IBUF[0]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'chunkID_IBUF[0]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'chunkID_IBUF[1]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'chunkID_IBUF[1]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[0]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[0]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[10]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[10]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[11]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[11]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[12]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[12]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[13]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[13]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[14]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[14]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[15]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[15]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[1]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[1]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[2]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[2]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[3]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[3]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[4]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[4]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[5]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[5]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[6]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[6]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[7]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[7]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[8]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[8]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[9]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_in_IBUF[9]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[0]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[0]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[10]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[10]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[11]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[11]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[12]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[12]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[13]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[13]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[14]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[14]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[15]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[15]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[1]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[1]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[2]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[2]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[3]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[3]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[4]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[4]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[5]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[5]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[6]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[6]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[7]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[7]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[8]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[8]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[9]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_data_OBUF[9]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_en_OBUF_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'fbram_wr_en_OBUF_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'ins_pipeline_reg[0]/Q'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'ins_pipeline_reg[0]/C'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'ins_pipeline_reg[0]/CE'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'ins_pipeline_reg[0]/D'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'ins_pipeline_reg[0]/R'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'ins_pipeline_reg[10]/Q'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'ins_pipeline_reg[10]/C'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'ins_pipeline_reg[10]/CE'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
INFO: [Common 17-14] Message 'Vivado 12-508' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'bram_read_addr[0]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7777]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7777]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bram_read_addr[10]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7778]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7778]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bram_read_addr[1]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7779]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7779]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bram_read_addr[2]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7780]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7780]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bram_read_addr[3]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7781]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7781]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bram_read_addr[4]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7782]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7782]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bram_read_addr[5]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7783]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7783]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bram_read_addr[6]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7784]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7784]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bram_read_addr[7]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7785]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7785]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bram_read_addr[8]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7786]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7786]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bram_read_addr[9]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7787]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7787]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fbram_wr_data[0]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7788]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7788]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fbram_wr_data[10]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7789]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7789]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fbram_wr_data[11]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7790]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7790]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fbram_wr_data[12]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7791]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7791]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fbram_wr_data[13]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7792]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7792]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fbram_wr_data[14]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7793]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7793]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fbram_wr_data[15]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7794]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7794]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fbram_wr_data[1]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7795]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7795]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fbram_wr_data[2]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7796]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7796]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fbram_wr_data[3]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7797]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7797]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fbram_wr_data[4]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7798]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7798]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fbram_wr_data[5]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7799]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7799]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fbram_wr_data[6]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7800]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7800]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fbram_wr_data[7]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7801]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7801]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fbram_wr_data[8]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7802]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7802]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fbram_wr_data[9]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7803]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7803]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fbram_wr_en'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7804]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7804]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'program_counter_addr[0]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7805]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7805]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'program_counter_addr[10]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7806]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7806]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'program_counter_addr[1]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7807]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7807]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'program_counter_addr[2]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7808]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7808]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'program_counter_addr[3]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7809]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7809]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'program_counter_addr[4]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7810]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7810]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'program_counter_addr[5]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7811]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7811]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'program_counter_addr[6]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7812]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7812]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'program_counter_addr[7]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7813]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7813]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'program_counter_addr[8]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7814]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7814]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'program_counter_addr[9]'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7815]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7815]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc:7818]
Finished Parsing XDC File [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8761.961 ; gain = 0.000 ; free physical = 7837 ; free virtual = 29020
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 8971.496 ; gain = 1175.805 ; free physical = 7190 ; free virtual = 28402
