/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [7:0] _01_;
  wire [2:0] _02_;
  reg [3:0] _03_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [23:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [18:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [2:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  reg [6:0] celloutsig_0_8z;
  reg [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [19:0] celloutsig_1_16z;
  wire [11:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = in_data[60] ? in_data[21] : celloutsig_0_0z;
  assign celloutsig_0_14z = celloutsig_0_3z ? celloutsig_0_5z : celloutsig_0_8z[5];
  assign celloutsig_0_4z = ~celloutsig_0_2z[4];
  assign celloutsig_0_44z = ~celloutsig_0_16z;
  assign celloutsig_1_8z = ~celloutsig_1_6z[0];
  assign celloutsig_0_35z = celloutsig_0_18z | ~(celloutsig_0_34z[0]);
  assign celloutsig_0_27z = _00_ | ~(celloutsig_0_23z[5]);
  assign celloutsig_0_41z = ~(celloutsig_0_35z ^ celloutsig_0_17z[6]);
  assign celloutsig_1_9z = ~(celloutsig_1_6z[2] ^ celloutsig_1_7z);
  assign celloutsig_0_16z = ~(celloutsig_0_7z[5] ^ celloutsig_0_7z[3]);
  assign celloutsig_0_18z = ~(celloutsig_0_3z ^ celloutsig_0_4z);
  assign celloutsig_0_22z = ~(celloutsig_0_17z[1] ^ celloutsig_0_5z);
  assign celloutsig_1_3z = celloutsig_1_1z[8:6] + celloutsig_1_2z[8:6];
  assign celloutsig_1_14z = { celloutsig_1_6z[4:0], celloutsig_1_5z } + celloutsig_1_6z;
  assign celloutsig_1_16z = in_data[172:153] + { in_data[111:106], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_8z };
  reg [2:0] _19_;
  always_ff @(negedge clkin_data[128], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _19_ <= 3'h0;
    else _19_ <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _02_[2:1], _00_ } = _19_;
  always_ff @(posedge clkin_data[96], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _03_ <= 4'h0;
    else _03_ <= celloutsig_0_10z;
  always_ff @(posedge clkin_data[96], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 8'h00;
    else _01_ <= { celloutsig_0_7z[13:8], celloutsig_0_3z, celloutsig_0_27z };
  assign celloutsig_1_1z = { in_data[132:126], celloutsig_1_0z } & in_data[184:175];
  assign celloutsig_0_13z = { in_data[52:44], celloutsig_0_10z, _02_[2:1], _00_ } & celloutsig_0_7z[17:2];
  assign celloutsig_0_30z = { celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_15z } & { celloutsig_0_8z[5:0], celloutsig_0_27z, celloutsig_0_5z };
  assign celloutsig_1_12z = { celloutsig_1_6z[5:4], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_0z } / { 1'h1, celloutsig_1_2z[4:3], celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_23z = { _03_[2], celloutsig_0_17z } / { 1'h1, in_data[35:32], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_20z };
  assign celloutsig_0_37z = { celloutsig_0_13z[11:6], celloutsig_0_15z, celloutsig_0_10z } == { _01_[5], celloutsig_0_23z, celloutsig_0_27z, celloutsig_0_19z };
  assign celloutsig_0_0z = in_data[7:4] >= in_data[7:4];
  assign celloutsig_0_55z = { celloutsig_0_13z[7:0], celloutsig_0_47z, celloutsig_0_21z } >= { celloutsig_0_44z, celloutsig_0_41z, celloutsig_0_41z, celloutsig_0_16z, celloutsig_0_47z, celloutsig_0_18z, celloutsig_0_41z, _02_[2:1], _00_ };
  assign celloutsig_1_18z = { celloutsig_1_8z, celloutsig_1_14z } >= celloutsig_1_16z[12:6];
  assign celloutsig_0_54z = { celloutsig_0_30z[6:0], celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_38z, celloutsig_0_18z } > { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_44z };
  assign celloutsig_0_19z = { celloutsig_0_2z[17:6], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_18z } > { celloutsig_0_7z[14:13], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_15z = celloutsig_0_13z[11:4] || { celloutsig_0_13z[8:6], celloutsig_0_6z };
  assign celloutsig_0_25z = { celloutsig_0_6z[0], celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_12z } || { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_4z };
  assign celloutsig_1_13z = celloutsig_1_7z & ~(celloutsig_1_2z[8]);
  assign celloutsig_0_34z = { celloutsig_0_13z[3:2], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_27z } % { 1'h1, celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_14z };
  assign celloutsig_0_7z = { celloutsig_0_2z[12:5], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z } % { 1'h1, in_data[16:8], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_6z = { in_data[179:177], celloutsig_1_3z } % { 1'h1, in_data[104:100] };
  assign celloutsig_0_10z = celloutsig_0_7z[6:3] % { 1'h1, _02_[1], _00_, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_8z[6:5], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_16z } % { 1'h1, celloutsig_0_2z[16:9] };
  assign celloutsig_0_2z = - { in_data[38:21], celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_2z[17:1], celloutsig_0_17z } | { celloutsig_0_17z[5:0], celloutsig_0_7z };
  assign celloutsig_0_38z = & { celloutsig_0_24z[5:2], celloutsig_0_22z, celloutsig_0_16z };
  assign celloutsig_1_11z = celloutsig_1_3z[2] & celloutsig_1_3z[1];
  assign celloutsig_1_19z = celloutsig_1_17z[4] & celloutsig_1_16z[14];
  assign celloutsig_0_12z = celloutsig_0_3z & celloutsig_0_10z[0];
  assign celloutsig_0_21z = _02_[2] & celloutsig_0_10z[0];
  assign celloutsig_1_5z = | { celloutsig_1_0z, in_data[188:178] };
  assign celloutsig_1_7z = | { celloutsig_1_6z, celloutsig_1_0z, in_data[188:178], in_data[165:161] };
  assign celloutsig_0_20z = | { celloutsig_0_7z[16:6], celloutsig_0_6z };
  assign celloutsig_0_3z = ^ { in_data[76:73], celloutsig_0_0z };
  assign celloutsig_0_5z = ^ { celloutsig_0_2z[6:5], celloutsig_0_2z };
  assign celloutsig_1_10z = ^ celloutsig_1_2z[11:5];
  assign celloutsig_0_6z = in_data[9:5] << { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_17z = celloutsig_1_16z[18:7] << celloutsig_1_16z[16:5];
  assign celloutsig_0_17z = { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_4z } << { celloutsig_0_2z[17:12], celloutsig_0_3z };
  assign celloutsig_1_2z = in_data[130:115] <<< { celloutsig_1_1z[9:4], celloutsig_1_1z };
  assign celloutsig_0_47z = { celloutsig_0_26z[9], celloutsig_0_37z, celloutsig_0_14z } ^ _03_[3:1];
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[124:122];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_8z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_8z = { celloutsig_0_7z[11:8], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign _02_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
