-- Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition"

-- DATE "12/17/2018 15:15:24"

-- 
-- Device: Altera EP4CE10E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	trx IS
    PORT (
	ADC_nCS : OUT std_logic;
	ADC_nDRDY : IN std_logic;
	clk_tcxo : IN std_logic;
	ADC_DBus : INOUT std_logic_vector(15 DOWNTO 0);
	ADC_nRDWR : OUT std_logic;
	ADC_nRESET : OUT std_logic;
	ADC_nSYNC : OUT std_logic;
	ADC_MCLK : OUT std_logic;
	CODEC_MS : OUT std_logic;
	CODEC_RESET_N : OUT std_logic;
	CODEC_SCLK : IN std_logic;
	CODEC_FS : IN std_logic;
	CODEC_DOUT : IN std_logic;
	SCL_RXD : IN std_logic;
	JP1 : IN std_logic;
	SDA_TXD : INOUT std_logic;
	PTTn : IN std_logic;
	CODEC_SDA : INOUT std_logic;
	GPIO3 : IN std_logic;
	KEYn : IN std_logic;
	CODEC_PWRDWN_N : OUT std_logic;
	CODEC_MCLK : OUT std_logic;
	CODEC_DIN : OUT std_logic;
	CODEC_SCL : OUT std_logic;
	DAC_CLKOUT : OUT std_logic;
	DAC_RESETIQ : OUT std_logic;
	DAC_SELECTIQ : OUT std_logic;
	DAC_MODE : OUT std_logic;
	LED1 : OUT std_logic;
	LED2 : OUT std_logic;
	JP3 : IN std_logic;
	GPIO4 : OUT std_logic;
	TCXO_nEN : OUT std_logic;
	GPIO6 : OUT std_logic;
	GPIO5 : OUT std_logic;
	GPIO2 : OUT std_logic;
	DAC_DATABUS : OUT std_logic_vector(13 DOWNTO 0);
	clk_ext : IN std_logic
	);
END trx;

-- Design Ports Information
-- ADC_nCS	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_nRDWR	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_nRESET	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_nSYNC	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_MCLK	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CODEC_MS	=>  Location: PIN_10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- CODEC_RESET_N	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- CODEC_DOUT	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- CODEC_PWRDWN_N	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- CODEC_MCLK	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- CODEC_DIN	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- CODEC_SCL	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC_CLKOUT	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
-- DAC_RESETIQ	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_SELECTIQ	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_MODE	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- LED1	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LED2	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO4	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- TCXO_nEN	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO6	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO5	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- GPIO2	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC_DATABUS[13]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[12]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[11]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[10]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[9]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[8]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[7]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[6]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[5]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[4]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[3]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[2]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[1]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- DAC_DATABUS[0]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
-- clk_ext	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ADC_DBus[15]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[14]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[13]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[12]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[11]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[10]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[9]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[8]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[7]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[6]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[5]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[4]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[3]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[2]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[1]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADC_DBus[0]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDA_TXD	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- CODEC_SDA	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- clk_tcxo	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- JP3	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CODEC_SCLK	=>  Location: PIN_11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- PTTn	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ADC_nDRDY	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CODEC_FS	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- JP1	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SCL_RXD	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- GPIO3	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- KEYn	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


ARCHITECTURE structure OF trx IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_ADC_nCS : std_logic;
SIGNAL ww_ADC_nDRDY : std_logic;
SIGNAL ww_clk_tcxo : std_logic;
SIGNAL ww_ADC_nRDWR : std_logic;
SIGNAL ww_ADC_nRESET : std_logic;
SIGNAL ww_ADC_nSYNC : std_logic;
SIGNAL ww_ADC_MCLK : std_logic;
SIGNAL ww_CODEC_MS : std_logic;
SIGNAL ww_CODEC_RESET_N : std_logic;
SIGNAL ww_CODEC_SCLK : std_logic;
SIGNAL ww_CODEC_FS : std_logic;
SIGNAL ww_CODEC_DOUT : std_logic;
SIGNAL ww_SCL_RXD : std_logic;
SIGNAL ww_JP1 : std_logic;
SIGNAL ww_PTTn : std_logic;
SIGNAL ww_GPIO3 : std_logic;
SIGNAL ww_KEYn : std_logic;
SIGNAL ww_CODEC_PWRDWN_N : std_logic;
SIGNAL ww_CODEC_MCLK : std_logic;
SIGNAL ww_CODEC_DIN : std_logic;
SIGNAL ww_CODEC_SCL : std_logic;
SIGNAL ww_DAC_CLKOUT : std_logic;
SIGNAL ww_DAC_RESETIQ : std_logic;
SIGNAL ww_DAC_SELECTIQ : std_logic;
SIGNAL ww_DAC_MODE : std_logic;
SIGNAL ww_LED1 : std_logic;
SIGNAL ww_LED2 : std_logic;
SIGNAL ww_JP3 : std_logic;
SIGNAL ww_GPIO4 : std_logic;
SIGNAL ww_TCXO_nEN : std_logic;
SIGNAL ww_GPIO6 : std_logic;
SIGNAL ww_GPIO5 : std_logic;
SIGNAL ww_GPIO2 : std_logic;
SIGNAL ww_DAC_DATABUS : std_logic_vector(13 DOWNTO 0);
SIGNAL ww_clk_ext : std_logic;
SIGNAL \inst2|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_out8_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult7_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult7_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst17|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst17|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst17|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst17|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst17|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst17|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst17|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst17|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst17|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst17|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst17|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst17|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst17|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst17|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst3|B_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst3|A_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_tcxo~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|clk_counter[7]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst9|bclk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|counter[9]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst0|ADC_Clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst11|inst3|strobe~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~0\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~11\ : std_logic;
SIGNAL \CODEC_DOUT~input_o\ : std_logic;
SIGNAL \clk_ext~input_o\ : std_logic;
SIGNAL \CODEC_SDA~input_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \clk_tcxo~input_o\ : std_logic;
SIGNAL \clk_tcxo~inputclkctrl_outclk\ : std_logic;
SIGNAL \inst4|clk_counter[0]~21_combout\ : std_logic;
SIGNAL \inst4|clk_counter[1]~7_combout\ : std_logic;
SIGNAL \inst4|clk_counter[1]~8\ : std_logic;
SIGNAL \inst4|clk_counter[2]~9_combout\ : std_logic;
SIGNAL \inst4|clk_counter[2]~10\ : std_logic;
SIGNAL \inst4|clk_counter[3]~11_combout\ : std_logic;
SIGNAL \inst4|clk_counter[3]~12\ : std_logic;
SIGNAL \inst4|clk_counter[4]~13_combout\ : std_logic;
SIGNAL \inst4|clk_counter[4]~14\ : std_logic;
SIGNAL \inst4|clk_counter[5]~15_combout\ : std_logic;
SIGNAL \inst4|clk_counter[5]~16\ : std_logic;
SIGNAL \inst4|clk_counter[6]~17_combout\ : std_logic;
SIGNAL \inst1|counter[7]~17_cout\ : std_logic;
SIGNAL \inst1|counter[7]~19_cout\ : std_logic;
SIGNAL \inst1|counter[7]~21_cout\ : std_logic;
SIGNAL \inst1|counter[7]~23_cout\ : std_logic;
SIGNAL \inst1|counter[7]~25_cout\ : std_logic;
SIGNAL \inst1|counter[7]~27_cout\ : std_logic;
SIGNAL \inst1|counter[7]~28_combout\ : std_logic;
SIGNAL \inst1|counter[7]~29\ : std_logic;
SIGNAL \inst1|counter[8]~30_combout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~3_cout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~5_cout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~7_cout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~9_cout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~11_cout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~13_cout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~15_cout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~17_cout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~18_combout\ : std_logic;
SIGNAL \inst0|clk_counter[9]~19\ : std_logic;
SIGNAL \inst0|clk_counter[10]~20_combout\ : std_logic;
SIGNAL \inst1|counter[8]~31\ : std_logic;
SIGNAL \inst1|counter[9]~32_combout\ : std_logic;
SIGNAL \inst1|counter[9]~clkctrl_outclk\ : std_logic;
SIGNAL \inst1|reset:rescount[4]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[4]~q\ : std_logic;
SIGNAL \inst1|Add1~0_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[0]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[0]~q\ : std_logic;
SIGNAL \inst1|Add1~1\ : std_logic;
SIGNAL \inst1|Add1~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[1]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[1]~q\ : std_logic;
SIGNAL \inst1|Add1~3\ : std_logic;
SIGNAL \inst1|Add1~4_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[2]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[2]~q\ : std_logic;
SIGNAL \inst1|Add1~5\ : std_logic;
SIGNAL \inst1|Add1~7\ : std_logic;
SIGNAL \inst1|Add1~8_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[8]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[8]~q\ : std_logic;
SIGNAL \inst1|Add1~9\ : std_logic;
SIGNAL \inst1|Add1~10_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[5]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[5]~q\ : std_logic;
SIGNAL \inst1|Add1~11\ : std_logic;
SIGNAL \inst1|Add1~12_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[6]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[6]~q\ : std_logic;
SIGNAL \inst1|Add1~13\ : std_logic;
SIGNAL \inst1|Add1~14_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[7]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[7]~q\ : std_logic;
SIGNAL \inst1|Add1~15\ : std_logic;
SIGNAL \inst1|Add1~16_combout\ : std_logic;
SIGNAL \inst1|POR[1]~0_combout\ : std_logic;
SIGNAL \inst1|POR[0]~6_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[9]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[9]~q\ : std_logic;
SIGNAL \inst1|Add1~17\ : std_logic;
SIGNAL \inst1|Add1~18_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[10]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[10]~q\ : std_logic;
SIGNAL \inst1|Add1~19\ : std_logic;
SIGNAL \inst1|Add1~20_combout\ : std_logic;
SIGNAL \inst1|Equal1~0_combout\ : std_logic;
SIGNAL \inst1|LessThan2~0_combout\ : std_logic;
SIGNAL \inst1|POR[1]~3_combout\ : std_logic;
SIGNAL \inst1|POR[0]~7_combout\ : std_logic;
SIGNAL \inst1|Equal0~0_combout\ : std_logic;
SIGNAL \inst1|Equal1~1_combout\ : std_logic;
SIGNAL \inst1|POR[1]~4_combout\ : std_logic;
SIGNAL \inst1|POR[1]~5_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[3]~2_combout\ : std_logic;
SIGNAL \inst1|reset:rescount[3]~q\ : std_logic;
SIGNAL \inst1|Add1~6_combout\ : std_logic;
SIGNAL \inst1|POR[1]~1_combout\ : std_logic;
SIGNAL \inst1|POR[0]~2_combout\ : std_logic;
SIGNAL \inst0|Add2~7\ : std_logic;
SIGNAL \inst0|Add2~8_combout\ : std_logic;
SIGNAL \inst0|write_state~8_combout\ : std_logic;
SIGNAL \inst0|write_state~9_combout\ : std_logic;
SIGNAL \inst0|Equal2~0_combout\ : std_logic;
SIGNAL \inst0|write_state[1]~1_combout\ : std_logic;
SIGNAL \inst0|Add2~0_combout\ : std_logic;
SIGNAL \inst0|write_state~6_combout\ : std_logic;
SIGNAL \inst0|write_state~0_combout\ : std_logic;
SIGNAL \inst0|write_state~7_combout\ : std_logic;
SIGNAL \inst0|write_state~4_combout\ : std_logic;
SIGNAL \inst0|Add2~1\ : std_logic;
SIGNAL \inst0|Add2~2_combout\ : std_logic;
SIGNAL \inst0|write_state~5_combout\ : std_logic;
SIGNAL \inst0|Add2~3\ : std_logic;
SIGNAL \inst0|Add2~5\ : std_logic;
SIGNAL \inst0|Add2~6_combout\ : std_logic;
SIGNAL \inst0|Equal2~1_combout\ : std_logic;
SIGNAL \inst0|write_state~2_combout\ : std_logic;
SIGNAL \inst0|Equal1~0_combout\ : std_logic;
SIGNAL \inst0|init:n[0]~0_combout\ : std_logic;
SIGNAL \inst0|init:n[0]~q\ : std_logic;
SIGNAL \inst0|init:n[1]~0_combout\ : std_logic;
SIGNAL \inst0|init:n[1]~q\ : std_logic;
SIGNAL \inst0|init_done~0_combout\ : std_logic;
SIGNAL \inst0|init_done~1_combout\ : std_logic;
SIGNAL \inst0|init_done~feeder_combout\ : std_logic;
SIGNAL \inst0|init_done~q\ : std_logic;
SIGNAL \inst0|ADC_Register_address[1]~0_combout\ : std_logic;
SIGNAL \inst0|start_write~0_combout\ : std_logic;
SIGNAL \inst0|start_write~q\ : std_logic;
SIGNAL \inst0|Add2~4_combout\ : std_logic;
SIGNAL \inst0|write_state~3_combout\ : std_logic;
SIGNAL \inst0|Equal2~2_combout\ : std_logic;
SIGNAL \inst0|DBus[15]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[15]~16_combout\ : std_logic;
SIGNAL \inst0|DBus[15]~en_q\ : std_logic;
SIGNAL \inst0|DBus[14]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[14]~en_q\ : std_logic;
SIGNAL \inst0|DBus[13]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[13]~en_q\ : std_logic;
SIGNAL \inst0|DBus[12]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[12]~en_q\ : std_logic;
SIGNAL \inst0|DBus[11]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[11]~en_q\ : std_logic;
SIGNAL \inst0|DBus[10]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[10]~en_q\ : std_logic;
SIGNAL \inst0|DBus[9]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[9]~en_q\ : std_logic;
SIGNAL \inst0|DBus[8]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[8]~en_q\ : std_logic;
SIGNAL \inst0|DBus[7]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[7]~en_q\ : std_logic;
SIGNAL \inst0|DBus[6]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[6]~en_q\ : std_logic;
SIGNAL \inst0|ADC_Register_address[1]~2_combout\ : std_logic;
SIGNAL \inst0|ADC_Register_address[1]~1_combout\ : std_logic;
SIGNAL \inst0|DBus[5]~17_combout\ : std_logic;
SIGNAL \inst0|DBus[5]~reg0_q\ : std_logic;
SIGNAL \inst0|DBus[5]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[5]~en_q\ : std_logic;
SIGNAL \inst0|DBus[4]~18_combout\ : std_logic;
SIGNAL \inst0|DBus[4]~reg0feeder_combout\ : std_logic;
SIGNAL \inst0|DBus[4]~reg0_q\ : std_logic;
SIGNAL \inst0|DBus[4]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[4]~en_q\ : std_logic;
SIGNAL \inst0|DBus[3]~reg0feeder_combout\ : std_logic;
SIGNAL \inst0|DBus[3]~reg0_q\ : std_logic;
SIGNAL \inst0|DBus[3]~en_q\ : std_logic;
SIGNAL \inst0|DBus[2]~en_q\ : std_logic;
SIGNAL \inst0|DBus[1]~19_combout\ : std_logic;
SIGNAL \inst0|DBus[1]~reg0_q\ : std_logic;
SIGNAL \inst0|DBus[1]~en_q\ : std_logic;
SIGNAL \inst0|DBus[0]~20_combout\ : std_logic;
SIGNAL \inst0|DBus[0]~reg0_q\ : std_logic;
SIGNAL \inst0|DBus[0]~enfeeder_combout\ : std_logic;
SIGNAL \inst0|DBus[0]~en_q\ : std_logic;
SIGNAL \SCL_RXD~input_o\ : std_logic;
SIGNAL \inst11|inst|LessThan0~0_combout\ : std_logic;
SIGNAL \inst11|inst|bitcount[0]~7_combout\ : std_logic;
SIGNAL \SDA_TXD~input_o\ : std_logic;
SIGNAL \JP1~input_o\ : std_logic;
SIGNAL \inst11|inst|start~0_combout\ : std_logic;
SIGNAL \inst11|inst|start~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|start~q\ : std_logic;
SIGNAL \inst11|inst|Datatransfer~5_combout\ : std_logic;
SIGNAL \inst11|inst|bitcount[3]~2_combout\ : std_logic;
SIGNAL \inst11|inst|bitcount[5]~5_combout\ : std_logic;
SIGNAL \inst11|inst|LessThan0~1_combout\ : std_logic;
SIGNAL \inst11|inst|bitcount[1]~3_combout\ : std_logic;
SIGNAL \inst11|inst|bitcount[2]~8_combout\ : std_logic;
SIGNAL \inst11|inst|bitcount[4]~4_combout\ : std_logic;
SIGNAL \inst11|inst|bitcount[4]~6_combout\ : std_logic;
SIGNAL \inst11|inst|Datatransfer~3_combout\ : std_logic;
SIGNAL \inst11|inst|Datatransfer~1_combout\ : std_logic;
SIGNAL \inst11|inst|Equal0~0_combout\ : std_logic;
SIGNAL \inst11|inst|Datatransfer~2_combout\ : std_logic;
SIGNAL \inst11|inst|Datatransfer~4_combout\ : std_logic;
SIGNAL \inst11|inst2|samples~4_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:counter[6]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:counter[0]~q\ : std_logic;
SIGNAL \inst11|inst2|Add0~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:counter[1]~q\ : std_logic;
SIGNAL \inst11|inst2|Add0~1\ : std_logic;
SIGNAL \inst11|inst2|Add0~2_combout\ : std_logic;
SIGNAL \inst11|inst2|Add0~3\ : std_logic;
SIGNAL \inst11|inst2|Add0~4_combout\ : std_logic;
SIGNAL \inst11|inst2|Equal0~0_combout\ : std_logic;
SIGNAL \inst11|inst2|counter~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:counter[8]~q\ : std_logic;
SIGNAL \inst11|inst2|Add0~13\ : std_logic;
SIGNAL \inst11|inst2|Add0~14_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:counter[7]~q\ : std_logic;
SIGNAL \inst11|inst2|Add0~15\ : std_logic;
SIGNAL \inst11|inst2|Add0~16_combout\ : std_logic;
SIGNAL \inst11|inst2|counter~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:counter[2]~q\ : std_logic;
SIGNAL \inst11|inst2|Add0~5\ : std_logic;
SIGNAL \inst11|inst2|Add0~6_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:counter[3]~q\ : std_logic;
SIGNAL \inst11|inst2|Add0~7\ : std_logic;
SIGNAL \inst11|inst2|Add0~8_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:counter[4]~q\ : std_logic;
SIGNAL \inst11|inst2|Add0~9\ : std_logic;
SIGNAL \inst11|inst2|Add0~10_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:counter[5]~q\ : std_logic;
SIGNAL \inst11|inst2|Add0~11\ : std_logic;
SIGNAL \inst11|inst2|Add0~12_combout\ : std_logic;
SIGNAL \inst11|inst2|Equal0~1_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[12]~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:samples[1]~q\ : std_logic;
SIGNAL \inst11|inst2|samples~6_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:samples[2]~q\ : std_logic;
SIGNAL \inst11|inst2|Add2~0_combout\ : std_logic;
SIGNAL \inst11|inst2|samples~5_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:samples[3]~q\ : std_logic;
SIGNAL \inst11|inst2|P0~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:sample_buffer[0]~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:sample_buffer[0]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:sample_buffer[1]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:sample_buffer[2]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:sample_buffer[3]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:sample_buffer[4]~q\ : std_logic;
SIGNAL \inst11|inst2|P0~3_combout\ : std_logic;
SIGNAL \inst11|inst2|P0~4_combout\ : std_logic;
SIGNAL \inst11|inst2|samples~2_combout\ : std_logic;
SIGNAL \inst11|inst2|samples~3_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:samples[0]~q\ : std_logic;
SIGNAL \inst11|inst2|P0~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0~2_combout\ : std_logic;
SIGNAL \inst11|inst2|started_rx~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:started_rx~q\ : std_logic;
SIGNAL \inst11|inst2|P0:sample_buffer[5]~q\ : std_logic;
SIGNAL \inst11|inst2|P0~5_combout\ : std_logic;
SIGNAL \inst11|inst2|bits~3_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bits[3]~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bits[0]~q\ : std_logic;
SIGNAL \inst11|inst2|bits~2_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bits[1]~q\ : std_logic;
SIGNAL \inst11|inst2|bits~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bits[2]~q\ : std_logic;
SIGNAL \inst11|inst2|Add3~0_combout\ : std_logic;
SIGNAL \inst11|inst2|bits~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bits[3]~q\ : std_logic;
SIGNAL \inst11|inst2|Equal16~0_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[15]~1_combout\ : std_logic;
SIGNAL \inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst11|inst2|bytes_rtl_1|auto_generated|ram_block1a0\ : std_logic;
SIGNAL \inst11|inst2|Data_word[5]~3_combout\ : std_logic;
SIGNAL \inst11|inst2|IssueStrobe~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:IssueStrobe~q\ : std_logic;
SIGNAL \inst11|inst2|Strobe~q\ : std_logic;
SIGNAL \inst11|inst|indata[39]~0_combout\ : std_logic;
SIGNAL \inst11|inst|indata[1]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[4]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|Equal1~0_combout\ : std_logic;
SIGNAL \inst11|inst|Equal1~1_combout\ : std_logic;
SIGNAL \inst11|inst|Equal0~1_combout\ : std_logic;
SIGNAL \inst11|inst|read_write~0_combout\ : std_logic;
SIGNAL \inst11|inst|read_write~q\ : std_logic;
SIGNAL \inst11|inst|addressed~2_combout\ : std_logic;
SIGNAL \inst11|inst|LessThan1~0_combout\ : std_logic;
SIGNAL \inst11|inst|addressed~3_combout\ : std_logic;
SIGNAL \inst11|inst|addressed~q\ : std_logic;
SIGNAL \inst11|inst|addressed~0_combout\ : std_logic;
SIGNAL \inst11|inst|addressed~1_combout\ : std_logic;
SIGNAL \inst11|inst|Strobe~0_combout\ : std_logic;
SIGNAL \inst11|inst|Strobe~q\ : std_logic;
SIGNAL \inst11|inst3|strobe~combout\ : std_logic;
SIGNAL \inst11|inst3|strobe~clkctrl_outclk\ : std_logic;
SIGNAL \inst11|inst|indata[8]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[9]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[11]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[12]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[13]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[14]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[16]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[17]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[19]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[20]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[22]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[25]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[26]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[30]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[31]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[33]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[34]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[35]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[36]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[39]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[7]~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[7]~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[7]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[7]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[6]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:samples[3]~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[2]~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[6]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[5]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[5]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[4]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[3]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[2]~q\ : std_logic;
SIGNAL \inst11|inst2|Data_addr[2]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_addr[2]~0_combout\ : std_logic;
SIGNAL \inst11|inst3|addr[2]~0_combout\ : std_logic;
SIGNAL \inst11|inst|indata[41]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[42]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst|indata[44]~feeder_combout\ : std_logic;
SIGNAL \inst12|tx~2_combout\ : std_logic;
SIGNAL \inst12|tx~q\ : std_logic;
SIGNAL \PTTn~input_o\ : std_logic;
SIGNAL \inst11|inst|status_data_buffer[7]~2_combout\ : std_logic;
SIGNAL \inst11|inst|status_data_buffer[7]~3_combout\ : std_logic;
SIGNAL \inst11|inst|SDA~3_combout\ : std_logic;
SIGNAL \inst11|inst|SDA~4_combout\ : std_logic;
SIGNAL \inst11|inst|Datatransfer~0_combout\ : std_logic;
SIGNAL \inst11|inst|SDA~5_combout\ : std_logic;
SIGNAL \inst11|inst|SDA~6_combout\ : std_logic;
SIGNAL \inst11|inst|SDA~7_combout\ : std_logic;
SIGNAL \inst11|inst|SDA~8_combout\ : std_logic;
SIGNAL \inst11|inst|SDA~en_q\ : std_logic;
SIGNAL \inst11|inst2|started_tx~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:Status_data_var[7]~0_combout\ : std_logic;
SIGNAL \inst11|inst2|started_tx~1_combout\ : std_logic;
SIGNAL \inst11|inst2|started_tx~2_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:started_tx~q\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[0]~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[0]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[1]~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[6]~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[1]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[1]~2\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[2]~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[2]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[2]~2\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[3]~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[3]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[3]~2\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[4]~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[4]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[4]~2\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[5]~1_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[5]~q\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[5]~2\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[6]~2_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:tx_counter[6]~q\ : std_logic;
SIGNAL \inst11|inst2|TXD~0_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:Status_data_var[7]~1_combout\ : std_logic;
SIGNAL \inst15~combout\ : std_logic;
SIGNAL \inst11|inst2|P0:Status_data_var[7]~2_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:Status_data_var[7]~q\ : std_logic;
SIGNAL \inst11|inst2|TXD~1_combout\ : std_logic;
SIGNAL \inst11|inst2|TXD~2_combout\ : std_logic;
SIGNAL \inst11|inst2|TXD~reg0feeder_combout\ : std_logic;
SIGNAL \inst11|inst2|TXD~3_combout\ : std_logic;
SIGNAL \inst11|inst2|TXD~4_combout\ : std_logic;
SIGNAL \inst11|inst2|TXD~5_combout\ : std_logic;
SIGNAL \inst11|inst2|TXD~reg0_q\ : std_logic;
SIGNAL \inst11|inst2|TXD~enfeeder_combout\ : std_logic;
SIGNAL \inst11|inst2|TXD~en_q\ : std_logic;
SIGNAL \inst11|inst|SDA~1_combout\ : std_logic;
SIGNAL \inst11|inst|SDA~2_combout\ : std_logic;
SIGNAL \inst4|clk_counter[6]~18\ : std_logic;
SIGNAL \inst4|clk_counter[7]~19_combout\ : std_logic;
SIGNAL \inst4|clk_counter[7]~clkctrl_outclk\ : std_logic;
SIGNAL \inst4|clk_I2C~0_combout\ : std_logic;
SIGNAL \inst4|Add3~0_combout\ : std_logic;
SIGNAL \inst4|I2C_state~4_combout\ : std_logic;
SIGNAL \inst4|Mux23~0_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[0]~1_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[0]~q\ : std_logic;
SIGNAL \inst4|n~6_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[0]~2\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[1]~1_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[1]~q\ : std_logic;
SIGNAL \inst4|n~7_combout\ : std_logic;
SIGNAL \inst4|n~3_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[1]~2\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[2]~1_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[2]~q\ : std_logic;
SIGNAL \inst4|n~4_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[2]~2\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[3]~2\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[4]~1_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[4]~q\ : std_logic;
SIGNAL \inst4|Equal7~8_combout\ : std_logic;
SIGNAL \inst4|Equal7~9_combout\ : std_logic;
SIGNAL \inst4|Equal3~2_combout\ : std_logic;
SIGNAL \inst4|n~5_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[3]~1_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit:n[3]~q\ : std_logic;
SIGNAL \inst4|I2C_state~1_combout\ : std_logic;
SIGNAL \inst4|I2C_state~2_combout\ : std_logic;
SIGNAL \inst4|I2C_state~0_combout\ : std_logic;
SIGNAL \inst4|I2C_state~3_combout\ : std_logic;
SIGNAL \inst4|I2C_state~5_combout\ : std_logic;
SIGNAL \inst4|I2C_state~6_combout\ : std_logic;
SIGNAL \inst4|I2C_state~7_combout\ : std_logic;
SIGNAL \inst4|Add1~0_combout\ : std_logic;
SIGNAL \inst4|Equal3~1_combout\ : std_logic;
SIGNAL \inst12|audio_conf_strobe~combout\ : std_logic;
SIGNAL \inst4|conf_strobe_ff_q~feeder_combout\ : std_logic;
SIGNAL \inst4|init_done~2_combout\ : std_logic;
SIGNAL \inst4|init_done~3_combout\ : std_logic;
SIGNAL \inst4|init_done~q\ : std_logic;
SIGNAL \inst4|conf_strobe_ff_q~q\ : std_logic;
SIGNAL \inst4|regload~0_combout\ : std_logic;
SIGNAL \inst4|conf_strobe_ff_reset~1_combout\ : std_logic;
SIGNAL \inst4|conf_strobe_ff_reset~feeder_combout\ : std_logic;
SIGNAL \inst4|conf_strobe_ff_reset~q\ : std_logic;
SIGNAL \inst4|conf_strobe_ff_reset~0_combout\ : std_logic;
SIGNAL \inst4|I2C_data~4_combout\ : std_logic;
SIGNAL \inst4|regload:n[1]~q\ : std_logic;
SIGNAL \inst4|n~1_combout\ : std_logic;
SIGNAL \inst4|regload:n[2]~q\ : std_logic;
SIGNAL \inst4|n~2_combout\ : std_logic;
SIGNAL \inst4|regload:n[0]~q\ : std_logic;
SIGNAL \inst4|n~0_combout\ : std_logic;
SIGNAL \inst4|regload:n[3]~q\ : std_logic;
SIGNAL \inst4|Equal2~0_combout\ : std_logic;
SIGNAL \inst4|regload:m[1]~0_combout\ : std_logic;
SIGNAL \inst4|regload:m[1]~1_combout\ : std_logic;
SIGNAL \inst4|regload:m[0]~0_combout\ : std_logic;
SIGNAL \inst4|regload:m[0]~q\ : std_logic;
SIGNAL \inst4|regload:m[1]~2_combout\ : std_logic;
SIGNAL \inst4|regload:m[1]~q\ : std_logic;
SIGNAL \inst4|I2C_start_transfer~0_combout\ : std_logic;
SIGNAL \inst4|I2C_start_transfer~q\ : std_logic;
SIGNAL \inst4|I2C_state~8_combout\ : std_logic;
SIGNAL \inst4|Equal3~0_combout\ : std_logic;
SIGNAL \inst4|I2C_transmit~0_combout\ : std_logic;
SIGNAL \inst4|SDA~6_combout\ : std_logic;
SIGNAL \inst4|Equal3~3_combout\ : std_logic;
SIGNAL \inst4|SDA~7_combout\ : std_logic;
SIGNAL \inst4|I2C_data~17_combout\ : std_logic;
SIGNAL \inst4|I2C_data[6]~10_combout\ : std_logic;
SIGNAL \inst4|I2C_data[6]~11_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[1]~q\ : std_logic;
SIGNAL \inst11|inst2|Data_word[5]~4_combout\ : std_logic;
SIGNAL \inst11|inst3|data[1]~7_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][1]~feeder_combout\ : std_logic;
SIGNAL \inst4|conf_strobe_ff_reset~2_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][1]~q\ : std_logic;
SIGNAL \inst4|I2C_data~18_combout\ : std_logic;
SIGNAL \inst4|I2C_data~6_combout\ : std_logic;
SIGNAL \inst4|Add1~1_combout\ : std_logic;
SIGNAL \inst4|I2C_data~16_combout\ : std_logic;
SIGNAL \inst4|I2C_data[1]~2_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[0]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst2|P0:bit_buffer[0]~q\ : std_logic;
SIGNAL \inst11|inst2|Data_word[0]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[0]~6_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][0]~feeder_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][0]~q\ : std_logic;
SIGNAL \inst4|I2C_data~15_combout\ : std_logic;
SIGNAL \inst4|I2C_data[3]~3_combout\ : std_logic;
SIGNAL \inst11|inst3|data[2]~5_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][2]~feeder_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][2]~q\ : std_logic;
SIGNAL \inst4|Mux23~5_combout\ : std_logic;
SIGNAL \inst4|Mux23~6_combout\ : std_logic;
SIGNAL \inst4|I2C_data~14_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[4]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[4]~3_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][4]~q\ : std_logic;
SIGNAL \inst4|Mux18~0_combout\ : std_logic;
SIGNAL \inst11|inst3|data[3]~4_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][3]~q\ : std_logic;
SIGNAL \inst4|I2C_data~12_combout\ : std_logic;
SIGNAL \inst4|I2C_data~13_combout\ : std_logic;
SIGNAL \inst4|Mux23~3_combout\ : std_logic;
SIGNAL \inst4|I2C_data~9_combout\ : std_logic;
SIGNAL \inst4|I2C_data[6]~1_combout\ : std_logic;
SIGNAL \inst11|inst3|data[5]~2_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][5]~feeder_combout\ : std_logic;
SIGNAL \inst4|new_regdata[6][5]~q\ : std_logic;
SIGNAL \inst4|Mux23~4_combout\ : std_logic;
SIGNAL \inst4|Mux23~7_combout\ : std_logic;
SIGNAL \inst4|Mux23~8_combout\ : std_logic;
SIGNAL \inst4|I2C_data~8_combout\ : std_logic;
SIGNAL \inst4|I2C_data~5_combout\ : std_logic;
SIGNAL \inst4|Equal2~1_combout\ : std_logic;
SIGNAL \inst4|I2C_data[10]~0_combout\ : std_logic;
SIGNAL \inst4|I2C_data~7_combout\ : std_logic;
SIGNAL \inst4|Mux23~1_combout\ : std_logic;
SIGNAL \inst4|Mux23~2_combout\ : std_logic;
SIGNAL \inst4|Mux23~9_combout\ : std_logic;
SIGNAL \inst4|SDA~8_combout\ : std_logic;
SIGNAL \inst4|SDA~9_combout\ : std_logic;
SIGNAL \inst4|SDA~4_combout\ : std_logic;
SIGNAL \inst4|SDA~11_combout\ : std_logic;
SIGNAL \inst4|SDA~reg0_q\ : std_logic;
SIGNAL \inst4|I2C_transmit~1_combout\ : std_logic;
SIGNAL \inst4|SDA~10_combout\ : std_logic;
SIGNAL \inst4|SDA~en_q\ : std_logic;
SIGNAL \inst0|nCS~0_combout\ : std_logic;
SIGNAL \ADC_nDRDY~input_o\ : std_logic;
SIGNAL \inst0|sample~feeder_combout\ : std_logic;
SIGNAL \inst0|read_state~0_combout\ : std_logic;
SIGNAL \inst0|read_state~1_combout\ : std_logic;
SIGNAL \inst0|read_state[0]~2_combout\ : std_logic;
SIGNAL \inst0|read_state~5_combout\ : std_logic;
SIGNAL \inst0|read_state~6_combout\ : std_logic;
SIGNAL \inst0|read_state~7_combout\ : std_logic;
SIGNAL \inst0|read_state~8_combout\ : std_logic;
SIGNAL \inst0|sample_ack~0_combout\ : std_logic;
SIGNAL \inst0|sample_ack~1_combout\ : std_logic;
SIGNAL \inst0|sample_ack~feeder_combout\ : std_logic;
SIGNAL \inst0|sample_ack~q\ : std_logic;
SIGNAL \inst0|sample~q\ : std_logic;
SIGNAL \inst0|read_state~3_combout\ : std_logic;
SIGNAL \inst0|read_state~4_combout\ : std_logic;
SIGNAL \inst0|nCS~1_combout\ : std_logic;
SIGNAL \inst0|nCS~2_combout\ : std_logic;
SIGNAL \inst0|nCS~3_combout\ : std_logic;
SIGNAL \inst0|nCS~4_combout\ : std_logic;
SIGNAL \inst0|nCS~q\ : std_logic;
SIGNAL \inst0|nRDWR~0_combout\ : std_logic;
SIGNAL \inst0|nRDWR~1_combout\ : std_logic;
SIGNAL \inst0|nRDWR~2_combout\ : std_logic;
SIGNAL \inst0|nRDWR~q\ : std_logic;
SIGNAL \CODEC_SCLK~input_o\ : std_logic;
SIGNAL \CODEC_FS~input_o\ : std_logic;
SIGNAL \inst4|data_transfer:FS_delay~feeder_combout\ : std_logic;
SIGNAL \inst4|data_transfer:FS_delay~q\ : std_logic;
SIGNAL \inst2|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \inst9|Add0~0_combout\ : std_logic;
SIGNAL \inst9|clockdiv~2_combout\ : std_logic;
SIGNAL \inst9|Add0~1\ : std_logic;
SIGNAL \inst9|Add0~2_combout\ : std_logic;
SIGNAL \inst9|Add0~3\ : std_logic;
SIGNAL \inst9|Add0~4_combout\ : std_logic;
SIGNAL \inst9|clockdiv~1_combout\ : std_logic;
SIGNAL \inst9|Add0~5\ : std_logic;
SIGNAL \inst9|Add0~6_combout\ : std_logic;
SIGNAL \inst9|Equal0~0_combout\ : std_logic;
SIGNAL \inst9|Add0~7\ : std_logic;
SIGNAL \inst9|Add0~8_combout\ : std_logic;
SIGNAL \inst9|clockdiv~0_combout\ : std_logic;
SIGNAL \inst9|bclk~0_combout\ : std_logic;
SIGNAL \inst9|bclk~q\ : std_logic;
SIGNAL \inst9|bclk~clkctrl_outclk\ : std_logic;
SIGNAL \GPIO3~input_o\ : std_logic;
SIGNAL \inst9|receive_reg[2]~feeder_combout\ : std_logic;
SIGNAL \inst9|receive_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst9|receive_reg[4]~feeder_combout\ : std_logic;
SIGNAL \inst9|receive_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst9|receive_reg[8]~feeder_combout\ : std_logic;
SIGNAL \inst9|receive_reg[9]~feeder_combout\ : std_logic;
SIGNAL \inst9|receive_reg[10]~feeder_combout\ : std_logic;
SIGNAL \inst9|receive_reg[11]~feeder_combout\ : std_logic;
SIGNAL \inst9|receive_reg[12]~feeder_combout\ : std_logic;
SIGNAL \inst9|receive_reg[15]~feeder_combout\ : std_logic;
SIGNAL \inst9|receive_reg[19]~feeder_combout\ : std_logic;
SIGNAL \inst9|receive_reg[20]~feeder_combout\ : std_logic;
SIGNAL \inst9|receive_reg[21]~feeder_combout\ : std_logic;
SIGNAL \inst9|receive_reg[22]~feeder_combout\ : std_logic;
SIGNAL \inst9|receive_reg[24]~feeder_combout\ : std_logic;
SIGNAL \inst9|receive_reg[28]~feeder_combout\ : std_logic;
SIGNAL \inst9|receive_reg[30]~feeder_combout\ : std_logic;
SIGNAL \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \inst0|ADC_Data[23]~7_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[23]~2_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[7]~4_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[23]~3_combout\ : std_logic;
SIGNAL \inst0|ADC_Clk_en~0_combout\ : std_logic;
SIGNAL \inst0|ADC_Clk_en~1_combout\ : std_logic;
SIGNAL \inst0|ADC_Clk_en~q\ : std_logic;
SIGNAL \inst0|ADC_Clk~q\ : std_logic;
SIGNAL \inst0|ADC_Clk~clkctrl_outclk\ : std_logic;
SIGNAL \inst6|sample~feeder_combout\ : std_logic;
SIGNAL \inst6|sample~q\ : std_logic;
SIGNAL \inst6|sampled~feeder_combout\ : std_logic;
SIGNAL \inst6|sampled~q\ : std_logic;
SIGNAL \inst6|Ia~34_combout\ : std_logic;
SIGNAL \inst6|mm~5_combout\ : std_logic;
SIGNAL \inst6|downconversion:mm[0]~q\ : std_logic;
SIGNAL \inst6|mm~4_combout\ : std_logic;
SIGNAL \inst6|downconversion:mm[1]~q\ : std_logic;
SIGNAL \inst6|Add2~0_combout\ : std_logic;
SIGNAL \inst6|mm~2_combout\ : std_logic;
SIGNAL \inst6|downconversion:mm[2]~q\ : std_logic;
SIGNAL \inst6|mm~3_combout\ : std_logic;
SIGNAL \inst6|downconversion:mm[3]~q\ : std_logic;
SIGNAL \inst6|Equal4~0_combout\ : std_logic;
SIGNAL \inst6|clk_out_next~q\ : std_logic;
SIGNAL \inst6|clk_out~q\ : std_logic;
SIGNAL \inst9|sample~feeder_combout\ : std_logic;
SIGNAL \inst9|Add1~0_combout\ : std_logic;
SIGNAL \inst9|bitcount~4_combout\ : std_logic;
SIGNAL \inst9|bitclk:bitcount[0]~q\ : std_logic;
SIGNAL \inst9|data_reg_1[28]~0_combout\ : std_logic;
SIGNAL \inst9|Add1~1\ : std_logic;
SIGNAL \inst9|Add1~2_combout\ : std_logic;
SIGNAL \inst9|bitcount~0_combout\ : std_logic;
SIGNAL \inst9|bitclk:bitcount[1]~q\ : std_logic;
SIGNAL \inst9|Add1~3\ : std_logic;
SIGNAL \inst9|Add1~4_combout\ : std_logic;
SIGNAL \inst9|bitcount~1_combout\ : std_logic;
SIGNAL \inst9|bitclk:bitcount[2]~q\ : std_logic;
SIGNAL \inst9|Add1~5\ : std_logic;
SIGNAL \inst9|Add1~6_combout\ : std_logic;
SIGNAL \inst9|bitcount~2_combout\ : std_logic;
SIGNAL \inst9|bitclk:bitcount[3]~q\ : std_logic;
SIGNAL \inst9|Equal1~0_combout\ : std_logic;
SIGNAL \inst9|sample_rst~0_combout\ : std_logic;
SIGNAL \inst9|sample_rst~feeder_combout\ : std_logic;
SIGNAL \inst9|sample_rst~q\ : std_logic;
SIGNAL \inst9|sample~q\ : std_logic;
SIGNAL \inst9|bitclk:bitcount[2]~0_combout\ : std_logic;
SIGNAL \inst9|Add1~7\ : std_logic;
SIGNAL \inst9|Add1~8_combout\ : std_logic;
SIGNAL \inst9|bitcount~3_combout\ : std_logic;
SIGNAL \inst9|bitclk:bitcount[4]~q\ : std_logic;
SIGNAL \inst9|Add1~9\ : std_logic;
SIGNAL \inst9|Add1~10_combout\ : std_logic;
SIGNAL \inst9|bitcount~5_combout\ : std_logic;
SIGNAL \inst9|bitcount~6_combout\ : std_logic;
SIGNAL \inst9|bitclk:bitcount[5]~q\ : std_logic;
SIGNAL \inst9|data_received_l[31]~0_combout\ : std_logic;
SIGNAL \inst9|data_received_l[27]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_received_l[23]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_received_l[17]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_received_l[29]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_received_l[16]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[0]~30_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[1]~29_combout\ : std_logic;
SIGNAL \inst9|data_received_l[18]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[2]~28_combout\ : std_logic;
SIGNAL \inst9|data_received_l[19]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[3]~27_combout\ : std_logic;
SIGNAL \inst9|data_received_l[20]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[4]~26_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[4]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_received_l[21]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[5]~25_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[6]~24_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[7]~23_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[8]~22_combout\ : std_logic;
SIGNAL \inst9|data_received_l[25]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[9]~21_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[10]~20_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[11]~19_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[12]~18_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[13]~17_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[13]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[14]~16_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[15]~15_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[16]~14_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[17]~13_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[18]~12_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[18]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[19]~11_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[20]~10_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[20]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[21]~9_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[22]~8_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[23]~7_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[24]~6_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[25]~5_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[25]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[26]~4_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[27]~3_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[27]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[28]~2_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[28]~feeder_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[29]~1_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[30]~0_combout\ : std_logic;
SIGNAL \inst4|data_to_codec[30]~feeder_combout\ : std_logic;
SIGNAL \inst4|DIN~0_combout\ : std_logic;
SIGNAL \inst4|DIN~q\ : std_logic;
SIGNAL \inst4|SCL~4_combout\ : std_logic;
SIGNAL \inst4|SCL~5_combout\ : std_logic;
SIGNAL \inst4|SCL~6_combout\ : std_logic;
SIGNAL \inst4|SCL~q\ : std_logic;
SIGNAL \inst3|p0:sel~0_combout\ : std_logic;
SIGNAL \inst3|p0:sel~q\ : std_logic;
SIGNAL \inst3|A_clk~0_combout\ : std_logic;
SIGNAL \inst3|A_clk~feeder_combout\ : std_logic;
SIGNAL \inst3|A_clk~q\ : std_logic;
SIGNAL \inst3|A_clk~clkctrl_outclk\ : std_logic;
SIGNAL \inst3|RESETIQ~0_combout\ : std_logic;
SIGNAL \inst3|RESETIQ~q\ : std_logic;
SIGNAL \inst1|counter[9]~33\ : std_logic;
SIGNAL \inst1|counter[10]~34_combout\ : std_logic;
SIGNAL \inst1|counter[10]~feeder_combout\ : std_logic;
SIGNAL \inst1|counter[10]~35\ : std_logic;
SIGNAL \inst1|counter[11]~36_combout\ : std_logic;
SIGNAL \inst1|counter[11]~37\ : std_logic;
SIGNAL \inst1|counter[12]~38_combout\ : std_logic;
SIGNAL \inst1|counter[12]~39\ : std_logic;
SIGNAL \inst1|counter[13]~40_combout\ : std_logic;
SIGNAL \inst1|counter[13]~41\ : std_logic;
SIGNAL \inst1|counter[14]~42_combout\ : std_logic;
SIGNAL \inst1|counter[14]~feeder_combout\ : std_logic;
SIGNAL \inst1|counter[14]~43\ : std_logic;
SIGNAL \inst1|counter[15]~44_combout\ : std_logic;
SIGNAL \inst1|counter[15]~45\ : std_logic;
SIGNAL \inst1|counter[16]~46_combout\ : std_logic;
SIGNAL \inst1|counter[16]~47\ : std_logic;
SIGNAL \inst1|counter[17]~48_combout\ : std_logic;
SIGNAL \inst1|counter[17]~49\ : std_logic;
SIGNAL \inst1|counter[18]~50_combout\ : std_logic;
SIGNAL \inst1|counter[18]~51\ : std_logic;
SIGNAL \inst1|counter[19]~52_combout\ : std_logic;
SIGNAL \inst1|counter[19]~53\ : std_logic;
SIGNAL \inst1|counter[20]~54_combout\ : std_logic;
SIGNAL \inst1|counter[20]~feeder_combout\ : std_logic;
SIGNAL \inst1|counter[20]~55\ : std_logic;
SIGNAL \inst1|counter[21]~56_combout\ : std_logic;
SIGNAL \inst1|counter[21]~57\ : std_logic;
SIGNAL \inst1|counter[22]~58_combout\ : std_logic;
SIGNAL \JP3~input_o\ : std_logic;
SIGNAL \inst9|lrclk~0_combout\ : std_logic;
SIGNAL \inst9|lrclk~q\ : std_logic;
SIGNAL \inst11|inst2|Data_word[27]~2_combout\ : std_logic;
SIGNAL \inst11|inst3|data[27]~1_combout\ : std_logic;
SIGNAL \inst6|deb~2_combout\ : std_logic;
SIGNAL \inst6|n~30_combout\ : std_logic;
SIGNAL \inst6|downconversion~0_combout\ : std_logic;
SIGNAL \inst6|downconversion~1_combout\ : std_logic;
SIGNAL \inst6|n~28_combout\ : std_logic;
SIGNAL \inst6|n~27_combout\ : std_logic;
SIGNAL \inst6|n~26_combout\ : std_logic;
SIGNAL \inst6|Add12~3\ : std_logic;
SIGNAL \inst6|Add12~4_combout\ : std_logic;
SIGNAL \inst6|n~32_combout\ : std_logic;
SIGNAL \inst6|n~18_combout\ : std_logic;
SIGNAL \inst6|downconversion:n[2]~q\ : std_logic;
SIGNAL \inst6|Add12~5\ : std_logic;
SIGNAL \inst6|Add12~6_combout\ : std_logic;
SIGNAL \inst6|n~19_combout\ : std_logic;
SIGNAL \inst6|downconversion:n[3]~q\ : std_logic;
SIGNAL \inst6|Add12~7\ : std_logic;
SIGNAL \inst6|Add12~8_combout\ : std_logic;
SIGNAL \inst6|n~20_combout\ : std_logic;
SIGNAL \inst6|downconversion:n[4]~q\ : std_logic;
SIGNAL \inst6|Add12~9\ : std_logic;
SIGNAL \inst6|Add12~10_combout\ : std_logic;
SIGNAL \inst6|n~21_combout\ : std_logic;
SIGNAL \inst6|downconversion:n[5]~q\ : std_logic;
SIGNAL \inst6|LessThan3~2_combout\ : std_logic;
SIGNAL \inst6|LessThan3~6_combout\ : std_logic;
SIGNAL \inst6|n~29_combout\ : std_logic;
SIGNAL \inst6|Add12~11\ : std_logic;
SIGNAL \inst6|Add12~12_combout\ : std_logic;
SIGNAL \inst6|n~22_combout\ : std_logic;
SIGNAL \inst6|downconversion:n[6]~q\ : std_logic;
SIGNAL \inst6|LessThan3~3_combout\ : std_logic;
SIGNAL \inst6|Add12~13\ : std_logic;
SIGNAL \inst6|Add12~14_combout\ : std_logic;
SIGNAL \inst6|LessThan4~4_combout\ : std_logic;
SIGNAL \inst6|LessThan3~5_combout\ : std_logic;
SIGNAL \inst6|n~14_combout\ : std_logic;
SIGNAL \inst6|n~24_combout\ : std_logic;
SIGNAL \inst6|downconversion:n[7]~q\ : std_logic;
SIGNAL \inst6|LessThan3~4_combout\ : std_logic;
SIGNAL \inst6|n~16_combout\ : std_logic;
SIGNAL \inst6|Add12~0_combout\ : std_logic;
SIGNAL \inst6|n~23_combout\ : std_logic;
SIGNAL \inst6|downconversion:n[0]~q\ : std_logic;
SIGNAL \inst6|Add12~1\ : std_logic;
SIGNAL \inst6|Add12~2_combout\ : std_logic;
SIGNAL \inst6|n~15_combout\ : std_logic;
SIGNAL \inst6|downconversion:n[1]~q\ : std_logic;
SIGNAL \inst6|Equal12~0_combout\ : std_logic;
SIGNAL \inst6|Equal12~2_combout\ : std_logic;
SIGNAL \inst6|Equal12~1_combout\ : std_logic;
SIGNAL \inst6|Equal9~0_combout\ : std_logic;
SIGNAL \inst6|Equal12~3_combout\ : std_logic;
SIGNAL \inst6|downconversion:n[0]~0_combout\ : std_logic;
SIGNAL \inst6|Add12~15\ : std_logic;
SIGNAL \inst6|Add12~16_combout\ : std_logic;
SIGNAL \inst6|n~17_combout\ : std_logic;
SIGNAL \inst6|downconversion:n[8]~q\ : std_logic;
SIGNAL \inst6|Add12~17\ : std_logic;
SIGNAL \inst6|Add12~18_combout\ : std_logic;
SIGNAL \inst6|n~25_combout\ : std_logic;
SIGNAL \inst6|downconversion:n[9]~q\ : std_logic;
SIGNAL \inst6|Add12~19\ : std_logic;
SIGNAL \inst6|Add12~20_combout\ : std_logic;
SIGNAL \inst6|n~31_combout\ : std_logic;
SIGNAL \inst6|downconversion:n[10]~q\ : std_logic;
SIGNAL \inst6|mac_Q~51_combout\ : std_logic;
SIGNAL \inst6|Equal9~3_combout\ : std_logic;
SIGNAL \inst6|Equal9~2_combout\ : std_logic;
SIGNAL \inst6|Equal9~1_combout\ : std_logic;
SIGNAL \inst6|Equal9~4_combout\ : std_logic;
SIGNAL \inst6|sample_data[23]~64_combout\ : std_logic;
SIGNAL \ADC_DBus[10]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[18]~feeder_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[23]~5_combout\ : std_logic;
SIGNAL \inst6|downconversion:m[0]~0_combout\ : std_logic;
SIGNAL \inst6|downconversion:m[0]~q\ : std_logic;
SIGNAL \inst6|m~0_combout\ : std_logic;
SIGNAL \inst6|downconversion:m[1]~q\ : std_logic;
SIGNAL \inst6|Equal2~0_combout\ : std_logic;
SIGNAL \ADC_DBus[9]~input_o\ : std_logic;
SIGNAL \inst6|inbuffer[17]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[8]~input_o\ : std_logic;
SIGNAL \inst6|inbuffer[16]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[7]~input_o\ : std_logic;
SIGNAL \ADC_DBus[6]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[14]~feeder_combout\ : std_logic;
SIGNAL \inst6|inbuffer[14]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[5]~input_o\ : std_logic;
SIGNAL \inst6|inbuffer[13]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[4]~input_o\ : std_logic;
SIGNAL \inst6|inbuffer[12]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[3]~input_o\ : std_logic;
SIGNAL \ADC_DBus[2]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[10]~feeder_combout\ : std_logic;
SIGNAL \inst6|inbuffer[10]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[1]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[9]~feeder_combout\ : std_logic;
SIGNAL \inst6|inbuffer[9]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[0]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[8]~feeder_combout\ : std_logic;
SIGNAL \inst6|inbuffer[8]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[15]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[7]~6_combout\ : std_logic;
SIGNAL \inst6|inbuffer[7]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[14]~input_o\ : std_logic;
SIGNAL \inst6|inbuffer[6]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[13]~input_o\ : std_logic;
SIGNAL \inst6|inbuffer[5]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[12]~input_o\ : std_logic;
SIGNAL \inst0|ADC_Data[4]~feeder_combout\ : std_logic;
SIGNAL \ADC_DBus[11]~input_o\ : std_logic;
SIGNAL \inst6|inbuffer[3]~feeder_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[2]~feeder_combout\ : std_logic;
SIGNAL \inst6|inbuffer[2]~feeder_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[1]~feeder_combout\ : std_logic;
SIGNAL \inst6|inbuffer[1]~feeder_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[0]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add0~0_combout\ : std_logic;
SIGNAL \inst6|Add0~2\ : std_logic;
SIGNAL \inst6|Add0~4\ : std_logic;
SIGNAL \inst6|Add0~6\ : std_logic;
SIGNAL \inst6|Add0~8\ : std_logic;
SIGNAL \inst6|Add0~10\ : std_logic;
SIGNAL \inst6|Add0~12\ : std_logic;
SIGNAL \inst6|Add0~14\ : std_logic;
SIGNAL \inst6|Add0~16\ : std_logic;
SIGNAL \inst6|Add0~18\ : std_logic;
SIGNAL \inst6|Add0~20\ : std_logic;
SIGNAL \inst6|Add0~22\ : std_logic;
SIGNAL \inst6|Add0~24\ : std_logic;
SIGNAL \inst6|Add0~26\ : std_logic;
SIGNAL \inst6|Add0~28\ : std_logic;
SIGNAL \inst6|Add0~30\ : std_logic;
SIGNAL \inst6|Add0~32\ : std_logic;
SIGNAL \inst6|Add0~34\ : std_logic;
SIGNAL \inst6|Add0~36\ : std_logic;
SIGNAL \inst6|Add0~37_combout\ : std_logic;
SIGNAL \inst6|Ia~35_combout\ : std_logic;
SIGNAL \inst6|Equal0~0_combout\ : std_logic;
SIGNAL \inst6|Add0~39_combout\ : std_logic;
SIGNAL \inst6|Add0~40_combout\ : std_logic;
SIGNAL \inst6|Add3~0_combout\ : std_logic;
SIGNAL \inst6|Qa~34_combout\ : std_logic;
SIGNAL \inst6|downconversion:write_pointer[0]~q\ : std_logic;
SIGNAL \inst6|Add3~1\ : std_logic;
SIGNAL \inst6|Add3~2_combout\ : std_logic;
SIGNAL \inst6|downconversion:write_pointer[1]~q\ : std_logic;
SIGNAL \inst6|Add3~3\ : std_logic;
SIGNAL \inst6|Add3~4_combout\ : std_logic;
SIGNAL \inst6|downconversion:write_pointer[2]~q\ : std_logic;
SIGNAL \inst6|Equal7~0_combout\ : std_logic;
SIGNAL \inst6|Add3~5\ : std_logic;
SIGNAL \inst6|Add3~6_combout\ : std_logic;
SIGNAL \inst6|Add3~7\ : std_logic;
SIGNAL \inst6|Add3~9\ : std_logic;
SIGNAL \inst6|Add3~10_combout\ : std_logic;
SIGNAL \inst6|downconversion:write_pointer[5]~q\ : std_logic;
SIGNAL \inst6|Add3~11\ : std_logic;
SIGNAL \inst6|Add3~12_combout\ : std_logic;
SIGNAL \inst6|downconversion:write_pointer[6]~q\ : std_logic;
SIGNAL \inst6|Add3~13\ : std_logic;
SIGNAL \inst6|Add3~14_combout\ : std_logic;
SIGNAL \inst6|write_pointer~2_combout\ : std_logic;
SIGNAL \inst6|downconversion:write_pointer[7]~q\ : std_logic;
SIGNAL \inst6|Add3~15\ : std_logic;
SIGNAL \inst6|Add3~16_combout\ : std_logic;
SIGNAL \inst6|downconversion:write_pointer[8]~q\ : std_logic;
SIGNAL \inst6|Add3~8_combout\ : std_logic;
SIGNAL \inst6|write_pointer~1_combout\ : std_logic;
SIGNAL \inst6|downconversion:write_pointer[4]~q\ : std_logic;
SIGNAL \inst6|Equal7~1_combout\ : std_logic;
SIGNAL \inst6|write_pointer~0_combout\ : std_logic;
SIGNAL \inst6|downconversion:write_pointer[3]~q\ : std_logic;
SIGNAL \inst6|ns~1_combout\ : std_logic;
SIGNAL \inst6|downconversion:ns[0]~q\ : std_logic;
SIGNAL \inst6|ns~0_combout\ : std_logic;
SIGNAL \inst6|mac_Q~154_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~2_combout\ : std_logic;
SIGNAL \inst6|Add8~0_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~3_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~0_combout\ : std_logic;
SIGNAL \inst6|Add8~1\ : std_logic;
SIGNAL \inst6|Add8~2_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~1_combout\ : std_logic;
SIGNAL \inst6|Add8~3\ : std_logic;
SIGNAL \inst6|Add8~4_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~9_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~10_combout\ : std_logic;
SIGNAL \inst6|Add8~5\ : std_logic;
SIGNAL \inst6|Add8~6_combout\ : std_logic;
SIGNAL \inst6|Add9~1\ : std_logic;
SIGNAL \inst6|Add9~2_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~13_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~14_combout\ : std_logic;
SIGNAL \inst6|Add8~7\ : std_logic;
SIGNAL \inst6|Add8~8_combout\ : std_logic;
SIGNAL \inst6|Add9~3\ : std_logic;
SIGNAL \inst6|Add9~4_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~11_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~12_combout\ : std_logic;
SIGNAL \inst6|Add8~9\ : std_logic;
SIGNAL \inst6|Add8~10_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~18_combout\ : std_logic;
SIGNAL \inst6|Add9~5\ : std_logic;
SIGNAL \inst6|Add9~6_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~19_combout\ : std_logic;
SIGNAL \inst6|Add8~11\ : std_logic;
SIGNAL \inst6|Add8~12_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~4_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~20_combout\ : std_logic;
SIGNAL \inst6|Add8~13\ : std_logic;
SIGNAL \inst6|Add8~14_combout\ : std_logic;
SIGNAL \inst6|Add9~7\ : std_logic;
SIGNAL \inst6|Add9~8_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~15_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~16_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~17_combout\ : std_logic;
SIGNAL \inst6|Add8~15\ : std_logic;
SIGNAL \inst6|Add8~17\ : std_logic;
SIGNAL \inst6|Add8~18_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~21_combout\ : std_logic;
SIGNAL \inst6|Add9~9\ : std_logic;
SIGNAL \inst6|Add9~10_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~22_combout\ : std_logic;
SIGNAL \inst6|Add8~16_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~5_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~6_combout\ : std_logic;
SIGNAL \inst6|Add9~0_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~7_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I~8_combout\ : std_logic;
SIGNAL \inst6|Add0~41\ : std_logic;
SIGNAL \inst6|Add0~42_combout\ : std_logic;
SIGNAL \inst6|Add0~43\ : std_logic;
SIGNAL \inst6|Add0~44_combout\ : std_logic;
SIGNAL \inst6|Add0~45\ : std_logic;
SIGNAL \inst6|Add0~46_combout\ : std_logic;
SIGNAL \inst6|Add0~47\ : std_logic;
SIGNAL \inst6|Add0~48_combout\ : std_logic;
SIGNAL \inst6|Add0~49\ : std_logic;
SIGNAL \inst6|Add0~50_combout\ : std_logic;
SIGNAL \inst6|Add0~51\ : std_logic;
SIGNAL \inst6|Add0~52_combout\ : std_logic;
SIGNAL \inst6|Add0~53\ : std_logic;
SIGNAL \inst6|Add0~54_combout\ : std_logic;
SIGNAL \inst6|Add0~55\ : std_logic;
SIGNAL \inst6|Add0~56_combout\ : std_logic;
SIGNAL \inst6|Add0~57\ : std_logic;
SIGNAL \inst6|Add0~58_combout\ : std_logic;
SIGNAL \inst6|Add0~59\ : std_logic;
SIGNAL \inst6|Add0~60_combout\ : std_logic;
SIGNAL \inst6|Add0~61\ : std_logic;
SIGNAL \inst6|Add0~62_combout\ : std_logic;
SIGNAL \inst6|Add0~63\ : std_logic;
SIGNAL \inst6|Add0~65\ : std_logic;
SIGNAL \inst6|Add0~67\ : std_logic;
SIGNAL \inst6|Add0~69\ : std_logic;
SIGNAL \inst6|Add0~71\ : std_logic;
SIGNAL \inst6|Add0~73\ : std_logic;
SIGNAL \inst6|Add0~75\ : std_logic;
SIGNAL \inst6|Add0~76_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[19]~feeder_combout\ : std_logic;
SIGNAL \inst6|inbuffer[19]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add0~77\ : std_logic;
SIGNAL \inst6|Add0~78_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[20]~feeder_combout\ : std_logic;
SIGNAL \inst6|inbuffer[20]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add0~79\ : std_logic;
SIGNAL \inst6|Add0~84_combout\ : std_logic;
SIGNAL \inst0|ADC_Data[21]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add0~85\ : std_logic;
SIGNAL \inst6|Add0~86_combout\ : std_logic;
SIGNAL \inst6|inbuffer[22]~feeder_combout\ : std_logic;
SIGNAL \inst6|Add0~87\ : std_logic;
SIGNAL \inst6|Add0~92_combout\ : std_logic;
SIGNAL \inst6|Add0~93\ : std_logic;
SIGNAL \inst6|Add0~94_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \inst6|mac_I~153_combout\ : std_logic;
SIGNAL \inst6|read_pointer_Q~0_combout\ : std_logic;
SIGNAL \inst6|downconversion:write_pointer_last[6]~q\ : std_logic;
SIGNAL \inst6|read_pointer_Q~15_combout\ : std_logic;
SIGNAL \inst6|downconversion:write_pointer_last[3]~q\ : std_logic;
SIGNAL \inst6|read_pointer_Q~7_combout\ : std_logic;
SIGNAL \inst6|downconversion:write_pointer_last[2]~q\ : std_logic;
SIGNAL \inst6|read_pointer_Q~5_combout\ : std_logic;
SIGNAL \inst6|downconversion:write_pointer_last[1]~q\ : std_logic;
SIGNAL \inst6|read_pointer_Q~3_combout\ : std_logic;
SIGNAL \inst6|downconversion:write_pointer_last[0]~q\ : std_logic;
SIGNAL \inst6|read_pointer_Q~1_combout\ : std_logic;
SIGNAL \inst6|Add5~0_combout\ : std_logic;
SIGNAL \inst6|read_pointer_Q~2_combout\ : std_logic;
SIGNAL \inst6|Add5~1\ : std_logic;
SIGNAL \inst6|Add5~2_combout\ : std_logic;
SIGNAL \inst6|read_pointer_Q~4_combout\ : std_logic;
SIGNAL \inst6|Add5~3\ : std_logic;
SIGNAL \inst6|Add5~4_combout\ : std_logic;
SIGNAL \inst6|read_pointer_Q~6_combout\ : std_logic;
SIGNAL \inst6|Add5~5\ : std_logic;
SIGNAL \inst6|Add5~6_combout\ : std_logic;
SIGNAL \inst6|read_pointer_Q~8_combout\ : std_logic;
SIGNAL \inst6|Add6~0_combout\ : std_logic;
SIGNAL \inst6|Add6~2_combout\ : std_logic;
SIGNAL \inst6|Add5~7\ : std_logic;
SIGNAL \inst6|Add5~8_combout\ : std_logic;
SIGNAL \inst6|Add6~1\ : std_logic;
SIGNAL \inst6|Add6~3_combout\ : std_logic;
SIGNAL \inst6|downconversion:write_pointer_last[4]~q\ : std_logic;
SIGNAL \inst6|read_pointer_Q~11_combout\ : std_logic;
SIGNAL \inst6|read_pointer_Q~12_combout\ : std_logic;
SIGNAL \inst6|Add6~5_combout\ : std_logic;
SIGNAL \inst6|Add5~9\ : std_logic;
SIGNAL \inst6|Add5~10_combout\ : std_logic;
SIGNAL \inst6|Add6~4\ : std_logic;
SIGNAL \inst6|Add6~6_combout\ : std_logic;
SIGNAL \inst6|downconversion:write_pointer_last[5]~q\ : std_logic;
SIGNAL \inst6|read_pointer_Q~13_combout\ : std_logic;
SIGNAL \inst6|read_pointer_Q~14_combout\ : std_logic;
SIGNAL \inst6|Add6~8_combout\ : std_logic;
SIGNAL \inst6|Add5~11\ : std_logic;
SIGNAL \inst6|Add5~12_combout\ : std_logic;
SIGNAL \inst6|read_pointer_Q~16_combout\ : std_logic;
SIGNAL \inst6|Add6~7\ : std_logic;
SIGNAL \inst6|Add6~9_combout\ : std_logic;
SIGNAL \inst6|Add6~11_combout\ : std_logic;
SIGNAL \inst6|Add5~13\ : std_logic;
SIGNAL \inst6|Add5~14_combout\ : std_logic;
SIGNAL \inst6|Add5~17\ : std_logic;
SIGNAL \inst6|Add5~18_combout\ : std_logic;
SIGNAL \inst6|read_pointer_Q~9_combout\ : std_logic;
SIGNAL \inst6|read_pointer_Q~10_combout\ : std_logic;
SIGNAL \inst6|downconversion:write_pointer_last[7]~q\ : std_logic;
SIGNAL \inst6|read_pointer_Q~17_combout\ : std_logic;
SIGNAL \inst6|read_pointer_Q~18_combout\ : std_logic;
SIGNAL \inst6|Add6~10\ : std_logic;
SIGNAL \inst6|Add6~12_combout\ : std_logic;
SIGNAL \inst6|Add6~14_combout\ : std_logic;
SIGNAL \inst6|Add5~15\ : std_logic;
SIGNAL \inst6|Add5~16_combout\ : std_logic;
SIGNAL \inst6|Add6~13\ : std_logic;
SIGNAL \inst6|Add6~15_combout\ : std_logic;
SIGNAL \inst6|downconversion:write_pointer_last[8]~q\ : std_logic;
SIGNAL \inst6|read_pointer_Q~19_combout\ : std_logic;
SIGNAL \inst6|read_pointer_Q~20_combout\ : std_logic;
SIGNAL \inst6|Add6~17_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \inst6|sample_data[23]~12_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0_bypass[4]~feeder_combout\ : std_logic;
SIGNAL \inst6|sample_data[23]~9_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \inst6|sample_data[23]~10_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \inst6|sample_data[23]~11_combout\ : std_logic;
SIGNAL \inst6|sample_data[23]~13_combout\ : std_logic;
SIGNAL \inst6|sample_data[23]~14_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0_bypass[4]~feeder_combout\ : std_logic;
SIGNAL \inst6|sample_data[23]~3_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \inst6|sample_data[23]~6_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \inst6|sample_data[23]~4_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \inst6|sample_data[23]~5_combout\ : std_logic;
SIGNAL \inst6|sample_data[23]~7_combout\ : std_logic;
SIGNAL \inst6|sample_data[23]~8_combout\ : std_logic;
SIGNAL \inst6|sample_data[23]~15_combout\ : std_logic;
SIGNAL \inst6|sample_data[23]~2_combout\ : std_logic;
SIGNAL \inst6|sample_data~16_combout\ : std_logic;
SIGNAL \inst6|Add0~1_combout\ : std_logic;
SIGNAL \inst6|Add0~3_combout\ : std_logic;
SIGNAL \inst6|Add0~5_combout\ : std_logic;
SIGNAL \inst6|Add0~7_combout\ : std_logic;
SIGNAL \inst6|Add0~9_combout\ : std_logic;
SIGNAL \inst6|Add0~11_combout\ : std_logic;
SIGNAL \inst6|Add0~13_combout\ : std_logic;
SIGNAL \inst6|Add0~15_combout\ : std_logic;
SIGNAL \inst6|Add0~17_combout\ : std_logic;
SIGNAL \inst6|Add0~19_combout\ : std_logic;
SIGNAL \inst6|Add0~21_combout\ : std_logic;
SIGNAL \inst6|Add0~23_combout\ : std_logic;
SIGNAL \inst6|Add0~38\ : std_logic;
SIGNAL \inst6|Add0~80_combout\ : std_logic;
SIGNAL \inst6|Add0~81\ : std_logic;
SIGNAL \inst6|Add0~82_combout\ : std_logic;
SIGNAL \inst6|Add0~83\ : std_logic;
SIGNAL \inst6|Add0~88_combout\ : std_logic;
SIGNAL \inst6|Add0~89\ : std_logic;
SIGNAL \inst6|Add0~90_combout\ : std_logic;
SIGNAL \inst6|Add0~91\ : std_logic;
SIGNAL \inst6|Add0~96_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \inst6|sample_data~17_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst6|sample_data~18_combout\ : std_logic;
SIGNAL \inst6|sample_data~19_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \inst6|sample_data~20_combout\ : std_logic;
SIGNAL \inst6|sample_data~21_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \inst6|sample_data~22_combout\ : std_logic;
SIGNAL \inst6|sample_data~23_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \inst6|sample_data~24_combout\ : std_logic;
SIGNAL \inst6|sample_data~25_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst6|sample_data~26_combout\ : std_logic;
SIGNAL \inst6|sample_data~27_combout\ : std_logic;
SIGNAL \inst6|LessThan5~0_combout\ : std_logic;
SIGNAL \inst6|LessThan5~1_combout\ : std_logic;
SIGNAL \inst6|LessThan5~2_combout\ : std_logic;
SIGNAL \inst6|LessThan5~3_combout\ : std_logic;
SIGNAL \inst6|Add11~1\ : std_logic;
SIGNAL \inst6|Add11~2_combout\ : std_logic;
SIGNAL \inst6|Add10~1\ : std_logic;
SIGNAL \inst6|Add10~4_combout\ : std_logic;
SIGNAL \inst6|LessThan4~2_combout\ : std_logic;
SIGNAL \inst6|LessThan4~3_combout\ : std_logic;
SIGNAL \inst6|Add10~28_combout\ : std_logic;
SIGNAL \inst6|downconversion:nn[2]~q\ : std_logic;
SIGNAL \inst6|Add10~14_combout\ : std_logic;
SIGNAL \inst6|tap~7_combout\ : std_logic;
SIGNAL \inst6|tap[6]~2_combout\ : std_logic;
SIGNAL \inst6|downconversion:nn[0]~q\ : std_logic;
SIGNAL \inst6|nn~0_combout\ : std_logic;
SIGNAL \inst6|tap~11_combout\ : std_logic;
SIGNAL \inst6|Add10~5\ : std_logic;
SIGNAL \inst6|Add10~7\ : std_logic;
SIGNAL \inst6|Add10~8_combout\ : std_logic;
SIGNAL \inst6|Add10~26_combout\ : std_logic;
SIGNAL \inst6|downconversion:nn[4]~q\ : std_logic;
SIGNAL \inst6|Add11~3\ : std_logic;
SIGNAL \inst6|Add11~5\ : std_logic;
SIGNAL \inst6|Add11~6_combout\ : std_logic;
SIGNAL \inst6|Add10~12_combout\ : std_logic;
SIGNAL \inst6|tap~5_combout\ : std_logic;
SIGNAL \inst6|Add11~0_combout\ : std_logic;
SIGNAL \inst6|Add10~0_combout\ : std_logic;
SIGNAL \inst6|Add10~24_combout\ : std_logic;
SIGNAL \inst6|downconversion:nn[1]~q\ : std_logic;
SIGNAL \inst6|Add10~2_combout\ : std_logic;
SIGNAL \inst6|tap~3_combout\ : std_logic;
SIGNAL \inst6|Add10~9\ : std_logic;
SIGNAL \inst6|Add10~10_combout\ : std_logic;
SIGNAL \inst6|Add10~25_combout\ : std_logic;
SIGNAL \inst6|downconversion:nn[5]~q\ : std_logic;
SIGNAL \inst6|Add11~7\ : std_logic;
SIGNAL \inst6|Add11~8_combout\ : std_logic;
SIGNAL \inst6|Add10~3_combout\ : std_logic;
SIGNAL \inst6|tap~4_combout\ : std_logic;
SIGNAL \inst6|Mux5~2_combout\ : std_logic;
SIGNAL \inst6|Add10~6_combout\ : std_logic;
SIGNAL \inst6|Add10~27_combout\ : std_logic;
SIGNAL \inst6|downconversion:nn[3]~q\ : std_logic;
SIGNAL \inst6|Add11~4_combout\ : std_logic;
SIGNAL \inst6|Add10~13_combout\ : std_logic;
SIGNAL \inst6|tap~6_combout\ : std_logic;
SIGNAL \inst6|Mux5~1_combout\ : std_logic;
SIGNAL \inst6|Mux5~3_combout\ : std_logic;
SIGNAL \inst6|Mux5~4_combout\ : std_logic;
SIGNAL \inst6|Mux5~0_combout\ : std_logic;
SIGNAL \inst6|Mux5~5_combout\ : std_logic;
SIGNAL \inst6|Add10~11\ : std_logic;
SIGNAL \inst6|Add10~17\ : std_logic;
SIGNAL \inst6|Add10~19\ : std_logic;
SIGNAL \inst6|Add10~20_combout\ : std_logic;
SIGNAL \inst6|Add11~9\ : std_logic;
SIGNAL \inst6|Add11~11\ : std_logic;
SIGNAL \inst6|Add11~13\ : std_logic;
SIGNAL \inst6|Add11~14_combout\ : std_logic;
SIGNAL \inst6|Add10~29_combout\ : std_logic;
SIGNAL \inst6|downconversion:nn[8]~q\ : std_logic;
SIGNAL \inst6|Add10~15_combout\ : std_logic;
SIGNAL \inst6|tap~8_combout\ : std_logic;
SIGNAL \inst6|Add10~18_combout\ : std_logic;
SIGNAL \inst6|Add11~12_combout\ : std_logic;
SIGNAL \inst6|Add10~31_combout\ : std_logic;
SIGNAL \inst6|downconversion:nn[7]~q\ : std_logic;
SIGNAL \inst6|Add10~23_combout\ : std_logic;
SIGNAL \inst6|tap~10_combout\ : std_logic;
SIGNAL \inst6|Add10~16_combout\ : std_logic;
SIGNAL \inst6|Add10~30_combout\ : std_logic;
SIGNAL \inst6|downconversion:nn[6]~q\ : std_logic;
SIGNAL \inst6|Add11~10_combout\ : std_logic;
SIGNAL \inst6|Add10~22_combout\ : std_logic;
SIGNAL \inst6|tap~9_combout\ : std_logic;
SIGNAL \inst6|Mux23~0_combout\ : std_logic;
SIGNAL \inst6|Mux0~13_combout\ : std_logic;
SIGNAL \inst6|Mux0~28_combout\ : std_logic;
SIGNAL \inst6|Mux0~12_combout\ : std_logic;
SIGNAL \inst6|Mux0~15_combout\ : std_logic;
SIGNAL \inst6|Mux0~10_combout\ : std_logic;
SIGNAL \inst6|Mux0~7_combout\ : std_logic;
SIGNAL \inst6|Mux0~8_combout\ : std_logic;
SIGNAL \inst6|Mux0~9_combout\ : std_logic;
SIGNAL \inst6|Mux0~11_combout\ : std_logic;
SIGNAL \inst6|Mux0~16_combout\ : std_logic;
SIGNAL \inst6|Mux0~17_combout\ : std_logic;
SIGNAL \inst6|Mux0~19_combout\ : std_logic;
SIGNAL \inst6|Mux0~18_combout\ : std_logic;
SIGNAL \inst6|Mux0~20_combout\ : std_logic;
SIGNAL \inst6|Mux0~21_combout\ : std_logic;
SIGNAL \inst6|Mux0~3_combout\ : std_logic;
SIGNAL \inst6|Mux0~4_combout\ : std_logic;
SIGNAL \inst6|Mux0~5_combout\ : std_logic;
SIGNAL \inst6|Mux0~2_combout\ : std_logic;
SIGNAL \inst6|Mux0~6_combout\ : std_logic;
SIGNAL \inst6|Mux0~22_combout\ : std_logic;
SIGNAL \inst6|Mux5~6_combout\ : std_logic;
SIGNAL \inst6|Mux4~4_combout\ : std_logic;
SIGNAL \inst6|Mux4~2_combout\ : std_logic;
SIGNAL \inst6|Mux4~1_combout\ : std_logic;
SIGNAL \inst6|Mux4~3_combout\ : std_logic;
SIGNAL \inst6|Mux4~0_combout\ : std_logic;
SIGNAL \inst6|Mux4~5_combout\ : std_logic;
SIGNAL \inst6|Mux4~6_combout\ : std_logic;
SIGNAL \inst6|Mux3~0_combout\ : std_logic;
SIGNAL \inst6|Mux3~1_combout\ : std_logic;
SIGNAL \inst6|Mux0~23_combout\ : std_logic;
SIGNAL \inst6|Mux3~2_combout\ : std_logic;
SIGNAL \inst6|Mux3~3_combout\ : std_logic;
SIGNAL \inst6|Mux3~4_combout\ : std_logic;
SIGNAL \inst6|Mux2~0_combout\ : std_logic;
SIGNAL \inst6|Mux2~2_combout\ : std_logic;
SIGNAL \inst6|Mux0~24_combout\ : std_logic;
SIGNAL \inst6|Mux2~1_combout\ : std_logic;
SIGNAL \inst6|Mux2~3_combout\ : std_logic;
SIGNAL \inst6|Mux2~4_combout\ : std_logic;
SIGNAL \inst6|Mux1~0_combout\ : std_logic;
SIGNAL \inst6|Mux1~4_combout\ : std_logic;
SIGNAL \inst6|Mux1~2_combout\ : std_logic;
SIGNAL \inst6|Mux1~1_combout\ : std_logic;
SIGNAL \inst6|Mux1~3_combout\ : std_logic;
SIGNAL \inst6|Mux1~5_combout\ : std_logic;
SIGNAL \inst6|Mux1~6_combout\ : std_logic;
SIGNAL \inst6|Mux0~25_combout\ : std_logic;
SIGNAL \inst6|Mux0~26_combout\ : std_logic;
SIGNAL \inst6|Mux0~27_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~dataout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~0\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult7~5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mux11~18_combout\ : std_logic;
SIGNAL \inst6|Mux11~19_combout\ : std_logic;
SIGNAL \inst6|Mux11~20_combout\ : std_logic;
SIGNAL \inst6|Mux11~21_combout\ : std_logic;
SIGNAL \inst6|Mux11~22_combout\ : std_logic;
SIGNAL \inst6|Mux11~16_combout\ : std_logic;
SIGNAL \inst6|Mux11~12_combout\ : std_logic;
SIGNAL \inst6|Mux11~14_combout\ : std_logic;
SIGNAL \inst6|Mux11~13_combout\ : std_logic;
SIGNAL \inst6|Mux11~15_combout\ : std_logic;
SIGNAL \inst6|Mux11~17_combout\ : std_logic;
SIGNAL \inst6|Mux11~23_combout\ : std_logic;
SIGNAL \inst6|Mux11~7_combout\ : std_logic;
SIGNAL \inst6|Mux11~8_combout\ : std_logic;
SIGNAL \inst6|Mux11~9_combout\ : std_logic;
SIGNAL \inst6|Mux11~10_combout\ : std_logic;
SIGNAL \inst6|Mux11~6_combout\ : std_logic;
SIGNAL \inst6|Mux11~11_combout\ : std_logic;
SIGNAL \inst6|Mux11~25_combout\ : std_logic;
SIGNAL \inst6|Mux11~24_combout\ : std_logic;
SIGNAL \inst6|Mux11~26_combout\ : std_logic;
SIGNAL \inst6|Mux11~27_combout\ : std_logic;
SIGNAL \inst6|Mux11~28_combout\ : std_logic;
SIGNAL \inst6|Mux11~29_combout\ : std_logic;
SIGNAL \inst6|Mux11~1_combout\ : std_logic;
SIGNAL \inst6|Mux11~2_combout\ : std_logic;
SIGNAL \inst6|Mux11~3_combout\ : std_logic;
SIGNAL \inst6|Mux11~4_combout\ : std_logic;
SIGNAL \inst6|Mux11~0_combout\ : std_logic;
SIGNAL \inst6|Mux11~5_combout\ : std_logic;
SIGNAL \inst6|Mux11~30_combout\ : std_logic;
SIGNAL \inst6|Mux10~0_combout\ : std_logic;
SIGNAL \inst6|Mux10~1_combout\ : std_logic;
SIGNAL \inst6|Mux10~2_combout\ : std_logic;
SIGNAL \inst6|Mux10~3_combout\ : std_logic;
SIGNAL \inst6|Mux10~4_combout\ : std_logic;
SIGNAL \inst6|Mux10~17_combout\ : std_logic;
SIGNAL \inst6|Mux10~18_combout\ : std_logic;
SIGNAL \inst6|Mux10~19_combout\ : std_logic;
SIGNAL \inst6|Mux10~20_combout\ : std_logic;
SIGNAL \inst6|Mux10~11_combout\ : std_logic;
SIGNAL \inst6|Mux10~15_combout\ : std_logic;
SIGNAL \inst6|Mux10~12_combout\ : std_logic;
SIGNAL \inst6|Mux10~13_combout\ : std_logic;
SIGNAL \inst6|Mux10~14_combout\ : std_logic;
SIGNAL \inst6|Mux10~16_combout\ : std_logic;
SIGNAL \inst6|Mux10~21_combout\ : std_logic;
SIGNAL \inst6|Mux10~23_combout\ : std_logic;
SIGNAL \inst6|Mux10~22_combout\ : std_logic;
SIGNAL \inst6|Mux10~24_combout\ : std_logic;
SIGNAL \inst6|Mux10~25_combout\ : std_logic;
SIGNAL \inst6|Mux10~26_combout\ : std_logic;
SIGNAL \inst6|Mux10~27_combout\ : std_logic;
SIGNAL \inst6|Mux10~7_combout\ : std_logic;
SIGNAL \inst6|Mux10~6_combout\ : std_logic;
SIGNAL \inst6|Mux10~8_combout\ : std_logic;
SIGNAL \inst6|Mux10~9_combout\ : std_logic;
SIGNAL \inst6|Mux10~5_combout\ : std_logic;
SIGNAL \inst6|Mux10~10_combout\ : std_logic;
SIGNAL \inst6|Mux10~28_combout\ : std_logic;
SIGNAL \inst6|Mux9~1_combout\ : std_logic;
SIGNAL \inst6|Mux9~2_combout\ : std_logic;
SIGNAL \inst6|Mux9~3_combout\ : std_logic;
SIGNAL \inst6|Mux9~4_combout\ : std_logic;
SIGNAL \inst6|Mux9~0_combout\ : std_logic;
SIGNAL \inst6|Mux9~5_combout\ : std_logic;
SIGNAL \inst6|Mux9~21_combout\ : std_logic;
SIGNAL \inst6|Mux9~20_combout\ : std_logic;
SIGNAL \inst6|Mux9~22_combout\ : std_logic;
SIGNAL \inst6|Mux9~23_combout\ : std_logic;
SIGNAL \inst6|Mux9~19_combout\ : std_logic;
SIGNAL \inst6|Mux9~24_combout\ : std_logic;
SIGNAL \inst6|Mux9~15_combout\ : std_logic;
SIGNAL \inst6|Mux0~14_combout\ : std_logic;
SIGNAL \inst6|Mux9~16_combout\ : std_logic;
SIGNAL \inst6|Mux9~17_combout\ : std_logic;
SIGNAL \inst6|Mux9~13_combout\ : std_logic;
SIGNAL \inst6|Mux9~10_combout\ : std_logic;
SIGNAL \inst6|Mux9~11_combout\ : std_logic;
SIGNAL \inst6|Mux9~12_combout\ : std_logic;
SIGNAL \inst6|Mux9~14_combout\ : std_logic;
SIGNAL \inst6|Mux9~18_combout\ : std_logic;
SIGNAL \inst6|Mux9~8_combout\ : std_logic;
SIGNAL \inst6|Mux9~6_combout\ : std_logic;
SIGNAL \inst6|Mux9~7_combout\ : std_logic;
SIGNAL \inst6|Mux9~9_combout\ : std_logic;
SIGNAL \inst6|Mux9~25_combout\ : std_logic;
SIGNAL \inst6|Mux9~26_combout\ : std_logic;
SIGNAL \inst6|Mux8~0_combout\ : std_logic;
SIGNAL \inst6|Mux8~4_combout\ : std_logic;
SIGNAL \inst6|Mux8~2_combout\ : std_logic;
SIGNAL \inst6|Mux8~1_combout\ : std_logic;
SIGNAL \inst6|Mux8~3_combout\ : std_logic;
SIGNAL \inst6|Mux8~5_combout\ : std_logic;
SIGNAL \inst6|Mux8~7_combout\ : std_logic;
SIGNAL \inst6|Mux8~8_combout\ : std_logic;
SIGNAL \inst6|Mux8~9_combout\ : std_logic;
SIGNAL \inst6|Mux8~10_combout\ : std_logic;
SIGNAL \inst6|Mux8~6_combout\ : std_logic;
SIGNAL \inst6|Mux8~11_combout\ : std_logic;
SIGNAL \inst6|Mux8~12_combout\ : std_logic;
SIGNAL \inst6|Mux8~13_combout\ : std_logic;
SIGNAL \inst6|Mux7~1_combout\ : std_logic;
SIGNAL \inst6|Mux7~2_combout\ : std_logic;
SIGNAL \inst6|Mux7~3_combout\ : std_logic;
SIGNAL \inst6|Mux7~4_combout\ : std_logic;
SIGNAL \inst6|Mux7~0_combout\ : std_logic;
SIGNAL \inst6|Mux7~5_combout\ : std_logic;
SIGNAL \inst6|Mux7~6_combout\ : std_logic;
SIGNAL \inst6|Mux7~10_combout\ : std_logic;
SIGNAL \inst6|Mux7~7_combout\ : std_logic;
SIGNAL \inst6|Mux7~8_combout\ : std_logic;
SIGNAL \inst6|Mux7~9_combout\ : std_logic;
SIGNAL \inst6|Mux7~11_combout\ : std_logic;
SIGNAL \inst6|Mux7~12_combout\ : std_logic;
SIGNAL \inst6|Mux7~13_combout\ : std_logic;
SIGNAL \inst6|Mux6~6_combout\ : std_logic;
SIGNAL \inst6|Mux6~9_combout\ : std_logic;
SIGNAL \inst6|Mux6~7_combout\ : std_logic;
SIGNAL \inst6|Mux6~8_combout\ : std_logic;
SIGNAL \inst6|Mux6~10_combout\ : std_logic;
SIGNAL \inst6|Mux6~11_combout\ : std_logic;
SIGNAL \inst6|Mux6~4_combout\ : std_logic;
SIGNAL \inst6|Mux6~1_combout\ : std_logic;
SIGNAL \inst6|Mux6~2_combout\ : std_logic;
SIGNAL \inst6|Mux6~3_combout\ : std_logic;
SIGNAL \inst6|Mux6~0_combout\ : std_logic;
SIGNAL \inst6|Mux6~5_combout\ : std_logic;
SIGNAL \inst6|Mux6~12_combout\ : std_logic;
SIGNAL \inst6|Mux23~19_combout\ : std_logic;
SIGNAL \inst6|Mux23~23_combout\ : std_logic;
SIGNAL \inst6|Mux23~21_combout\ : std_logic;
SIGNAL \inst6|Mux23~20_combout\ : std_logic;
SIGNAL \inst6|Mux23~22_combout\ : std_logic;
SIGNAL \inst6|Mux23~24_combout\ : std_logic;
SIGNAL \inst6|Mux23~13_combout\ : std_logic;
SIGNAL \inst6|Mux23~14_combout\ : std_logic;
SIGNAL \inst6|Mux23~15_combout\ : std_logic;
SIGNAL \inst6|Mux23~16_combout\ : std_logic;
SIGNAL \inst6|Mux23~17_combout\ : std_logic;
SIGNAL \inst6|Mux23~18_combout\ : std_logic;
SIGNAL \inst6|Mux23~25_combout\ : std_logic;
SIGNAL \inst6|Mux23~26_combout\ : std_logic;
SIGNAL \inst6|Mux23~28_combout\ : std_logic;
SIGNAL \inst6|Mux23~27_combout\ : std_logic;
SIGNAL \inst6|Mux23~29_combout\ : std_logic;
SIGNAL \inst6|Mux23~30_combout\ : std_logic;
SIGNAL \inst6|Mux23~31_combout\ : std_logic;
SIGNAL \inst6|Mux23~11_combout\ : std_logic;
SIGNAL \inst6|Mux23~9_combout\ : std_logic;
SIGNAL \inst6|Mux23~8_combout\ : std_logic;
SIGNAL \inst6|Mux23~10_combout\ : std_logic;
SIGNAL \inst6|Mux23~7_combout\ : std_logic;
SIGNAL \inst6|Mux23~12_combout\ : std_logic;
SIGNAL \inst6|Mux23~32_combout\ : std_logic;
SIGNAL \inst6|Mux23~5_combout\ : std_logic;
SIGNAL \inst6|Mux23~1_combout\ : std_logic;
SIGNAL \inst6|Mux23~3_combout\ : std_logic;
SIGNAL \inst6|Mux23~2_combout\ : std_logic;
SIGNAL \inst6|Mux23~4_combout\ : std_logic;
SIGNAL \inst6|Mux23~6_combout\ : std_logic;
SIGNAL \inst6|Mux23~33_combout\ : std_logic;
SIGNAL \inst6|Mux22~13_combout\ : std_logic;
SIGNAL \inst6|Mux22~14_combout\ : std_logic;
SIGNAL \inst6|Mux22~15_combout\ : std_logic;
SIGNAL \inst6|Mux22~12_combout\ : std_logic;
SIGNAL \inst6|Mux22~16_combout\ : std_logic;
SIGNAL \inst6|Mux22~18_combout\ : std_logic;
SIGNAL \inst6|Mux22~19_combout\ : std_logic;
SIGNAL \inst6|Mux22~20_combout\ : std_logic;
SIGNAL \inst6|Mux22~17_combout\ : std_logic;
SIGNAL \inst6|Mux22~21_combout\ : std_logic;
SIGNAL \inst6|Mux22~22_combout\ : std_logic;
SIGNAL \inst6|Mux22~24_combout\ : std_logic;
SIGNAL \inst6|Mux22~25_combout\ : std_logic;
SIGNAL \inst6|Mux22~26_combout\ : std_logic;
SIGNAL \inst6|Mux22~27_combout\ : std_logic;
SIGNAL \inst6|Mux22~23_combout\ : std_logic;
SIGNAL \inst6|Mux22~28_combout\ : std_logic;
SIGNAL \inst6|Mux22~8_combout\ : std_logic;
SIGNAL \inst6|Mux22~7_combout\ : std_logic;
SIGNAL \inst6|Mux22~9_combout\ : std_logic;
SIGNAL \inst6|Mux22~10_combout\ : std_logic;
SIGNAL \inst6|Mux22~6_combout\ : std_logic;
SIGNAL \inst6|Mux22~11_combout\ : std_logic;
SIGNAL \inst6|Mux22~29_combout\ : std_logic;
SIGNAL \inst6|Mux22~4_combout\ : std_logic;
SIGNAL \inst6|Mux22~0_combout\ : std_logic;
SIGNAL \inst6|Mux22~1_combout\ : std_logic;
SIGNAL \inst6|Mux22~2_combout\ : std_logic;
SIGNAL \inst6|Mux22~3_combout\ : std_logic;
SIGNAL \inst6|Mux22~5_combout\ : std_logic;
SIGNAL \inst6|Mux22~30_combout\ : std_logic;
SIGNAL \inst6|Mux21~7_combout\ : std_logic;
SIGNAL \inst6|Mux21~8_combout\ : std_logic;
SIGNAL \inst6|Mux21~9_combout\ : std_logic;
SIGNAL \inst6|Mux21~10_combout\ : std_logic;
SIGNAL \inst6|Mux21~6_combout\ : std_logic;
SIGNAL \inst6|Mux21~11_combout\ : std_logic;
SIGNAL \inst6|Mux21~22_combout\ : std_logic;
SIGNAL \inst6|Mux21~24_combout\ : std_logic;
SIGNAL \inst6|Mux21~23_combout\ : std_logic;
SIGNAL \inst6|Mux21~25_combout\ : std_logic;
SIGNAL \inst6|Mux21~26_combout\ : std_logic;
SIGNAL \inst6|Mux21~27_combout\ : std_logic;
SIGNAL \inst6|Mux21~19_combout\ : std_logic;
SIGNAL \inst6|Mux21~17_combout\ : std_logic;
SIGNAL \inst6|Mux21~18_combout\ : std_logic;
SIGNAL \inst6|Mux21~20_combout\ : std_logic;
SIGNAL \inst6|Mux21~15_combout\ : std_logic;
SIGNAL \inst6|Mux21~13_combout\ : std_logic;
SIGNAL \inst6|Mux21~14_combout\ : std_logic;
SIGNAL \inst6|Mux21~12_combout\ : std_logic;
SIGNAL \inst6|Mux21~16_combout\ : std_logic;
SIGNAL \inst6|Mux21~21_combout\ : std_logic;
SIGNAL \inst6|Mux21~28_combout\ : std_logic;
SIGNAL \inst6|Mux21~4_combout\ : std_logic;
SIGNAL \inst6|Mux21~0_combout\ : std_logic;
SIGNAL \inst6|Mux21~2_combout\ : std_logic;
SIGNAL \inst6|Mux21~1_combout\ : std_logic;
SIGNAL \inst6|Mux21~3_combout\ : std_logic;
SIGNAL \inst6|Mux21~5_combout\ : std_logic;
SIGNAL \inst6|Mux21~29_combout\ : std_logic;
SIGNAL \inst6|Mux20~2_combout\ : std_logic;
SIGNAL \inst6|Mux20~1_combout\ : std_logic;
SIGNAL \inst6|Mux20~3_combout\ : std_logic;
SIGNAL \inst6|Mux20~4_combout\ : std_logic;
SIGNAL \inst6|Mux20~0_combout\ : std_logic;
SIGNAL \inst6|Mux20~5_combout\ : std_logic;
SIGNAL \inst6|Mux20~16_combout\ : std_logic;
SIGNAL \inst6|Mux20~14_combout\ : std_logic;
SIGNAL \inst6|Mux20~13_combout\ : std_logic;
SIGNAL \inst6|Mux20~15_combout\ : std_logic;
SIGNAL \inst6|Mux20~12_combout\ : std_logic;
SIGNAL \inst6|Mux20~17_combout\ : std_logic;
SIGNAL \inst6|Mux20~18_combout\ : std_logic;
SIGNAL \inst6|Mux20~30_combout\ : std_logic;
SIGNAL \inst6|Mux20~31_combout\ : std_logic;
SIGNAL \inst6|Mux20~19_combout\ : std_logic;
SIGNAL \inst6|Mux20~20_combout\ : std_logic;
SIGNAL \inst6|Mux20~21_combout\ : std_logic;
SIGNAL \inst6|Mux20~10_combout\ : std_logic;
SIGNAL \inst6|Mux20~7_combout\ : std_logic;
SIGNAL \inst6|Mux20~8_combout\ : std_logic;
SIGNAL \inst6|Mux20~9_combout\ : std_logic;
SIGNAL \inst6|Mux20~6_combout\ : std_logic;
SIGNAL \inst6|Mux20~11_combout\ : std_logic;
SIGNAL \inst6|Mux20~26_combout\ : std_logic;
SIGNAL \inst6|Mux20~24_combout\ : std_logic;
SIGNAL \inst6|Mux20~23_combout\ : std_logic;
SIGNAL \inst6|Mux20~25_combout\ : std_logic;
SIGNAL \inst6|Mux20~22_combout\ : std_logic;
SIGNAL \inst6|Mux20~27_combout\ : std_logic;
SIGNAL \inst6|Mux20~28_combout\ : std_logic;
SIGNAL \inst6|Mux20~29_combout\ : std_logic;
SIGNAL \inst6|Mux19~13_combout\ : std_logic;
SIGNAL \inst6|Mux19~14_combout\ : std_logic;
SIGNAL \inst6|Mux19~15_combout\ : std_logic;
SIGNAL \inst6|Mux19~16_combout\ : std_logic;
SIGNAL \inst6|Mux19~12_combout\ : std_logic;
SIGNAL \inst6|Mux19~17_combout\ : std_logic;
SIGNAL \inst6|Mux19~19_combout\ : std_logic;
SIGNAL \inst6|Mux17~0_combout\ : std_logic;
SIGNAL \inst6|Mux17~1_combout\ : std_logic;
SIGNAL \inst6|Mux19~18_combout\ : std_logic;
SIGNAL \inst6|Mux19~20_combout\ : std_logic;
SIGNAL \inst6|Mux19~21_combout\ : std_logic;
SIGNAL \inst6|Mux19~8_combout\ : std_logic;
SIGNAL \inst6|Mux19~7_combout\ : std_logic;
SIGNAL \inst6|Mux19~9_combout\ : std_logic;
SIGNAL \inst6|Mux19~6_combout\ : std_logic;
SIGNAL \inst6|Mux19~10_combout\ : std_logic;
SIGNAL \inst6|Mux19~11_combout\ : std_logic;
SIGNAL \inst6|Mux19~22_combout\ : std_logic;
SIGNAL \inst6|Mux19~26_combout\ : std_logic;
SIGNAL \inst6|Mux19~23_combout\ : std_logic;
SIGNAL \inst6|Mux19~24_combout\ : std_logic;
SIGNAL \inst6|Mux19~25_combout\ : std_logic;
SIGNAL \inst6|Mux19~27_combout\ : std_logic;
SIGNAL \inst6|Mux19~28_combout\ : std_logic;
SIGNAL \inst6|Mux19~4_combout\ : std_logic;
SIGNAL \inst6|Mux19~2_combout\ : std_logic;
SIGNAL \inst6|Mux19~1_combout\ : std_logic;
SIGNAL \inst6|Mux19~3_combout\ : std_logic;
SIGNAL \inst6|Mux19~0_combout\ : std_logic;
SIGNAL \inst6|Mux19~5_combout\ : std_logic;
SIGNAL \inst6|Mux19~29_combout\ : std_logic;
SIGNAL \inst6|Mux18~6_combout\ : std_logic;
SIGNAL \inst6|Mux18~7_combout\ : std_logic;
SIGNAL \inst6|Mux18~8_combout\ : std_logic;
SIGNAL \inst6|Mux18~9_combout\ : std_logic;
SIGNAL \inst6|Mux18~10_combout\ : std_logic;
SIGNAL \inst6|Mux18~11_combout\ : std_logic;
SIGNAL \inst6|Mux18~22_combout\ : std_logic;
SIGNAL \inst6|Mux18~26_combout\ : std_logic;
SIGNAL \inst6|Mux18~24_combout\ : std_logic;
SIGNAL \inst6|Mux18~23_combout\ : std_logic;
SIGNAL \inst6|Mux18~25_combout\ : std_logic;
SIGNAL \inst6|Mux18~27_combout\ : std_logic;
SIGNAL \inst6|Mux18~19_combout\ : std_logic;
SIGNAL \inst6|Mux18~30_combout\ : std_logic;
SIGNAL \inst6|Mux18~31_combout\ : std_logic;
SIGNAL \inst6|Mux18~18_combout\ : std_logic;
SIGNAL \inst6|Mux18~20_combout\ : std_logic;
SIGNAL \inst6|Mux18~13_combout\ : std_logic;
SIGNAL \inst6|Mux18~14_combout\ : std_logic;
SIGNAL \inst6|Mux18~15_combout\ : std_logic;
SIGNAL \inst6|Mux18~16_combout\ : std_logic;
SIGNAL \inst6|Mux18~12_combout\ : std_logic;
SIGNAL \inst6|Mux18~17_combout\ : std_logic;
SIGNAL \inst6|Mux18~21_combout\ : std_logic;
SIGNAL \inst6|Mux18~28_combout\ : std_logic;
SIGNAL \inst6|Mux18~1_combout\ : std_logic;
SIGNAL \inst6|Mux18~2_combout\ : std_logic;
SIGNAL \inst6|Mux18~3_combout\ : std_logic;
SIGNAL \inst6|Mux18~4_combout\ : std_logic;
SIGNAL \inst6|Mux18~0_combout\ : std_logic;
SIGNAL \inst6|Mux18~5_combout\ : std_logic;
SIGNAL \inst6|Mux18~29_combout\ : std_logic;
SIGNAL \inst6|Mux17~15_combout\ : std_logic;
SIGNAL \inst6|Mux17~16_combout\ : std_logic;
SIGNAL \inst6|Mux17~17_combout\ : std_logic;
SIGNAL \inst6|Mux17~18_combout\ : std_logic;
SIGNAL \inst6|Mux17~14_combout\ : std_logic;
SIGNAL \inst6|Mux17~19_combout\ : std_logic;
SIGNAL \inst6|Mux17~20_combout\ : std_logic;
SIGNAL \inst6|Mux17~21_combout\ : std_logic;
SIGNAL \inst6|Mux17~22_combout\ : std_logic;
SIGNAL \inst6|Mux17~23_combout\ : std_logic;
SIGNAL \inst6|Mux17~9_combout\ : std_logic;
SIGNAL \inst6|Mux17~10_combout\ : std_logic;
SIGNAL \inst6|Mux17~11_combout\ : std_logic;
SIGNAL \inst6|Mux17~12_combout\ : std_logic;
SIGNAL \inst6|Mux17~8_combout\ : std_logic;
SIGNAL \inst6|Mux17~13_combout\ : std_logic;
SIGNAL \inst6|Mux17~28_combout\ : std_logic;
SIGNAL \inst6|Mux17~24_combout\ : std_logic;
SIGNAL \inst6|Mux17~26_combout\ : std_logic;
SIGNAL \inst6|Mux17~25_combout\ : std_logic;
SIGNAL \inst6|Mux17~27_combout\ : std_logic;
SIGNAL \inst6|Mux17~29_combout\ : std_logic;
SIGNAL \inst6|Mux17~30_combout\ : std_logic;
SIGNAL \inst6|Mux17~4_combout\ : std_logic;
SIGNAL \inst6|Mux17~3_combout\ : std_logic;
SIGNAL \inst6|Mux17~5_combout\ : std_logic;
SIGNAL \inst6|Mux17~6_combout\ : std_logic;
SIGNAL \inst6|Mux17~2_combout\ : std_logic;
SIGNAL \inst6|Mux17~7_combout\ : std_logic;
SIGNAL \inst6|Mux17~31_combout\ : std_logic;
SIGNAL \inst6|Mux16~0_combout\ : std_logic;
SIGNAL \inst6|Mux16~4_combout\ : std_logic;
SIGNAL \inst6|Mux16~2_combout\ : std_logic;
SIGNAL \inst6|Mux16~1_combout\ : std_logic;
SIGNAL \inst6|Mux16~3_combout\ : std_logic;
SIGNAL \inst6|Mux16~5_combout\ : std_logic;
SIGNAL \inst6|Mux16~19_combout\ : std_logic;
SIGNAL \inst6|Mux16~17_combout\ : std_logic;
SIGNAL \inst6|Mux16~18_combout\ : std_logic;
SIGNAL \inst6|Mux16~20_combout\ : std_logic;
SIGNAL \inst6|Mux16~15_combout\ : std_logic;
SIGNAL \inst6|Mux16~12_combout\ : std_logic;
SIGNAL \inst6|Mux13~0_combout\ : std_logic;
SIGNAL \inst6|Mux16~13_combout\ : std_logic;
SIGNAL \inst6|Mux16~14_combout\ : std_logic;
SIGNAL \inst6|Mux16~16_combout\ : std_logic;
SIGNAL \inst6|Mux16~21_combout\ : std_logic;
SIGNAL \inst6|Mux16~10_combout\ : std_logic;
SIGNAL \inst6|Mux16~6_combout\ : std_logic;
SIGNAL \inst6|Mux16~8_combout\ : std_logic;
SIGNAL \inst6|Mux16~7_combout\ : std_logic;
SIGNAL \inst6|Mux16~9_combout\ : std_logic;
SIGNAL \inst6|Mux16~11_combout\ : std_logic;
SIGNAL \inst6|Mux16~26_combout\ : std_logic;
SIGNAL \inst6|Mux16~24_combout\ : std_logic;
SIGNAL \inst6|Mux16~23_combout\ : std_logic;
SIGNAL \inst6|Mux16~25_combout\ : std_logic;
SIGNAL \inst6|Mux16~22_combout\ : std_logic;
SIGNAL \inst6|Mux16~27_combout\ : std_logic;
SIGNAL \inst6|Mux16~28_combout\ : std_logic;
SIGNAL \inst6|Mux16~29_combout\ : std_logic;
SIGNAL \inst6|Mux15~7_combout\ : std_logic;
SIGNAL \inst6|Mux15~8_combout\ : std_logic;
SIGNAL \inst6|Mux15~9_combout\ : std_logic;
SIGNAL \inst6|Mux15~10_combout\ : std_logic;
SIGNAL \inst6|Mux15~6_combout\ : std_logic;
SIGNAL \inst6|Mux15~11_combout\ : std_logic;
SIGNAL \inst6|Mux15~19_combout\ : std_logic;
SIGNAL \inst6|Mux15~21_combout\ : std_logic;
SIGNAL \inst6|Mux15~20_combout\ : std_logic;
SIGNAL \inst6|Mux15~22_combout\ : std_logic;
SIGNAL \inst6|Mux15~23_combout\ : std_logic;
SIGNAL \inst6|Mux15~24_combout\ : std_logic;
SIGNAL \inst6|Mux15~12_combout\ : std_logic;
SIGNAL \inst6|Mux15~16_combout\ : std_logic;
SIGNAL \inst6|Mux15~14_combout\ : std_logic;
SIGNAL \inst6|Mux15~13_combout\ : std_logic;
SIGNAL \inst6|Mux15~15_combout\ : std_logic;
SIGNAL \inst6|Mux15~17_combout\ : std_logic;
SIGNAL \inst6|Mux15~18_combout\ : std_logic;
SIGNAL \inst6|Mux15~25_combout\ : std_logic;
SIGNAL \inst6|Mux15~4_combout\ : std_logic;
SIGNAL \inst6|Mux15~2_combout\ : std_logic;
SIGNAL \inst6|Mux15~1_combout\ : std_logic;
SIGNAL \inst6|Mux15~3_combout\ : std_logic;
SIGNAL \inst6|Mux15~0_combout\ : std_logic;
SIGNAL \inst6|Mux15~5_combout\ : std_logic;
SIGNAL \inst6|Mux15~26_combout\ : std_logic;
SIGNAL \inst6|Mux14~4_combout\ : std_logic;
SIGNAL \inst6|Mux14~1_combout\ : std_logic;
SIGNAL \inst6|Mux14~2_combout\ : std_logic;
SIGNAL \inst6|Mux14~3_combout\ : std_logic;
SIGNAL \inst6|Mux14~0_combout\ : std_logic;
SIGNAL \inst6|Mux14~5_combout\ : std_logic;
SIGNAL \inst6|Mux14~14_combout\ : std_logic;
SIGNAL \inst6|Mux14~12_combout\ : std_logic;
SIGNAL \inst6|Mux12~0_combout\ : std_logic;
SIGNAL \inst6|Mux14~13_combout\ : std_logic;
SIGNAL \inst6|Mux14~15_combout\ : std_logic;
SIGNAL \inst6|Mux14~16_combout\ : std_logic;
SIGNAL \inst6|Mux14~10_combout\ : std_logic;
SIGNAL \inst6|Mux14~8_combout\ : std_logic;
SIGNAL \inst6|Mux14~7_combout\ : std_logic;
SIGNAL \inst6|Mux14~9_combout\ : std_logic;
SIGNAL \inst6|Mux14~6_combout\ : std_logic;
SIGNAL \inst6|Mux14~11_combout\ : std_logic;
SIGNAL \inst6|Mux14~17_combout\ : std_logic;
SIGNAL \inst6|Mux14~18_combout\ : std_logic;
SIGNAL \inst6|Mux14~19_combout\ : std_logic;
SIGNAL \inst6|Mux14~20_combout\ : std_logic;
SIGNAL \inst6|Mux14~21_combout\ : std_logic;
SIGNAL \inst6|Mux14~22_combout\ : std_logic;
SIGNAL \inst6|Mux14~23_combout\ : std_logic;
SIGNAL \inst6|Mux14~24_combout\ : std_logic;
SIGNAL \inst6|Mux13~11_combout\ : std_logic;
SIGNAL \inst6|Mux13~15_combout\ : std_logic;
SIGNAL \inst6|Mux13~12_combout\ : std_logic;
SIGNAL \inst6|Mux13~13_combout\ : std_logic;
SIGNAL \inst6|Mux13~14_combout\ : std_logic;
SIGNAL \inst6|Mux13~16_combout\ : std_logic;
SIGNAL \inst6|Mux13~17_combout\ : std_logic;
SIGNAL \inst6|Mux13~18_combout\ : std_logic;
SIGNAL \inst6|Mux13~19_combout\ : std_logic;
SIGNAL \inst6|Mux13~20_combout\ : std_logic;
SIGNAL \inst6|Mux13~21_combout\ : std_logic;
SIGNAL \inst6|Mux13~22_combout\ : std_logic;
SIGNAL \inst6|Mux13~26_combout\ : std_logic;
SIGNAL \inst6|Mux13~24_combout\ : std_logic;
SIGNAL \inst6|Mux13~23_combout\ : std_logic;
SIGNAL \inst6|Mux13~25_combout\ : std_logic;
SIGNAL \inst6|Mux13~27_combout\ : std_logic;
SIGNAL \inst6|Mux13~6_combout\ : std_logic;
SIGNAL \inst6|Mux13~7_combout\ : std_logic;
SIGNAL \inst6|Mux13~9_combout\ : std_logic;
SIGNAL \inst6|Mux13~8_combout\ : std_logic;
SIGNAL \inst6|Mux13~10_combout\ : std_logic;
SIGNAL \inst6|Mux13~28_combout\ : std_logic;
SIGNAL \inst6|Mux13~2_combout\ : std_logic;
SIGNAL \inst6|Mux13~3_combout\ : std_logic;
SIGNAL \inst6|Mux13~4_combout\ : std_logic;
SIGNAL \inst6|Mux13~1_combout\ : std_logic;
SIGNAL \inst6|Mux13~5_combout\ : std_logic;
SIGNAL \inst6|Mux13~29_combout\ : std_logic;
SIGNAL \inst6|Mux12~7_combout\ : std_logic;
SIGNAL \inst6|Mux12~9_combout\ : std_logic;
SIGNAL \inst6|Mux12~8_combout\ : std_logic;
SIGNAL \inst6|Mux12~10_combout\ : std_logic;
SIGNAL \inst6|Mux12~11_combout\ : std_logic;
SIGNAL \inst6|Mux12~12_combout\ : std_logic;
SIGNAL \inst6|Mux12~23_combout\ : std_logic;
SIGNAL \inst6|Mux12~19_combout\ : std_logic;
SIGNAL \inst6|Mux12~20_combout\ : std_logic;
SIGNAL \inst6|Mux12~21_combout\ : std_logic;
SIGNAL \inst6|Mux12~22_combout\ : std_logic;
SIGNAL \inst6|Mux12~24_combout\ : std_logic;
SIGNAL \inst6|Mux12~16_combout\ : std_logic;
SIGNAL \inst6|Mux12~17_combout\ : std_logic;
SIGNAL \inst6|Mux12~13_combout\ : std_logic;
SIGNAL \inst6|Mux12~14_combout\ : std_logic;
SIGNAL \inst6|Mux12~15_combout\ : std_logic;
SIGNAL \inst6|Mux12~18_combout\ : std_logic;
SIGNAL \inst6|Mux12~25_combout\ : std_logic;
SIGNAL \inst6|Mux12~3_combout\ : std_logic;
SIGNAL \inst6|Mux12~2_combout\ : std_logic;
SIGNAL \inst6|Mux12~4_combout\ : std_logic;
SIGNAL \inst6|Mux12~5_combout\ : std_logic;
SIGNAL \inst6|Mux12~1_combout\ : std_logic;
SIGNAL \inst6|Mux12~6_combout\ : std_logic;
SIGNAL \inst6|Mux12~26_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult5~11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out8~dataout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \inst6|sample_data~28_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \inst6|sample_data~29_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst6|sample_data~30_combout\ : std_logic;
SIGNAL \inst6|sample_data~31_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \inst6|sample_data~32_combout\ : std_logic;
SIGNAL \inst6|sample_data~33_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst6|sample_data~34_combout\ : std_logic;
SIGNAL \inst6|sample_data~35_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \inst6|sample_data~36_combout\ : std_logic;
SIGNAL \inst6|sample_data~37_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \inst6|sample_data~38_combout\ : std_logic;
SIGNAL \inst6|sample_data~39_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \inst6|sample_data~40_combout\ : std_logic;
SIGNAL \inst6|sample_data~41_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst6|sample_data~42_combout\ : std_logic;
SIGNAL \inst6|sample_data~43_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst6|sample_data~44_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \inst6|sample_data~45_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \inst6|sample_data~46_combout\ : std_logic;
SIGNAL \inst6|sample_data~47_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst6|sample_data~48_combout\ : std_logic;
SIGNAL \inst6|sample_data~49_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst6|sample_data~50_combout\ : std_logic;
SIGNAL \inst6|sample_data~51_combout\ : std_logic;
SIGNAL \inst6|Add0~64_combout\ : std_logic;
SIGNAL \inst6|Add0~66_combout\ : std_logic;
SIGNAL \inst6|Add0~68_combout\ : std_logic;
SIGNAL \inst6|Add0~70_combout\ : std_logic;
SIGNAL \inst6|Add0~72_combout\ : std_logic;
SIGNAL \inst6|Add0~74_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \inst6|sample_data~52_combout\ : std_logic;
SIGNAL \inst6|Add0~25_combout\ : std_logic;
SIGNAL \inst6|Add0~27_combout\ : std_logic;
SIGNAL \inst6|Add0~29_combout\ : std_logic;
SIGNAL \inst6|Add0~31_combout\ : std_logic;
SIGNAL \inst6|Add0~33_combout\ : std_logic;
SIGNAL \inst6|Add0~35_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \inst6|sample_data~53_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst6|sample_data~54_combout\ : std_logic;
SIGNAL \inst6|sample_data~55_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst6|sample_data~56_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst6|sample_data~57_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst6|sample_data~58_combout\ : std_logic;
SIGNAL \inst6|sample_data~59_combout\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \inst6|sample_data~60_combout\ : std_logic;
SIGNAL \inst6|sample_data~61_combout\ : std_logic;
SIGNAL \inst6|Ia_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst6|Qa_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst6|sample_data~62_combout\ : std_logic;
SIGNAL \inst6|sample_data~63_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult3~11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[9]~19\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[10]~21\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[11]~23\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[12]~25\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[13]~27\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[14]~29\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[15]~31\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[16]~33\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[17]~35\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[18]~37\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[19]~39\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[20]~41\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[21]~43\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[22]~45\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[23]~47\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[24]~49\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[25]~51\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[26]~53\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[27]~55\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[28]~57\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[29]~58_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[28]~56_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[27]~54_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[26]~52_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[25]~50_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[24]~48_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[23]~46_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[22]~44_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[21]~42_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[20]~40_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[19]~38_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[18]~36_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[17]~34_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[16]~32_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[15]~30_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[14]~28_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[13]~26_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[12]~24_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[11]~22_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[10]~20_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~27\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~29\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~31\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~33\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~35\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~37\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~39\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~41\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~43\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~45\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~47\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~49\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~51\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~53\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~55\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~57\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~58_combout\ : std_logic;
SIGNAL \inst6|prod~0_combout\ : std_logic;
SIGNAL \inst6|prod[43]~1_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~56_combout\ : std_logic;
SIGNAL \inst6|prod~2_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~54_combout\ : std_logic;
SIGNAL \inst6|prod~3_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~52_combout\ : std_logic;
SIGNAL \inst6|prod~4_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~50_combout\ : std_logic;
SIGNAL \inst6|prod~5_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~48_combout\ : std_logic;
SIGNAL \inst6|prod~6_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~46_combout\ : std_logic;
SIGNAL \inst6|prod~7_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \inst6|prod~8_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \inst6|prod~9_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \inst6|prod~10_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \inst6|prod~11_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \inst6|prod~12_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \inst6|prod~13_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \inst6|prod~14_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \inst6|prod~15_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \inst6|prod~16_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \inst6|prod~17_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \inst6|prod~18_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \inst6|prod~19_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \inst6|prod~20_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \inst6|prod~21_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \inst6|prod~22_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \inst6|prod~23_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \inst6|prod~24_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \inst6|prod~25_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \inst6|prod~26_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \inst6|prod~27_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \inst6|prod~28_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \inst6|prod~29_combout\ : std_logic;
SIGNAL \inst6|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \inst6|prod~30_combout\ : std_logic;
SIGNAL \inst6|prod~31_combout\ : std_logic;
SIGNAL \inst6|prod~32_combout\ : std_logic;
SIGNAL \inst6|prod~33_combout\ : std_logic;
SIGNAL \inst6|prod~34_combout\ : std_logic;
SIGNAL \inst6|prod~35_combout\ : std_logic;
SIGNAL \inst6|prod~36_combout\ : std_logic;
SIGNAL \inst6|prod~37_combout\ : std_logic;
SIGNAL \inst6|prod~38_combout\ : std_logic;
SIGNAL \inst6|prod~39_combout\ : std_logic;
SIGNAL \inst6|prod~40_combout\ : std_logic;
SIGNAL \inst6|prod~41_combout\ : std_logic;
SIGNAL \inst6|prod~42_combout\ : std_logic;
SIGNAL \inst6|prod~43_combout\ : std_logic;
SIGNAL \inst6|prod~44_combout\ : std_logic;
SIGNAL \inst6|prod~45_combout\ : std_logic;
SIGNAL \inst6|prod~46_combout\ : std_logic;
SIGNAL \inst6|prod~47_combout\ : std_logic;
SIGNAL \inst6|prod~48_combout\ : std_logic;
SIGNAL \inst6|mac_Q[0]~52_combout\ : std_logic;
SIGNAL \inst6|downconversion~2_combout\ : std_logic;
SIGNAL \inst6|mac_Q[9]~155_combout\ : std_logic;
SIGNAL \inst6|mac_Q[0]~53\ : std_logic;
SIGNAL \inst6|mac_Q[1]~54_combout\ : std_logic;
SIGNAL \inst6|mac_Q[1]~55\ : std_logic;
SIGNAL \inst6|mac_Q[2]~56_combout\ : std_logic;
SIGNAL \inst6|mac_Q[2]~57\ : std_logic;
SIGNAL \inst6|mac_Q[3]~58_combout\ : std_logic;
SIGNAL \inst6|mac_Q[3]~59\ : std_logic;
SIGNAL \inst6|mac_Q[4]~60_combout\ : std_logic;
SIGNAL \inst6|mac_Q[4]~61\ : std_logic;
SIGNAL \inst6|mac_Q[5]~62_combout\ : std_logic;
SIGNAL \inst6|mac_Q[5]~63\ : std_logic;
SIGNAL \inst6|mac_Q[6]~64_combout\ : std_logic;
SIGNAL \inst6|mac_Q[6]~65\ : std_logic;
SIGNAL \inst6|mac_Q[7]~66_combout\ : std_logic;
SIGNAL \inst6|mac_Q[7]~67\ : std_logic;
SIGNAL \inst6|mac_Q[8]~68_combout\ : std_logic;
SIGNAL \inst6|mac_Q[8]~69\ : std_logic;
SIGNAL \inst6|mac_Q[9]~70_combout\ : std_logic;
SIGNAL \inst6|mac_Q[9]~71\ : std_logic;
SIGNAL \inst6|mac_Q[10]~72_combout\ : std_logic;
SIGNAL \inst6|mac_Q[10]~73\ : std_logic;
SIGNAL \inst6|mac_Q[11]~74_combout\ : std_logic;
SIGNAL \inst6|mac_Q[11]~75\ : std_logic;
SIGNAL \inst6|mac_Q[12]~76_combout\ : std_logic;
SIGNAL \inst6|mac_Q[12]~77\ : std_logic;
SIGNAL \inst6|mac_Q[13]~78_combout\ : std_logic;
SIGNAL \inst6|mac_Q[13]~79\ : std_logic;
SIGNAL \inst6|mac_Q[14]~80_combout\ : std_logic;
SIGNAL \inst6|mac_Q[14]~81\ : std_logic;
SIGNAL \inst6|mac_Q[15]~82_combout\ : std_logic;
SIGNAL \inst6|mac_Q[15]~83\ : std_logic;
SIGNAL \inst6|mac_Q[16]~84_combout\ : std_logic;
SIGNAL \inst6|mac_Q[16]~85\ : std_logic;
SIGNAL \inst6|mac_Q[17]~86_combout\ : std_logic;
SIGNAL \inst6|mac_Q[17]~87\ : std_logic;
SIGNAL \inst6|mac_Q[18]~88_combout\ : std_logic;
SIGNAL \inst6|mac_Q[18]~89\ : std_logic;
SIGNAL \inst6|mac_Q[19]~90_combout\ : std_logic;
SIGNAL \inst6|mac_Q[19]~91\ : std_logic;
SIGNAL \inst6|mac_Q[20]~92_combout\ : std_logic;
SIGNAL \inst6|mac_Q[20]~93\ : std_logic;
SIGNAL \inst6|mac_Q[21]~94_combout\ : std_logic;
SIGNAL \inst6|mac_Q[21]~95\ : std_logic;
SIGNAL \inst6|mac_Q[22]~96_combout\ : std_logic;
SIGNAL \inst6|mac_Q[22]~97\ : std_logic;
SIGNAL \inst6|mac_Q[23]~98_combout\ : std_logic;
SIGNAL \inst6|mac_Q[23]~99\ : std_logic;
SIGNAL \inst6|mac_Q[24]~100_combout\ : std_logic;
SIGNAL \inst6|mac_Q[24]~101\ : std_logic;
SIGNAL \inst6|mac_Q[25]~102_combout\ : std_logic;
SIGNAL \inst6|mac_Q[25]~103\ : std_logic;
SIGNAL \inst6|mac_Q[26]~104_combout\ : std_logic;
SIGNAL \inst6|mac_Q[26]~105\ : std_logic;
SIGNAL \inst6|mac_Q[27]~106_combout\ : std_logic;
SIGNAL \inst6|mac_Q[27]~107\ : std_logic;
SIGNAL \inst6|mac_Q[28]~108_combout\ : std_logic;
SIGNAL \inst6|mac_Q[28]~109\ : std_logic;
SIGNAL \inst6|mac_Q[29]~110_combout\ : std_logic;
SIGNAL \inst6|mac_Q[29]~111\ : std_logic;
SIGNAL \inst6|mac_Q[30]~112_combout\ : std_logic;
SIGNAL \inst6|mac_Q[30]~113\ : std_logic;
SIGNAL \inst6|mac_Q[31]~114_combout\ : std_logic;
SIGNAL \inst6|mac_Q[31]~115\ : std_logic;
SIGNAL \inst6|mac_Q[32]~116_combout\ : std_logic;
SIGNAL \inst6|mac_Q[32]~117\ : std_logic;
SIGNAL \inst6|mac_Q[33]~118_combout\ : std_logic;
SIGNAL \inst6|mac_Q[33]~119\ : std_logic;
SIGNAL \inst6|mac_Q[34]~120_combout\ : std_logic;
SIGNAL \inst6|mac_Q[34]~121\ : std_logic;
SIGNAL \inst6|mac_Q[35]~122_combout\ : std_logic;
SIGNAL \inst6|mac_Q[35]~123\ : std_logic;
SIGNAL \inst6|mac_Q[36]~124_combout\ : std_logic;
SIGNAL \inst6|mac_Q[36]~125\ : std_logic;
SIGNAL \inst6|mac_Q[37]~126_combout\ : std_logic;
SIGNAL \inst6|mac_Q[37]~127\ : std_logic;
SIGNAL \inst6|mac_Q[38]~128_combout\ : std_logic;
SIGNAL \inst6|mac_Q[38]~129\ : std_logic;
SIGNAL \inst6|mac_Q[39]~130_combout\ : std_logic;
SIGNAL \inst6|mac_Q[39]~131\ : std_logic;
SIGNAL \inst6|mac_Q[40]~132_combout\ : std_logic;
SIGNAL \inst6|mac_Q[40]~133\ : std_logic;
SIGNAL \inst6|mac_Q[41]~134_combout\ : std_logic;
SIGNAL \inst6|mac_Q[41]~135\ : std_logic;
SIGNAL \inst6|mac_Q[42]~136_combout\ : std_logic;
SIGNAL \inst6|mac_Q[42]~137\ : std_logic;
SIGNAL \inst6|mac_Q[43]~138_combout\ : std_logic;
SIGNAL \inst6|mac_Q[43]~139\ : std_logic;
SIGNAL \inst6|mac_Q[44]~140_combout\ : std_logic;
SIGNAL \inst6|mac_Q[44]~141\ : std_logic;
SIGNAL \inst6|mac_Q[45]~142_combout\ : std_logic;
SIGNAL \inst6|mac_Q[45]~143\ : std_logic;
SIGNAL \inst6|mac_Q[46]~144_combout\ : std_logic;
SIGNAL \inst6|mac_Q[46]~145\ : std_logic;
SIGNAL \inst6|mac_Q[47]~146_combout\ : std_logic;
SIGNAL \inst6|mac_Q[47]~147\ : std_logic;
SIGNAL \inst6|mac_Q[48]~148_combout\ : std_logic;
SIGNAL \inst6|Add14~1_combout\ : std_logic;
SIGNAL \inst6|mac_Q[48]~149\ : std_logic;
SIGNAL \inst6|mac_Q[49]~150_combout\ : std_logic;
SIGNAL \inst6|mac_Q[49]~151\ : std_logic;
SIGNAL \inst6|mac_Q[50]~152_combout\ : std_logic;
SIGNAL \inst11|inst3|data[28]~0_combout\ : std_logic;
SIGNAL \inst6|Add14~0_combout\ : std_logic;
SIGNAL \inst6|Add14~2_combout\ : std_logic;
SIGNAL \inst6|Add14~4_combout\ : std_logic;
SIGNAL \inst6|Add14~3_combout\ : std_logic;
SIGNAL \inst6|Add14~5_combout\ : std_logic;
SIGNAL \inst6|Add14~6_combout\ : std_logic;
SIGNAL \inst6|Add14~7_combout\ : std_logic;
SIGNAL \inst6|Add14~8_combout\ : std_logic;
SIGNAL \inst6|Add14~9_combout\ : std_logic;
SIGNAL \inst6|Add14~10_combout\ : std_logic;
SIGNAL \inst6|Add14~11_combout\ : std_logic;
SIGNAL \inst6|Add14~12_combout\ : std_logic;
SIGNAL \inst6|Add14~13_combout\ : std_logic;
SIGNAL \inst6|Add14~14_combout\ : std_logic;
SIGNAL \inst6|Add14~15_combout\ : std_logic;
SIGNAL \inst6|Add14~16_combout\ : std_logic;
SIGNAL \inst6|Add14~17_combout\ : std_logic;
SIGNAL \inst6|Add14~18_combout\ : std_logic;
SIGNAL \inst6|Add14~19_combout\ : std_logic;
SIGNAL \inst6|Add14~20_combout\ : std_logic;
SIGNAL \inst6|Add14~21_combout\ : std_logic;
SIGNAL \inst6|Add14~22_combout\ : std_logic;
SIGNAL \inst6|Add14~23_combout\ : std_logic;
SIGNAL \inst6|Add14~24_combout\ : std_logic;
SIGNAL \inst6|Add14~25_combout\ : std_logic;
SIGNAL \inst6|Add14~26_combout\ : std_logic;
SIGNAL \inst6|Add14~27_combout\ : std_logic;
SIGNAL \inst6|Add14~28_combout\ : std_logic;
SIGNAL \inst6|Add14~29_combout\ : std_logic;
SIGNAL \inst6|Add14~30_combout\ : std_logic;
SIGNAL \inst6|Add14~31_combout\ : std_logic;
SIGNAL \inst6|Add14~32_combout\ : std_logic;
SIGNAL \inst6|Add14~33_combout\ : std_logic;
SIGNAL \inst6|Add14~34_combout\ : std_logic;
SIGNAL \inst6|Add14~35_combout\ : std_logic;
SIGNAL \inst6|Add14~36_combout\ : std_logic;
SIGNAL \inst6|Add14~37_combout\ : std_logic;
SIGNAL \inst6|Add14~38_combout\ : std_logic;
SIGNAL \inst6|Add14~39_combout\ : std_logic;
SIGNAL \inst6|Add14~40_combout\ : std_logic;
SIGNAL \inst6|Add14~41_combout\ : std_logic;
SIGNAL \inst6|Add14~42_combout\ : std_logic;
SIGNAL \inst6|Add14~43_combout\ : std_logic;
SIGNAL \inst6|Add14~44_combout\ : std_logic;
SIGNAL \inst6|Add14~45_combout\ : std_logic;
SIGNAL \inst6|Add14~46_combout\ : std_logic;
SIGNAL \inst6|Add14~47_combout\ : std_logic;
SIGNAL \inst6|Add14~50_combout\ : std_logic;
SIGNAL \inst6|Add14~51_combout\ : std_logic;
SIGNAL \inst6|Add14~48_combout\ : std_logic;
SIGNAL \inst6|Add14~49_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[0]~25\ : std_logic;
SIGNAL \inst6|Data_out_Q[1]~27\ : std_logic;
SIGNAL \inst6|Data_out_Q[2]~29\ : std_logic;
SIGNAL \inst6|Data_out_Q[3]~31\ : std_logic;
SIGNAL \inst6|Data_out_Q[4]~33\ : std_logic;
SIGNAL \inst6|Data_out_Q[5]~35\ : std_logic;
SIGNAL \inst6|Data_out_Q[6]~37\ : std_logic;
SIGNAL \inst6|Data_out_Q[7]~39\ : std_logic;
SIGNAL \inst6|Data_out_Q[8]~41\ : std_logic;
SIGNAL \inst6|Data_out_Q[9]~43\ : std_logic;
SIGNAL \inst6|Data_out_Q[10]~45\ : std_logic;
SIGNAL \inst6|Data_out_Q[11]~47\ : std_logic;
SIGNAL \inst6|Data_out_Q[12]~49\ : std_logic;
SIGNAL \inst6|Data_out_Q[13]~51\ : std_logic;
SIGNAL \inst6|Data_out_Q[14]~53\ : std_logic;
SIGNAL \inst6|Data_out_Q[15]~55\ : std_logic;
SIGNAL \inst6|Data_out_Q[16]~57\ : std_logic;
SIGNAL \inst6|Data_out_Q[17]~59\ : std_logic;
SIGNAL \inst6|Data_out_Q[18]~61\ : std_logic;
SIGNAL \inst6|Data_out_Q[19]~63\ : std_logic;
SIGNAL \inst6|Data_out_Q[20]~65\ : std_logic;
SIGNAL \inst6|Data_out_Q[21]~67\ : std_logic;
SIGNAL \inst6|Data_out_Q[22]~69\ : std_logic;
SIGNAL \inst6|Data_out_Q[23]~70_combout\ : std_logic;
SIGNAL \inst6|deb~4_combout\ : std_logic;
SIGNAL \inst11|inst3|addr[0]~1_combout\ : std_logic;
SIGNAL \inst12|iqswap~2_combout\ : std_logic;
SIGNAL \inst12|iqswap~q\ : std_logic;
SIGNAL \inst9|data_reg_1[28]~1_combout\ : std_logic;
SIGNAL \inst9|data_received_r[14]~0_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~2_combout\ : std_logic;
SIGNAL \inst6|mac_I[0]~51_combout\ : std_logic;
SIGNAL \inst6|mac_I[17]~154_combout\ : std_logic;
SIGNAL \inst6|mac_I[0]~52\ : std_logic;
SIGNAL \inst6|mac_I[1]~53_combout\ : std_logic;
SIGNAL \inst6|mac_I[1]~54\ : std_logic;
SIGNAL \inst6|mac_I[2]~55_combout\ : std_logic;
SIGNAL \inst6|mac_I[2]~56\ : std_logic;
SIGNAL \inst6|mac_I[3]~57_combout\ : std_logic;
SIGNAL \inst6|mac_I[3]~58\ : std_logic;
SIGNAL \inst6|mac_I[4]~59_combout\ : std_logic;
SIGNAL \inst6|mac_I[4]~60\ : std_logic;
SIGNAL \inst6|mac_I[5]~61_combout\ : std_logic;
SIGNAL \inst6|mac_I[5]~62\ : std_logic;
SIGNAL \inst6|mac_I[6]~63_combout\ : std_logic;
SIGNAL \inst6|mac_I[6]~64\ : std_logic;
SIGNAL \inst6|mac_I[7]~65_combout\ : std_logic;
SIGNAL \inst6|mac_I[7]~66\ : std_logic;
SIGNAL \inst6|mac_I[8]~67_combout\ : std_logic;
SIGNAL \inst6|mac_I[8]~68\ : std_logic;
SIGNAL \inst6|mac_I[9]~69_combout\ : std_logic;
SIGNAL \inst6|mac_I[9]~70\ : std_logic;
SIGNAL \inst6|mac_I[10]~71_combout\ : std_logic;
SIGNAL \inst6|mac_I[10]~72\ : std_logic;
SIGNAL \inst6|mac_I[11]~73_combout\ : std_logic;
SIGNAL \inst6|mac_I[11]~74\ : std_logic;
SIGNAL \inst6|mac_I[12]~75_combout\ : std_logic;
SIGNAL \inst6|mac_I[12]~76\ : std_logic;
SIGNAL \inst6|mac_I[13]~77_combout\ : std_logic;
SIGNAL \inst6|mac_I[13]~78\ : std_logic;
SIGNAL \inst6|mac_I[14]~79_combout\ : std_logic;
SIGNAL \inst6|mac_I[14]~80\ : std_logic;
SIGNAL \inst6|mac_I[15]~81_combout\ : std_logic;
SIGNAL \inst6|mac_I[15]~82\ : std_logic;
SIGNAL \inst6|mac_I[16]~83_combout\ : std_logic;
SIGNAL \inst6|mac_I[16]~84\ : std_logic;
SIGNAL \inst6|mac_I[17]~85_combout\ : std_logic;
SIGNAL \inst6|mac_I[17]~86\ : std_logic;
SIGNAL \inst6|mac_I[18]~87_combout\ : std_logic;
SIGNAL \inst6|mac_I[18]~88\ : std_logic;
SIGNAL \inst6|mac_I[19]~89_combout\ : std_logic;
SIGNAL \inst6|mac_I[19]~90\ : std_logic;
SIGNAL \inst6|mac_I[20]~91_combout\ : std_logic;
SIGNAL \inst6|mac_I[20]~92\ : std_logic;
SIGNAL \inst6|mac_I[21]~93_combout\ : std_logic;
SIGNAL \inst6|mac_I[21]~94\ : std_logic;
SIGNAL \inst6|mac_I[22]~95_combout\ : std_logic;
SIGNAL \inst6|mac_I[22]~96\ : std_logic;
SIGNAL \inst6|mac_I[23]~97_combout\ : std_logic;
SIGNAL \inst6|mac_I[23]~98\ : std_logic;
SIGNAL \inst6|mac_I[24]~99_combout\ : std_logic;
SIGNAL \inst6|mac_I[24]~100\ : std_logic;
SIGNAL \inst6|mac_I[25]~101_combout\ : std_logic;
SIGNAL \inst6|mac_I[25]~102\ : std_logic;
SIGNAL \inst6|mac_I[26]~103_combout\ : std_logic;
SIGNAL \inst6|mac_I[26]~104\ : std_logic;
SIGNAL \inst6|mac_I[27]~105_combout\ : std_logic;
SIGNAL \inst6|mac_I[27]~106\ : std_logic;
SIGNAL \inst6|mac_I[28]~107_combout\ : std_logic;
SIGNAL \inst6|mac_I[28]~108\ : std_logic;
SIGNAL \inst6|mac_I[29]~109_combout\ : std_logic;
SIGNAL \inst6|mac_I[29]~110\ : std_logic;
SIGNAL \inst6|mac_I[30]~111_combout\ : std_logic;
SIGNAL \inst6|mac_I[30]~112\ : std_logic;
SIGNAL \inst6|mac_I[31]~113_combout\ : std_logic;
SIGNAL \inst6|mac_I[31]~114\ : std_logic;
SIGNAL \inst6|mac_I[32]~115_combout\ : std_logic;
SIGNAL \inst6|mac_I[32]~116\ : std_logic;
SIGNAL \inst6|mac_I[33]~117_combout\ : std_logic;
SIGNAL \inst6|mac_I[33]~118\ : std_logic;
SIGNAL \inst6|mac_I[34]~119_combout\ : std_logic;
SIGNAL \inst6|mac_I[34]~120\ : std_logic;
SIGNAL \inst6|mac_I[35]~121_combout\ : std_logic;
SIGNAL \inst6|mac_I[35]~122\ : std_logic;
SIGNAL \inst6|mac_I[36]~123_combout\ : std_logic;
SIGNAL \inst6|mac_I[36]~124\ : std_logic;
SIGNAL \inst6|mac_I[37]~125_combout\ : std_logic;
SIGNAL \inst6|mac_I[37]~126\ : std_logic;
SIGNAL \inst6|mac_I[38]~127_combout\ : std_logic;
SIGNAL \inst6|mac_I[38]~128\ : std_logic;
SIGNAL \inst6|mac_I[39]~129_combout\ : std_logic;
SIGNAL \inst6|mac_I[39]~130\ : std_logic;
SIGNAL \inst6|mac_I[40]~131_combout\ : std_logic;
SIGNAL \inst6|mac_I[40]~132\ : std_logic;
SIGNAL \inst6|mac_I[41]~133_combout\ : std_logic;
SIGNAL \inst6|mac_I[41]~134\ : std_logic;
SIGNAL \inst6|mac_I[42]~135_combout\ : std_logic;
SIGNAL \inst6|mac_I[42]~136\ : std_logic;
SIGNAL \inst6|mac_I[43]~137_combout\ : std_logic;
SIGNAL \inst6|mac_I[43]~138\ : std_logic;
SIGNAL \inst6|mac_I[44]~139_combout\ : std_logic;
SIGNAL \inst6|mac_I[44]~140\ : std_logic;
SIGNAL \inst6|mac_I[45]~141_combout\ : std_logic;
SIGNAL \inst6|mac_I[45]~142\ : std_logic;
SIGNAL \inst6|mac_I[46]~143_combout\ : std_logic;
SIGNAL \inst6|mac_I[46]~144\ : std_logic;
SIGNAL \inst6|mac_I[47]~145_combout\ : std_logic;
SIGNAL \inst6|mac_I[47]~146\ : std_logic;
SIGNAL \inst6|mac_I[48]~147_combout\ : std_logic;
SIGNAL \inst6|Add13~1_combout\ : std_logic;
SIGNAL \inst6|mac_I[48]~148\ : std_logic;
SIGNAL \inst6|mac_I[49]~149_combout\ : std_logic;
SIGNAL \inst6|mac_I[49]~150\ : std_logic;
SIGNAL \inst6|mac_I[50]~151_combout\ : std_logic;
SIGNAL \inst6|Add13~0_combout\ : std_logic;
SIGNAL \inst6|Add13~2_combout\ : std_logic;
SIGNAL \inst6|Add13~3_combout\ : std_logic;
SIGNAL \inst6|Add13~4_combout\ : std_logic;
SIGNAL \inst6|Add13~5_combout\ : std_logic;
SIGNAL \inst6|Add13~6_combout\ : std_logic;
SIGNAL \inst6|Add13~7_combout\ : std_logic;
SIGNAL \inst6|Add13~8_combout\ : std_logic;
SIGNAL \inst6|Add13~9_combout\ : std_logic;
SIGNAL \inst6|Add13~10_combout\ : std_logic;
SIGNAL \inst6|Add13~11_combout\ : std_logic;
SIGNAL \inst6|Add13~12_combout\ : std_logic;
SIGNAL \inst6|Add13~13_combout\ : std_logic;
SIGNAL \inst6|Add13~14_combout\ : std_logic;
SIGNAL \inst6|Add13~15_combout\ : std_logic;
SIGNAL \inst6|Add13~16_combout\ : std_logic;
SIGNAL \inst6|Add13~17_combout\ : std_logic;
SIGNAL \inst6|Add13~18_combout\ : std_logic;
SIGNAL \inst6|Add13~19_combout\ : std_logic;
SIGNAL \inst6|Add13~20_combout\ : std_logic;
SIGNAL \inst6|Add13~21_combout\ : std_logic;
SIGNAL \inst6|Add13~22_combout\ : std_logic;
SIGNAL \inst6|Add13~23_combout\ : std_logic;
SIGNAL \inst6|Add13~24_combout\ : std_logic;
SIGNAL \inst6|Add13~25_combout\ : std_logic;
SIGNAL \inst6|Add13~26_combout\ : std_logic;
SIGNAL \inst6|Add13~27_combout\ : std_logic;
SIGNAL \inst6|Add13~28_combout\ : std_logic;
SIGNAL \inst6|Add13~29_combout\ : std_logic;
SIGNAL \inst6|Add13~30_combout\ : std_logic;
SIGNAL \inst6|Add13~31_combout\ : std_logic;
SIGNAL \inst6|Add13~32_combout\ : std_logic;
SIGNAL \inst6|Add13~33_combout\ : std_logic;
SIGNAL \inst6|Add13~34_combout\ : std_logic;
SIGNAL \inst6|Add13~35_combout\ : std_logic;
SIGNAL \inst6|Add13~36_combout\ : std_logic;
SIGNAL \inst6|Add13~37_combout\ : std_logic;
SIGNAL \inst6|Add13~38_combout\ : std_logic;
SIGNAL \inst6|Add13~39_combout\ : std_logic;
SIGNAL \inst6|Add13~40_combout\ : std_logic;
SIGNAL \inst6|Add13~41_combout\ : std_logic;
SIGNAL \inst6|Add13~42_combout\ : std_logic;
SIGNAL \inst6|Add13~43_combout\ : std_logic;
SIGNAL \inst6|Add13~44_combout\ : std_logic;
SIGNAL \inst6|Add13~45_combout\ : std_logic;
SIGNAL \inst6|Add13~46_combout\ : std_logic;
SIGNAL \inst6|Add13~47_combout\ : std_logic;
SIGNAL \inst6|Add13~48_combout\ : std_logic;
SIGNAL \inst6|Add13~49_combout\ : std_logic;
SIGNAL \inst6|Add13~50_combout\ : std_logic;
SIGNAL \inst6|Add13~51_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[0]~25\ : std_logic;
SIGNAL \inst6|Data_out_I[1]~27\ : std_logic;
SIGNAL \inst6|Data_out_I[2]~29\ : std_logic;
SIGNAL \inst6|Data_out_I[3]~31\ : std_logic;
SIGNAL \inst6|Data_out_I[4]~33\ : std_logic;
SIGNAL \inst6|Data_out_I[5]~35\ : std_logic;
SIGNAL \inst6|Data_out_I[6]~37\ : std_logic;
SIGNAL \inst6|Data_out_I[7]~39\ : std_logic;
SIGNAL \inst6|Data_out_I[8]~41\ : std_logic;
SIGNAL \inst6|Data_out_I[9]~43\ : std_logic;
SIGNAL \inst6|Data_out_I[10]~45\ : std_logic;
SIGNAL \inst6|Data_out_I[11]~47\ : std_logic;
SIGNAL \inst6|Data_out_I[12]~49\ : std_logic;
SIGNAL \inst6|Data_out_I[13]~51\ : std_logic;
SIGNAL \inst6|Data_out_I[14]~53\ : std_logic;
SIGNAL \inst6|Data_out_I[15]~55\ : std_logic;
SIGNAL \inst6|Data_out_I[16]~57\ : std_logic;
SIGNAL \inst6|Data_out_I[17]~59\ : std_logic;
SIGNAL \inst6|Data_out_I[18]~61\ : std_logic;
SIGNAL \inst6|Data_out_I[19]~63\ : std_logic;
SIGNAL \inst6|Data_out_I[20]~65\ : std_logic;
SIGNAL \inst6|Data_out_I[21]~67\ : std_logic;
SIGNAL \inst6|Data_out_I[22]~69\ : std_logic;
SIGNAL \inst6|Data_out_I[23]~70_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~3_combout\ : std_logic;
SIGNAL \inst9|data_received_r[30]~feeder_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[22]~68_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[22]~68_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~4_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~5_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[21]~66_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~6_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[21]~66_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~7_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[19]~62_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~10_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[19]~62_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~11_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[18]~60_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[18]~60_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~12_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~13_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~0_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[15]~54_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[15]~54_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~18_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~19_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[13]~50_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~22_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[13]~50_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~23_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[9]~42_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[9]~42_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~30_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~31_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[8]~40_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[8]~40_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~32_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~33_combout\ : std_logic;
SIGNAL \inst9|data_received_r[14]~feeder_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[6]~36_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[6]~36_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~36_combout\ : std_logic;
SIGNAL \inst9|data_received_l[14]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~37_combout\ : std_logic;
SIGNAL \inst9|data_received_l[13]~feeder_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[5]~34_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~38_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[5]~34_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~39_combout\ : std_logic;
SIGNAL \inst9|data_received_r[10]~feeder_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[2]~28_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[2]~28_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~44_combout\ : std_logic;
SIGNAL \inst9|data_received_l[10]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~45_combout\ : std_logic;
SIGNAL \inst9|data_received_l[6]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_received_r[6]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~51_combout\ : std_logic;
SIGNAL \inst9|data_received_l[5]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_received_r[5]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~52_combout\ : std_logic;
SIGNAL \inst9|data_received_l[4]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~53_combout\ : std_logic;
SIGNAL \inst9|data_received_l[3]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_received_r[3]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~54_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_addr[1]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|addr[1]~2_combout\ : std_logic;
SIGNAL \inst12|key~q\ : std_logic;
SIGNAL \KEYn~input_o\ : std_logic;
SIGNAL \inst16~combout\ : std_logic;
SIGNAL \inst9|data_reg_2~32_combout\ : std_logic;
SIGNAL \inst9|data_received_l[1]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_received_r[1]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~56_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~31_combout\ : std_logic;
SIGNAL \inst9|data_received_l[2]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_received_r[2]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~55_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~30_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~29_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~28_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~27_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~26_combout\ : std_logic;
SIGNAL \inst9|data_received_l[7]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_received_r[7]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~50_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~25_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[0]~24_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[0]~24_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~48_combout\ : std_logic;
SIGNAL \inst9|data_received_l[8]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_received_r[8]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~49_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~24_combout\ : std_logic;
SIGNAL \inst9|data_received_l[9]~feeder_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[1]~26_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~46_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[1]~26_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~47_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~23_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~22_combout\ : std_logic;
SIGNAL \inst9|data_received_l[11]~feeder_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[3]~30_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~42_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[3]~30_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~43_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~21_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[4]~32_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[4]~32_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~40_combout\ : std_logic;
SIGNAL \inst9|data_received_l[12]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~41_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~20_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~19_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~18_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[7]~38_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~34_combout\ : std_logic;
SIGNAL \inst9|data_received_l[15]~feeder_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[7]~38_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~35_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~17_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~16_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~15_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[10]~44_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[10]~44_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~28_combout\ : std_logic;
SIGNAL \inst9|data_received_r[18]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~29_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~14_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[11]~46_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[11]~46_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~26_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~27_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~13_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[12]~48_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[12]~48_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~24_combout\ : std_logic;
SIGNAL \inst9|data_received_r[20]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~25_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~12_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~11_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[14]~52_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[14]~52_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~20_combout\ : std_logic;
SIGNAL \inst9|data_received_r[22]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~21_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~10_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~9_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[16]~56_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[16]~56_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~16_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~17_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~8_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[17]~58_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[17]~58_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~14_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~15_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~7_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~6_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~5_combout\ : std_logic;
SIGNAL \inst6|Data_out_Q[20]~64_combout\ : std_logic;
SIGNAL \inst6|Data_out_I[20]~64_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~8_combout\ : std_logic;
SIGNAL \inst9|data_received_r[28]~feeder_combout\ : std_logic;
SIGNAL \inst9|data_reg_1~9_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~4_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~3_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~2_combout\ : std_logic;
SIGNAL \inst9|data_reg_2~1_combout\ : std_logic;
SIGNAL \inst6|deb~3_combout\ : std_logic;
SIGNAL \inst6|deb~q\ : std_logic;
SIGNAL \inst11|inst3|data[24]~26_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[23]~6_combout\ : std_logic;
SIGNAL \inst11|inst3|data[23]~14_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[22]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[22]~15_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[21]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[21]~16_combout\ : std_logic;
SIGNAL \inst11|inst3|data[20]~17_combout\ : std_logic;
SIGNAL \inst11|inst3|data[19]~18_combout\ : std_logic;
SIGNAL \inst11|inst3|data[18]~19_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[17]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[17]~20_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[16]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[16]~21_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[15]~5_combout\ : std_logic;
SIGNAL \inst11|inst3|data[15]~22_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[14]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[14]~23_combout\ : std_logic;
SIGNAL \inst11|inst3|data[13]~24_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[12]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[12]~25_combout\ : std_logic;
SIGNAL \inst11|inst3|data[11]~8_combout\ : std_logic;
SIGNAL \inst11|inst3|data[10]~9_combout\ : std_logic;
SIGNAL \inst11|inst3|data[9]~10_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[8]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[8]~11_combout\ : std_logic;
SIGNAL \inst11|inst3|data[7]~12_combout\ : std_logic;
SIGNAL \inst11|inst2|Data_word[6]~feeder_combout\ : std_logic;
SIGNAL \inst11|inst3|data[6]~13_combout\ : std_logic;
SIGNAL \inst12|freq[5]~feeder_combout\ : std_logic;
SIGNAL \inst12|freq[4]~feeder_combout\ : std_logic;
SIGNAL \inst12|freq[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|regRFLO[0]~25_combout\ : std_logic;
SIGNAL \inst7|regRFLO[0]~26\ : std_logic;
SIGNAL \inst7|regRFLO[1]~27_combout\ : std_logic;
SIGNAL \inst7|regRFLO[1]~28\ : std_logic;
SIGNAL \inst7|regRFLO[2]~29_combout\ : std_logic;
SIGNAL \inst7|regRFLO[2]~30\ : std_logic;
SIGNAL \inst7|regRFLO[3]~31_combout\ : std_logic;
SIGNAL \inst7|regRFLO[3]~32\ : std_logic;
SIGNAL \inst7|regRFLO[4]~33_combout\ : std_logic;
SIGNAL \inst7|regRFLO[4]~34\ : std_logic;
SIGNAL \inst7|regRFLO[5]~35_combout\ : std_logic;
SIGNAL \inst7|regRFLO[5]~36\ : std_logic;
SIGNAL \inst7|regRFLO[6]~37_combout\ : std_logic;
SIGNAL \inst7|regRFLO[6]~38\ : std_logic;
SIGNAL \inst7|regRFLO[7]~39_combout\ : std_logic;
SIGNAL \inst7|regRFLO[7]~40\ : std_logic;
SIGNAL \inst7|regRFLO[8]~41_combout\ : std_logic;
SIGNAL \inst7|regRFLO[8]~42\ : std_logic;
SIGNAL \inst7|regRFLO[9]~43_combout\ : std_logic;
SIGNAL \inst7|regRFLO[9]~44\ : std_logic;
SIGNAL \inst7|regRFLO[10]~45_combout\ : std_logic;
SIGNAL \inst7|regRFLO[10]~46\ : std_logic;
SIGNAL \inst7|regRFLO[11]~47_combout\ : std_logic;
SIGNAL \inst7|regRFLO[11]~48\ : std_logic;
SIGNAL \inst7|regRFLO[12]~49_combout\ : std_logic;
SIGNAL \inst7|regRFLO[12]~50\ : std_logic;
SIGNAL \inst7|regRFLO[13]~51_combout\ : std_logic;
SIGNAL \inst7|regRFLO[13]~52\ : std_logic;
SIGNAL \inst7|regRFLO[14]~53_combout\ : std_logic;
SIGNAL \inst7|regRFLO[14]~54\ : std_logic;
SIGNAL \inst7|regRFLO[15]~55_combout\ : std_logic;
SIGNAL \inst7|regRFLO[15]~56\ : std_logic;
SIGNAL \inst7|regRFLO[16]~57_combout\ : std_logic;
SIGNAL \inst7|regRFLO[16]~58\ : std_logic;
SIGNAL \inst7|regRFLO[17]~59_combout\ : std_logic;
SIGNAL \inst7|regRFLO[17]~60\ : std_logic;
SIGNAL \inst7|regRFLO[18]~61_combout\ : std_logic;
SIGNAL \inst7|regRFLO[18]~62\ : std_logic;
SIGNAL \inst7|regRFLO[19]~63_combout\ : std_logic;
SIGNAL \inst7|regRFLO[19]~64\ : std_logic;
SIGNAL \inst7|regRFLO[20]~65_combout\ : std_logic;
SIGNAL \inst7|regRFLO[20]~66\ : std_logic;
SIGNAL \inst7|regRFLO[21]~67_combout\ : std_logic;
SIGNAL \inst7|regRFLO[21]~68\ : std_logic;
SIGNAL \inst7|regRFLO[22]~69_combout\ : std_logic;
SIGNAL \inst7|regRFLO[22]~70\ : std_logic;
SIGNAL \inst7|regRFLO[23]~71_combout\ : std_logic;
SIGNAL \inst7|regRFLO[23]~72\ : std_logic;
SIGNAL \inst7|regRFLO[24]~73_combout\ : std_logic;
SIGNAL \inst7|sign_A_cos~0_combout\ : std_logic;
SIGNAL \inst7|sign_A_cos~q\ : std_logic;
SIGNAL \inst7|sign_A_cos_r~feeder_combout\ : std_logic;
SIGNAL \inst7|sign_A_cos_r~q\ : std_logic;
SIGNAL \inst7|sign_A_cos_rr~feeder_combout\ : std_logic;
SIGNAL \inst7|sign_A_cos_rr~q\ : std_logic;
SIGNAL \inst7|data_out_A_cos[13]~feeder_combout\ : std_logic;
SIGNAL \inst10|inst2|req_3~q\ : std_logic;
SIGNAL \inst10|inst2|req~0_combout\ : std_logic;
SIGNAL \inst10|inst2|req~feeder_combout\ : std_logic;
SIGNAL \inst10|inst2|ack~0_combout\ : std_logic;
SIGNAL \inst10|inst2|ack~q\ : std_logic;
SIGNAL \inst10|inst2|req~q\ : std_logic;
SIGNAL \inst10|inst2|req_1~feeder_combout\ : std_logic;
SIGNAL \inst10|inst2|req_1~q\ : std_logic;
SIGNAL \inst10|inst2|req_2~q\ : std_logic;
SIGNAL \inst10|inst4|data_out[0]~0_combout\ : std_logic;
SIGNAL \inst7|sign_A_sin~0_combout\ : std_logic;
SIGNAL \inst7|sign_A_sin~q\ : std_logic;
SIGNAL \inst7|sign_A_sin_r~feeder_combout\ : std_logic;
SIGNAL \inst7|sign_A_sin_r~q\ : std_logic;
SIGNAL \inst7|sign_A_sin_rr~feeder_combout\ : std_logic;
SIGNAL \inst7|sign_A_sin_rr~q\ : std_logic;
SIGNAL \inst7|ADDR_A~0_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~1_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~2_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~3_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~4_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~5_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~6_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~7_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~8_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~9_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~10_combout\ : std_logic;
SIGNAL \inst7|ADDR_A~11_combout\ : std_logic;
SIGNAL \inst7|data_out_A_sin~0_combout\ : std_logic;
SIGNAL \inst7|data_out_A_sin~1_combout\ : std_logic;
SIGNAL \inst7|data_out_A_sin~2_combout\ : std_logic;
SIGNAL \inst7|data_out_A_sin~3_combout\ : std_logic;
SIGNAL \inst7|data_out_A_sin~4_combout\ : std_logic;
SIGNAL \inst7|data_out_A_sin~5_combout\ : std_logic;
SIGNAL \inst7|data_out_A_sin~6_combout\ : std_logic;
SIGNAL \inst7|data_out_A_sin~7_combout\ : std_logic;
SIGNAL \inst7|data_out_A_sin~8_combout\ : std_logic;
SIGNAL \inst7|data_out_A_sin~9_combout\ : std_logic;
SIGNAL \inst7|data_out_A_sin~10_combout\ : std_logic;
SIGNAL \inst7|data_out_A_sin~11_combout\ : std_logic;
SIGNAL \inst7|data_out_A_sin~12_combout\ : std_logic;
SIGNAL \inst7|data_out_A_sin[13]~feeder_combout\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \inst10|inst3|Add0~0_combout\ : std_logic;
SIGNAL \inst3|B_clk~feeder_combout\ : std_logic;
SIGNAL \inst3|B_clk~q\ : std_logic;
SIGNAL \inst3|B_clk~clkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \inst7|regIFLO[0]~72_combout\ : std_logic;
SIGNAL \inst7|regIFLO[1]~24_combout\ : std_logic;
SIGNAL \inst7|regIFLO[1]~25\ : std_logic;
SIGNAL \inst7|regIFLO[2]~26_combout\ : std_logic;
SIGNAL \inst7|regIFLO[2]~27\ : std_logic;
SIGNAL \inst7|regIFLO[3]~28_combout\ : std_logic;
SIGNAL \inst7|regIFLO[3]~29\ : std_logic;
SIGNAL \inst7|regIFLO[4]~30_combout\ : std_logic;
SIGNAL \inst7|regIFLO[4]~31\ : std_logic;
SIGNAL \inst7|regIFLO[5]~32_combout\ : std_logic;
SIGNAL \inst7|regIFLO[5]~33\ : std_logic;
SIGNAL \inst7|regIFLO[6]~34_combout\ : std_logic;
SIGNAL \inst7|regIFLO[6]~35\ : std_logic;
SIGNAL \inst7|regIFLO[7]~36_combout\ : std_logic;
SIGNAL \inst7|regIFLO[7]~37\ : std_logic;
SIGNAL \inst7|regIFLO[8]~38_combout\ : std_logic;
SIGNAL \inst7|regIFLO[8]~39\ : std_logic;
SIGNAL \inst7|regIFLO[9]~40_combout\ : std_logic;
SIGNAL \inst7|regIFLO[9]~41\ : std_logic;
SIGNAL \inst7|regIFLO[10]~42_combout\ : std_logic;
SIGNAL \inst7|regIFLO[10]~43\ : std_logic;
SIGNAL \inst7|regIFLO[11]~44_combout\ : std_logic;
SIGNAL \inst7|regIFLO[11]~45\ : std_logic;
SIGNAL \inst7|regIFLO[12]~46_combout\ : std_logic;
SIGNAL \inst7|regIFLO[12]~47\ : std_logic;
SIGNAL \inst7|regIFLO[13]~48_combout\ : std_logic;
SIGNAL \inst7|regIFLO[13]~49\ : std_logic;
SIGNAL \inst7|regIFLO[14]~50_combout\ : std_logic;
SIGNAL \inst7|regIFLO[14]~51\ : std_logic;
SIGNAL \inst7|regIFLO[15]~52_combout\ : std_logic;
SIGNAL \inst7|regIFLO[15]~53\ : std_logic;
SIGNAL \inst7|regIFLO[16]~54_combout\ : std_logic;
SIGNAL \inst7|regIFLO[16]~55\ : std_logic;
SIGNAL \inst7|regIFLO[17]~56_combout\ : std_logic;
SIGNAL \inst7|regIFLO[17]~57\ : std_logic;
SIGNAL \inst7|regIFLO[18]~58_combout\ : std_logic;
SIGNAL \inst7|regIFLO[18]~59\ : std_logic;
SIGNAL \inst7|regIFLO[19]~60_combout\ : std_logic;
SIGNAL \inst7|regIFLO[19]~61\ : std_logic;
SIGNAL \inst7|regIFLO[20]~62_combout\ : std_logic;
SIGNAL \inst7|regIFLO[20]~63\ : std_logic;
SIGNAL \inst7|regIFLO[21]~64_combout\ : std_logic;
SIGNAL \inst7|regIFLO[21]~65\ : std_logic;
SIGNAL \inst7|regIFLO[22]~66_combout\ : std_logic;
SIGNAL \inst7|regIFLO[22]~67\ : std_logic;
SIGNAL \inst7|regIFLO[23]~68_combout\ : std_logic;
SIGNAL \inst7|ADDR_B[1]~0_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~1_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~2_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~3_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~4_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~5_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~6_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~7_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~8_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~9_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~10_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~11_combout\ : std_logic;
SIGNAL \inst7|ADDR_B~12_combout\ : std_logic;
SIGNAL \inst7|data_out_A_cos~12_combout\ : std_logic;
SIGNAL \inst7|data_out_A_cos~11_combout\ : std_logic;
SIGNAL \inst7|data_out_A_cos~10_combout\ : std_logic;
SIGNAL \inst7|data_out_A_cos~9_combout\ : std_logic;
SIGNAL \inst7|data_out_A_cos~8_combout\ : std_logic;
SIGNAL \inst7|data_out_A_cos~7_combout\ : std_logic;
SIGNAL \inst7|data_out_A_cos~6_combout\ : std_logic;
SIGNAL \inst7|data_out_A_cos~5_combout\ : std_logic;
SIGNAL \inst7|data_out_A_cos~4_combout\ : std_logic;
SIGNAL \inst7|data_out_A_cos~3_combout\ : std_logic;
SIGNAL \inst7|data_out_A_cos~2_combout\ : std_logic;
SIGNAL \inst7|data_out_A_cos~1_combout\ : std_logic;
SIGNAL \inst7|data_out_A_cos~0_combout\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \inst10|inst3|I_prod[25]~feeder_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~1_combout\ : std_logic;
SIGNAL \inst10|inst3|I_prod[24]~feeder_combout\ : std_logic;
SIGNAL \inst10|inst3|I_prod[23]~feeder_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~2_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~3_combout\ : std_logic;
SIGNAL \inst10|inst3|I_prod[22]~feeder_combout\ : std_logic;
SIGNAL \inst10|inst3|I_prod[21]~feeder_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~4_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~5_combout\ : std_logic;
SIGNAL \inst10|inst3|I_prod[20]~feeder_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~6_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~7_combout\ : std_logic;
SIGNAL \inst10|inst3|I_prod[18]~feeder_combout\ : std_logic;
SIGNAL \inst10|inst3|I_prod[17]~feeder_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~8_combout\ : std_logic;
SIGNAL \inst10|inst3|I_prod[16]~feeder_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~9_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~10_combout\ : std_logic;
SIGNAL \inst10|inst3|I_prod[15]~feeder_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~11_combout\ : std_logic;
SIGNAL \inst10|inst3|I_prod[14]~feeder_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~12_combout\ : std_logic;
SIGNAL \inst10|inst3|I_prod[13]~feeder_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~13_combout\ : std_logic;
SIGNAL \inst10|inst3|I_prod[12]~feeder_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~14_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~15_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~16_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~17_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~18_combout\ : std_logic;
SIGNAL \inst10|inst3|Q_prod[6]~feeder_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~19_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~20_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~21_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~22_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~23_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~24_combout\ : std_logic;
SIGNAL \inst10|inst3|Add0~25_combout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[12]~15_cout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[12]~17_cout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[12]~19_cout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[12]~21_cout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[12]~23_cout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[12]~25_cout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[12]~27_cout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[12]~29_cout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[12]~31_cout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[12]~33_cout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[12]~35_cout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[12]~37_cout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[12]~39_cout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[12]~41\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[13]~43\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[14]~45\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[15]~47\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[16]~49\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[17]~51\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[18]~53\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[19]~55\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[20]~57\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[21]~59\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[22]~61\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[23]~63\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[24]~65\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[25]~66_combout\ : std_logic;
SIGNAL \inst3|DA~0_combout\ : std_logic;
SIGNAL \inst3|DA[13]~feeder_combout\ : std_logic;
SIGNAL \inst7|regIFLO[23]~69\ : std_logic;
SIGNAL \inst7|regIFLO[24]~70_combout\ : std_logic;
SIGNAL \inst7|sign_B~0_combout\ : std_logic;
SIGNAL \inst7|sign_B~q\ : std_logic;
SIGNAL \inst7|sign_B_r~feeder_combout\ : std_logic;
SIGNAL \inst7|sign_B_r~q\ : std_logic;
SIGNAL \inst7|sign_B_rr~feeder_combout\ : std_logic;
SIGNAL \inst7|sign_B_rr~q\ : std_logic;
SIGNAL \inst7|data_out_B[13]~feeder_combout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[24]~64_combout\ : std_logic;
SIGNAL \inst3|DA~1_combout\ : std_logic;
SIGNAL \inst3|DA[12]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_out_B~0_combout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[23]~62_combout\ : std_logic;
SIGNAL \inst3|DA~2_combout\ : std_logic;
SIGNAL \inst3|DA[11]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_out_B~1_combout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[22]~60_combout\ : std_logic;
SIGNAL \inst3|DA~3_combout\ : std_logic;
SIGNAL \inst3|DA[10]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_out_B~2_combout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[21]~58_combout\ : std_logic;
SIGNAL \inst3|DA~4_combout\ : std_logic;
SIGNAL \inst3|DA[9]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_out_B~3_combout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[20]~56_combout\ : std_logic;
SIGNAL \inst3|DA~5_combout\ : std_logic;
SIGNAL \inst3|DA[8]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_out_B~4_combout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[19]~54_combout\ : std_logic;
SIGNAL \inst3|DA~6_combout\ : std_logic;
SIGNAL \inst3|DA[7]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_out_B~5_combout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[18]~52_combout\ : std_logic;
SIGNAL \inst3|DA~7_combout\ : std_logic;
SIGNAL \inst3|DA[6]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_out_B~6_combout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[17]~50_combout\ : std_logic;
SIGNAL \inst3|DA~8_combout\ : std_logic;
SIGNAL \inst3|DA[5]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_out_B~7_combout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[16]~48_combout\ : std_logic;
SIGNAL \inst3|DA~9_combout\ : std_logic;
SIGNAL \inst3|DA[4]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_out_B~8_combout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[15]~46_combout\ : std_logic;
SIGNAL \inst3|DA~10_combout\ : std_logic;
SIGNAL \inst3|DA[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_out_B~9_combout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[14]~44_combout\ : std_logic;
SIGNAL \inst3|DA~11_combout\ : std_logic;
SIGNAL \inst3|DA[2]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_out_B~10_combout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[13]~42_combout\ : std_logic;
SIGNAL \inst3|DA~12_combout\ : std_logic;
SIGNAL \inst3|DA[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_out_B~11_combout\ : std_logic;
SIGNAL \inst10|inst3|mixsum_sig[12]~40_combout\ : std_logic;
SIGNAL \inst3|DA~13_combout\ : std_logic;
SIGNAL \inst3|DA[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_out_B~12_combout\ : std_logic;
SIGNAL \inst6|read_pointer_I\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst0|ADC_Data\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \inst6|read_pointer_Q\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|tap\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst6|Qa_rtl_0_bypass\ : std_logic_vector(0 TO 42);
SIGNAL \inst12|freq\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \inst7|data_out_A_sin\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst9|data_reg_1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst6|mac_Q\ : std_logic_vector(50 DOWNTO 0);
SIGNAL \inst11|inst|bitcount\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst7|regRFLO\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \inst4|I2C_data\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst10|inst1|lpm_mult_component|auto_generated|result\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \inst3|DA\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst6|mac_I\ : std_logic_vector(50 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|q_b\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst10|inst3|mixsum_sig\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \inst0|read_state\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|counter\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \inst4|clk_counter\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst6|Data_out_Q\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \inst0|clk_counter\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst6|inbuffer\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \inst|altsyncram_component|auto_generated|q_a\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst10|inst3|Q_prod\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \inst6|Ia_rtl_0_bypass\ : std_logic_vector(0 TO 42);
SIGNAL \inst6|Mult0|auto_generated|w409w\ : std_logic_vector(48 DOWNTO 0);
SIGNAL \inst4|clk_I2C\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|POR\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst0|write_state\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst9|data_reg_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|data_out_B\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst17|altsyncram_component|auto_generated|q_a\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst4|data_to_codec\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \inst4|I2C_state\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst10|inst5|lpm_mult_component|auto_generated|result\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \inst7|regIFLO\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \inst9|receive_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|data_out_A_cos\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst9|data_received_r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst6|filtk\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \inst10|inst3|I_prod\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \inst9|data_received_l\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|ADDR_B\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst11|inst|indata\ : std_logic_vector(54 DOWNTO 0);
SIGNAL \inst6|prod\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \inst12|rx_att\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst11|inst2|Data_addr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst11|inst|status_data_buffer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst6|Data_out_I\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \inst11|inst3|addr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst9|clockdiv\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst7|ADDR_A\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst0|ADC_Register_address\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst11|inst2|Data_word\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst11|inst|ALT_INV_start~q\ : std_logic;
SIGNAL \inst4|ALT_INV_conf_strobe_ff_reset~q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[2]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[6]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[7]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[8]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[9]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[10]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[11]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[12]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[13]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[14]~en_q\ : std_logic;
SIGNAL \inst0|ALT_INV_DBus[15]~en_q\ : std_logic;
SIGNAL \ALT_INV_inst15~combout\ : std_logic;
SIGNAL \inst4|ALT_INV_regload:n[2]~q\ : std_logic;
SIGNAL \inst0|ALT_INV_sample_ack~q\ : std_logic;
SIGNAL \inst6|ALT_INV_sampled~q\ : std_logic;
SIGNAL \inst9|ALT_INV_sample~q\ : std_logic;
SIGNAL \inst9|ALT_INV_bclk~q\ : std_logic;
SIGNAL \inst3|ALT_INV_RESETIQ~q\ : std_logic;
SIGNAL \inst0|ALT_INV_nCS~q\ : std_logic;
SIGNAL \inst9|ALT_INV_sample_rst~q\ : std_logic;
SIGNAL \inst10|inst2|ALT_INV_ack~q\ : std_logic;
SIGNAL \inst9|ALT_INV_bclk~clkctrl_outclk\ : std_logic;
SIGNAL \inst3|ALT_INV_A_clk~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_SCL_RXD~input_o\ : std_logic;
SIGNAL \ALT_INV_JP1~input_o\ : std_logic;
SIGNAL \ALT_INV_CODEC_SCLK~input_o\ : std_logic;
SIGNAL \ALT_INV_JP3~input_o\ : std_logic;
SIGNAL \ALT_INV_SDA_TXD~input_o\ : std_logic;

BEGIN

ADC_nCS <= ww_ADC_nCS;
ww_ADC_nDRDY <= ADC_nDRDY;
ww_clk_tcxo <= clk_tcxo;
ADC_nRDWR <= ww_ADC_nRDWR;
ADC_nRESET <= ww_ADC_nRESET;
ADC_nSYNC <= ww_ADC_nSYNC;
ADC_MCLK <= ww_ADC_MCLK;
CODEC_MS <= ww_CODEC_MS;
CODEC_RESET_N <= ww_CODEC_RESET_N;
ww_CODEC_SCLK <= CODEC_SCLK;
ww_CODEC_FS <= CODEC_FS;
ww_CODEC_DOUT <= CODEC_DOUT;
ww_SCL_RXD <= SCL_RXD;
ww_JP1 <= JP1;
ww_PTTn <= PTTn;
ww_GPIO3 <= GPIO3;
ww_KEYn <= KEYn;
CODEC_PWRDWN_N <= ww_CODEC_PWRDWN_N;
CODEC_MCLK <= ww_CODEC_MCLK;
CODEC_DIN <= ww_CODEC_DIN;
CODEC_SCL <= ww_CODEC_SCL;
DAC_CLKOUT <= ww_DAC_CLKOUT;
DAC_RESETIQ <= ww_DAC_RESETIQ;
DAC_SELECTIQ <= ww_DAC_SELECTIQ;
DAC_MODE <= ww_DAC_MODE;
LED1 <= ww_LED1;
LED2 <= ww_LED2;
ww_JP3 <= JP3;
GPIO4 <= ww_GPIO4;
TCXO_nEN <= ww_TCXO_nEN;
GPIO6 <= ww_GPIO6;
GPIO5 <= ww_GPIO5;
GPIO2 <= ww_GPIO2;
DAC_DATABUS <= ww_DAC_DATABUS;
ww_clk_ext <= clk_ext;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst2|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk_tcxo~input_o\);

\inst2|altpll_component|auto_generated|wire_pll1_clk\(0) <= \inst2|altpll_component|auto_generated|pll1_CLK_bus\(0);
\inst2|altpll_component|auto_generated|wire_pll1_clk\(1) <= \inst2|altpll_component|auto_generated|pll1_CLK_bus\(1);
\inst2|altpll_component|auto_generated|wire_pll1_clk\(2) <= \inst2|altpll_component|auto_generated|pll1_CLK_bus\(2);
\inst2|altpll_component|auto_generated|wire_pll1_clk\(3) <= \inst2|altpll_component|auto_generated|pll1_CLK_bus\(3);
\inst2|altpll_component|auto_generated|wire_pll1_clk\(4) <= \inst2|altpll_component|auto_generated|pll1_CLK_bus\(4);

\inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\inst7|ADDR_B\(11) & \inst7|ADDR_B\(10) & \inst7|ADDR_B\(9) & \inst7|ADDR_B\(8) & \inst7|ADDR_B\(7) & \inst7|ADDR_B\(6) & \inst7|ADDR_B\(5) & \inst7|ADDR_B\(4) & 
\inst7|ADDR_B\(3) & \inst7|ADDR_B\(2) & \inst7|ADDR_B\(1) & \inst7|ADDR_B\(0));

\inst|altsyncram_component|auto_generated|q_a\(11) <= \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_a\(12) <= \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|q_b\(11) <= \inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_b\(12) <= \inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\inst7|ADDR_B\(11) & \inst7|ADDR_B\(10) & \inst7|ADDR_B\(9) & \inst7|ADDR_B\(8) & \inst7|ADDR_B\(7) & \inst7|ADDR_B\(6) & \inst7|ADDR_B\(5) & \inst7|ADDR_B\(4) & 
\inst7|ADDR_B\(3) & \inst7|ADDR_B\(2) & \inst7|ADDR_B\(1) & \inst7|ADDR_B\(0));

\inst|altsyncram_component|auto_generated|q_a\(9) <= \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_a\(10) <= \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|q_b\(9) <= \inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_b\(10) <= \inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\inst7|ADDR_B\(11) & \inst7|ADDR_B\(10) & \inst7|ADDR_B\(9) & \inst7|ADDR_B\(8) & \inst7|ADDR_B\(7) & \inst7|ADDR_B\(6) & \inst7|ADDR_B\(5) & \inst7|ADDR_B\(4) & 
\inst7|ADDR_B\(3) & \inst7|ADDR_B\(2) & \inst7|ADDR_B\(1) & \inst7|ADDR_B\(0));

\inst|altsyncram_component|auto_generated|q_a\(7) <= \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_a\(8) <= \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|q_b\(7) <= \inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_b\(8) <= \inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\inst7|ADDR_B\(11) & \inst7|ADDR_B\(10) & \inst7|ADDR_B\(9) & \inst7|ADDR_B\(8) & \inst7|ADDR_B\(7) & \inst7|ADDR_B\(6) & \inst7|ADDR_B\(5) & \inst7|ADDR_B\(4) & 
\inst7|ADDR_B\(3) & \inst7|ADDR_B\(2) & \inst7|ADDR_B\(1) & \inst7|ADDR_B\(0));

\inst|altsyncram_component|auto_generated|q_a\(5) <= \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_a\(6) <= \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|q_b\(5) <= \inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_b\(6) <= \inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\inst7|ADDR_B\(11) & \inst7|ADDR_B\(10) & \inst7|ADDR_B\(9) & \inst7|ADDR_B\(8) & \inst7|ADDR_B\(7) & \inst7|ADDR_B\(6) & \inst7|ADDR_B\(5) & \inst7|ADDR_B\(4) & 
\inst7|ADDR_B\(3) & \inst7|ADDR_B\(2) & \inst7|ADDR_B\(1) & \inst7|ADDR_B\(0));

\inst|altsyncram_component|auto_generated|q_a\(3) <= \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_a\(4) <= \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|q_b\(3) <= \inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_b\(4) <= \inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\inst7|ADDR_B\(11) & \inst7|ADDR_B\(10) & \inst7|ADDR_B\(9) & \inst7|ADDR_B\(8) & \inst7|ADDR_B\(7) & \inst7|ADDR_B\(6) & \inst7|ADDR_B\(5) & \inst7|ADDR_B\(4) & 
\inst7|ADDR_B\(3) & \inst7|ADDR_B\(2) & \inst7|ADDR_B\(1) & \inst7|ADDR_B\(0));

\inst|altsyncram_component|auto_generated|q_a\(1) <= \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_a\(2) <= \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|q_b\(1) <= \inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);
\inst|altsyncram_component|auto_generated|q_b\(2) <= \inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(1);

\inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (gnd & \~GND~combout\);

\inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst7|ADDR_B\(11) & \inst7|ADDR_B\(10) & \inst7|ADDR_B\(9) & \inst7|ADDR_B\(8) & \inst7|ADDR_B\(7) & \inst7|ADDR_B\(6) & \inst7|ADDR_B\(5) & \inst7|ADDR_B\(4) & 
\inst7|ADDR_B\(3) & \inst7|ADDR_B\(2) & \inst7|ADDR_B\(1) & \inst7|ADDR_B\(0));

\inst|altsyncram_component|auto_generated|q_a\(0) <= \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst|altsyncram_component|auto_generated|q_b\(0) <= \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAA_bus\ <= (\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT27\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT26\ & 
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT25\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT24\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT23\ & 
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT22\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT21\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT20\ & 
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17\ & 
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14\ & 
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11\ & 
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8\ & 
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5\ & 
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2\ & 
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~dataout\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~7\ & 
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~6\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~5\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~4\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~3\ & 
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~2\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~1\ & \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~0\);

\inst10|inst5|lpm_mult_component|auto_generated|mac_out2~0\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst10|inst5|lpm_mult_component|auto_generated|mac_out2~1\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst10|inst5|lpm_mult_component|auto_generated|mac_out2~2\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst10|inst5|lpm_mult_component|auto_generated|mac_out2~3\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst10|inst5|lpm_mult_component|auto_generated|mac_out2~4\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst10|inst5|lpm_mult_component|auto_generated|mac_out2~5\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst10|inst5|lpm_mult_component|auto_generated|mac_out2~6\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst10|inst5|lpm_mult_component|auto_generated|mac_out2~7\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst10|inst5|lpm_mult_component|auto_generated|result\(0) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst10|inst5|lpm_mult_component|auto_generated|result\(1) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst10|inst5|lpm_mult_component|auto_generated|result\(2) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst10|inst5|lpm_mult_component|auto_generated|result\(3) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst10|inst5|lpm_mult_component|auto_generated|result\(4) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst10|inst5|lpm_mult_component|auto_generated|result\(5) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst10|inst5|lpm_mult_component|auto_generated|result\(6) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst10|inst5|lpm_mult_component|auto_generated|result\(7) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst10|inst5|lpm_mult_component|auto_generated|result\(8) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst10|inst5|lpm_mult_component|auto_generated|result\(9) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst10|inst5|lpm_mult_component|auto_generated|result\(10) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst10|inst5|lpm_mult_component|auto_generated|result\(11) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst10|inst5|lpm_mult_component|auto_generated|result\(12) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst10|inst5|lpm_mult_component|auto_generated|result\(13) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst10|inst5|lpm_mult_component|auto_generated|result\(14) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst10|inst5|lpm_mult_component|auto_generated|result\(15) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst10|inst5|lpm_mult_component|auto_generated|result\(16) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst10|inst5|lpm_mult_component|auto_generated|result\(17) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst10|inst5|lpm_mult_component|auto_generated|result\(18) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst10|inst5|lpm_mult_component|auto_generated|result\(19) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst10|inst5|lpm_mult_component|auto_generated|result\(20) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst10|inst5|lpm_mult_component|auto_generated|result\(21) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst10|inst5|lpm_mult_component|auto_generated|result\(22) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst10|inst5|lpm_mult_component|auto_generated|result\(23) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst10|inst5|lpm_mult_component|auto_generated|result\(24) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst10|inst5|lpm_mult_component|auto_generated|result\(25) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst10|inst5|lpm_mult_component|auto_generated|result\(26) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst10|inst5|lpm_mult_component|auto_generated|result\(27) <= \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAA_bus\ <= (\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT27\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT26\ & 
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT25\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT24\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT23\ & 
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT22\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT21\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT20\ & 
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17\ & 
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14\ & 
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11\ & 
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8\ & 
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5\ & 
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2\ & 
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~dataout\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~7\ & 
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~6\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~5\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~4\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~3\ & 
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~2\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~1\ & \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~0\);

\inst10|inst1|lpm_mult_component|auto_generated|mac_out2~0\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst10|inst1|lpm_mult_component|auto_generated|mac_out2~1\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst10|inst1|lpm_mult_component|auto_generated|mac_out2~2\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst10|inst1|lpm_mult_component|auto_generated|mac_out2~3\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst10|inst1|lpm_mult_component|auto_generated|mac_out2~4\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst10|inst1|lpm_mult_component|auto_generated|mac_out2~5\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst10|inst1|lpm_mult_component|auto_generated|mac_out2~6\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst10|inst1|lpm_mult_component|auto_generated|mac_out2~7\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst10|inst1|lpm_mult_component|auto_generated|result\(0) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst10|inst1|lpm_mult_component|auto_generated|result\(1) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst10|inst1|lpm_mult_component|auto_generated|result\(2) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst10|inst1|lpm_mult_component|auto_generated|result\(3) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst10|inst1|lpm_mult_component|auto_generated|result\(4) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst10|inst1|lpm_mult_component|auto_generated|result\(5) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst10|inst1|lpm_mult_component|auto_generated|result\(6) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst10|inst1|lpm_mult_component|auto_generated|result\(7) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst10|inst1|lpm_mult_component|auto_generated|result\(8) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst10|inst1|lpm_mult_component|auto_generated|result\(9) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst10|inst1|lpm_mult_component|auto_generated|result\(10) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst10|inst1|lpm_mult_component|auto_generated|result\(11) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst10|inst1|lpm_mult_component|auto_generated|result\(12) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst10|inst1|lpm_mult_component|auto_generated|result\(13) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst10|inst1|lpm_mult_component|auto_generated|result\(14) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst10|inst1|lpm_mult_component|auto_generated|result\(15) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst10|inst1|lpm_mult_component|auto_generated|result\(16) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst10|inst1|lpm_mult_component|auto_generated|result\(17) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst10|inst1|lpm_mult_component|auto_generated|result\(18) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst10|inst1|lpm_mult_component|auto_generated|result\(19) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst10|inst1|lpm_mult_component|auto_generated|result\(20) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst10|inst1|lpm_mult_component|auto_generated|result\(21) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst10|inst1|lpm_mult_component|auto_generated|result\(22) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst10|inst1|lpm_mult_component|auto_generated|result\(23) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst10|inst1|lpm_mult_component|auto_generated|result\(24) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst10|inst1|lpm_mult_component|auto_generated|result\(25) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst10|inst1|lpm_mult_component|auto_generated|result\(26) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst10|inst1|lpm_mult_component|auto_generated|result\(27) <= \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0~portadataout\ & \inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0~portadataout\);

\inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0~portadataout\ <= \inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0~portadataout\ & \inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
\inst11|inst2|bytes_rtl_1|auto_generated|ram_block1a0\);

\inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst11|inst2|bytes_rtl_1|auto_generated|ram_block1a0\ <= \inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAA_bus\ <= (\inst9|data_received_r\(31) & \inst9|data_received_r\(30) & \inst9|data_received_r\(29) & \inst9|data_received_r\(28) & \inst9|data_received_r\(27) & 
\inst9|data_received_r\(26) & \inst9|data_received_r\(25) & \inst9|data_received_r\(24) & \inst9|data_received_r\(23) & \inst9|data_received_r\(22) & \inst9|data_received_r\(21) & \inst9|data_received_r\(20) & \inst9|data_received_r\(19) & 
\inst9|data_received_r\(18) & gnd & gnd & gnd & gnd);

\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAB_bus\ <= (\inst7|data_out_A_sin\(13) & \inst7|data_out_A_sin\(12) & \inst7|data_out_A_sin\(11) & \inst7|data_out_A_sin\(10) & \inst7|data_out_A_sin\(9) & \inst7|data_out_A_sin\(8) & 
\inst7|data_out_A_sin\(7) & \inst7|data_out_A_sin\(6) & \inst7|data_out_A_sin\(5) & \inst7|data_out_A_sin\(4) & \inst7|data_out_A_sin\(3) & \inst7|data_out_A_sin\(2) & \inst7|data_out_A_sin\(1) & \inst7|data_out_A_sin\(0) & gnd & gnd & gnd
& gnd);

\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~0\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~1\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~2\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~3\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~4\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~5\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~6\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~7\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~dataout\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT20\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT21\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT22\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT23\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT24\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT25\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT26\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1~DATAOUT27\ <= \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAA_bus\ <= (\inst9|data_received_l\(31) & \inst9|data_received_l\(30) & \inst9|data_received_l\(29) & \inst9|data_received_l\(28) & \inst9|data_received_l\(27) & 
\inst9|data_received_l\(26) & \inst9|data_received_l\(25) & \inst9|data_received_l\(24) & \inst9|data_received_l\(23) & \inst9|data_received_l\(22) & \inst9|data_received_l\(21) & \inst9|data_received_l\(20) & \inst9|data_received_l\(19) & 
\inst9|data_received_l\(18) & gnd & gnd & gnd & gnd);

\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAB_bus\ <= (\inst7|data_out_A_cos\(13) & \inst7|data_out_A_cos\(12) & \inst7|data_out_A_cos\(11) & \inst7|data_out_A_cos\(10) & \inst7|data_out_A_cos\(9) & \inst7|data_out_A_cos\(8) & 
\inst7|data_out_A_cos\(7) & \inst7|data_out_A_cos\(6) & \inst7|data_out_A_cos\(5) & \inst7|data_out_A_cos\(4) & \inst7|data_out_A_cos\(3) & \inst7|data_out_A_cos\(2) & \inst7|data_out_A_cos\(1) & \inst7|data_out_A_cos\(0) & gnd & gnd & gnd
& gnd);

\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~0\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~1\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~2\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~3\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~4\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~5\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~6\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~7\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~dataout\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT20\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT21\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT22\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT23\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT24\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT25\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT26\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT27\ <= \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst6|Mult0|auto_generated|mac_out8_DATAA_bus\ <= (\inst6|Mult0|auto_generated|mac_mult7~DATAOUT11\ & \inst6|Mult0|auto_generated|mac_mult7~DATAOUT10\ & \inst6|Mult0|auto_generated|mac_mult7~DATAOUT9\ & \inst6|Mult0|auto_generated|mac_mult7~DATAOUT8\ & 
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT7\ & \inst6|Mult0|auto_generated|mac_mult7~DATAOUT6\ & \inst6|Mult0|auto_generated|mac_mult7~DATAOUT5\ & \inst6|Mult0|auto_generated|mac_mult7~DATAOUT4\ & \inst6|Mult0|auto_generated|mac_mult7~DATAOUT3\ & 
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT2\ & \inst6|Mult0|auto_generated|mac_mult7~DATAOUT1\ & \inst6|Mult0|auto_generated|mac_mult7~dataout\ & \inst6|Mult0|auto_generated|mac_mult7~5\ & \inst6|Mult0|auto_generated|mac_mult7~4\ & 
\inst6|Mult0|auto_generated|mac_mult7~3\ & \inst6|Mult0|auto_generated|mac_mult7~2\ & \inst6|Mult0|auto_generated|mac_mult7~1\ & \inst6|Mult0|auto_generated|mac_mult7~0\);

\inst6|Mult0|auto_generated|mac_out8~0\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(0);
\inst6|Mult0|auto_generated|mac_out8~1\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(1);
\inst6|Mult0|auto_generated|mac_out8~2\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(2);
\inst6|Mult0|auto_generated|mac_out8~3\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(3);
\inst6|Mult0|auto_generated|mac_out8~4\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(4);
\inst6|Mult0|auto_generated|mac_out8~5\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(5);
\inst6|Mult0|auto_generated|mac_out8~dataout\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(6);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT1\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(7);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT2\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(8);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT3\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(9);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT4\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(10);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT5\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(11);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT6\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(12);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT7\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(13);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT8\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(14);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT9\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(15);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT10\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(16);
\inst6|Mult0|auto_generated|mac_out8~DATAOUT11\ <= \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\(17);

\inst6|Mult0|auto_generated|mac_out6_DATAA_bus\ <= (\inst6|Mult0|auto_generated|mac_mult5~DATAOUT23\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT22\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT21\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT20\
& \inst6|Mult0|auto_generated|mac_mult5~DATAOUT19\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT18\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT17\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT16\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT15\
& \inst6|Mult0|auto_generated|mac_mult5~DATAOUT14\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT13\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT12\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT11\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT10\
& \inst6|Mult0|auto_generated|mac_mult5~DATAOUT9\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT8\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT7\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT6\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT5\ & 
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT4\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT3\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT2\ & \inst6|Mult0|auto_generated|mac_mult5~DATAOUT1\ & \inst6|Mult0|auto_generated|mac_mult5~dataout\ & 
\inst6|Mult0|auto_generated|mac_mult5~11\ & \inst6|Mult0|auto_generated|mac_mult5~10\ & \inst6|Mult0|auto_generated|mac_mult5~9\ & \inst6|Mult0|auto_generated|mac_mult5~8\ & \inst6|Mult0|auto_generated|mac_mult5~7\ & 
\inst6|Mult0|auto_generated|mac_mult5~6\ & \inst6|Mult0|auto_generated|mac_mult5~5\ & \inst6|Mult0|auto_generated|mac_mult5~4\ & \inst6|Mult0|auto_generated|mac_mult5~3\ & \inst6|Mult0|auto_generated|mac_mult5~2\ & \inst6|Mult0|auto_generated|mac_mult5~1\
& \inst6|Mult0|auto_generated|mac_mult5~0\);

\inst6|Mult0|auto_generated|mac_out6~0\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(0);
\inst6|Mult0|auto_generated|mac_out6~1\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(1);
\inst6|Mult0|auto_generated|mac_out6~2\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(2);
\inst6|Mult0|auto_generated|mac_out6~3\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(3);
\inst6|Mult0|auto_generated|mac_out6~4\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(4);
\inst6|Mult0|auto_generated|mac_out6~5\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(5);
\inst6|Mult0|auto_generated|mac_out6~6\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(6);
\inst6|Mult0|auto_generated|mac_out6~7\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(7);
\inst6|Mult0|auto_generated|mac_out6~8\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(8);
\inst6|Mult0|auto_generated|mac_out6~9\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(9);
\inst6|Mult0|auto_generated|mac_out6~10\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(10);
\inst6|Mult0|auto_generated|mac_out6~11\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(11);
\inst6|Mult0|auto_generated|mac_out6~dataout\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(12);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT1\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(13);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT2\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(14);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT3\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(15);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT4\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(16);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT5\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(17);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT6\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(18);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT7\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(19);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT8\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(20);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT9\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(21);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT10\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(22);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT11\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(23);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT12\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(24);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT13\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(25);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT14\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(26);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT15\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(27);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT16\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(28);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT17\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(29);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT18\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(30);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT19\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(31);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT20\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(32);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT21\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(33);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT22\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(34);
\inst6|Mult0|auto_generated|mac_out6~DATAOUT23\ <= \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\(35);

\inst6|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\inst6|Mult0|auto_generated|mac_mult3~DATAOUT23\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT21\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT20\
& \inst6|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT18\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT17\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT15\
& \inst6|Mult0|auto_generated|mac_mult3~DATAOUT14\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT13\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT11\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT10\
& \inst6|Mult0|auto_generated|mac_mult3~DATAOUT9\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT8\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT5\ & 
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT3\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT2\ & \inst6|Mult0|auto_generated|mac_mult3~DATAOUT1\ & \inst6|Mult0|auto_generated|mac_mult3~dataout\ & 
\inst6|Mult0|auto_generated|mac_mult3~11\ & \inst6|Mult0|auto_generated|mac_mult3~10\ & \inst6|Mult0|auto_generated|mac_mult3~9\ & \inst6|Mult0|auto_generated|mac_mult3~8\ & \inst6|Mult0|auto_generated|mac_mult3~7\ & 
\inst6|Mult0|auto_generated|mac_mult3~6\ & \inst6|Mult0|auto_generated|mac_mult3~5\ & \inst6|Mult0|auto_generated|mac_mult3~4\ & \inst6|Mult0|auto_generated|mac_mult3~3\ & \inst6|Mult0|auto_generated|mac_mult3~2\ & \inst6|Mult0|auto_generated|mac_mult3~1\
& \inst6|Mult0|auto_generated|mac_mult3~0\);

\inst6|Mult0|auto_generated|mac_out4~0\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\inst6|Mult0|auto_generated|mac_out4~1\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\inst6|Mult0|auto_generated|mac_out4~2\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\inst6|Mult0|auto_generated|mac_out4~3\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\inst6|Mult0|auto_generated|mac_out4~4\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\inst6|Mult0|auto_generated|mac_out4~5\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\inst6|Mult0|auto_generated|mac_out4~6\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\inst6|Mult0|auto_generated|mac_out4~7\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\inst6|Mult0|auto_generated|mac_out4~8\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\inst6|Mult0|auto_generated|mac_out4~9\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\inst6|Mult0|auto_generated|mac_out4~10\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\inst6|Mult0|auto_generated|mac_out4~11\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\inst6|Mult0|auto_generated|mac_out4~dataout\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\inst6|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\inst6|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\inst6|Mult0|auto_generated|mac_mult1~DATAOUT35\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT34\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT33\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT32\
& \inst6|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT27\
& \inst6|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT22\
& \inst6|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT17\
& \inst6|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT12\
& \inst6|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \inst6|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \inst6|Mult0|auto_generated|mac_mult1~dataout\);

\inst6|Mult0|auto_generated|w409w\(0) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\inst6|Mult0|auto_generated|w409w\(1) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\inst6|Mult0|auto_generated|w409w\(2) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\inst6|Mult0|auto_generated|w409w\(3) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\inst6|Mult0|auto_generated|w409w\(4) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\inst6|Mult0|auto_generated|w409w\(5) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\inst6|Mult0|auto_generated|w409w\(6) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\inst6|Mult0|auto_generated|w409w\(7) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\inst6|Mult0|auto_generated|w409w\(8) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\inst6|Mult0|auto_generated|w409w\(9) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\inst6|Mult0|auto_generated|w409w\(10) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\inst6|Mult0|auto_generated|w409w\(11) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\inst6|Mult0|auto_generated|w409w\(12) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\inst6|Mult0|auto_generated|w409w\(13) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\inst6|Mult0|auto_generated|w409w\(14) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\inst6|Mult0|auto_generated|w409w\(15) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\inst6|Mult0|auto_generated|w409w\(16) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\inst6|Mult0|auto_generated|w409w\(17) <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT34\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\inst6|Mult0|auto_generated|mac_out2~DATAOUT35\ <= \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\inst6|Mult0|auto_generated|mac_mult7_DATAA_bus\ <= (\inst6|sample_data~27_combout\ & \inst6|sample_data~25_combout\ & \inst6|sample_data~23_combout\ & \inst6|sample_data~21_combout\ & \inst6|sample_data~19_combout\ & \inst6|sample_data~17_combout\ & gnd
& gnd & gnd);

\inst6|Mult0|auto_generated|mac_mult7_DATAB_bus\ <= (\inst6|filtk\(23) & \inst6|filtk\(22) & \inst6|filtk\(21) & \inst6|filtk\(20) & \inst6|filtk\(19) & \inst6|filtk\(18) & gnd & gnd & gnd);

\inst6|Mult0|auto_generated|mac_mult7~0\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(0);
\inst6|Mult0|auto_generated|mac_mult7~1\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(1);
\inst6|Mult0|auto_generated|mac_mult7~2\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(2);
\inst6|Mult0|auto_generated|mac_mult7~3\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(3);
\inst6|Mult0|auto_generated|mac_mult7~4\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(4);
\inst6|Mult0|auto_generated|mac_mult7~5\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(5);
\inst6|Mult0|auto_generated|mac_mult7~dataout\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(6);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT1\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(7);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT2\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(8);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT3\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(9);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT4\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(10);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT5\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(11);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT6\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(12);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT7\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(13);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT8\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(14);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT9\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(15);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT10\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(16);
\inst6|Mult0|auto_generated|mac_mult7~DATAOUT11\ <= \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(17);

\inst6|Mult0|auto_generated|mac_mult5_DATAA_bus\ <= (\inst6|filtk\(17) & \inst6|filtk\(16) & \inst6|filtk\(15) & \inst6|filtk\(14) & \inst6|filtk\(13) & \inst6|filtk\(12) & \inst6|filtk\(11) & \inst6|filtk\(10) & \inst6|filtk\(9) & 
\inst6|filtk\(8) & \inst6|filtk\(7) & \inst6|filtk\(6) & \inst6|filtk\(5) & \inst6|filtk\(4) & \inst6|filtk\(3) & \inst6|filtk\(2) & \inst6|filtk\(1) & \inst6|filtk\(0));

\inst6|Mult0|auto_generated|mac_mult5_DATAB_bus\ <= (\inst6|sample_data~27_combout\ & \inst6|sample_data~25_combout\ & \inst6|sample_data~23_combout\ & \inst6|sample_data~21_combout\ & \inst6|sample_data~19_combout\ & \inst6|sample_data~17_combout\ & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst6|Mult0|auto_generated|mac_mult5~0\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(0);
\inst6|Mult0|auto_generated|mac_mult5~1\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(1);
\inst6|Mult0|auto_generated|mac_mult5~2\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(2);
\inst6|Mult0|auto_generated|mac_mult5~3\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(3);
\inst6|Mult0|auto_generated|mac_mult5~4\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(4);
\inst6|Mult0|auto_generated|mac_mult5~5\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(5);
\inst6|Mult0|auto_generated|mac_mult5~6\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(6);
\inst6|Mult0|auto_generated|mac_mult5~7\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(7);
\inst6|Mult0|auto_generated|mac_mult5~8\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(8);
\inst6|Mult0|auto_generated|mac_mult5~9\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(9);
\inst6|Mult0|auto_generated|mac_mult5~10\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(10);
\inst6|Mult0|auto_generated|mac_mult5~11\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(11);
\inst6|Mult0|auto_generated|mac_mult5~dataout\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(12);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT1\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(13);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT2\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(14);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT3\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(15);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT4\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(16);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT5\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(17);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT6\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(18);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT7\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(19);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT8\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(20);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT9\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(21);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT10\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(22);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT11\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(23);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT12\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(24);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT13\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(25);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT14\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(26);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT15\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(27);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT16\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(28);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT17\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(29);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT18\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(30);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT19\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(31);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT20\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(32);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT21\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(33);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT22\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(34);
\inst6|Mult0|auto_generated|mac_mult5~DATAOUT23\ <= \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(35);

\inst6|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (\inst6|sample_data~63_combout\ & \inst6|sample_data~61_combout\ & \inst6|sample_data~59_combout\ & \inst6|sample_data~57_combout\ & \inst6|sample_data~55_combout\ & \inst6|sample_data~53_combout\ & 
\inst6|sample_data~51_combout\ & \inst6|sample_data~49_combout\ & \inst6|sample_data~47_combout\ & \inst6|sample_data~45_combout\ & \inst6|sample_data~43_combout\ & \inst6|sample_data~41_combout\ & \inst6|sample_data~39_combout\ & 
\inst6|sample_data~37_combout\ & \inst6|sample_data~35_combout\ & \inst6|sample_data~33_combout\ & \inst6|sample_data~31_combout\ & \inst6|sample_data~29_combout\);

\inst6|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\inst6|filtk\(23) & \inst6|filtk\(22) & \inst6|filtk\(21) & \inst6|filtk\(20) & \inst6|filtk\(19) & \inst6|filtk\(18) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\inst6|Mult0|auto_generated|mac_mult3~0\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\inst6|Mult0|auto_generated|mac_mult3~1\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\inst6|Mult0|auto_generated|mac_mult3~2\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\inst6|Mult0|auto_generated|mac_mult3~3\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\inst6|Mult0|auto_generated|mac_mult3~4\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\inst6|Mult0|auto_generated|mac_mult3~5\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\inst6|Mult0|auto_generated|mac_mult3~6\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\inst6|Mult0|auto_generated|mac_mult3~7\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\inst6|Mult0|auto_generated|mac_mult3~8\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\inst6|Mult0|auto_generated|mac_mult3~9\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\inst6|Mult0|auto_generated|mac_mult3~10\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\inst6|Mult0|auto_generated|mac_mult3~11\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\inst6|Mult0|auto_generated|mac_mult3~dataout\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\inst6|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\inst6|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\inst6|sample_data~63_combout\ & \inst6|sample_data~61_combout\ & \inst6|sample_data~59_combout\ & \inst6|sample_data~57_combout\ & \inst6|sample_data~55_combout\ & \inst6|sample_data~53_combout\ & 
\inst6|sample_data~51_combout\ & \inst6|sample_data~49_combout\ & \inst6|sample_data~47_combout\ & \inst6|sample_data~45_combout\ & \inst6|sample_data~43_combout\ & \inst6|sample_data~41_combout\ & \inst6|sample_data~39_combout\ & 
\inst6|sample_data~37_combout\ & \inst6|sample_data~35_combout\ & \inst6|sample_data~33_combout\ & \inst6|sample_data~31_combout\ & \inst6|sample_data~29_combout\);

\inst6|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\inst6|filtk\(17) & \inst6|filtk\(16) & \inst6|filtk\(15) & \inst6|filtk\(14) & \inst6|filtk\(13) & \inst6|filtk\(12) & \inst6|filtk\(11) & \inst6|filtk\(10) & \inst6|filtk\(9) & 
\inst6|filtk\(8) & \inst6|filtk\(7) & \inst6|filtk\(6) & \inst6|filtk\(5) & \inst6|filtk\(4) & \inst6|filtk\(3) & \inst6|filtk\(2) & \inst6|filtk\(1) & \inst6|filtk\(0));

\inst6|Mult0|auto_generated|mac_mult1~dataout\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT34\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\inst6|Mult0|auto_generated|mac_mult1~DATAOUT35\ <= \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\inst17|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst17|altsyncram_component|auto_generated|q_a\(0) <= \inst17|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst17|altsyncram_component|auto_generated|q_a\(1) <= \inst17|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\inst17|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst17|altsyncram_component|auto_generated|q_a\(2) <= \inst17|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\inst17|altsyncram_component|auto_generated|q_a\(3) <= \inst17|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\inst17|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst17|altsyncram_component|auto_generated|q_a\(4) <= \inst17|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst17|altsyncram_component|auto_generated|q_a\(5) <= \inst17|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\inst17|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst17|altsyncram_component|auto_generated|q_a\(6) <= \inst17|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\inst17|altsyncram_component|auto_generated|q_a\(7) <= \inst17|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\inst17|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst17|altsyncram_component|auto_generated|q_a\(8) <= \inst17|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst17|altsyncram_component|auto_generated|q_a\(9) <= \inst17|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\inst17|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst17|altsyncram_component|auto_generated|q_a\(10) <= \inst17|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\inst17|altsyncram_component|auto_generated|q_a\(11) <= \inst17|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\inst17|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst7|ADDR_A\(11) & \inst7|ADDR_A\(10) & \inst7|ADDR_A\(9) & \inst7|ADDR_A\(8) & \inst7|ADDR_A\(7) & \inst7|ADDR_A\(6) & \inst7|ADDR_A\(5) & \inst7|ADDR_A\(4) & 
\inst7|ADDR_A\(3) & \inst7|ADDR_A\(2) & \inst7|ADDR_A\(1) & \inst7|ADDR_A\(0));

\inst17|altsyncram_component|auto_generated|q_a\(12) <= \inst17|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst6|Add0~96_combout\ & \inst6|Add0~90_combout\ & \inst6|Add0~88_combout\ & \inst6|Add0~82_combout\ & \inst6|Add0~80_combout\ & \inst6|Add0~37_combout\ & \inst6|Add0~23_combout\ & 
\inst6|Add0~21_combout\ & \inst6|Add0~19_combout\ & \inst6|Add0~17_combout\ & \inst6|Add0~15_combout\ & \inst6|Add0~13_combout\ & \inst6|Add0~11_combout\ & \inst6|Add0~9_combout\ & \inst6|Add0~7_combout\ & \inst6|Add0~5_combout\ & \inst6|Add0~3_combout\
& \inst6|Add0~1_combout\);

\inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst6|downconversion:write_pointer[8]~q\ & \inst6|downconversion:write_pointer[7]~q\ & \inst6|downconversion:write_pointer[6]~q\ & \inst6|downconversion:write_pointer[5]~q\ & 
\inst6|downconversion:write_pointer[4]~q\ & \inst6|downconversion:write_pointer[3]~q\ & \inst6|downconversion:write_pointer[2]~q\ & \inst6|downconversion:write_pointer[1]~q\ & \inst6|downconversion:write_pointer[0]~q\);

\inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst6|Add6~17_combout\ & \inst6|Add6~14_combout\ & \inst6|Add6~11_combout\ & \inst6|Add6~8_combout\ & \inst6|Add6~5_combout\ & \inst6|Add6~2_combout\ & \inst6|read_pointer_Q~6_combout\ & 
\inst6|read_pointer_Q~4_combout\ & \inst6|read_pointer_Q~2_combout\);

\inst6|Qa_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst6|Qa_rtl_0|auto_generated|ram_block1a1\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst6|Qa_rtl_0|auto_generated|ram_block1a2\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst6|Qa_rtl_0|auto_generated|ram_block1a3\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst6|Qa_rtl_0|auto_generated|ram_block1a4\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst6|Qa_rtl_0|auto_generated|ram_block1a5\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst6|Qa_rtl_0|auto_generated|ram_block1a6\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst6|Qa_rtl_0|auto_generated|ram_block1a7\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst6|Qa_rtl_0|auto_generated|ram_block1a8\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst6|Qa_rtl_0|auto_generated|ram_block1a9\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst6|Qa_rtl_0|auto_generated|ram_block1a10\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst6|Qa_rtl_0|auto_generated|ram_block1a11\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst6|Qa_rtl_0|auto_generated|ram_block1a18\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst6|Qa_rtl_0|auto_generated|ram_block1a19\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst6|Qa_rtl_0|auto_generated|ram_block1a20\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst6|Qa_rtl_0|auto_generated|ram_block1a21\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst6|Qa_rtl_0|auto_generated|ram_block1a22\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst6|Qa_rtl_0|auto_generated|ram_block1a23\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst6|Add0~94_combout\ & \inst6|Add0~92_combout\ & \inst6|Add0~86_combout\ & \inst6|Add0~84_combout\ & \inst6|Add0~78_combout\ & \inst6|Add0~76_combout\ & \inst6|Add0~62_combout\ & 
\inst6|Add0~60_combout\ & \inst6|Add0~58_combout\ & \inst6|Add0~56_combout\ & \inst6|Add0~54_combout\ & \inst6|Add0~52_combout\ & \inst6|Add0~50_combout\ & \inst6|Add0~48_combout\ & \inst6|Add0~46_combout\ & \inst6|Add0~44_combout\ & 
\inst6|Add0~42_combout\ & \inst6|Add0~40_combout\);

\inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst6|downconversion:write_pointer[8]~q\ & \inst6|downconversion:write_pointer[7]~q\ & \inst6|downconversion:write_pointer[6]~q\ & \inst6|downconversion:write_pointer[5]~q\ & 
\inst6|downconversion:write_pointer[4]~q\ & \inst6|downconversion:write_pointer[3]~q\ & \inst6|downconversion:write_pointer[2]~q\ & \inst6|downconversion:write_pointer[1]~q\ & \inst6|downconversion:write_pointer[0]~q\);

\inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst6|read_pointer_I~22_combout\ & \inst6|read_pointer_I~17_combout\ & \inst6|read_pointer_I~19_combout\ & \inst6|read_pointer_I~12_combout\ & \inst6|read_pointer_I~14_combout\ & 
\inst6|read_pointer_I~8_combout\ & \inst6|read_pointer_I~10_combout\ & \inst6|read_pointer_I~1_combout\ & \inst6|read_pointer_I~3_combout\);

\inst6|Ia_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst6|Ia_rtl_0|auto_generated|ram_block1a1\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst6|Ia_rtl_0|auto_generated|ram_block1a2\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst6|Ia_rtl_0|auto_generated|ram_block1a3\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst6|Ia_rtl_0|auto_generated|ram_block1a4\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst6|Ia_rtl_0|auto_generated|ram_block1a5\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst6|Ia_rtl_0|auto_generated|ram_block1a6\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst6|Ia_rtl_0|auto_generated|ram_block1a7\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst6|Ia_rtl_0|auto_generated|ram_block1a8\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst6|Ia_rtl_0|auto_generated|ram_block1a9\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst6|Ia_rtl_0|auto_generated|ram_block1a10\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst6|Ia_rtl_0|auto_generated|ram_block1a11\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst6|Ia_rtl_0|auto_generated|ram_block1a18\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst6|Ia_rtl_0|auto_generated|ram_block1a19\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst6|Ia_rtl_0|auto_generated|ram_block1a20\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst6|Ia_rtl_0|auto_generated|ram_block1a21\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst6|Ia_rtl_0|auto_generated|ram_block1a22\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst6|Ia_rtl_0|auto_generated|ram_block1a23\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\inst6|Qa_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst6|Add0~35_combout\ & \inst6|Add0~33_combout\ & \inst6|Add0~31_combout\ & \inst6|Add0~29_combout\ & 
\inst6|Add0~27_combout\ & \inst6|Add0~25_combout\);

\inst6|Qa_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst6|downconversion:write_pointer[8]~q\ & \inst6|downconversion:write_pointer[7]~q\ & \inst6|downconversion:write_pointer[6]~q\ & \inst6|downconversion:write_pointer[5]~q\ & 
\inst6|downconversion:write_pointer[4]~q\ & \inst6|downconversion:write_pointer[3]~q\ & \inst6|downconversion:write_pointer[2]~q\ & \inst6|downconversion:write_pointer[1]~q\ & \inst6|downconversion:write_pointer[0]~q\);

\inst6|Qa_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\inst6|Add6~17_combout\ & \inst6|Add6~14_combout\ & \inst6|Add6~11_combout\ & \inst6|Add6~8_combout\ & \inst6|Add6~5_combout\ & \inst6|Add6~2_combout\ & \inst6|read_pointer_Q~6_combout\ & 
\inst6|read_pointer_Q~4_combout\ & \inst6|read_pointer_Q~2_combout\);

\inst6|Qa_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);
\inst6|Qa_rtl_0|auto_generated|ram_block1a13\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(1);
\inst6|Qa_rtl_0|auto_generated|ram_block1a14\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(2);
\inst6|Qa_rtl_0|auto_generated|ram_block1a15\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(3);
\inst6|Qa_rtl_0|auto_generated|ram_block1a16\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(4);
\inst6|Qa_rtl_0|auto_generated|ram_block1a17\ <= \inst6|Qa_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(5);

\inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst6|Add0~74_combout\ & \inst6|Add0~72_combout\ & \inst6|Add0~70_combout\ & \inst6|Add0~68_combout\ & 
\inst6|Add0~66_combout\ & \inst6|Add0~64_combout\);

\inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst6|downconversion:write_pointer[8]~q\ & \inst6|downconversion:write_pointer[7]~q\ & \inst6|downconversion:write_pointer[6]~q\ & \inst6|downconversion:write_pointer[5]~q\ & 
\inst6|downconversion:write_pointer[4]~q\ & \inst6|downconversion:write_pointer[3]~q\ & \inst6|downconversion:write_pointer[2]~q\ & \inst6|downconversion:write_pointer[1]~q\ & \inst6|downconversion:write_pointer[0]~q\);

\inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\inst6|read_pointer_I~22_combout\ & \inst6|read_pointer_I~17_combout\ & \inst6|read_pointer_I~19_combout\ & \inst6|read_pointer_I~12_combout\ & \inst6|read_pointer_I~14_combout\ & 
\inst6|read_pointer_I~8_combout\ & \inst6|read_pointer_I~10_combout\ & \inst6|read_pointer_I~1_combout\ & \inst6|read_pointer_I~3_combout\);

\inst6|Ia_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);
\inst6|Ia_rtl_0|auto_generated|ram_block1a13\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(1);
\inst6|Ia_rtl_0|auto_generated|ram_block1a14\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(2);
\inst6|Ia_rtl_0|auto_generated|ram_block1a15\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(3);
\inst6|Ia_rtl_0|auto_generated|ram_block1a16\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(4);
\inst6|Ia_rtl_0|auto_generated|ram_block1a17\ <= \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(5);

\inst3|B_clk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst3|B_clk~q\);

\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst2|altpll_component|auto_generated|wire_pll1_clk\(0));

\inst3|A_clk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst3|A_clk~q\);

\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst2|altpll_component|auto_generated|wire_pll1_clk\(1));

\clk_tcxo~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_tcxo~input_o\);

\inst4|clk_counter[7]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst4|clk_counter\(7));

\inst9|bclk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst9|bclk~q\);

\inst1|counter[9]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|counter\(9));

\inst0|ADC_Clk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst0|ADC_Clk~q\);

\inst11|inst3|strobe~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst11|inst3|strobe~combout\);
\inst11|inst|ALT_INV_start~q\ <= NOT \inst11|inst|start~q\;
\inst4|ALT_INV_conf_strobe_ff_reset~q\ <= NOT \inst4|conf_strobe_ff_reset~q\;
\inst0|ALT_INV_DBus[2]~en_q\ <= NOT \inst0|DBus[2]~en_q\;
\inst0|ALT_INV_DBus[6]~en_q\ <= NOT \inst0|DBus[6]~en_q\;
\inst0|ALT_INV_DBus[7]~en_q\ <= NOT \inst0|DBus[7]~en_q\;
\inst0|ALT_INV_DBus[8]~en_q\ <= NOT \inst0|DBus[8]~en_q\;
\inst0|ALT_INV_DBus[9]~en_q\ <= NOT \inst0|DBus[9]~en_q\;
\inst0|ALT_INV_DBus[10]~en_q\ <= NOT \inst0|DBus[10]~en_q\;
\inst0|ALT_INV_DBus[11]~en_q\ <= NOT \inst0|DBus[11]~en_q\;
\inst0|ALT_INV_DBus[12]~en_q\ <= NOT \inst0|DBus[12]~en_q\;
\inst0|ALT_INV_DBus[13]~en_q\ <= NOT \inst0|DBus[13]~en_q\;
\inst0|ALT_INV_DBus[14]~en_q\ <= NOT \inst0|DBus[14]~en_q\;
\inst0|ALT_INV_DBus[15]~en_q\ <= NOT \inst0|DBus[15]~en_q\;
\ALT_INV_inst15~combout\ <= NOT \inst15~combout\;
\inst4|ALT_INV_regload:n[2]~q\ <= NOT \inst4|regload:n[2]~q\;
\inst0|ALT_INV_sample_ack~q\ <= NOT \inst0|sample_ack~q\;
\inst6|ALT_INV_sampled~q\ <= NOT \inst6|sampled~q\;
\inst9|ALT_INV_sample~q\ <= NOT \inst9|sample~q\;
\inst9|ALT_INV_bclk~q\ <= NOT \inst9|bclk~q\;
\inst3|ALT_INV_RESETIQ~q\ <= NOT \inst3|RESETIQ~q\;
\inst0|ALT_INV_nCS~q\ <= NOT \inst0|nCS~q\;
\inst9|ALT_INV_sample_rst~q\ <= NOT \inst9|sample_rst~q\;
\inst10|inst2|ALT_INV_ack~q\ <= NOT \inst10|inst2|ack~q\;
\inst9|ALT_INV_bclk~clkctrl_outclk\ <= NOT \inst9|bclk~clkctrl_outclk\;
\inst3|ALT_INV_A_clk~clkctrl_outclk\ <= NOT \inst3|A_clk~clkctrl_outclk\;
\ALT_INV_SCL_RXD~input_o\ <= NOT \SCL_RXD~input_o\;
\ALT_INV_JP1~input_o\ <= NOT \JP1~input_o\;
\ALT_INV_CODEC_SCLK~input_o\ <= NOT \CODEC_SCLK~input_o\;
\ALT_INV_JP3~input_o\ <= NOT \JP3~input_o\;
\ALT_INV_SDA_TXD~input_o\ <= NOT \SDA_TXD~input_o\;

-- Location: IOOBUF_X30_Y0_N9
\ADC_nCS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_nCS~q\,
	devoe => ww_devoe,
	o => ww_ADC_nCS);

-- Location: IOOBUF_X30_Y0_N2
\ADC_nRDWR~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst0|nRDWR~q\,
	devoe => ww_devoe,
	o => ww_ADC_nRDWR);

-- Location: IOOBUF_X32_Y0_N16
\ADC_nRESET~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|POR\(1),
	devoe => ww_devoe,
	o => ww_ADC_nRESET);

-- Location: IOOBUF_X32_Y0_N9
\ADC_nSYNC~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ADC_nSYNC);

-- Location: IOOBUF_X5_Y0_N23
\ADC_MCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \clk_tcxo~input_o\,
	devoe => ww_devoe,
	o => ww_ADC_MCLK);

-- Location: IOOBUF_X0_Y18_N16
\CODEC_MS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_CODEC_MS);

-- Location: IOOBUF_X0_Y23_N9
\CODEC_RESET_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|POR\(1),
	devoe => ww_devoe,
	o => ww_CODEC_RESET_N);

-- Location: IOOBUF_X0_Y5_N16
\CODEC_PWRDWN_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_CODEC_PWRDWN_N);

-- Location: IOOBUF_X0_Y23_N16
\CODEC_MCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \clk_tcxo~input_o\,
	devoe => ww_devoe,
	o => ww_CODEC_MCLK);

-- Location: IOOBUF_X0_Y8_N16
\CODEC_DIN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|DIN~q\,
	devoe => ww_devoe,
	o => ww_CODEC_DIN);

-- Location: IOOBUF_X0_Y6_N16
\CODEC_SCL~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|SCL~q\,
	devoe => ww_devoe,
	o => ww_CODEC_SCL);

-- Location: IOOBUF_X28_Y24_N9
\DAC_CLKOUT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_DAC_CLKOUT);

-- Location: IOOBUF_X23_Y24_N16
\DAC_RESETIQ~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|ALT_INV_RESETIQ~q\,
	devoe => ww_devoe,
	o => ww_DAC_RESETIQ);

-- Location: IOOBUF_X23_Y24_N9
\DAC_SELECTIQ~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|A_clk~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_DAC_SELECTIQ);

-- Location: IOOBUF_X1_Y24_N9
\DAC_MODE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DAC_MODE);

-- Location: IOOBUF_X34_Y4_N23
\LED1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|counter\(22),
	devoe => ww_devoe,
	o => ww_LED1);

-- Location: IOOBUF_X34_Y4_N16
\LED2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_JP3~input_o\,
	devoe => ww_devoe,
	o => ww_LED2);

-- Location: IOOBUF_X34_Y19_N16
\GPIO4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|lrclk~q\,
	devoe => ww_devoe,
	o => ww_GPIO4);

-- Location: IOOBUF_X0_Y21_N9
\TCXO_nEN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_JP3~input_o\,
	devoe => ww_devoe,
	o => ww_TCXO_nEN);

-- Location: IOOBUF_X30_Y24_N2
\GPIO6~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|data_reg_2\(31),
	devoe => ww_devoe,
	o => ww_GPIO6);

-- Location: IOOBUF_X34_Y20_N9
\GPIO5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst9|bclk~q\,
	devoe => ww_devoe,
	o => ww_GPIO5);

-- Location: IOOBUF_X34_Y18_N16
\GPIO2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst6|deb~q\,
	devoe => ww_devoe,
	o => ww_GPIO2);

-- Location: IOOBUF_X1_Y24_N2
\DAC_DATABUS[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(13),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(13));

-- Location: IOOBUF_X3_Y24_N23
\DAC_DATABUS[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(12),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(12));

-- Location: IOOBUF_X5_Y24_N9
\DAC_DATABUS[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(11),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(11));

-- Location: IOOBUF_X7_Y24_N9
\DAC_DATABUS[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(10),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(10));

-- Location: IOOBUF_X7_Y24_N2
\DAC_DATABUS[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(9),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(9));

-- Location: IOOBUF_X9_Y24_N9
\DAC_DATABUS[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(8),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(8));

-- Location: IOOBUF_X11_Y24_N16
\DAC_DATABUS[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(7),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(7));

-- Location: IOOBUF_X13_Y24_N23
\DAC_DATABUS[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(6),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(6));

-- Location: IOOBUF_X13_Y24_N16
\DAC_DATABUS[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(5),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(5));

-- Location: IOOBUF_X16_Y24_N23
\DAC_DATABUS[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(4),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(4));

-- Location: IOOBUF_X16_Y24_N16
\DAC_DATABUS[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(3),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(3));

-- Location: IOOBUF_X16_Y24_N9
\DAC_DATABUS[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(2),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(2));

-- Location: IOOBUF_X16_Y24_N2
\DAC_DATABUS[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(1),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(1));

-- Location: IOOBUF_X18_Y24_N23
\DAC_DATABUS[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst3|DA\(0),
	devoe => ww_devoe,
	o => ww_DAC_DATABUS(0));

-- Location: IOOBUF_X30_Y0_N23
\ADC_DBus[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[15]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(15));

-- Location: IOOBUF_X28_Y0_N2
\ADC_DBus[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[14]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(14));

-- Location: IOOBUF_X28_Y0_N23
\ADC_DBus[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[13]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(13));

-- Location: IOOBUF_X25_Y0_N2
\ADC_DBus[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[12]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(12));

-- Location: IOOBUF_X23_Y0_N9
\ADC_DBus[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[11]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(11));

-- Location: IOOBUF_X23_Y0_N16
\ADC_DBus[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[10]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(10));

-- Location: IOOBUF_X21_Y0_N9
\ADC_DBus[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[9]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(9));

-- Location: IOOBUF_X18_Y0_N16
\ADC_DBus[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[8]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(8));

-- Location: IOOBUF_X18_Y0_N23
\ADC_DBus[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[7]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(7));

-- Location: IOOBUF_X16_Y0_N2
\ADC_DBus[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[6]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(6));

-- Location: IOOBUF_X16_Y0_N9
\ADC_DBus[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst0|DBus[5]~reg0_q\,
	oe => \inst0|DBus[5]~en_q\,
	devoe => ww_devoe,
	o => ADC_DBus(5));

-- Location: IOOBUF_X16_Y0_N23
\ADC_DBus[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst0|DBus[4]~reg0_q\,
	oe => \inst0|DBus[4]~en_q\,
	devoe => ww_devoe,
	o => ADC_DBus(4));

-- Location: IOOBUF_X13_Y0_N2
\ADC_DBus[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst0|DBus[3]~reg0_q\,
	oe => \inst0|DBus[3]~en_q\,
	devoe => ww_devoe,
	o => ADC_DBus(3));

-- Location: IOOBUF_X13_Y0_N16
\ADC_DBus[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \inst0|ALT_INV_DBus[2]~en_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => ADC_DBus(2));

-- Location: IOOBUF_X7_Y0_N2
\ADC_DBus[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst0|DBus[1]~reg0_q\,
	oe => \inst0|DBus[1]~en_q\,
	devoe => ww_devoe,
	o => ADC_DBus(1));

-- Location: IOOBUF_X5_Y0_N16
\ADC_DBus[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst0|DBus[0]~reg0_q\,
	oe => \inst0|DBus[0]~en_q\,
	devoe => ww_devoe,
	o => ADC_DBus(0));

-- Location: IOOBUF_X34_Y17_N23
\SDA_TXD~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst11|inst|SDA~1_combout\,
	oe => \inst11|inst|SDA~2_combout\,
	devoe => ww_devoe,
	o => SDA_TXD);

-- Location: IOOBUF_X0_Y6_N23
\CODEC_SDA~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|SDA~reg0_q\,
	oe => \inst4|SDA~en_q\,
	devoe => ww_devoe,
	o => CODEC_SDA);

-- Location: IOIBUF_X0_Y11_N8
\clk_tcxo~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_tcxo,
	o => \clk_tcxo~input_o\);

-- Location: CLKCTRL_G2
\clk_tcxo~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_tcxo~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_tcxo~inputclkctrl_outclk\);

-- Location: LCCOMB_X1_Y11_N30
\inst4|clk_counter[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|clk_counter[0]~21_combout\ = !\inst4|clk_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|clk_counter\(0),
	combout => \inst4|clk_counter[0]~21_combout\);

-- Location: FF_X1_Y11_N27
\inst4|clk_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst4|clk_counter[0]~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_counter\(0));

-- Location: LCCOMB_X1_Y11_N14
\inst4|clk_counter[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|clk_counter[1]~7_combout\ = (\inst4|clk_counter\(0) & (\inst4|clk_counter\(1) $ (VCC))) # (!\inst4|clk_counter\(0) & (\inst4|clk_counter\(1) & VCC))
-- \inst4|clk_counter[1]~8\ = CARRY((\inst4|clk_counter\(0) & \inst4|clk_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_counter\(0),
	datab => \inst4|clk_counter\(1),
	datad => VCC,
	combout => \inst4|clk_counter[1]~7_combout\,
	cout => \inst4|clk_counter[1]~8\);

-- Location: FF_X1_Y11_N15
\inst4|clk_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst4|clk_counter[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_counter\(1));

-- Location: LCCOMB_X1_Y11_N16
\inst4|clk_counter[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|clk_counter[2]~9_combout\ = (\inst4|clk_counter\(2) & (!\inst4|clk_counter[1]~8\)) # (!\inst4|clk_counter\(2) & ((\inst4|clk_counter[1]~8\) # (GND)))
-- \inst4|clk_counter[2]~10\ = CARRY((!\inst4|clk_counter[1]~8\) # (!\inst4|clk_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(2),
	datad => VCC,
	cin => \inst4|clk_counter[1]~8\,
	combout => \inst4|clk_counter[2]~9_combout\,
	cout => \inst4|clk_counter[2]~10\);

-- Location: FF_X1_Y11_N17
\inst4|clk_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst4|clk_counter[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_counter\(2));

-- Location: LCCOMB_X1_Y11_N18
\inst4|clk_counter[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|clk_counter[3]~11_combout\ = (\inst4|clk_counter\(3) & (\inst4|clk_counter[2]~10\ $ (GND))) # (!\inst4|clk_counter\(3) & (!\inst4|clk_counter[2]~10\ & VCC))
-- \inst4|clk_counter[3]~12\ = CARRY((\inst4|clk_counter\(3) & !\inst4|clk_counter[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(3),
	datad => VCC,
	cin => \inst4|clk_counter[2]~10\,
	combout => \inst4|clk_counter[3]~11_combout\,
	cout => \inst4|clk_counter[3]~12\);

-- Location: FF_X1_Y11_N19
\inst4|clk_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst4|clk_counter[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_counter\(3));

-- Location: LCCOMB_X1_Y11_N20
\inst4|clk_counter[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|clk_counter[4]~13_combout\ = (\inst4|clk_counter\(4) & (!\inst4|clk_counter[3]~12\)) # (!\inst4|clk_counter\(4) & ((\inst4|clk_counter[3]~12\) # (GND)))
-- \inst4|clk_counter[4]~14\ = CARRY((!\inst4|clk_counter[3]~12\) # (!\inst4|clk_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(4),
	datad => VCC,
	cin => \inst4|clk_counter[3]~12\,
	combout => \inst4|clk_counter[4]~13_combout\,
	cout => \inst4|clk_counter[4]~14\);

-- Location: FF_X1_Y11_N21
\inst4|clk_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst4|clk_counter[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_counter\(4));

-- Location: LCCOMB_X1_Y11_N22
\inst4|clk_counter[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|clk_counter[5]~15_combout\ = (\inst4|clk_counter\(5) & (\inst4|clk_counter[4]~14\ $ (GND))) # (!\inst4|clk_counter\(5) & (!\inst4|clk_counter[4]~14\ & VCC))
-- \inst4|clk_counter[5]~16\ = CARRY((\inst4|clk_counter\(5) & !\inst4|clk_counter[4]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_counter\(5),
	datad => VCC,
	cin => \inst4|clk_counter[4]~14\,
	combout => \inst4|clk_counter[5]~15_combout\,
	cout => \inst4|clk_counter[5]~16\);

-- Location: FF_X1_Y11_N23
\inst4|clk_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst4|clk_counter[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_counter\(5));

-- Location: LCCOMB_X1_Y11_N24
\inst4|clk_counter[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|clk_counter[6]~17_combout\ = (\inst4|clk_counter\(6) & (!\inst4|clk_counter[5]~16\)) # (!\inst4|clk_counter\(6) & ((\inst4|clk_counter[5]~16\) # (GND)))
-- \inst4|clk_counter[6]~18\ = CARRY((!\inst4|clk_counter[5]~16\) # (!\inst4|clk_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(6),
	datad => VCC,
	cin => \inst4|clk_counter[5]~16\,
	combout => \inst4|clk_counter[6]~17_combout\,
	cout => \inst4|clk_counter[6]~18\);

-- Location: FF_X1_Y11_N25
\inst4|clk_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst4|clk_counter[6]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_counter\(6));

-- Location: LCCOMB_X6_Y8_N10
\inst1|counter[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[7]~17_cout\ = CARRY((\inst4|clk_counter\(0) & \inst4|clk_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_counter\(0),
	datab => \inst4|clk_counter\(1),
	datad => VCC,
	cout => \inst1|counter[7]~17_cout\);

-- Location: LCCOMB_X6_Y8_N12
\inst1|counter[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[7]~19_cout\ = CARRY((!\inst1|counter[7]~17_cout\) # (!\inst4|clk_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(2),
	datad => VCC,
	cin => \inst1|counter[7]~17_cout\,
	cout => \inst1|counter[7]~19_cout\);

-- Location: LCCOMB_X6_Y8_N14
\inst1|counter[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[7]~21_cout\ = CARRY((\inst4|clk_counter\(3) & !\inst1|counter[7]~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_counter\(3),
	datad => VCC,
	cin => \inst1|counter[7]~19_cout\,
	cout => \inst1|counter[7]~21_cout\);

-- Location: LCCOMB_X6_Y8_N16
\inst1|counter[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[7]~23_cout\ = CARRY((!\inst1|counter[7]~21_cout\) # (!\inst4|clk_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_counter\(4),
	datad => VCC,
	cin => \inst1|counter[7]~21_cout\,
	cout => \inst1|counter[7]~23_cout\);

-- Location: LCCOMB_X6_Y8_N18
\inst1|counter[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[7]~25_cout\ = CARRY((\inst4|clk_counter\(5) & !\inst1|counter[7]~23_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(5),
	datad => VCC,
	cin => \inst1|counter[7]~23_cout\,
	cout => \inst1|counter[7]~25_cout\);

-- Location: LCCOMB_X6_Y8_N20
\inst1|counter[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[7]~27_cout\ = CARRY((!\inst1|counter[7]~25_cout\) # (!\inst4|clk_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(6),
	datad => VCC,
	cin => \inst1|counter[7]~25_cout\,
	cout => \inst1|counter[7]~27_cout\);

-- Location: LCCOMB_X6_Y8_N22
\inst1|counter[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[7]~28_combout\ = (\inst1|counter\(7) & (\inst1|counter[7]~27_cout\ $ (GND))) # (!\inst1|counter\(7) & (!\inst1|counter[7]~27_cout\ & VCC))
-- \inst1|counter[7]~29\ = CARRY((\inst1|counter\(7) & !\inst1|counter[7]~27_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter\(7),
	datad => VCC,
	cin => \inst1|counter[7]~27_cout\,
	combout => \inst1|counter[7]~28_combout\,
	cout => \inst1|counter[7]~29\);

-- Location: FF_X6_Y8_N23
\inst1|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst1|counter[7]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(7));

-- Location: LCCOMB_X6_Y8_N24
\inst1|counter[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[8]~30_combout\ = (\inst1|counter\(8) & (!\inst1|counter[7]~29\)) # (!\inst1|counter\(8) & ((\inst1|counter[7]~29\) # (GND)))
-- \inst1|counter[8]~31\ = CARRY((!\inst1|counter[7]~29\) # (!\inst1|counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(8),
	datad => VCC,
	cin => \inst1|counter[7]~29\,
	combout => \inst1|counter[8]~30_combout\,
	cout => \inst1|counter[8]~31\);

-- Location: FF_X6_Y8_N25
\inst1|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst1|counter[8]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(8));

-- Location: LCCOMB_X8_Y8_N12
\inst0|clk_counter[9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[9]~3_cout\ = CARRY((\inst4|clk_counter\(1) & \inst4|clk_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_counter\(1),
	datab => \inst4|clk_counter\(0),
	datad => VCC,
	cout => \inst0|clk_counter[9]~3_cout\);

-- Location: LCCOMB_X8_Y8_N14
\inst0|clk_counter[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[9]~5_cout\ = CARRY((!\inst0|clk_counter[9]~3_cout\) # (!\inst4|clk_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(2),
	datad => VCC,
	cin => \inst0|clk_counter[9]~3_cout\,
	cout => \inst0|clk_counter[9]~5_cout\);

-- Location: LCCOMB_X8_Y8_N16
\inst0|clk_counter[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[9]~7_cout\ = CARRY((\inst4|clk_counter\(3) & !\inst0|clk_counter[9]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_counter\(3),
	datad => VCC,
	cin => \inst0|clk_counter[9]~5_cout\,
	cout => \inst0|clk_counter[9]~7_cout\);

-- Location: LCCOMB_X8_Y8_N18
\inst0|clk_counter[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[9]~9_cout\ = CARRY((!\inst0|clk_counter[9]~7_cout\) # (!\inst4|clk_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(4),
	datad => VCC,
	cin => \inst0|clk_counter[9]~7_cout\,
	cout => \inst0|clk_counter[9]~9_cout\);

-- Location: LCCOMB_X8_Y8_N20
\inst0|clk_counter[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[9]~11_cout\ = CARRY((\inst4|clk_counter\(5) & !\inst0|clk_counter[9]~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(5),
	datad => VCC,
	cin => \inst0|clk_counter[9]~9_cout\,
	cout => \inst0|clk_counter[9]~11_cout\);

-- Location: LCCOMB_X8_Y8_N22
\inst0|clk_counter[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[9]~13_cout\ = CARRY((!\inst0|clk_counter[9]~11_cout\) # (!\inst4|clk_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|clk_counter\(6),
	datad => VCC,
	cin => \inst0|clk_counter[9]~11_cout\,
	cout => \inst0|clk_counter[9]~13_cout\);

-- Location: LCCOMB_X8_Y8_N24
\inst0|clk_counter[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[9]~15_cout\ = CARRY((\inst1|counter\(7) & !\inst0|clk_counter[9]~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter\(7),
	datad => VCC,
	cin => \inst0|clk_counter[9]~13_cout\,
	cout => \inst0|clk_counter[9]~15_cout\);

-- Location: LCCOMB_X8_Y8_N26
\inst0|clk_counter[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[9]~17_cout\ = CARRY((!\inst0|clk_counter[9]~15_cout\) # (!\inst1|counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(8),
	datad => VCC,
	cin => \inst0|clk_counter[9]~15_cout\,
	cout => \inst0|clk_counter[9]~17_cout\);

-- Location: LCCOMB_X8_Y8_N28
\inst0|clk_counter[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[9]~18_combout\ = (\inst0|clk_counter\(9) & (\inst0|clk_counter[9]~17_cout\ $ (GND))) # (!\inst0|clk_counter\(9) & (!\inst0|clk_counter[9]~17_cout\ & VCC))
-- \inst0|clk_counter[9]~19\ = CARRY((\inst0|clk_counter\(9) & !\inst0|clk_counter[9]~17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst0|clk_counter\(9),
	datad => VCC,
	cin => \inst0|clk_counter[9]~17_cout\,
	combout => \inst0|clk_counter[9]~18_combout\,
	cout => \inst0|clk_counter[9]~19\);

-- Location: FF_X8_Y8_N29
\inst0|clk_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|clk_counter[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|clk_counter\(9));

-- Location: LCCOMB_X8_Y8_N30
\inst0|clk_counter[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|clk_counter[10]~20_combout\ = \inst0|clk_counter[9]~19\ $ (\inst0|clk_counter\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst0|clk_counter\(10),
	cin => \inst0|clk_counter[9]~19\,
	combout => \inst0|clk_counter[10]~20_combout\);

-- Location: FF_X8_Y8_N1
\inst0|clk_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~input_o\,
	asdata => \inst0|clk_counter[10]~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|clk_counter\(10));

-- Location: LCCOMB_X6_Y8_N26
\inst1|counter[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[9]~32_combout\ = (\inst1|counter\(9) & (\inst1|counter[8]~31\ $ (GND))) # (!\inst1|counter\(9) & (!\inst1|counter[8]~31\ & VCC))
-- \inst1|counter[9]~33\ = CARRY((\inst1|counter\(9) & !\inst1|counter[8]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter\(9),
	datad => VCC,
	cin => \inst1|counter[8]~31\,
	combout => \inst1|counter[9]~32_combout\,
	cout => \inst1|counter[9]~33\);

-- Location: FF_X30_Y12_N17
\inst1|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst1|counter[9]~32_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(9));

-- Location: CLKCTRL_G8
\inst1|counter[9]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|counter[9]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|counter[9]~clkctrl_outclk\);

-- Location: LCCOMB_X25_Y12_N26
\inst1|reset:rescount[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[4]~2_combout\ = (\inst1|POR\(1) & ((\inst1|POR\(0) & (\inst1|reset:rescount[4]~q\)) # (!\inst1|POR\(0) & ((\inst1|Add1~8_combout\))))) # (!\inst1|POR\(1) & (((\inst1|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[4]~q\,
	datab => \inst1|POR\(1),
	datac => \inst1|POR\(0),
	datad => \inst1|Add1~8_combout\,
	combout => \inst1|reset:rescount[4]~2_combout\);

-- Location: FF_X24_Y12_N13
\inst1|reset:rescount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter[9]~clkctrl_outclk\,
	asdata => \inst1|reset:rescount[4]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[4]~q\);

-- Location: LCCOMB_X24_Y12_N4
\inst1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~0_combout\ = \inst1|reset:rescount[0]~q\ $ (VCC)
-- \inst1|Add1~1\ = CARRY(\inst1|reset:rescount[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|reset:rescount[0]~q\,
	datad => VCC,
	combout => \inst1|Add1~0_combout\,
	cout => \inst1|Add1~1\);

-- Location: LCCOMB_X24_Y12_N30
\inst1|reset:rescount[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[0]~2_combout\ = (\inst1|POR\(0) & ((\inst1|POR\(1) & ((\inst1|reset:rescount[0]~q\))) # (!\inst1|POR\(1) & (\inst1|Add1~0_combout\)))) # (!\inst1|POR\(0) & (\inst1|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~0_combout\,
	datab => \inst1|POR\(0),
	datac => \inst1|reset:rescount[0]~q\,
	datad => \inst1|POR\(1),
	combout => \inst1|reset:rescount[0]~2_combout\);

-- Location: FF_X24_Y12_N5
\inst1|reset:rescount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter[9]~clkctrl_outclk\,
	asdata => \inst1|reset:rescount[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[0]~q\);

-- Location: LCCOMB_X24_Y12_N6
\inst1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~2_combout\ = (\inst1|reset:rescount[1]~q\ & (!\inst1|Add1~1\)) # (!\inst1|reset:rescount[1]~q\ & ((\inst1|Add1~1\) # (GND)))
-- \inst1|Add1~3\ = CARRY((!\inst1|Add1~1\) # (!\inst1|reset:rescount[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[1]~q\,
	datad => VCC,
	cin => \inst1|Add1~1\,
	combout => \inst1|Add1~2_combout\,
	cout => \inst1|Add1~3\);

-- Location: LCCOMB_X25_Y12_N12
\inst1|reset:rescount[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[1]~2_combout\ = (\inst1|POR\(0) & ((\inst1|POR\(1) & ((\inst1|reset:rescount[1]~q\))) # (!\inst1|POR\(1) & (\inst1|Add1~2_combout\)))) # (!\inst1|POR\(0) & (\inst1|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~2_combout\,
	datab => \inst1|reset:rescount[1]~q\,
	datac => \inst1|POR\(0),
	datad => \inst1|POR\(1),
	combout => \inst1|reset:rescount[1]~2_combout\);

-- Location: FF_X24_Y12_N7
\inst1|reset:rescount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter[9]~clkctrl_outclk\,
	asdata => \inst1|reset:rescount[1]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[1]~q\);

-- Location: LCCOMB_X24_Y12_N8
\inst1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~4_combout\ = (\inst1|reset:rescount[2]~q\ & (\inst1|Add1~3\ $ (GND))) # (!\inst1|reset:rescount[2]~q\ & (!\inst1|Add1~3\ & VCC))
-- \inst1|Add1~5\ = CARRY((\inst1|reset:rescount[2]~q\ & !\inst1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[2]~q\,
	datad => VCC,
	cin => \inst1|Add1~3\,
	combout => \inst1|Add1~4_combout\,
	cout => \inst1|Add1~5\);

-- Location: LCCOMB_X24_Y12_N28
\inst1|reset:rescount[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[2]~2_combout\ = (\inst1|POR\(0) & ((\inst1|POR\(1) & (\inst1|reset:rescount[2]~q\)) # (!\inst1|POR\(1) & ((\inst1|Add1~4_combout\))))) # (!\inst1|POR\(0) & (((\inst1|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[2]~q\,
	datab => \inst1|POR\(0),
	datac => \inst1|Add1~4_combout\,
	datad => \inst1|POR\(1),
	combout => \inst1|reset:rescount[2]~2_combout\);

-- Location: FF_X24_Y12_N9
\inst1|reset:rescount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter[9]~clkctrl_outclk\,
	asdata => \inst1|reset:rescount[2]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[2]~q\);

-- Location: LCCOMB_X24_Y12_N10
\inst1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~6_combout\ = (\inst1|reset:rescount[3]~q\ & (!\inst1|Add1~5\)) # (!\inst1|reset:rescount[3]~q\ & ((\inst1|Add1~5\) # (GND)))
-- \inst1|Add1~7\ = CARRY((!\inst1|Add1~5\) # (!\inst1|reset:rescount[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[3]~q\,
	datad => VCC,
	cin => \inst1|Add1~5\,
	combout => \inst1|Add1~6_combout\,
	cout => \inst1|Add1~7\);

-- Location: LCCOMB_X24_Y12_N12
\inst1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~8_combout\ = (\inst1|reset:rescount[4]~q\ & (\inst1|Add1~7\ $ (GND))) # (!\inst1|reset:rescount[4]~q\ & (!\inst1|Add1~7\ & VCC))
-- \inst1|Add1~9\ = CARRY((\inst1|reset:rescount[4]~q\ & !\inst1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[4]~q\,
	datad => VCC,
	cin => \inst1|Add1~7\,
	combout => \inst1|Add1~8_combout\,
	cout => \inst1|Add1~9\);

-- Location: LCCOMB_X23_Y12_N26
\inst1|reset:rescount[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[8]~2_combout\ = (\inst1|POR\(0) & ((\inst1|POR\(1) & ((\inst1|reset:rescount[8]~q\))) # (!\inst1|POR\(1) & (\inst1|Add1~16_combout\)))) # (!\inst1|POR\(0) & (\inst1|Add1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~16_combout\,
	datab => \inst1|POR\(0),
	datac => \inst1|reset:rescount[8]~q\,
	datad => \inst1|POR\(1),
	combout => \inst1|reset:rescount[8]~2_combout\);

-- Location: FF_X24_Y12_N21
\inst1|reset:rescount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter[9]~clkctrl_outclk\,
	asdata => \inst1|reset:rescount[8]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[8]~q\);

-- Location: LCCOMB_X24_Y12_N14
\inst1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~10_combout\ = (\inst1|reset:rescount[5]~q\ & (!\inst1|Add1~9\)) # (!\inst1|reset:rescount[5]~q\ & ((\inst1|Add1~9\) # (GND)))
-- \inst1|Add1~11\ = CARRY((!\inst1|Add1~9\) # (!\inst1|reset:rescount[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|reset:rescount[5]~q\,
	datad => VCC,
	cin => \inst1|Add1~9\,
	combout => \inst1|Add1~10_combout\,
	cout => \inst1|Add1~11\);

-- Location: LCCOMB_X23_Y12_N6
\inst1|reset:rescount[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[5]~2_combout\ = (\inst1|POR\(0) & ((\inst1|POR\(1) & (\inst1|reset:rescount[5]~q\)) # (!\inst1|POR\(1) & ((\inst1|Add1~10_combout\))))) # (!\inst1|POR\(0) & (((\inst1|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[5]~q\,
	datab => \inst1|POR\(0),
	datac => \inst1|Add1~10_combout\,
	datad => \inst1|POR\(1),
	combout => \inst1|reset:rescount[5]~2_combout\);

-- Location: FF_X24_Y12_N15
\inst1|reset:rescount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter[9]~clkctrl_outclk\,
	asdata => \inst1|reset:rescount[5]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[5]~q\);

-- Location: LCCOMB_X24_Y12_N16
\inst1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~12_combout\ = (\inst1|reset:rescount[6]~q\ & (\inst1|Add1~11\ $ (GND))) # (!\inst1|reset:rescount[6]~q\ & (!\inst1|Add1~11\ & VCC))
-- \inst1|Add1~13\ = CARRY((\inst1|reset:rescount[6]~q\ & !\inst1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|reset:rescount[6]~q\,
	datad => VCC,
	cin => \inst1|Add1~11\,
	combout => \inst1|Add1~12_combout\,
	cout => \inst1|Add1~13\);

-- Location: LCCOMB_X24_Y12_N26
\inst1|reset:rescount[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[6]~2_combout\ = (\inst1|POR\(1) & ((\inst1|POR\(0) & ((\inst1|reset:rescount[6]~q\))) # (!\inst1|POR\(0) & (\inst1|Add1~12_combout\)))) # (!\inst1|POR\(1) & (\inst1|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~12_combout\,
	datab => \inst1|POR\(1),
	datac => \inst1|POR\(0),
	datad => \inst1|reset:rescount[6]~q\,
	combout => \inst1|reset:rescount[6]~2_combout\);

-- Location: FF_X24_Y12_N17
\inst1|reset:rescount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter[9]~clkctrl_outclk\,
	asdata => \inst1|reset:rescount[6]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[6]~q\);

-- Location: LCCOMB_X24_Y12_N18
\inst1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~14_combout\ = (\inst1|reset:rescount[7]~q\ & (!\inst1|Add1~13\)) # (!\inst1|reset:rescount[7]~q\ & ((\inst1|Add1~13\) # (GND)))
-- \inst1|Add1~15\ = CARRY((!\inst1|Add1~13\) # (!\inst1|reset:rescount[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|reset:rescount[7]~q\,
	datad => VCC,
	cin => \inst1|Add1~13\,
	combout => \inst1|Add1~14_combout\,
	cout => \inst1|Add1~15\);

-- Location: LCCOMB_X23_Y12_N12
\inst1|reset:rescount[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[7]~2_combout\ = (\inst1|POR\(1) & ((\inst1|POR\(0) & (\inst1|reset:rescount[7]~q\)) # (!\inst1|POR\(0) & ((\inst1|Add1~14_combout\))))) # (!\inst1|POR\(1) & (((\inst1|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[7]~q\,
	datab => \inst1|POR\(1),
	datac => \inst1|Add1~14_combout\,
	datad => \inst1|POR\(0),
	combout => \inst1|reset:rescount[7]~2_combout\);

-- Location: FF_X24_Y12_N19
\inst1|reset:rescount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter[9]~clkctrl_outclk\,
	asdata => \inst1|reset:rescount[7]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[7]~q\);

-- Location: LCCOMB_X24_Y12_N20
\inst1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~16_combout\ = (\inst1|reset:rescount[8]~q\ & (\inst1|Add1~15\ $ (GND))) # (!\inst1|reset:rescount[8]~q\ & (!\inst1|Add1~15\ & VCC))
-- \inst1|Add1~17\ = CARRY((\inst1|reset:rescount[8]~q\ & !\inst1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|reset:rescount[8]~q\,
	datad => VCC,
	cin => \inst1|Add1~15\,
	combout => \inst1|Add1~16_combout\,
	cout => \inst1|Add1~17\);

-- Location: LCCOMB_X23_Y12_N24
\inst1|POR[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|POR[1]~0_combout\ = (\inst1|Add1~16_combout\ & (\inst1|Add1~10_combout\ & (\inst1|Add1~14_combout\ & \inst1|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~16_combout\,
	datab => \inst1|Add1~10_combout\,
	datac => \inst1|Add1~14_combout\,
	datad => \inst1|Add1~12_combout\,
	combout => \inst1|POR[1]~0_combout\);

-- Location: LCCOMB_X25_Y12_N14
\inst1|POR[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|POR[0]~6_combout\ = (\inst1|Add1~8_combout\ & (\inst1|POR[1]~0_combout\ & ((\inst1|Add1~6_combout\) # (\inst1|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~6_combout\,
	datab => \inst1|Add1~8_combout\,
	datac => \inst1|POR[1]~0_combout\,
	datad => \inst1|Add1~4_combout\,
	combout => \inst1|POR[0]~6_combout\);

-- Location: LCCOMB_X25_Y12_N8
\inst1|reset:rescount[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[9]~2_combout\ = (\inst1|POR\(1) & ((\inst1|POR\(0) & (\inst1|reset:rescount[9]~q\)) # (!\inst1|POR\(0) & ((\inst1|Add1~18_combout\))))) # (!\inst1|POR\(1) & (((\inst1|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[9]~q\,
	datab => \inst1|POR\(1),
	datac => \inst1|POR\(0),
	datad => \inst1|Add1~18_combout\,
	combout => \inst1|reset:rescount[9]~2_combout\);

-- Location: FF_X24_Y12_N23
\inst1|reset:rescount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter[9]~clkctrl_outclk\,
	asdata => \inst1|reset:rescount[9]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[9]~q\);

-- Location: LCCOMB_X24_Y12_N22
\inst1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~18_combout\ = (\inst1|reset:rescount[9]~q\ & (!\inst1|Add1~17\)) # (!\inst1|reset:rescount[9]~q\ & ((\inst1|Add1~17\) # (GND)))
-- \inst1|Add1~19\ = CARRY((!\inst1|Add1~17\) # (!\inst1|reset:rescount[9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[9]~q\,
	datad => VCC,
	cin => \inst1|Add1~17\,
	combout => \inst1|Add1~18_combout\,
	cout => \inst1|Add1~19\);

-- Location: LCCOMB_X25_Y12_N20
\inst1|reset:rescount[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[10]~2_combout\ = (\inst1|POR\(1) & ((\inst1|POR\(0) & (\inst1|reset:rescount[10]~q\)) # (!\inst1|POR\(0) & ((\inst1|Add1~20_combout\))))) # (!\inst1|POR\(1) & (((\inst1|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[10]~q\,
	datab => \inst1|POR\(1),
	datac => \inst1|POR\(0),
	datad => \inst1|Add1~20_combout\,
	combout => \inst1|reset:rescount[10]~2_combout\);

-- Location: FF_X24_Y12_N25
\inst1|reset:rescount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter[9]~clkctrl_outclk\,
	asdata => \inst1|reset:rescount[10]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[10]~q\);

-- Location: LCCOMB_X24_Y12_N24
\inst1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Add1~20_combout\ = \inst1|Add1~19\ $ (!\inst1|reset:rescount[10]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|reset:rescount[10]~q\,
	cin => \inst1|Add1~19\,
	combout => \inst1|Add1~20_combout\);

-- Location: LCCOMB_X24_Y12_N0
\inst1|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Equal1~0_combout\ = (\inst1|Add1~12_combout\ & (\inst1|Add1~16_combout\ & \inst1|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~12_combout\,
	datab => \inst1|Add1~16_combout\,
	datac => \inst1|Add1~14_combout\,
	combout => \inst1|Equal1~0_combout\);

-- Location: LCCOMB_X25_Y12_N2
\inst1|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|LessThan2~0_combout\ = (!\inst1|Add1~10_combout\ & (((!\inst1|Add1~4_combout\) # (!\inst1|Add1~8_combout\)) # (!\inst1|Add1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~6_combout\,
	datab => \inst1|Add1~10_combout\,
	datac => \inst1|Add1~8_combout\,
	datad => \inst1|Add1~4_combout\,
	combout => \inst1|LessThan2~0_combout\);

-- Location: LCCOMB_X25_Y12_N10
\inst1|POR[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|POR[1]~3_combout\ = (\inst1|Add1~20_combout\ & ((\inst1|Add1~18_combout\) # ((\inst1|Equal1~0_combout\ & !\inst1|LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~20_combout\,
	datab => \inst1|Add1~18_combout\,
	datac => \inst1|Equal1~0_combout\,
	datad => \inst1|LessThan2~0_combout\,
	combout => \inst1|POR[1]~3_combout\);

-- Location: LCCOMB_X25_Y12_N30
\inst1|POR[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|POR[0]~7_combout\ = (\inst1|POR[1]~3_combout\) # ((!\inst1|POR[0]~2_combout\ & ((\inst1|POR[0]~6_combout\) # (\inst1|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR[0]~6_combout\,
	datab => \inst1|Add1~18_combout\,
	datac => \inst1|POR[0]~2_combout\,
	datad => \inst1|POR[1]~3_combout\,
	combout => \inst1|POR[0]~7_combout\);

-- Location: LCCOMB_X25_Y12_N0
\inst1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Equal0~0_combout\ = (\inst1|POR\(0) & \inst1|POR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|POR\(0),
	datad => \inst1|POR\(1),
	combout => \inst1|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y12_N18
\inst1|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|Equal1~1_combout\ = (!\inst1|Add1~6_combout\ & (!\inst1|Add1~10_combout\ & (!\inst1|Add1~4_combout\ & \inst1|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~6_combout\,
	datab => \inst1|Add1~10_combout\,
	datac => \inst1|Add1~4_combout\,
	datad => \inst1|Add1~18_combout\,
	combout => \inst1|Equal1~1_combout\);

-- Location: LCCOMB_X25_Y12_N16
\inst1|POR[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|POR[1]~4_combout\ = (\inst1|Equal1~0_combout\ & (\inst1|Equal1~1_combout\ & (!\inst1|Add1~0_combout\ & \inst1|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Equal1~0_combout\,
	datab => \inst1|Equal1~1_combout\,
	datac => \inst1|Add1~0_combout\,
	datad => \inst1|Add1~8_combout\,
	combout => \inst1|POR[1]~4_combout\);

-- Location: LCCOMB_X25_Y12_N28
\inst1|POR[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|POR[1]~5_combout\ = (!\inst1|Equal0~0_combout\ & (((!\inst1|Add1~2_combout\ & \inst1|POR[1]~4_combout\)) # (!\inst1|POR[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~2_combout\,
	datab => \inst1|Equal0~0_combout\,
	datac => \inst1|POR[1]~4_combout\,
	datad => \inst1|POR[1]~3_combout\,
	combout => \inst1|POR[1]~5_combout\);

-- Location: FF_X25_Y12_N31
\inst1|POR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter[9]~clkctrl_outclk\,
	d => \inst1|POR[0]~7_combout\,
	ena => \inst1|POR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|POR\(0));

-- Location: LCCOMB_X24_Y12_N2
\inst1|reset:rescount[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|reset:rescount[3]~2_combout\ = (\inst1|POR\(1) & ((\inst1|POR\(0) & (\inst1|reset:rescount[3]~q\)) # (!\inst1|POR\(0) & ((\inst1|Add1~6_combout\))))) # (!\inst1|POR\(1) & (((\inst1|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|reset:rescount[3]~q\,
	datab => \inst1|POR\(1),
	datac => \inst1|Add1~6_combout\,
	datad => \inst1|POR\(0),
	combout => \inst1|reset:rescount[3]~2_combout\);

-- Location: FF_X24_Y12_N11
\inst1|reset:rescount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter[9]~clkctrl_outclk\,
	asdata => \inst1|reset:rescount[3]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|reset:rescount[3]~q\);

-- Location: LCCOMB_X25_Y12_N24
\inst1|POR[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|POR[1]~1_combout\ = (\inst1|Add1~6_combout\) # (\inst1|Add1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|Add1~6_combout\,
	datad => \inst1|Add1~8_combout\,
	combout => \inst1|POR[1]~1_combout\);

-- Location: LCCOMB_X25_Y12_N4
\inst1|POR[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|POR[0]~2_combout\ = (\inst1|Add1~20_combout\) # ((\inst1|POR[1]~1_combout\ & (\inst1|POR[1]~0_combout\ & \inst1|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR[1]~1_combout\,
	datab => \inst1|Add1~20_combout\,
	datac => \inst1|POR[1]~0_combout\,
	datad => \inst1|Add1~18_combout\,
	combout => \inst1|POR[0]~2_combout\);

-- Location: FF_X25_Y12_N25
\inst1|POR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|counter\(9),
	asdata => \inst1|POR[0]~2_combout\,
	sload => VCC,
	ena => \inst1|POR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|POR\(1));

-- Location: LCCOMB_X9_Y7_N8
\inst0|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Add2~6_combout\ = (\inst0|write_state\(3) & ((\inst0|Add2~5\) # (GND))) # (!\inst0|write_state\(3) & (!\inst0|Add2~5\))
-- \inst0|Add2~7\ = CARRY((\inst0|write_state\(3)) # (!\inst0|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst0|write_state\(3),
	datad => VCC,
	cin => \inst0|Add2~5\,
	combout => \inst0|Add2~6_combout\,
	cout => \inst0|Add2~7\);

-- Location: LCCOMB_X9_Y7_N10
\inst0|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Add2~8_combout\ = \inst0|write_state\(4) $ (\inst0|Add2~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(4),
	cin => \inst0|Add2~7\,
	combout => \inst0|Add2~8_combout\);

-- Location: LCCOMB_X9_Y7_N28
\inst0|write_state~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state~8_combout\ = (\inst0|write_state\(2)) # ((!\inst0|write_state\(4)) # (!\inst0|write_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(2),
	datab => \inst0|write_state\(1),
	datac => \inst0|write_state\(4),
	combout => \inst0|write_state~8_combout\);

-- Location: LCCOMB_X9_Y7_N18
\inst0|write_state~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state~9_combout\ = (\inst0|start_write~q\) # ((\inst0|write_state[1]~1_combout\ & (!\inst0|Add2~8_combout\)) # (!\inst0|write_state[1]~1_combout\ & ((!\inst0|write_state~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|Add2~8_combout\,
	datab => \inst0|write_state~8_combout\,
	datac => \inst0|start_write~q\,
	datad => \inst0|write_state[1]~1_combout\,
	combout => \inst0|write_state~9_combout\);

-- Location: FF_X9_Y7_N19
\inst0|write_state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|write_state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|write_state\(4));

-- Location: LCCOMB_X10_Y4_N6
\inst0|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Equal2~0_combout\ = (!\inst0|write_state\(2) & \inst0|write_state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(2),
	datad => \inst0|write_state\(1),
	combout => \inst0|Equal2~0_combout\);

-- Location: LCCOMB_X10_Y4_N0
\inst0|write_state[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state[1]~1_combout\ = (\inst0|write_state\(3) & (((!\inst0|Equal2~0_combout\)))) # (!\inst0|write_state\(3) & ((\inst0|Equal2~0_combout\ & (!\inst0|write_state\(0))) # (!\inst0|Equal2~0_combout\ & ((\inst0|write_state\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(3),
	datab => \inst0|write_state\(0),
	datac => \inst0|write_state\(4),
	datad => \inst0|Equal2~0_combout\,
	combout => \inst0|write_state[1]~1_combout\);

-- Location: LCCOMB_X9_Y7_N2
\inst0|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Add2~0_combout\ = \inst0|write_state\(0) $ (VCC)
-- \inst0|Add2~1\ = CARRY(\inst0|write_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst0|write_state\(0),
	datad => VCC,
	combout => \inst0|Add2~0_combout\,
	cout => \inst0|Add2~1\);

-- Location: LCCOMB_X9_Y7_N26
\inst0|write_state~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state~6_combout\ = (\inst0|Equal2~2_combout\) # ((\inst0|write_state[1]~1_combout\ & \inst0|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state[1]~1_combout\,
	datab => \inst0|Add2~0_combout\,
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|write_state~6_combout\);

-- Location: LCCOMB_X9_Y7_N20
\inst0|write_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state~0_combout\ = (!\inst0|write_state\(3) & (!\inst0|write_state\(4) & ((\inst0|write_state\(2)) # (!\inst0|write_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(2),
	datab => \inst0|write_state\(3),
	datac => \inst0|write_state\(1),
	datad => \inst0|write_state\(4),
	combout => \inst0|write_state~0_combout\);

-- Location: LCCOMB_X9_Y7_N0
\inst0|write_state~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state~7_combout\ = (!\inst0|start_write~q\ & ((\inst0|write_state~6_combout\) # ((\inst0|write_state\(0) & \inst0|write_state~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state~6_combout\,
	datab => \inst0|start_write~q\,
	datac => \inst0|write_state\(0),
	datad => \inst0|write_state~0_combout\,
	combout => \inst0|write_state~7_combout\);

-- Location: FF_X9_Y7_N1
\inst0|write_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|write_state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|write_state\(0));

-- Location: LCCOMB_X9_Y7_N24
\inst0|write_state~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state~4_combout\ = ((!\inst0|write_state\(2) & ((\inst0|write_state\(0)) # (!\inst0|write_state\(3))))) # (!\inst0|write_state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(2),
	datab => \inst0|write_state\(3),
	datac => \inst0|write_state\(1),
	datad => \inst0|write_state\(0),
	combout => \inst0|write_state~4_combout\);

-- Location: LCCOMB_X9_Y7_N4
\inst0|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Add2~2_combout\ = (\inst0|write_state\(1) & ((\inst0|Add2~1\) # (GND))) # (!\inst0|write_state\(1) & (!\inst0|Add2~1\))
-- \inst0|Add2~3\ = CARRY((\inst0|write_state\(1)) # (!\inst0|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst0|write_state\(1),
	datad => VCC,
	cin => \inst0|Add2~1\,
	combout => \inst0|Add2~2_combout\,
	cout => \inst0|Add2~3\);

-- Location: LCCOMB_X9_Y7_N14
\inst0|write_state~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state~5_combout\ = (\inst0|start_write~q\) # ((\inst0|write_state[1]~1_combout\ & ((!\inst0|Add2~2_combout\))) # (!\inst0|write_state[1]~1_combout\ & (!\inst0|write_state~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|start_write~q\,
	datab => \inst0|write_state~4_combout\,
	datac => \inst0|Add2~2_combout\,
	datad => \inst0|write_state[1]~1_combout\,
	combout => \inst0|write_state~5_combout\);

-- Location: FF_X9_Y7_N15
\inst0|write_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|write_state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|write_state\(1));

-- Location: LCCOMB_X9_Y7_N6
\inst0|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Add2~4_combout\ = (\inst0|write_state\(2) & (\inst0|Add2~3\ $ (GND))) # (!\inst0|write_state\(2) & (!\inst0|Add2~3\ & VCC))
-- \inst0|Add2~5\ = CARRY((\inst0|write_state\(2) & !\inst0|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(2),
	datad => VCC,
	cin => \inst0|Add2~3\,
	combout => \inst0|Add2~4_combout\,
	cout => \inst0|Add2~5\);

-- Location: LCCOMB_X9_Y7_N30
\inst0|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Equal2~1_combout\ = (!\inst0|write_state\(2) & (\inst0|write_state\(3) & \inst0|write_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(2),
	datab => \inst0|write_state\(3),
	datac => \inst0|write_state\(1),
	combout => \inst0|Equal2~1_combout\);

-- Location: LCCOMB_X9_Y7_N16
\inst0|write_state~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state~2_combout\ = (\inst0|start_write~q\) # ((\inst0|write_state[1]~1_combout\ & (!\inst0|Add2~6_combout\)) # (!\inst0|write_state[1]~1_combout\ & ((\inst0|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|start_write~q\,
	datab => \inst0|Add2~6_combout\,
	datac => \inst0|Equal2~1_combout\,
	datad => \inst0|write_state[1]~1_combout\,
	combout => \inst0|write_state~2_combout\);

-- Location: FF_X9_Y7_N17
\inst0|write_state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|write_state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|write_state\(3));

-- Location: LCCOMB_X10_Y4_N12
\inst0|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Equal1~0_combout\ = (!\inst0|write_state\(3) & (!\inst0|write_state\(1) & (!\inst0|write_state\(4) & !\inst0|write_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(3),
	datab => \inst0|write_state\(1),
	datac => \inst0|write_state\(4),
	datad => \inst0|write_state\(0),
	combout => \inst0|Equal1~0_combout\);

-- Location: LCCOMB_X8_Y9_N16
\inst0|init:n[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|init:n[0]~0_combout\ = \inst0|init:n[0]~q\ $ (((\inst0|start_write~q\ & \inst0|ADC_Register_address[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|start_write~q\,
	datab => \inst0|ADC_Register_address[1]~0_combout\,
	datac => \inst0|init:n[0]~q\,
	combout => \inst0|init:n[0]~0_combout\);

-- Location: FF_X8_Y9_N17
\inst0|init:n[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|clk_counter\(10),
	d => \inst0|init:n[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|init:n[0]~q\);

-- Location: LCCOMB_X7_Y7_N24
\inst0|init:n[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|init:n[1]~0_combout\ = (\inst0|init:n[1]~q\) # ((\inst0|ADC_Register_address[1]~0_combout\ & (\inst0|start_write~q\ & \inst0|init:n[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|ADC_Register_address[1]~0_combout\,
	datab => \inst0|start_write~q\,
	datac => \inst0|init:n[1]~q\,
	datad => \inst0|init:n[0]~q\,
	combout => \inst0|init:n[1]~0_combout\);

-- Location: FF_X7_Y7_N25
\inst0|init:n[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|clk_counter\(10),
	d => \inst0|init:n[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|init:n[1]~q\);

-- Location: LCCOMB_X10_Y7_N4
\inst0|init_done~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|init_done~0_combout\ = (\inst1|POR\(1) & (\inst1|POR\(0) & \inst0|init:n[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR\(1),
	datac => \inst1|POR\(0),
	datad => \inst0|init:n[1]~q\,
	combout => \inst0|init_done~0_combout\);

-- Location: LCCOMB_X10_Y7_N6
\inst0|init_done~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|init_done~1_combout\ = (\inst0|init_done~q\) # ((\inst0|Equal1~0_combout\ & (\inst0|init_done~0_combout\ & !\inst0|write_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|init_done~q\,
	datab => \inst0|Equal1~0_combout\,
	datac => \inst0|init_done~0_combout\,
	datad => \inst0|write_state\(2),
	combout => \inst0|init_done~1_combout\);

-- Location: LCCOMB_X9_Y8_N0
\inst0|init_done~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|init_done~feeder_combout\ = \inst0|init_done~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|init_done~1_combout\,
	combout => \inst0|init_done~feeder_combout\);

-- Location: FF_X9_Y8_N1
\inst0|init_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|clk_counter\(10),
	d => \inst0|init_done~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|init_done~q\);

-- Location: LCCOMB_X10_Y7_N26
\inst0|ADC_Register_address[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Register_address[1]~0_combout\ = (\inst1|POR\(1) & (\inst1|POR\(0) & (!\inst0|init_done~q\ & !\inst0|init:n[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR\(1),
	datab => \inst1|POR\(0),
	datac => \inst0|init_done~q\,
	datad => \inst0|init:n[1]~q\,
	combout => \inst0|ADC_Register_address[1]~0_combout\);

-- Location: LCCOMB_X10_Y7_N22
\inst0|start_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|start_write~0_combout\ = (\inst0|ADC_Register_address[1]~0_combout\ & (\inst0|Equal1~0_combout\ & (!\inst0|start_write~q\ & !\inst0|write_state\(2)))) # (!\inst0|ADC_Register_address[1]~0_combout\ & (((\inst0|start_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|ADC_Register_address[1]~0_combout\,
	datab => \inst0|Equal1~0_combout\,
	datac => \inst0|start_write~q\,
	datad => \inst0|write_state\(2),
	combout => \inst0|start_write~0_combout\);

-- Location: FF_X10_Y7_N23
\inst0|start_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|clk_counter\(10),
	d => \inst0|start_write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|start_write~q\);

-- Location: LCCOMB_X9_Y7_N12
\inst0|write_state~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|write_state~3_combout\ = (!\inst0|start_write~q\ & ((\inst0|write_state[1]~1_combout\ & (\inst0|Add2~4_combout\)) # (!\inst0|write_state[1]~1_combout\ & ((\inst0|write_state\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|start_write~q\,
	datab => \inst0|Add2~4_combout\,
	datac => \inst0|write_state\(2),
	datad => \inst0|write_state[1]~1_combout\,
	combout => \inst0|write_state~3_combout\);

-- Location: FF_X9_Y7_N13
\inst0|write_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|write_state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|write_state\(2));

-- Location: LCCOMB_X10_Y4_N2
\inst0|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|Equal2~2_combout\ = (!\inst0|write_state\(2) & (\inst0|write_state\(1) & (\inst0|write_state\(3) & !\inst0|write_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(2),
	datab => \inst0|write_state\(1),
	datac => \inst0|write_state\(3),
	datad => \inst0|write_state\(0),
	combout => \inst0|Equal2~2_combout\);

-- Location: LCCOMB_X17_Y1_N0
\inst0|DBus[15]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[15]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[15]~enfeeder_combout\);

-- Location: LCCOMB_X10_Y7_N12
\inst0|DBus[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[15]~16_combout\ = (!\inst0|start_write~q\ & ((\inst0|Equal2~2_combout\) # ((\inst0|write_state~0_combout\ & \inst0|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|start_write~q\,
	datab => \inst0|write_state~0_combout\,
	datac => \inst0|init_done~q\,
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[15]~16_combout\);

-- Location: FF_X17_Y1_N1
\inst0|DBus[15]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[15]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[15]~en_q\);

-- Location: LCCOMB_X17_Y1_N2
\inst0|DBus[14]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[14]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[14]~enfeeder_combout\);

-- Location: FF_X17_Y1_N3
\inst0|DBus[14]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[14]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[14]~en_q\);

-- Location: LCCOMB_X17_Y1_N28
\inst0|DBus[13]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[13]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[13]~enfeeder_combout\);

-- Location: FF_X17_Y1_N29
\inst0|DBus[13]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[13]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[13]~en_q\);

-- Location: LCCOMB_X17_Y1_N6
\inst0|DBus[12]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[12]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[12]~enfeeder_combout\);

-- Location: FF_X17_Y1_N7
\inst0|DBus[12]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[12]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[12]~en_q\);

-- Location: LCCOMB_X17_Y1_N16
\inst0|DBus[11]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[11]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[11]~enfeeder_combout\);

-- Location: FF_X17_Y1_N17
\inst0|DBus[11]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[11]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[11]~en_q\);

-- Location: LCCOMB_X17_Y1_N26
\inst0|DBus[10]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[10]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[10]~enfeeder_combout\);

-- Location: FF_X17_Y1_N27
\inst0|DBus[10]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[10]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[10]~en_q\);

-- Location: LCCOMB_X17_Y1_N4
\inst0|DBus[9]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[9]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[9]~enfeeder_combout\);

-- Location: FF_X17_Y1_N5
\inst0|DBus[9]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[9]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[9]~en_q\);

-- Location: LCCOMB_X17_Y1_N22
\inst0|DBus[8]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[8]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[8]~enfeeder_combout\);

-- Location: FF_X17_Y1_N23
\inst0|DBus[8]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[8]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[8]~en_q\);

-- Location: LCCOMB_X17_Y1_N8
\inst0|DBus[7]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[7]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[7]~enfeeder_combout\);

-- Location: FF_X17_Y1_N9
\inst0|DBus[7]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[7]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[7]~en_q\);

-- Location: LCCOMB_X17_Y1_N18
\inst0|DBus[6]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[6]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[6]~enfeeder_combout\);

-- Location: FF_X17_Y1_N19
\inst0|DBus[6]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[6]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[6]~en_q\);

-- Location: LCCOMB_X9_Y8_N10
\inst0|ADC_Register_address[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Register_address[1]~2_combout\ = !\inst0|init:n[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst0|init:n[0]~q\,
	combout => \inst0|ADC_Register_address[1]~2_combout\);

-- Location: LCCOMB_X10_Y7_N16
\inst0|ADC_Register_address[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Register_address[1]~1_combout\ = (\inst0|ADC_Register_address[1]~0_combout\ & (\inst0|Equal1~0_combout\ & (!\inst0|start_write~q\ & !\inst0|write_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|ADC_Register_address[1]~0_combout\,
	datab => \inst0|Equal1~0_combout\,
	datac => \inst0|start_write~q\,
	datad => \inst0|write_state\(2),
	combout => \inst0|ADC_Register_address[1]~1_combout\);

-- Location: FF_X9_Y8_N11
\inst0|ADC_Register_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|clk_counter\(10),
	d => \inst0|ADC_Register_address[1]~2_combout\,
	ena => \inst0|ADC_Register_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Register_address\(1));

-- Location: LCCOMB_X10_Y4_N14
\inst0|DBus[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[5]~17_combout\ = (\inst0|ADC_Register_address\(1) & ((!\inst0|Equal2~2_combout\) # (!\inst0|write_state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst0|ADC_Register_address\(1),
	datac => \inst0|write_state\(4),
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[5]~17_combout\);

-- Location: FF_X10_Y4_N15
\inst0|DBus[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[5]~17_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[5]~reg0_q\);

-- Location: LCCOMB_X17_Y1_N12
\inst0|DBus[5]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[5]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[5]~enfeeder_combout\);

-- Location: FF_X17_Y1_N13
\inst0|DBus[5]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[5]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[5]~en_q\);

-- Location: FF_X9_Y8_N29
\inst0|ADC_Register_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|clk_counter\(10),
	asdata => \inst0|init:n[0]~q\,
	sload => VCC,
	ena => \inst0|ADC_Register_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Register_address\(0));

-- Location: LCCOMB_X10_Y4_N10
\inst0|DBus[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[4]~18_combout\ = (\inst0|ADC_Register_address\(0) & ((!\inst0|Equal2~2_combout\) # (!\inst0|write_state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst0|ADC_Register_address\(0),
	datac => \inst0|write_state\(4),
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[4]~18_combout\);

-- Location: LCCOMB_X10_Y4_N8
\inst0|DBus[4]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[4]~reg0feeder_combout\ = \inst0|DBus[4]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|DBus[4]~18_combout\,
	combout => \inst0|DBus[4]~reg0feeder_combout\);

-- Location: FF_X10_Y4_N9
\inst0|DBus[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[4]~reg0feeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[4]~reg0_q\);

-- Location: LCCOMB_X17_Y1_N30
\inst0|DBus[4]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[4]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[4]~enfeeder_combout\);

-- Location: FF_X17_Y1_N31
\inst0|DBus[4]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[4]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[4]~en_q\);

-- Location: LCCOMB_X10_Y4_N18
\inst0|DBus[3]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[3]~reg0feeder_combout\ = \inst0|DBus[4]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|DBus[4]~18_combout\,
	combout => \inst0|DBus[3]~reg0feeder_combout\);

-- Location: FF_X10_Y4_N19
\inst0|DBus[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[3]~reg0feeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[3]~reg0_q\);

-- Location: FF_X13_Y1_N17
\inst0|DBus[3]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst0|Equal2~2_combout\,
	sload => VCC,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[3]~en_q\);

-- Location: FF_X13_Y1_N27
\inst0|DBus[2]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst0|Equal2~2_combout\,
	sload => VCC,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[2]~en_q\);

-- Location: LCCOMB_X10_Y4_N4
\inst0|DBus[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[1]~19_combout\ = (\inst0|ADC_Register_address\(1)) # ((!\inst0|Equal2~2_combout\) # (!\inst0|write_state\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst0|ADC_Register_address\(1),
	datac => \inst0|write_state\(4),
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[1]~19_combout\);

-- Location: FF_X10_Y4_N5
\inst0|DBus[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[1]~19_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[1]~reg0_q\);

-- Location: FF_X7_Y1_N17
\inst0|DBus[1]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst0|Equal2~2_combout\,
	sload => VCC,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[1]~en_q\);

-- Location: LCCOMB_X10_Y4_N30
\inst0|DBus[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[0]~20_combout\ = (\inst0|ADC_Register_address\(0) & (\inst0|write_state\(4) & \inst0|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst0|ADC_Register_address\(0),
	datac => \inst0|write_state\(4),
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[0]~20_combout\);

-- Location: FF_X10_Y4_N31
\inst0|DBus[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[0]~20_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[0]~reg0_q\);

-- Location: LCCOMB_X10_Y4_N16
\inst0|DBus[0]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|DBus[0]~enfeeder_combout\ = \inst0|Equal2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|Equal2~2_combout\,
	combout => \inst0|DBus[0]~enfeeder_combout\);

-- Location: FF_X10_Y4_N17
\inst0|DBus[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|DBus[0]~enfeeder_combout\,
	ena => \inst0|DBus[15]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|DBus[0]~en_q\);

-- Location: IOIBUF_X34_Y17_N15
\SCL_RXD~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SCL_RXD,
	o => \SCL_RXD~input_o\);

-- Location: LCCOMB_X29_Y14_N14
\inst11|inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|LessThan0~0_combout\ = (\inst11|inst|bitcount\(2) & \inst11|inst|bitcount\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|bitcount\(2),
	datad => \inst11|inst|bitcount\(1),
	combout => \inst11|inst|LessThan0~0_combout\);

-- Location: LCCOMB_X29_Y14_N16
\inst11|inst|bitcount[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|bitcount[0]~7_combout\ = \inst11|inst|bitcount\(0) $ (\inst11|inst|LessThan0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst11|inst|bitcount\(0),
	datad => \inst11|inst|LessThan0~1_combout\,
	combout => \inst11|inst|bitcount[0]~7_combout\);

-- Location: IOIBUF_X34_Y17_N22
\SDA_TXD~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDA_TXD,
	o => \SDA_TXD~input_o\);

-- Location: IOIBUF_X34_Y7_N8
\JP1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_JP1,
	o => \JP1~input_o\);

-- Location: LCCOMB_X33_Y14_N18
\inst11|inst|start~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|start~0_combout\ = (\JP1~input_o\) # (\inst11|inst|start~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datad => \inst11|inst|start~q\,
	combout => \inst11|inst|start~0_combout\);

-- Location: LCCOMB_X33_Y17_N8
\inst11|inst|start~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|start~feeder_combout\ = \inst11|inst|start~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|start~0_combout\,
	combout => \inst11|inst|start~feeder_combout\);

-- Location: FF_X33_Y17_N9
\inst11|inst|start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SDA_TXD~input_o\,
	d => \inst11|inst|start~feeder_combout\,
	clrn => \SCL_RXD~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|start~q\);

-- Location: FF_X29_Y14_N17
\inst11|inst|bitcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|bitcount[0]~7_combout\,
	clrn => \inst11|inst|ALT_INV_start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|bitcount\(0));

-- Location: LCCOMB_X29_Y14_N0
\inst11|inst|Datatransfer~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Datatransfer~5_combout\ = (\inst11|inst|bitcount\(0) & \inst11|inst|bitcount\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|bitcount\(0),
	datad => \inst11|inst|bitcount\(1),
	combout => \inst11|inst|Datatransfer~5_combout\);

-- Location: LCCOMB_X29_Y14_N8
\inst11|inst|bitcount[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|bitcount[3]~2_combout\ = \inst11|inst|bitcount\(3) $ (((\inst11|inst|Datatransfer~5_combout\ & (\inst11|inst|LessThan0~1_combout\ & \inst11|inst|bitcount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|Datatransfer~5_combout\,
	datab => \inst11|inst|LessThan0~1_combout\,
	datac => \inst11|inst|bitcount\(3),
	datad => \inst11|inst|bitcount\(2),
	combout => \inst11|inst|bitcount[3]~2_combout\);

-- Location: FF_X29_Y14_N9
\inst11|inst|bitcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|bitcount[3]~2_combout\,
	clrn => \inst11|inst|ALT_INV_start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|bitcount\(3));

-- Location: LCCOMB_X29_Y14_N24
\inst11|inst|bitcount[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|bitcount[5]~5_combout\ = (\inst11|inst|bitcount\(5)) # ((\inst11|inst|bitcount\(4) & (\inst11|inst|bitcount[4]~4_combout\ & \inst11|inst|Datatransfer~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(4),
	datab => \inst11|inst|bitcount[4]~4_combout\,
	datac => \inst11|inst|bitcount\(5),
	datad => \inst11|inst|Datatransfer~5_combout\,
	combout => \inst11|inst|bitcount[5]~5_combout\);

-- Location: FF_X29_Y14_N25
\inst11|inst|bitcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|bitcount[5]~5_combout\,
	clrn => \inst11|inst|ALT_INV_start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|bitcount\(5));

-- Location: LCCOMB_X29_Y14_N20
\inst11|inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|LessThan0~1_combout\ = (((!\inst11|inst|LessThan0~0_combout\ & !\inst11|inst|bitcount\(3))) # (!\inst11|inst|bitcount\(5))) # (!\inst11|inst|bitcount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(4),
	datab => \inst11|inst|LessThan0~0_combout\,
	datac => \inst11|inst|bitcount\(3),
	datad => \inst11|inst|bitcount\(5),
	combout => \inst11|inst|LessThan0~1_combout\);

-- Location: LCCOMB_X29_Y14_N4
\inst11|inst|bitcount[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|bitcount[1]~3_combout\ = \inst11|inst|bitcount\(1) $ (((\inst11|inst|LessThan0~1_combout\ & \inst11|inst|bitcount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|LessThan0~1_combout\,
	datac => \inst11|inst|bitcount\(1),
	datad => \inst11|inst|bitcount\(0),
	combout => \inst11|inst|bitcount[1]~3_combout\);

-- Location: FF_X29_Y14_N5
\inst11|inst|bitcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|bitcount[1]~3_combout\,
	clrn => \inst11|inst|ALT_INV_start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|bitcount\(1));

-- Location: LCCOMB_X29_Y14_N2
\inst11|inst|bitcount[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|bitcount[2]~8_combout\ = \inst11|inst|bitcount\(2) $ (((\inst11|inst|bitcount\(1) & (\inst11|inst|LessThan0~1_combout\ & \inst11|inst|bitcount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(1),
	datab => \inst11|inst|LessThan0~1_combout\,
	datac => \inst11|inst|bitcount\(2),
	datad => \inst11|inst|bitcount\(0),
	combout => \inst11|inst|bitcount[2]~8_combout\);

-- Location: FF_X29_Y14_N3
\inst11|inst|bitcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|bitcount[2]~8_combout\,
	clrn => \inst11|inst|ALT_INV_start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|bitcount\(2));

-- Location: LCCOMB_X29_Y14_N18
\inst11|inst|bitcount[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|bitcount[4]~4_combout\ = (\inst11|inst|bitcount\(2) & \inst11|inst|bitcount\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|bitcount\(2),
	datac => \inst11|inst|bitcount\(3),
	combout => \inst11|inst|bitcount[4]~4_combout\);

-- Location: LCCOMB_X29_Y14_N10
\inst11|inst|bitcount[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|bitcount[4]~6_combout\ = \inst11|inst|bitcount\(4) $ (((\inst11|inst|bitcount[4]~4_combout\ & (\inst11|inst|Datatransfer~5_combout\ & \inst11|inst|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount[4]~4_combout\,
	datab => \inst11|inst|Datatransfer~5_combout\,
	datac => \inst11|inst|bitcount\(4),
	datad => \inst11|inst|LessThan0~1_combout\,
	combout => \inst11|inst|bitcount[4]~6_combout\);

-- Location: FF_X29_Y14_N11
\inst11|inst|bitcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|bitcount[4]~6_combout\,
	clrn => \inst11|inst|ALT_INV_start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|bitcount\(4));

-- Location: LCCOMB_X30_Y14_N8
\inst11|inst|Datatransfer~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Datatransfer~3_combout\ = (\inst11|inst|bitcount\(2) & (!\inst11|inst|bitcount\(1) & (!\inst11|inst|bitcount\(0) & \inst11|inst|bitcount\(3)))) # (!\inst11|inst|bitcount\(2) & (\inst11|inst|bitcount\(1) & (\inst11|inst|bitcount\(0) & 
-- !\inst11|inst|bitcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(2),
	datab => \inst11|inst|bitcount\(1),
	datac => \inst11|inst|bitcount\(0),
	datad => \inst11|inst|bitcount\(3),
	combout => \inst11|inst|Datatransfer~3_combout\);

-- Location: LCCOMB_X29_Y14_N22
\inst11|inst|Datatransfer~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Datatransfer~1_combout\ = (!\inst11|inst|bitcount\(1) & (!\inst11|inst|bitcount\(3) & (\inst11|inst|bitcount\(2) $ (!\inst11|inst|bitcount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(1),
	datab => \inst11|inst|bitcount\(2),
	datac => \inst11|inst|bitcount\(3),
	datad => \inst11|inst|bitcount\(5),
	combout => \inst11|inst|Datatransfer~1_combout\);

-- Location: LCCOMB_X30_Y14_N12
\inst11|inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Equal0~0_combout\ = (!\inst11|inst|bitcount\(2) & (!\inst11|inst|bitcount\(5) & (!\inst11|inst|bitcount\(0) & \inst11|inst|bitcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(2),
	datab => \inst11|inst|bitcount\(5),
	datac => \inst11|inst|bitcount\(0),
	datad => \inst11|inst|bitcount\(3),
	combout => \inst11|inst|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y14_N14
\inst11|inst|Datatransfer~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Datatransfer~2_combout\ = (\inst11|inst|bitcount\(0) & ((\inst11|inst|Datatransfer~1_combout\) # ((\inst11|inst|bitcount\(1) & \inst11|inst|Equal0~0_combout\)))) # (!\inst11|inst|bitcount\(0) & (\inst11|inst|bitcount\(1) & 
-- ((\inst11|inst|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(0),
	datab => \inst11|inst|bitcount\(1),
	datac => \inst11|inst|Datatransfer~1_combout\,
	datad => \inst11|inst|Equal0~0_combout\,
	combout => \inst11|inst|Datatransfer~2_combout\);

-- Location: LCCOMB_X30_Y14_N2
\inst11|inst|Datatransfer~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Datatransfer~4_combout\ = (\inst11|inst|bitcount\(4) & (((\inst11|inst|Datatransfer~2_combout\)))) # (!\inst11|inst|bitcount\(4) & (\inst11|inst|Datatransfer~3_combout\ & ((\inst11|inst|bitcount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(4),
	datab => \inst11|inst|Datatransfer~3_combout\,
	datac => \inst11|inst|Datatransfer~2_combout\,
	datad => \inst11|inst|bitcount\(5),
	combout => \inst11|inst|Datatransfer~4_combout\);

-- Location: LCCOMB_X26_Y11_N12
\inst11|inst2|samples~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|samples~4_combout\ = (\inst11|inst2|samples~2_combout\ & (\inst11|inst2|P0:samples[1]~q\ $ (\inst11|inst2|P0:samples[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|samples~2_combout\,
	datac => \inst11|inst2|P0:samples[1]~q\,
	datad => \inst11|inst2|P0:samples[0]~q\,
	combout => \inst11|inst2|samples~4_combout\);

-- Location: FF_X25_Y11_N13
\inst11|inst2|P0:counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Add0~12_combout\,
	ena => \ALT_INV_JP1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:counter[6]~q\);

-- Location: FF_X25_Y11_N1
\inst11|inst2|P0:counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Add0~0_combout\,
	ena => \ALT_INV_JP1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:counter[0]~q\);

-- Location: LCCOMB_X25_Y11_N0
\inst11|inst2|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add0~0_combout\ = \inst11|inst2|P0:counter[0]~q\ $ (VCC)
-- \inst11|inst2|Add0~1\ = CARRY(\inst11|inst2|P0:counter[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:counter[0]~q\,
	datad => VCC,
	combout => \inst11|inst2|Add0~0_combout\,
	cout => \inst11|inst2|Add0~1\);

-- Location: FF_X25_Y11_N3
\inst11|inst2|P0:counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Add0~2_combout\,
	ena => \ALT_INV_JP1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:counter[1]~q\);

-- Location: LCCOMB_X25_Y11_N2
\inst11|inst2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add0~2_combout\ = (\inst11|inst2|P0:counter[1]~q\ & (!\inst11|inst2|Add0~1\)) # (!\inst11|inst2|P0:counter[1]~q\ & ((\inst11|inst2|Add0~1\) # (GND)))
-- \inst11|inst2|Add0~3\ = CARRY((!\inst11|inst2|Add0~1\) # (!\inst11|inst2|P0:counter[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:counter[1]~q\,
	datad => VCC,
	cin => \inst11|inst2|Add0~1\,
	combout => \inst11|inst2|Add0~2_combout\,
	cout => \inst11|inst2|Add0~3\);

-- Location: LCCOMB_X25_Y11_N4
\inst11|inst2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add0~4_combout\ = (\inst11|inst2|P0:counter[2]~q\ & (\inst11|inst2|Add0~3\ $ (GND))) # (!\inst11|inst2|P0:counter[2]~q\ & (!\inst11|inst2|Add0~3\ & VCC))
-- \inst11|inst2|Add0~5\ = CARRY((\inst11|inst2|P0:counter[2]~q\ & !\inst11|inst2|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:counter[2]~q\,
	datad => VCC,
	cin => \inst11|inst2|Add0~3\,
	combout => \inst11|inst2|Add0~4_combout\,
	cout => \inst11|inst2|Add0~5\);

-- Location: LCCOMB_X25_Y11_N20
\inst11|inst2|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Equal0~0_combout\ = (!\inst11|inst2|Add0~0_combout\ & (!\inst11|inst2|Add0~2_combout\ & (\inst11|inst2|Add0~4_combout\ & !\inst11|inst2|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Add0~0_combout\,
	datab => \inst11|inst2|Add0~2_combout\,
	datac => \inst11|inst2|Add0~4_combout\,
	datad => \inst11|inst2|Add0~6_combout\,
	combout => \inst11|inst2|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y11_N30
\inst11|inst2|counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|counter~1_combout\ = (\inst11|inst2|Add0~16_combout\ & ((!\inst11|inst2|Equal0~1_combout\) # (!\inst11|inst2|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|Equal0~0_combout\,
	datac => \inst11|inst2|Equal0~1_combout\,
	datad => \inst11|inst2|Add0~16_combout\,
	combout => \inst11|inst2|counter~1_combout\);

-- Location: FF_X25_Y11_N31
\inst11|inst2|P0:counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|counter~1_combout\,
	ena => \ALT_INV_JP1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:counter[8]~q\);

-- Location: LCCOMB_X25_Y11_N12
\inst11|inst2|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add0~12_combout\ = (\inst11|inst2|P0:counter[6]~q\ & (\inst11|inst2|Add0~11\ $ (GND))) # (!\inst11|inst2|P0:counter[6]~q\ & (!\inst11|inst2|Add0~11\ & VCC))
-- \inst11|inst2|Add0~13\ = CARRY((\inst11|inst2|P0:counter[6]~q\ & !\inst11|inst2|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:counter[6]~q\,
	datad => VCC,
	cin => \inst11|inst2|Add0~11\,
	combout => \inst11|inst2|Add0~12_combout\,
	cout => \inst11|inst2|Add0~13\);

-- Location: LCCOMB_X25_Y11_N14
\inst11|inst2|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add0~14_combout\ = (\inst11|inst2|P0:counter[7]~q\ & (!\inst11|inst2|Add0~13\)) # (!\inst11|inst2|P0:counter[7]~q\ & ((\inst11|inst2|Add0~13\) # (GND)))
-- \inst11|inst2|Add0~15\ = CARRY((!\inst11|inst2|Add0~13\) # (!\inst11|inst2|P0:counter[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:counter[7]~q\,
	datad => VCC,
	cin => \inst11|inst2|Add0~13\,
	combout => \inst11|inst2|Add0~14_combout\,
	cout => \inst11|inst2|Add0~15\);

-- Location: FF_X25_Y11_N15
\inst11|inst2|P0:counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Add0~14_combout\,
	ena => \ALT_INV_JP1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:counter[7]~q\);

-- Location: LCCOMB_X25_Y11_N16
\inst11|inst2|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add0~16_combout\ = \inst11|inst2|P0:counter[8]~q\ $ (!\inst11|inst2|Add0~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:counter[8]~q\,
	cin => \inst11|inst2|Add0~15\,
	combout => \inst11|inst2|Add0~16_combout\);

-- Location: LCCOMB_X25_Y11_N18
\inst11|inst2|counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|counter~0_combout\ = (\inst11|inst2|Add0~4_combout\ & (((!\inst11|inst2|Add0~16_combout\) # (!\inst11|inst2|Equal0~0_combout\)) # (!\inst11|inst2|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Equal0~1_combout\,
	datab => \inst11|inst2|Equal0~0_combout\,
	datac => \inst11|inst2|Add0~4_combout\,
	datad => \inst11|inst2|Add0~16_combout\,
	combout => \inst11|inst2|counter~0_combout\);

-- Location: FF_X25_Y11_N19
\inst11|inst2|P0:counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|counter~0_combout\,
	ena => \ALT_INV_JP1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:counter[2]~q\);

-- Location: LCCOMB_X25_Y11_N6
\inst11|inst2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add0~6_combout\ = (\inst11|inst2|P0:counter[3]~q\ & (!\inst11|inst2|Add0~5\)) # (!\inst11|inst2|P0:counter[3]~q\ & ((\inst11|inst2|Add0~5\) # (GND)))
-- \inst11|inst2|Add0~7\ = CARRY((!\inst11|inst2|Add0~5\) # (!\inst11|inst2|P0:counter[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:counter[3]~q\,
	datad => VCC,
	cin => \inst11|inst2|Add0~5\,
	combout => \inst11|inst2|Add0~6_combout\,
	cout => \inst11|inst2|Add0~7\);

-- Location: FF_X25_Y11_N7
\inst11|inst2|P0:counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Add0~6_combout\,
	ena => \ALT_INV_JP1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:counter[3]~q\);

-- Location: LCCOMB_X25_Y11_N8
\inst11|inst2|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add0~8_combout\ = (\inst11|inst2|P0:counter[4]~q\ & (\inst11|inst2|Add0~7\ $ (GND))) # (!\inst11|inst2|P0:counter[4]~q\ & (!\inst11|inst2|Add0~7\ & VCC))
-- \inst11|inst2|Add0~9\ = CARRY((\inst11|inst2|P0:counter[4]~q\ & !\inst11|inst2|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:counter[4]~q\,
	datad => VCC,
	cin => \inst11|inst2|Add0~7\,
	combout => \inst11|inst2|Add0~8_combout\,
	cout => \inst11|inst2|Add0~9\);

-- Location: FF_X25_Y11_N9
\inst11|inst2|P0:counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Add0~8_combout\,
	ena => \ALT_INV_JP1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:counter[4]~q\);

-- Location: LCCOMB_X25_Y11_N10
\inst11|inst2|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add0~10_combout\ = (\inst11|inst2|P0:counter[5]~q\ & (!\inst11|inst2|Add0~9\)) # (!\inst11|inst2|P0:counter[5]~q\ & ((\inst11|inst2|Add0~9\) # (GND)))
-- \inst11|inst2|Add0~11\ = CARRY((!\inst11|inst2|Add0~9\) # (!\inst11|inst2|P0:counter[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:counter[5]~q\,
	datad => VCC,
	cin => \inst11|inst2|Add0~9\,
	combout => \inst11|inst2|Add0~10_combout\,
	cout => \inst11|inst2|Add0~11\);

-- Location: FF_X25_Y11_N11
\inst11|inst2|P0:counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Add0~10_combout\,
	ena => \ALT_INV_JP1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:counter[5]~q\);

-- Location: LCCOMB_X25_Y11_N24
\inst11|inst2|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Equal0~1_combout\ = (!\inst11|inst2|Add0~12_combout\ & (!\inst11|inst2|Add0~8_combout\ & (!\inst11|inst2|Add0~14_combout\ & !\inst11|inst2|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Add0~12_combout\,
	datab => \inst11|inst2|Add0~8_combout\,
	datac => \inst11|inst2|Add0~14_combout\,
	datad => \inst11|inst2|Add0~10_combout\,
	combout => \inst11|inst2|Equal0~1_combout\);

-- Location: LCCOMB_X25_Y11_N26
\inst11|inst2|Data_word[12]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[12]~0_combout\ = (\inst11|inst2|Equal0~1_combout\ & (\inst11|inst2|Equal0~0_combout\ & (!\JP1~input_o\ & \inst11|inst2|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Equal0~1_combout\,
	datab => \inst11|inst2|Equal0~0_combout\,
	datac => \JP1~input_o\,
	datad => \inst11|inst2|Add0~16_combout\,
	combout => \inst11|inst2|Data_word[12]~0_combout\);

-- Location: FF_X26_Y11_N13
\inst11|inst2|P0:samples[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|samples~4_combout\,
	ena => \inst11|inst2|Data_word[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:samples[1]~q\);

-- Location: LCCOMB_X26_Y11_N26
\inst11|inst2|samples~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|samples~6_combout\ = (\inst11|inst2|samples~2_combout\ & (\inst11|inst2|P0:samples[2]~q\ $ (((\inst11|inst2|P0:samples[1]~q\ & \inst11|inst2|P0:samples[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:samples[1]~q\,
	datab => \inst11|inst2|samples~2_combout\,
	datac => \inst11|inst2|P0:samples[2]~q\,
	datad => \inst11|inst2|P0:samples[0]~q\,
	combout => \inst11|inst2|samples~6_combout\);

-- Location: FF_X26_Y11_N27
\inst11|inst2|P0:samples[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|samples~6_combout\,
	ena => \inst11|inst2|Data_word[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:samples[2]~q\);

-- Location: LCCOMB_X26_Y11_N18
\inst11|inst2|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add2~0_combout\ = (\inst11|inst2|P0:samples[1]~q\ & \inst11|inst2|P0:samples[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:samples[1]~q\,
	datad => \inst11|inst2|P0:samples[0]~q\,
	combout => \inst11|inst2|Add2~0_combout\);

-- Location: LCCOMB_X26_Y11_N22
\inst11|inst2|samples~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|samples~5_combout\ = (\inst11|inst2|samples~2_combout\ & (\inst11|inst2|P0:samples[3]~q\ $ (((\inst11|inst2|P0:samples[2]~q\ & \inst11|inst2|Add2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:samples[2]~q\,
	datab => \inst11|inst2|Add2~0_combout\,
	datac => \inst11|inst2|P0:samples[3]~q\,
	datad => \inst11|inst2|samples~2_combout\,
	combout => \inst11|inst2|samples~5_combout\);

-- Location: FF_X26_Y11_N23
\inst11|inst2|P0:samples[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|samples~5_combout\,
	ena => \inst11|inst2|Data_word[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:samples[3]~q\);

-- Location: LCCOMB_X26_Y11_N8
\inst11|inst2|P0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0~0_combout\ = (\inst11|inst2|P0:samples[2]~q\ & (\inst11|inst2|P0:samples[0]~q\ & (!\inst11|inst2|P0:samples[3]~q\ & \inst11|inst2|P0:samples[1]~q\))) # (!\inst11|inst2|P0:samples[2]~q\ & (!\inst11|inst2|P0:samples[0]~q\ & 
-- (\inst11|inst2|P0:samples[3]~q\ & !\inst11|inst2|P0:samples[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:samples[2]~q\,
	datab => \inst11|inst2|P0:samples[0]~q\,
	datac => \inst11|inst2|P0:samples[3]~q\,
	datad => \inst11|inst2|P0:samples[1]~q\,
	combout => \inst11|inst2|P0~0_combout\);

-- Location: LCCOMB_X28_Y11_N30
\inst11|inst2|P0:sample_buffer[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:sample_buffer[0]~0_combout\ = !\SCL_RXD~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SCL_RXD~input_o\,
	combout => \inst11|inst2|P0:sample_buffer[0]~0_combout\);

-- Location: FF_X28_Y11_N31
\inst11|inst2|P0:sample_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:sample_buffer[0]~0_combout\,
	ena => \inst11|inst2|Data_word[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:sample_buffer[0]~q\);

-- Location: FF_X28_Y11_N5
\inst11|inst2|P0:sample_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:sample_buffer[0]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:sample_buffer[1]~q\);

-- Location: FF_X28_Y11_N17
\inst11|inst2|P0:sample_buffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:sample_buffer[1]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:sample_buffer[2]~q\);

-- Location: FF_X28_Y11_N7
\inst11|inst2|P0:sample_buffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:sample_buffer[2]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:sample_buffer[3]~q\);

-- Location: FF_X28_Y11_N9
\inst11|inst2|P0:sample_buffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:sample_buffer[3]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:sample_buffer[4]~q\);

-- Location: LCCOMB_X28_Y11_N16
\inst11|inst2|P0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0~3_combout\ = (\inst11|inst2|P0:sample_buffer[4]~q\ & (\inst11|inst2|P0:sample_buffer[1]~q\ & (\inst11|inst2|P0:sample_buffer[2]~q\ & \inst11|inst2|P0:sample_buffer[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:sample_buffer[4]~q\,
	datab => \inst11|inst2|P0:sample_buffer[1]~q\,
	datac => \inst11|inst2|P0:sample_buffer[2]~q\,
	datad => \inst11|inst2|P0:sample_buffer[3]~q\,
	combout => \inst11|inst2|P0~3_combout\);

-- Location: LCCOMB_X28_Y11_N20
\inst11|inst2|P0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0~4_combout\ = (\inst11|inst2|P0:started_rx~q\ & (\inst11|inst2|P0~0_combout\ & (\inst11|inst2|P0:samples[0]~q\ & \inst11|inst2|P0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:started_rx~q\,
	datab => \inst11|inst2|P0~0_combout\,
	datac => \inst11|inst2|P0:samples[0]~q\,
	datad => \inst11|inst2|P0~3_combout\,
	combout => \inst11|inst2|P0~4_combout\);

-- Location: LCCOMB_X26_Y11_N24
\inst11|inst2|samples~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|samples~2_combout\ = (!\inst11|inst2|P0~4_combout\ & (!\inst11|inst2|P0~5_combout\ & ((\inst11|inst2|Equal16~0_combout\) # (!\inst11|inst2|P0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0~2_combout\,
	datab => \inst11|inst2|P0~4_combout\,
	datac => \inst11|inst2|Equal16~0_combout\,
	datad => \inst11|inst2|P0~5_combout\,
	combout => \inst11|inst2|samples~2_combout\);

-- Location: LCCOMB_X26_Y11_N16
\inst11|inst2|samples~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|samples~3_combout\ = (!\inst11|inst2|P0:samples[0]~q\ & \inst11|inst2|samples~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst11|inst2|P0:samples[0]~q\,
	datad => \inst11|inst2|samples~2_combout\,
	combout => \inst11|inst2|samples~3_combout\);

-- Location: FF_X26_Y11_N17
\inst11|inst2|P0:samples[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|samples~3_combout\,
	ena => \inst11|inst2|Data_word[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:samples[0]~q\);

-- Location: LCCOMB_X28_Y11_N4
\inst11|inst2|P0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0~1_combout\ = (!\inst11|inst2|P0:sample_buffer[4]~q\ & (!\inst11|inst2|P0:sample_buffer[2]~q\ & (!\inst11|inst2|P0:sample_buffer[1]~q\ & !\inst11|inst2|P0:sample_buffer[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:sample_buffer[4]~q\,
	datab => \inst11|inst2|P0:sample_buffer[2]~q\,
	datac => \inst11|inst2|P0:sample_buffer[1]~q\,
	datad => \inst11|inst2|P0:sample_buffer[3]~q\,
	combout => \inst11|inst2|P0~1_combout\);

-- Location: LCCOMB_X28_Y11_N18
\inst11|inst2|P0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0~2_combout\ = (\inst11|inst2|P0:samples[0]~q\ & (\inst11|inst2|P0~0_combout\ & (\inst11|inst2|P0~1_combout\ & \inst11|inst2|P0:started_rx~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:samples[0]~q\,
	datab => \inst11|inst2|P0~0_combout\,
	datac => \inst11|inst2|P0~1_combout\,
	datad => \inst11|inst2|P0:started_rx~q\,
	combout => \inst11|inst2|P0~2_combout\);

-- Location: LCCOMB_X28_Y11_N10
\inst11|inst2|started_rx~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|started_rx~0_combout\ = (\inst11|inst2|P0~5_combout\) # ((\inst11|inst2|P0:started_rx~q\ & ((!\inst11|inst2|P0~2_combout\) # (!\inst11|inst2|Equal16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Equal16~0_combout\,
	datab => \inst11|inst2|P0~2_combout\,
	datac => \inst11|inst2|P0:started_rx~q\,
	datad => \inst11|inst2|P0~5_combout\,
	combout => \inst11|inst2|started_rx~0_combout\);

-- Location: FF_X28_Y11_N11
\inst11|inst2|P0:started_rx\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|started_rx~0_combout\,
	ena => \inst11|inst2|Data_word[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:started_rx~q\);

-- Location: FF_X28_Y11_N27
\inst11|inst2|P0:sample_buffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:sample_buffer[4]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:sample_buffer[5]~q\);

-- Location: LCCOMB_X28_Y11_N26
\inst11|inst2|P0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0~5_combout\ = (!\inst11|inst2|P0:started_rx~q\ & (\inst11|inst2|P0~3_combout\ & (\inst11|inst2|P0:sample_buffer[5]~q\ & \inst11|inst2|P0:sample_buffer[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:started_rx~q\,
	datab => \inst11|inst2|P0~3_combout\,
	datac => \inst11|inst2|P0:sample_buffer[5]~q\,
	datad => \inst11|inst2|P0:sample_buffer[0]~q\,
	combout => \inst11|inst2|P0~5_combout\);

-- Location: LCCOMB_X26_Y11_N0
\inst11|inst2|bits~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|bits~3_combout\ = (!\inst11|inst2|P0:bits[0]~q\ & !\inst11|inst2|P0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst11|inst2|P0:bits[0]~q\,
	datad => \inst11|inst2|P0~5_combout\,
	combout => \inst11|inst2|bits~3_combout\);

-- Location: LCCOMB_X26_Y11_N14
\inst11|inst2|P0:bits[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:bits[3]~0_combout\ = (\inst11|inst2|Data_word[12]~0_combout\ & !\inst11|inst2|samples~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst11|inst2|Data_word[12]~0_combout\,
	datad => \inst11|inst2|samples~2_combout\,
	combout => \inst11|inst2|P0:bits[3]~0_combout\);

-- Location: FF_X26_Y11_N1
\inst11|inst2|P0:bits[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|bits~3_combout\,
	ena => \inst11|inst2|P0:bits[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bits[0]~q\);

-- Location: LCCOMB_X26_Y11_N6
\inst11|inst2|bits~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|bits~2_combout\ = (!\inst11|inst2|P0~5_combout\ & (\inst11|inst2|P0:bits[1]~q\ $ (\inst11|inst2|P0:bits[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0~5_combout\,
	datac => \inst11|inst2|P0:bits[1]~q\,
	datad => \inst11|inst2|P0:bits[0]~q\,
	combout => \inst11|inst2|bits~2_combout\);

-- Location: FF_X26_Y11_N7
\inst11|inst2|P0:bits[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|bits~2_combout\,
	ena => \inst11|inst2|P0:bits[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bits[1]~q\);

-- Location: LCCOMB_X26_Y11_N4
\inst11|inst2|bits~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|bits~1_combout\ = (!\inst11|inst2|P0~5_combout\ & (\inst11|inst2|P0:bits[2]~q\ $ (((\inst11|inst2|P0:bits[1]~q\ & \inst11|inst2|P0:bits[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:bits[1]~q\,
	datab => \inst11|inst2|P0~5_combout\,
	datac => \inst11|inst2|P0:bits[2]~q\,
	datad => \inst11|inst2|P0:bits[0]~q\,
	combout => \inst11|inst2|bits~1_combout\);

-- Location: FF_X26_Y11_N5
\inst11|inst2|P0:bits[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|bits~1_combout\,
	ena => \inst11|inst2|P0:bits[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bits[2]~q\);

-- Location: LCCOMB_X26_Y11_N20
\inst11|inst2|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Add3~0_combout\ = \inst11|inst2|P0:bits[3]~q\ $ (((\inst11|inst2|P0:bits[1]~q\ & (\inst11|inst2|P0:bits[0]~q\ & \inst11|inst2|P0:bits[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:bits[1]~q\,
	datab => \inst11|inst2|P0:bits[0]~q\,
	datac => \inst11|inst2|P0:bits[2]~q\,
	datad => \inst11|inst2|P0:bits[3]~q\,
	combout => \inst11|inst2|Add3~0_combout\);

-- Location: LCCOMB_X26_Y11_N2
\inst11|inst2|bits~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|bits~0_combout\ = (\inst11|inst2|Add3~0_combout\ & !\inst11|inst2|P0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|Add3~0_combout\,
	datad => \inst11|inst2|P0~5_combout\,
	combout => \inst11|inst2|bits~0_combout\);

-- Location: FF_X26_Y11_N3
\inst11|inst2|P0:bits[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|bits~0_combout\,
	ena => \inst11|inst2|P0:bits[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bits[3]~q\);

-- Location: LCCOMB_X26_Y11_N10
\inst11|inst2|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Equal16~0_combout\ = (!\inst11|inst2|P0:bits[1]~q\ & (!\inst11|inst2|P0:bits[0]~q\ & (!\inst11|inst2|P0:bits[2]~q\ & \inst11|inst2|P0:bits[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:bits[1]~q\,
	datab => \inst11|inst2|P0:bits[0]~q\,
	datac => \inst11|inst2|P0:bits[2]~q\,
	datad => \inst11|inst2|P0:bits[3]~q\,
	combout => \inst11|inst2|Equal16~0_combout\);

-- Location: LCCOMB_X28_Y11_N12
\inst11|inst2|Data_word[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[15]~1_combout\ = (\inst11|inst2|Equal16~0_combout\ & (\inst11|inst2|Data_word[12]~0_combout\ & \inst11|inst2|P0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Equal16~0_combout\,
	datac => \inst11|inst2|Data_word[12]~0_combout\,
	datad => \inst11|inst2|P0~2_combout\,
	combout => \inst11|inst2|Data_word[15]~1_combout\);

-- Location: M9K_X27_Y8_N0
\inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"000040000000000001",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "trx.trx2.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "control_interface:inst11|uart:inst2|altsyncram:bytes_rtl_2|altsyncram_egv:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 2,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 3,
	port_a_logical_ram_depth => 4,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 2,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk_tcxo~inputclkctrl_outclk\,
	ena0 => \inst11|inst2|Data_word[15]~1_combout\,
	portaaddr => \inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X27_Y9_N0
\inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000C00010000400020000C0000000080000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "trx.trx0.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "control_interface:inst11|uart:inst2|altsyncram:bytes_rtl_0|altsyncram_hgv:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 3,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk_tcxo~inputclkctrl_outclk\,
	ena0 => \inst11|inst2|Data_word[15]~1_combout\,
	portaaddr => \inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y10_N28
\inst11|inst2|Data_word[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[5]~3_combout\ = (!\inst11|inst2|bytes_rtl_1|auto_generated|ram_block1a0\ & (!\inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0~portadataout\ & \inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|bytes_rtl_1|auto_generated|ram_block1a0\,
	datac => \inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0~portadataout\,
	datad => \inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \inst11|inst2|Data_word[5]~3_combout\);

-- Location: LCCOMB_X28_Y11_N22
\inst11|inst2|IssueStrobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|IssueStrobe~0_combout\ = (\inst11|inst2|Equal16~0_combout\ & (\inst11|inst2|Data_word[5]~3_combout\ & \inst11|inst2|P0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Equal16~0_combout\,
	datab => \inst11|inst2|Data_word[5]~3_combout\,
	datad => \inst11|inst2|P0~2_combout\,
	combout => \inst11|inst2|IssueStrobe~0_combout\);

-- Location: FF_X28_Y11_N23
\inst11|inst2|P0:IssueStrobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|IssueStrobe~0_combout\,
	ena => \inst11|inst2|Data_word[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:IssueStrobe~q\);

-- Location: FF_X26_Y12_N1
\inst11|inst2|Strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~input_o\,
	asdata => \inst11|inst2|P0:IssueStrobe~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Strobe~q\);

-- Location: LCCOMB_X29_Y14_N30
\inst11|inst|indata[39]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[39]~0_combout\ = (\inst11|inst|LessThan0~1_combout\ & !\inst11|inst|start~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|LessThan0~1_combout\,
	datac => \inst11|inst|start~q\,
	combout => \inst11|inst|indata[39]~0_combout\);

-- Location: FF_X33_Y14_N21
\inst11|inst|indata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \SDA_TXD~input_o\,
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(0));

-- Location: LCCOMB_X33_Y14_N30
\inst11|inst|indata[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[1]~feeder_combout\ = \inst11|inst|indata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(0),
	combout => \inst11|inst|indata[1]~feeder_combout\);

-- Location: FF_X33_Y14_N31
\inst11|inst|indata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[1]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(1));

-- Location: FF_X33_Y14_N13
\inst11|inst|indata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(1),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(2));

-- Location: FF_X33_Y14_N1
\inst11|inst|indata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(2),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(3));

-- Location: LCCOMB_X33_Y14_N8
\inst11|inst|indata[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[4]~feeder_combout\ = \inst11|inst|indata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(3),
	combout => \inst11|inst|indata[4]~feeder_combout\);

-- Location: FF_X33_Y14_N9
\inst11|inst|indata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[4]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(4));

-- Location: FF_X33_Y14_N15
\inst11|inst|indata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(4),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(5));

-- Location: FF_X33_Y14_N27
\inst11|inst|indata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(5),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(6));

-- Location: FF_X33_Y14_N29
\inst11|inst|indata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(6),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(7));

-- Location: LCCOMB_X33_Y14_N10
\inst11|inst|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Equal1~0_combout\ = (\inst11|inst|indata\(6) & (!\inst11|inst|indata\(4) & (!\inst11|inst|indata\(5) & !\inst11|inst|indata\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|indata\(6),
	datab => \inst11|inst|indata\(4),
	datac => \inst11|inst|indata\(5),
	datad => \inst11|inst|indata\(7),
	combout => \inst11|inst|Equal1~0_combout\);

-- Location: LCCOMB_X33_Y14_N0
\inst11|inst|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Equal1~1_combout\ = (\inst11|inst|indata\(1) & (\inst11|inst|indata\(2) & (!\inst11|inst|indata\(3) & \inst11|inst|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|indata\(1),
	datab => \inst11|inst|indata\(2),
	datac => \inst11|inst|indata\(3),
	datad => \inst11|inst|Equal1~0_combout\,
	combout => \inst11|inst|Equal1~1_combout\);

-- Location: LCCOMB_X31_Y14_N16
\inst11|inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Equal0~1_combout\ = (!\inst11|inst|bitcount\(4) & (!\inst11|inst|bitcount\(1) & \inst11|inst|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(4),
	datac => \inst11|inst|bitcount\(1),
	datad => \inst11|inst|Equal0~0_combout\,
	combout => \inst11|inst|Equal0~1_combout\);

-- Location: LCCOMB_X33_Y14_N24
\inst11|inst|read_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|read_write~0_combout\ = (\inst11|inst|Equal1~1_combout\ & ((\inst11|inst|Equal0~1_combout\ & ((\inst11|inst|indata\(0)))) # (!\inst11|inst|Equal0~1_combout\ & (\inst11|inst|read_write~q\)))) # (!\inst11|inst|Equal1~1_combout\ & 
-- (((\inst11|inst|read_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|Equal1~1_combout\,
	datab => \inst11|inst|Equal0~1_combout\,
	datac => \inst11|inst|read_write~q\,
	datad => \inst11|inst|indata\(0),
	combout => \inst11|inst|read_write~0_combout\);

-- Location: FF_X33_Y14_N25
\inst11|inst|read_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL_RXD~input_o\,
	d => \inst11|inst|read_write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|read_write~q\);

-- Location: LCCOMB_X30_Y14_N22
\inst11|inst|addressed~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|addressed~2_combout\ = (\inst11|inst|Equal0~1_combout\ & ((\inst11|inst|addressed~q\) # (\inst11|inst|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|addressed~q\,
	datab => \inst11|inst|Equal0~1_combout\,
	datac => \inst11|inst|Equal1~1_combout\,
	combout => \inst11|inst|addressed~2_combout\);

-- Location: LCCOMB_X30_Y14_N6
\inst11|inst|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|LessThan1~0_combout\ = (\inst11|inst|bitcount\(4)) # ((\inst11|inst|bitcount\(5)) # (\inst11|inst|bitcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(4),
	datab => \inst11|inst|bitcount\(5),
	datad => \inst11|inst|bitcount\(3),
	combout => \inst11|inst|LessThan1~0_combout\);

-- Location: LCCOMB_X30_Y14_N30
\inst11|inst|addressed~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|addressed~3_combout\ = (\inst11|inst|LessThan1~0_combout\ & ((\inst11|inst|addressed~2_combout\) # ((!\inst11|inst|addressed~1_combout\ & \inst11|inst|addressed~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|addressed~2_combout\,
	datab => \inst11|inst|addressed~1_combout\,
	datac => \inst11|inst|addressed~q\,
	datad => \inst11|inst|LessThan1~0_combout\,
	combout => \inst11|inst|addressed~3_combout\);

-- Location: FF_X30_Y14_N31
\inst11|inst|addressed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL_RXD~input_o\,
	d => \inst11|inst|addressed~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|addressed~q\);

-- Location: LCCOMB_X30_Y14_N26
\inst11|inst|addressed~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|addressed~0_combout\ = (!\inst11|inst|bitcount\(0) & (!\inst11|inst|read_write~q\ & (\inst11|inst|addressed~q\ & !\inst11|inst|bitcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(0),
	datab => \inst11|inst|read_write~q\,
	datac => \inst11|inst|addressed~q\,
	datad => \inst11|inst|bitcount\(3),
	combout => \inst11|inst|addressed~0_combout\);

-- Location: LCCOMB_X30_Y14_N28
\inst11|inst|addressed~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|addressed~1_combout\ = (\inst11|inst|bitcount\(4) & (\inst11|inst|bitcount\(5) & (\inst11|inst|addressed~0_combout\ & \inst11|inst|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(4),
	datab => \inst11|inst|bitcount\(5),
	datac => \inst11|inst|addressed~0_combout\,
	datad => \inst11|inst|LessThan0~0_combout\,
	combout => \inst11|inst|addressed~1_combout\);

-- Location: LCCOMB_X30_Y14_N10
\inst11|inst|Strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Strobe~0_combout\ = (\inst11|inst|LessThan1~0_combout\ & ((\inst11|inst|addressed~1_combout\) # (\inst11|inst|Strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|addressed~1_combout\,
	datac => \inst11|inst|Strobe~q\,
	datad => \inst11|inst|LessThan1~0_combout\,
	combout => \inst11|inst|Strobe~0_combout\);

-- Location: FF_X30_Y14_N11
\inst11|inst|Strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL_RXD~input_o\,
	d => \inst11|inst|Strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|Strobe~q\);

-- Location: LCCOMB_X26_Y12_N0
\inst11|inst3|strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|strobe~combout\ = LCELL((\JP1~input_o\ & ((\inst11|inst|Strobe~q\))) # (!\JP1~input_o\ & (\inst11|inst2|Strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datac => \inst11|inst2|Strobe~q\,
	datad => \inst11|inst|Strobe~q\,
	combout => \inst11|inst3|strobe~combout\);

-- Location: CLKCTRL_G9
\inst11|inst3|strobe~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst11|inst3|strobe~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst11|inst3|strobe~clkctrl_outclk\);

-- Location: LCCOMB_X30_Y13_N16
\inst11|inst|indata[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[8]~feeder_combout\ = \inst11|inst|indata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(7),
	combout => \inst11|inst|indata[8]~feeder_combout\);

-- Location: FF_X30_Y13_N17
\inst11|inst|indata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[8]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(8));

-- Location: LCCOMB_X30_Y13_N14
\inst11|inst|indata[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[9]~feeder_combout\ = \inst11|inst|indata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(8),
	combout => \inst11|inst|indata[9]~feeder_combout\);

-- Location: FF_X30_Y13_N15
\inst11|inst|indata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[9]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(9));

-- Location: FF_X30_Y13_N7
\inst11|inst|indata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(9),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(10));

-- Location: LCCOMB_X30_Y13_N12
\inst11|inst|indata[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[11]~feeder_combout\ = \inst11|inst|indata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(10),
	combout => \inst11|inst|indata[11]~feeder_combout\);

-- Location: FF_X30_Y13_N13
\inst11|inst|indata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[11]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(11));

-- Location: LCCOMB_X30_Y13_N2
\inst11|inst|indata[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[12]~feeder_combout\ = \inst11|inst|indata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(11),
	combout => \inst11|inst|indata[12]~feeder_combout\);

-- Location: FF_X30_Y13_N3
\inst11|inst|indata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[12]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(12));

-- Location: LCCOMB_X30_Y13_N24
\inst11|inst|indata[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[13]~feeder_combout\ = \inst11|inst|indata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(12),
	combout => \inst11|inst|indata[13]~feeder_combout\);

-- Location: FF_X30_Y13_N25
\inst11|inst|indata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[13]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(13));

-- Location: LCCOMB_X30_Y13_N4
\inst11|inst|indata[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[14]~feeder_combout\ = \inst11|inst|indata\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(13),
	combout => \inst11|inst|indata[14]~feeder_combout\);

-- Location: FF_X30_Y13_N5
\inst11|inst|indata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[14]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(14));

-- Location: FF_X30_Y13_N27
\inst11|inst|indata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(14),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(15));

-- Location: LCCOMB_X29_Y13_N16
\inst11|inst|indata[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[16]~feeder_combout\ = \inst11|inst|indata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(15),
	combout => \inst11|inst|indata[16]~feeder_combout\);

-- Location: FF_X29_Y13_N17
\inst11|inst|indata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[16]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(16));

-- Location: LCCOMB_X29_Y13_N14
\inst11|inst|indata[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[17]~feeder_combout\ = \inst11|inst|indata\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(16),
	combout => \inst11|inst|indata[17]~feeder_combout\);

-- Location: FF_X29_Y13_N15
\inst11|inst|indata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[17]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(17));

-- Location: FF_X29_Y13_N13
\inst11|inst|indata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(17),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(18));

-- Location: LCCOMB_X29_Y13_N28
\inst11|inst|indata[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[19]~feeder_combout\ = \inst11|inst|indata\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(18),
	combout => \inst11|inst|indata[19]~feeder_combout\);

-- Location: FF_X29_Y13_N29
\inst11|inst|indata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[19]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(19));

-- Location: LCCOMB_X29_Y13_N2
\inst11|inst|indata[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[20]~feeder_combout\ = \inst11|inst|indata\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(19),
	combout => \inst11|inst|indata[20]~feeder_combout\);

-- Location: FF_X29_Y13_N3
\inst11|inst|indata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[20]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(20));

-- Location: FF_X29_Y13_N1
\inst11|inst|indata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(20),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(21));

-- Location: LCCOMB_X29_Y13_N22
\inst11|inst|indata[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[22]~feeder_combout\ = \inst11|inst|indata\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(21),
	combout => \inst11|inst|indata[22]~feeder_combout\);

-- Location: FF_X29_Y13_N23
\inst11|inst|indata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[22]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(22));

-- Location: FF_X29_Y13_N5
\inst11|inst|indata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(22),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(23));

-- Location: FF_X29_Y13_N19
\inst11|inst|indata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(23),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(24));

-- Location: LCCOMB_X29_Y13_N24
\inst11|inst|indata[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[25]~feeder_combout\ = \inst11|inst|indata\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(24),
	combout => \inst11|inst|indata[25]~feeder_combout\);

-- Location: FF_X29_Y13_N25
\inst11|inst|indata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[25]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(25));

-- Location: LCCOMB_X29_Y13_N6
\inst11|inst|indata[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[26]~feeder_combout\ = \inst11|inst|indata\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(25),
	combout => \inst11|inst|indata[26]~feeder_combout\);

-- Location: FF_X29_Y13_N7
\inst11|inst|indata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[26]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(26));

-- Location: FF_X29_Y13_N31
\inst11|inst|indata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(26),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(27));

-- Location: FF_X29_Y13_N27
\inst11|inst|indata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(27),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(28));

-- Location: FF_X29_Y13_N21
\inst11|inst|indata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(28),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(29));

-- Location: LCCOMB_X29_Y13_N10
\inst11|inst|indata[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[30]~feeder_combout\ = \inst11|inst|indata\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(29),
	combout => \inst11|inst|indata[30]~feeder_combout\);

-- Location: FF_X29_Y13_N11
\inst11|inst|indata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[30]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(30));

-- Location: LCCOMB_X29_Y13_N8
\inst11|inst|indata[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[31]~feeder_combout\ = \inst11|inst|indata\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(30),
	combout => \inst11|inst|indata[31]~feeder_combout\);

-- Location: FF_X29_Y13_N9
\inst11|inst|indata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[31]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(31));

-- Location: FF_X25_Y13_N3
\inst11|inst|indata[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(31),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(32));

-- Location: LCCOMB_X25_Y13_N24
\inst11|inst|indata[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[33]~feeder_combout\ = \inst11|inst|indata\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(32),
	combout => \inst11|inst|indata[33]~feeder_combout\);

-- Location: FF_X25_Y13_N25
\inst11|inst|indata[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[33]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(33));

-- Location: LCCOMB_X25_Y13_N6
\inst11|inst|indata[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[34]~feeder_combout\ = \inst11|inst|indata\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(33),
	combout => \inst11|inst|indata[34]~feeder_combout\);

-- Location: FF_X25_Y13_N7
\inst11|inst|indata[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[34]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(34));

-- Location: LCCOMB_X25_Y13_N20
\inst11|inst|indata[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[35]~feeder_combout\ = \inst11|inst|indata\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(34),
	combout => \inst11|inst|indata[35]~feeder_combout\);

-- Location: FF_X25_Y13_N21
\inst11|inst|indata[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[35]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(35));

-- Location: LCCOMB_X25_Y13_N8
\inst11|inst|indata[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[36]~feeder_combout\ = \inst11|inst|indata\(35)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(35),
	combout => \inst11|inst|indata[36]~feeder_combout\);

-- Location: FF_X25_Y13_N9
\inst11|inst|indata[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[36]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(36));

-- Location: FF_X25_Y13_N27
\inst11|inst|indata[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(36),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(37));

-- Location: FF_X25_Y13_N11
\inst11|inst|indata[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(37),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(38));

-- Location: LCCOMB_X25_Y13_N30
\inst11|inst|indata[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[39]~feeder_combout\ = \inst11|inst|indata\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(38),
	combout => \inst11|inst|indata[39]~feeder_combout\);

-- Location: FF_X25_Y13_N31
\inst11|inst|indata[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[39]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(39));

-- Location: LCCOMB_X28_Y11_N2
\inst11|inst2|P0:bit_buffer[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:bit_buffer[7]~0_combout\ = (\inst11|inst2|P0~5_combout\ & (((!\inst11|inst2|P0:bit_buffer[7]~q\)))) # (!\inst11|inst2|P0~5_combout\ & ((\inst11|inst2|P0~4_combout\) # ((\inst11|inst2|Equal16~0_combout\ & 
-- !\inst11|inst2|P0:bit_buffer[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Equal16~0_combout\,
	datab => \inst11|inst2|P0~4_combout\,
	datac => \inst11|inst2|P0:bit_buffer[7]~q\,
	datad => \inst11|inst2|P0~5_combout\,
	combout => \inst11|inst2|P0:bit_buffer[7]~0_combout\);

-- Location: LCCOMB_X28_Y11_N14
\inst11|inst2|P0:bit_buffer[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:bit_buffer[7]~1_combout\ = (\inst11|inst2|Data_word[12]~0_combout\ & (!\inst11|inst2|P0:bit_buffer[7]~0_combout\ & ((\inst11|inst2|P0:bit_buffer[7]~q\) # (\inst11|inst2|P0~2_combout\)))) # (!\inst11|inst2|Data_word[12]~0_combout\ & 
-- (((\inst11|inst2|P0:bit_buffer[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word[12]~0_combout\,
	datab => \inst11|inst2|P0:bit_buffer[7]~0_combout\,
	datac => \inst11|inst2|P0:bit_buffer[7]~q\,
	datad => \inst11|inst2|P0~2_combout\,
	combout => \inst11|inst2|P0:bit_buffer[7]~1_combout\);

-- Location: LCCOMB_X29_Y11_N10
\inst11|inst2|P0:bit_buffer[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:bit_buffer[7]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[7]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[7]~1_combout\,
	combout => \inst11|inst2|P0:bit_buffer[7]~feeder_combout\);

-- Location: FF_X29_Y11_N11
\inst11|inst2|P0:bit_buffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:bit_buffer[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bit_buffer[7]~q\);

-- Location: LCCOMB_X28_Y10_N20
\inst11|inst2|P0:bit_buffer[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:bit_buffer[6]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[7]~q\,
	combout => \inst11|inst2|P0:bit_buffer[6]~feeder_combout\);

-- Location: LCCOMB_X26_Y11_N28
\inst11|inst2|P0:samples[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:samples[3]~0_combout\ = (!\inst11|inst2|P0~4_combout\ & ((\inst11|inst2|Equal16~0_combout\) # (!\inst11|inst2|P0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Equal16~0_combout\,
	datab => \inst11|inst2|P0~4_combout\,
	datac => \inst11|inst2|P0~2_combout\,
	combout => \inst11|inst2|P0:samples[3]~0_combout\);

-- Location: LCCOMB_X26_Y11_N30
\inst11|inst2|P0:bit_buffer[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:bit_buffer[2]~0_combout\ = (\inst11|inst2|Data_word[12]~0_combout\ & (!\inst11|inst2|P0:samples[3]~0_combout\ & !\inst11|inst2|P0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word[12]~0_combout\,
	datab => \inst11|inst2|P0:samples[3]~0_combout\,
	datad => \inst11|inst2|P0~5_combout\,
	combout => \inst11|inst2|P0:bit_buffer[2]~0_combout\);

-- Location: FF_X28_Y10_N21
\inst11|inst2|P0:bit_buffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:bit_buffer[6]~feeder_combout\,
	ena => \inst11|inst2|P0:bit_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bit_buffer[6]~q\);

-- Location: LCCOMB_X28_Y10_N30
\inst11|inst2|P0:bit_buffer[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:bit_buffer[5]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[6]~q\,
	combout => \inst11|inst2|P0:bit_buffer[5]~feeder_combout\);

-- Location: FF_X28_Y10_N31
\inst11|inst2|P0:bit_buffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:bit_buffer[5]~feeder_combout\,
	ena => \inst11|inst2|P0:bit_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bit_buffer[5]~q\);

-- Location: FF_X28_Y10_N15
\inst11|inst2|P0:bit_buffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[5]~q\,
	sload => VCC,
	ena => \inst11|inst2|P0:bit_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bit_buffer[4]~q\);

-- Location: FF_X28_Y10_N5
\inst11|inst2|P0:bit_buffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[4]~q\,
	sload => VCC,
	ena => \inst11|inst2|P0:bit_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bit_buffer[3]~q\);

-- Location: FF_X28_Y10_N9
\inst11|inst2|P0:bit_buffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[3]~q\,
	sload => VCC,
	ena => \inst11|inst2|P0:bit_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bit_buffer[2]~q\);

-- Location: LCCOMB_X29_Y11_N0
\inst11|inst2|Data_addr[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_addr[2]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[2]~q\,
	combout => \inst11|inst2|Data_addr[2]~feeder_combout\);

-- Location: LCCOMB_X28_Y10_N10
\inst11|inst2|Data_addr[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_addr[2]~0_combout\ = (!\inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0~portadataout\ & (!\inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0~portadataout\ & (\inst11|inst2|Data_word[15]~1_combout\ & 
-- !\inst11|inst2|bytes_rtl_1|auto_generated|ram_block1a0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0~portadataout\,
	datac => \inst11|inst2|Data_word[15]~1_combout\,
	datad => \inst11|inst2|bytes_rtl_1|auto_generated|ram_block1a0\,
	combout => \inst11|inst2|Data_addr[2]~0_combout\);

-- Location: FF_X29_Y11_N1
\inst11|inst2|Data_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_addr[2]~feeder_combout\,
	ena => \inst11|inst2|Data_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_addr\(2));

-- Location: LCCOMB_X26_Y12_N24
\inst11|inst3|addr[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|addr[2]~0_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(39))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|indata\(39),
	datac => \JP1~input_o\,
	datad => \inst11|inst2|Data_addr\(2),
	combout => \inst11|inst3|addr[2]~0_combout\);

-- Location: FF_X25_Y13_N23
\inst11|inst2|Data_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~input_o\,
	asdata => \inst11|inst2|P0:bit_buffer[6]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_addr\(6));

-- Location: FF_X25_Y13_N17
\inst11|inst|indata[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(39),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(40));

-- Location: LCCOMB_X25_Y13_N12
\inst11|inst|indata[41]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[41]~feeder_combout\ = \inst11|inst|indata\(40)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(40),
	combout => \inst11|inst|indata[41]~feeder_combout\);

-- Location: FF_X25_Y13_N13
\inst11|inst|indata[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[41]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(41));

-- Location: LCCOMB_X25_Y13_N14
\inst11|inst|indata[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[42]~feeder_combout\ = \inst11|inst|indata\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(41),
	combout => \inst11|inst|indata[42]~feeder_combout\);

-- Location: FF_X25_Y13_N15
\inst11|inst|indata[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[42]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(42));

-- Location: FF_X25_Y13_N19
\inst11|inst|indata[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	asdata => \inst11|inst|indata\(42),
	sload => VCC,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(43));

-- Location: LCCOMB_X25_Y13_N22
\inst11|inst3|addr[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|addr\(6) = (\JP1~input_o\ & ((\inst11|inst|indata\(43)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_addr\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JP1~input_o\,
	datac => \inst11|inst2|Data_addr\(6),
	datad => \inst11|inst|indata\(43),
	combout => \inst11|inst3|addr\(6));

-- Location: FF_X25_Y13_N5
\inst11|inst2|Data_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~input_o\,
	asdata => \inst11|inst2|P0:bit_buffer[7]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_addr\(7));

-- Location: LCCOMB_X25_Y13_N0
\inst11|inst|indata[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|indata[44]~feeder_combout\ = \inst11|inst|indata\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst|indata\(43),
	combout => \inst11|inst|indata[44]~feeder_combout\);

-- Location: FF_X25_Y13_N1
\inst11|inst|indata[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \SCL_RXD~input_o\,
	d => \inst11|inst|indata[44]~feeder_combout\,
	ena => \inst11|inst|indata[39]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|indata\(44));

-- Location: LCCOMB_X25_Y13_N4
\inst11|inst3|addr[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|addr\(7) = (\JP1~input_o\ & ((\inst11|inst|indata\(44)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JP1~input_o\,
	datac => \inst11|inst2|Data_addr\(7),
	datad => \inst11|inst|indata\(44),
	combout => \inst11|inst3|addr\(7));

-- Location: LCCOMB_X25_Y12_N6
\inst12|tx~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|tx~2_combout\ = (\inst11|inst3|addr\(6) & (\inst1|POR\(0) & (!\inst11|inst3|addr\(7) & \inst1|POR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst3|addr\(6),
	datab => \inst1|POR\(0),
	datac => \inst11|inst3|addr\(7),
	datad => \inst1|POR\(1),
	combout => \inst12|tx~2_combout\);

-- Location: FF_X26_Y12_N25
\inst12|tx\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|addr[2]~0_combout\,
	ena => \inst12|tx~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|tx~q\);

-- Location: IOIBUF_X34_Y18_N22
\PTTn~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PTTn,
	o => \PTTn~input_o\);

-- Location: LCCOMB_X33_Y14_N20
\inst11|inst|status_data_buffer[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|status_data_buffer[7]~2_combout\ = (\inst11|inst|Equal1~1_combout\ & (\inst11|inst|Equal0~1_combout\ & \inst11|inst|indata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|Equal1~1_combout\,
	datab => \inst11|inst|Equal0~1_combout\,
	datac => \inst11|inst|indata\(0),
	combout => \inst11|inst|status_data_buffer[7]~2_combout\);

-- Location: LCCOMB_X29_Y14_N26
\inst11|inst|status_data_buffer[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|status_data_buffer[7]~3_combout\ = (\inst11|inst|status_data_buffer[7]~2_combout\ & ((\inst12|tx~q\) # ((!\PTTn~input_o\)))) # (!\inst11|inst|status_data_buffer[7]~2_combout\ & (((\inst11|inst|status_data_buffer\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|tx~q\,
	datab => \PTTn~input_o\,
	datac => \inst11|inst|status_data_buffer\(7),
	datad => \inst11|inst|status_data_buffer[7]~2_combout\,
	combout => \inst11|inst|status_data_buffer[7]~3_combout\);

-- Location: FF_X29_Y14_N27
\inst11|inst|status_data_buffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL_RXD~input_o\,
	d => \inst11|inst|status_data_buffer[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|status_data_buffer\(7));

-- Location: LCCOMB_X29_Y14_N12
\inst11|inst|SDA~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|SDA~3_combout\ = (\inst11|inst|bitcount\(2)) # ((\inst11|inst|bitcount\(1) & (\inst11|inst|bitcount\(0))) # (!\inst11|inst|bitcount\(1) & ((!\inst11|inst|status_data_buffer\(7)) # (!\inst11|inst|bitcount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(1),
	datab => \inst11|inst|bitcount\(0),
	datac => \inst11|inst|status_data_buffer\(7),
	datad => \inst11|inst|bitcount\(2),
	combout => \inst11|inst|SDA~3_combout\);

-- Location: LCCOMB_X30_Y14_N0
\inst11|inst|SDA~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|SDA~4_combout\ = (\inst11|inst|SDA~3_combout\ & (!\inst11|inst|bitcount\(5) & (\inst11|inst|addressed~q\ & \inst11|inst|read_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|SDA~3_combout\,
	datab => \inst11|inst|bitcount\(5),
	datac => \inst11|inst|addressed~q\,
	datad => \inst11|inst|read_write~q\,
	combout => \inst11|inst|SDA~4_combout\);

-- Location: LCCOMB_X30_Y14_N18
\inst11|inst|Datatransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|Datatransfer~0_combout\ = (!\inst11|inst|bitcount\(2) & (!\inst11|inst|bitcount\(1) & (!\inst11|inst|bitcount\(0) & !\inst11|inst|bitcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(2),
	datab => \inst11|inst|bitcount\(1),
	datac => \inst11|inst|bitcount\(0),
	datad => \inst11|inst|bitcount\(3),
	combout => \inst11|inst|Datatransfer~0_combout\);

-- Location: LCCOMB_X30_Y14_N20
\inst11|inst|SDA~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|SDA~5_combout\ = (\inst11|inst|Equal0~1_combout\) # ((\inst11|inst|SDA~4_combout\ & ((\inst11|inst|Datatransfer~0_combout\) # (!\inst11|inst|bitcount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|bitcount\(4),
	datab => \inst11|inst|SDA~4_combout\,
	datac => \inst11|inst|Datatransfer~0_combout\,
	datad => \inst11|inst|Equal0~1_combout\,
	combout => \inst11|inst|SDA~5_combout\);

-- Location: LCCOMB_X30_Y14_N4
\inst11|inst|SDA~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|SDA~6_combout\ = (\inst11|inst|SDA~5_combout\) # ((\inst11|inst|Datatransfer~4_combout\ & (\inst11|inst|addressed~q\ & !\inst11|inst|read_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|Datatransfer~4_combout\,
	datab => \inst11|inst|SDA~5_combout\,
	datac => \inst11|inst|addressed~q\,
	datad => \inst11|inst|read_write~q\,
	combout => \inst11|inst|SDA~6_combout\);

-- Location: LCCOMB_X30_Y14_N16
\inst11|inst|SDA~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|SDA~7_combout\ = (\inst11|inst|LessThan1~0_combout\ & ((\inst11|inst|Equal1~1_combout\) # (!\inst11|inst|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|LessThan1~0_combout\,
	datab => \inst11|inst|Equal0~1_combout\,
	datac => \inst11|inst|Equal1~1_combout\,
	combout => \inst11|inst|SDA~7_combout\);

-- Location: LCCOMB_X30_Y14_N24
\inst11|inst|SDA~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|SDA~8_combout\ = (\inst11|inst|SDA~7_combout\ & (\inst11|inst|SDA~6_combout\)) # (!\inst11|inst|SDA~7_combout\ & ((\inst11|inst|SDA~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|SDA~6_combout\,
	datac => \inst11|inst|SDA~en_q\,
	datad => \inst11|inst|SDA~7_combout\,
	combout => \inst11|inst|SDA~8_combout\);

-- Location: FF_X30_Y14_N25
\inst11|inst|SDA~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL_RXD~input_o\,
	d => \inst11|inst|SDA~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst|SDA~en_q\);

-- Location: LCCOMB_X24_Y11_N2
\inst11|inst2|started_tx~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|started_tx~0_combout\ = (!\inst11|inst2|P0:tx_counter[5]~q\ & !\inst11|inst2|P0:tx_counter[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst11|inst2|P0:tx_counter[5]~q\,
	datad => \inst11|inst2|P0:tx_counter[3]~q\,
	combout => \inst11|inst2|started_tx~0_combout\);

-- Location: LCCOMB_X24_Y11_N20
\inst11|inst2|P0:Status_data_var[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:Status_data_var[7]~0_combout\ = (!\inst11|inst2|P0:tx_counter[0]~q\ & (!\inst11|inst2|P0:tx_counter[2]~q\ & !\inst11|inst2|P0:tx_counter[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:tx_counter[0]~q\,
	datac => \inst11|inst2|P0:tx_counter[2]~q\,
	datad => \inst11|inst2|P0:tx_counter[1]~q\,
	combout => \inst11|inst2|P0:Status_data_var[7]~0_combout\);

-- Location: LCCOMB_X24_Y11_N28
\inst11|inst2|started_tx~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|started_tx~1_combout\ = (((!\inst11|inst2|P0:Status_data_var[7]~0_combout\) # (!\inst11|inst2|P0:tx_counter[6]~q\)) # (!\inst11|inst2|started_tx~0_combout\)) # (!\inst11|inst2|P0:tx_counter[4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:tx_counter[4]~q\,
	datab => \inst11|inst2|started_tx~0_combout\,
	datac => \inst11|inst2|P0:tx_counter[6]~q\,
	datad => \inst11|inst2|P0:Status_data_var[7]~0_combout\,
	combout => \inst11|inst2|started_tx~1_combout\);

-- Location: LCCOMB_X28_Y11_N28
\inst11|inst2|started_tx~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|started_tx~2_combout\ = (\inst11|inst2|P0:IssueStrobe~q\) # ((\inst11|inst2|started_tx~1_combout\ & \inst11|inst2|P0:started_tx~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|started_tx~1_combout\,
	datac => \inst11|inst2|P0:started_tx~q\,
	datad => \inst11|inst2|P0:IssueStrobe~q\,
	combout => \inst11|inst2|started_tx~2_combout\);

-- Location: FF_X28_Y11_N29
\inst11|inst2|P0:started_tx\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|started_tx~2_combout\,
	ena => \inst11|inst2|Data_word[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:started_tx~q\);

-- Location: LCCOMB_X24_Y11_N18
\inst11|inst2|P0:tx_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:tx_counter[0]~0_combout\ = \inst11|inst2|P0:tx_counter[0]~q\ $ (((\inst11|inst2|Data_word[12]~0_combout\ & \inst11|inst2|P0:started_tx~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|Data_word[12]~0_combout\,
	datac => \inst11|inst2|P0:tx_counter[0]~q\,
	datad => \inst11|inst2|P0:started_tx~q\,
	combout => \inst11|inst2|P0:tx_counter[0]~0_combout\);

-- Location: FF_X24_Y11_N19
\inst11|inst2|P0:tx_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:tx_counter[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:tx_counter[0]~q\);

-- Location: LCCOMB_X24_Y11_N6
\inst11|inst2|P0:tx_counter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:tx_counter[1]~1_combout\ = (\inst11|inst2|P0:tx_counter[1]~q\ & (\inst11|inst2|P0:tx_counter[0]~q\ $ (VCC))) # (!\inst11|inst2|P0:tx_counter[1]~q\ & (\inst11|inst2|P0:tx_counter[0]~q\ & VCC))
-- \inst11|inst2|P0:tx_counter[1]~2\ = CARRY((\inst11|inst2|P0:tx_counter[1]~q\ & \inst11|inst2|P0:tx_counter[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:tx_counter[1]~q\,
	datab => \inst11|inst2|P0:tx_counter[0]~q\,
	datad => VCC,
	combout => \inst11|inst2|P0:tx_counter[1]~1_combout\,
	cout => \inst11|inst2|P0:tx_counter[1]~2\);

-- Location: LCCOMB_X28_Y11_N8
\inst11|inst2|P0:tx_counter[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:tx_counter[6]~1_combout\ = (\inst11|inst2|Data_word[12]~0_combout\ & \inst11|inst2|P0:started_tx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word[12]~0_combout\,
	datad => \inst11|inst2|P0:started_tx~q\,
	combout => \inst11|inst2|P0:tx_counter[6]~1_combout\);

-- Location: FF_X24_Y11_N7
\inst11|inst2|P0:tx_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:tx_counter[1]~1_combout\,
	ena => \inst11|inst2|P0:tx_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:tx_counter[1]~q\);

-- Location: LCCOMB_X24_Y11_N8
\inst11|inst2|P0:tx_counter[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:tx_counter[2]~1_combout\ = (\inst11|inst2|P0:tx_counter[2]~q\ & (!\inst11|inst2|P0:tx_counter[1]~2\)) # (!\inst11|inst2|P0:tx_counter[2]~q\ & ((\inst11|inst2|P0:tx_counter[1]~2\) # (GND)))
-- \inst11|inst2|P0:tx_counter[2]~2\ = CARRY((!\inst11|inst2|P0:tx_counter[1]~2\) # (!\inst11|inst2|P0:tx_counter[2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:tx_counter[2]~q\,
	datad => VCC,
	cin => \inst11|inst2|P0:tx_counter[1]~2\,
	combout => \inst11|inst2|P0:tx_counter[2]~1_combout\,
	cout => \inst11|inst2|P0:tx_counter[2]~2\);

-- Location: FF_X24_Y11_N9
\inst11|inst2|P0:tx_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:tx_counter[2]~1_combout\,
	ena => \inst11|inst2|P0:tx_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:tx_counter[2]~q\);

-- Location: LCCOMB_X24_Y11_N10
\inst11|inst2|P0:tx_counter[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:tx_counter[3]~1_combout\ = (\inst11|inst2|P0:tx_counter[3]~q\ & (\inst11|inst2|P0:tx_counter[2]~2\ $ (GND))) # (!\inst11|inst2|P0:tx_counter[3]~q\ & (!\inst11|inst2|P0:tx_counter[2]~2\ & VCC))
-- \inst11|inst2|P0:tx_counter[3]~2\ = CARRY((\inst11|inst2|P0:tx_counter[3]~q\ & !\inst11|inst2|P0:tx_counter[2]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:tx_counter[3]~q\,
	datad => VCC,
	cin => \inst11|inst2|P0:tx_counter[2]~2\,
	combout => \inst11|inst2|P0:tx_counter[3]~1_combout\,
	cout => \inst11|inst2|P0:tx_counter[3]~2\);

-- Location: FF_X24_Y11_N11
\inst11|inst2|P0:tx_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:tx_counter[3]~1_combout\,
	ena => \inst11|inst2|P0:tx_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:tx_counter[3]~q\);

-- Location: LCCOMB_X24_Y11_N12
\inst11|inst2|P0:tx_counter[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:tx_counter[4]~1_combout\ = (\inst11|inst2|P0:tx_counter[4]~q\ & (!\inst11|inst2|P0:tx_counter[3]~2\)) # (!\inst11|inst2|P0:tx_counter[4]~q\ & ((\inst11|inst2|P0:tx_counter[3]~2\) # (GND)))
-- \inst11|inst2|P0:tx_counter[4]~2\ = CARRY((!\inst11|inst2|P0:tx_counter[3]~2\) # (!\inst11|inst2|P0:tx_counter[4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:tx_counter[4]~q\,
	datad => VCC,
	cin => \inst11|inst2|P0:tx_counter[3]~2\,
	combout => \inst11|inst2|P0:tx_counter[4]~1_combout\,
	cout => \inst11|inst2|P0:tx_counter[4]~2\);

-- Location: FF_X24_Y11_N13
\inst11|inst2|P0:tx_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:tx_counter[4]~1_combout\,
	ena => \inst11|inst2|P0:tx_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:tx_counter[4]~q\);

-- Location: LCCOMB_X24_Y11_N14
\inst11|inst2|P0:tx_counter[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:tx_counter[5]~1_combout\ = (\inst11|inst2|P0:tx_counter[5]~q\ & (\inst11|inst2|P0:tx_counter[4]~2\ $ (GND))) # (!\inst11|inst2|P0:tx_counter[5]~q\ & (!\inst11|inst2|P0:tx_counter[4]~2\ & VCC))
-- \inst11|inst2|P0:tx_counter[5]~2\ = CARRY((\inst11|inst2|P0:tx_counter[5]~q\ & !\inst11|inst2|P0:tx_counter[4]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:tx_counter[5]~q\,
	datad => VCC,
	cin => \inst11|inst2|P0:tx_counter[4]~2\,
	combout => \inst11|inst2|P0:tx_counter[5]~1_combout\,
	cout => \inst11|inst2|P0:tx_counter[5]~2\);

-- Location: FF_X24_Y11_N15
\inst11|inst2|P0:tx_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:tx_counter[5]~1_combout\,
	ena => \inst11|inst2|P0:tx_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:tx_counter[5]~q\);

-- Location: LCCOMB_X24_Y11_N16
\inst11|inst2|P0:tx_counter[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:tx_counter[6]~2_combout\ = \inst11|inst2|P0:tx_counter[6]~q\ $ (\inst11|inst2|P0:tx_counter[5]~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:tx_counter[6]~q\,
	cin => \inst11|inst2|P0:tx_counter[5]~2\,
	combout => \inst11|inst2|P0:tx_counter[6]~2_combout\);

-- Location: FF_X24_Y11_N17
\inst11|inst2|P0:tx_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:tx_counter[6]~2_combout\,
	ena => \inst11|inst2|P0:tx_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:tx_counter[6]~q\);

-- Location: LCCOMB_X24_Y11_N24
\inst11|inst2|TXD~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|TXD~0_combout\ = ((\inst11|inst2|P0:tx_counter[3]~q\ & (\inst11|inst2|P0:tx_counter[5]~q\ & \inst11|inst2|P0:tx_counter[4]~q\))) # (!\inst11|inst2|P0:started_tx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:tx_counter[3]~q\,
	datab => \inst11|inst2|P0:started_tx~q\,
	datac => \inst11|inst2|P0:tx_counter[5]~q\,
	datad => \inst11|inst2|P0:tx_counter[4]~q\,
	combout => \inst11|inst2|TXD~0_combout\);

-- Location: LCCOMB_X24_Y11_N30
\inst11|inst2|P0:Status_data_var[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:Status_data_var[7]~1_combout\ = (!\inst11|inst2|P0:tx_counter[4]~q\ & (\inst11|inst2|started_tx~0_combout\ & (!\inst11|inst2|P0:tx_counter[6]~q\ & \inst11|inst2|P0:Status_data_var[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:tx_counter[4]~q\,
	datab => \inst11|inst2|started_tx~0_combout\,
	datac => \inst11|inst2|P0:tx_counter[6]~q\,
	datad => \inst11|inst2|P0:Status_data_var[7]~0_combout\,
	combout => \inst11|inst2|P0:Status_data_var[7]~1_combout\);

-- Location: LCCOMB_X19_Y17_N0
inst15 : cycloneive_lcell_comb
-- Equation(s):
-- \inst15~combout\ = (\inst12|tx~q\) # (!\PTTn~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PTTn~input_o\,
	datad => \inst12|tx~q\,
	combout => \inst15~combout\);

-- Location: LCCOMB_X24_Y11_N26
\inst11|inst2|P0:Status_data_var[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:Status_data_var[7]~2_combout\ = (\inst11|inst2|P0:Status_data_var[7]~1_combout\ & ((\inst11|inst2|P0:tx_counter[6]~1_combout\ & ((\inst15~combout\))) # (!\inst11|inst2|P0:tx_counter[6]~1_combout\ & 
-- (\inst11|inst2|P0:Status_data_var[7]~q\)))) # (!\inst11|inst2|P0:Status_data_var[7]~1_combout\ & (((\inst11|inst2|P0:Status_data_var[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:Status_data_var[7]~1_combout\,
	datab => \inst11|inst2|P0:tx_counter[6]~1_combout\,
	datac => \inst11|inst2|P0:Status_data_var[7]~q\,
	datad => \inst15~combout\,
	combout => \inst11|inst2|P0:Status_data_var[7]~2_combout\);

-- Location: FF_X24_Y11_N27
\inst11|inst2|P0:Status_data_var[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:Status_data_var[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:Status_data_var[7]~q\);

-- Location: LCCOMB_X24_Y11_N4
\inst11|inst2|TXD~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|TXD~1_combout\ = (\inst11|inst2|P0:tx_counter[3]~q\) # ((\inst11|inst2|P0:Status_data_var[7]~q\) # ((\inst11|inst2|P0:tx_counter[5]~q\) # (\inst11|inst2|P0:tx_counter[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:tx_counter[3]~q\,
	datab => \inst11|inst2|P0:Status_data_var[7]~q\,
	datac => \inst11|inst2|P0:tx_counter[5]~q\,
	datad => \inst11|inst2|P0:tx_counter[4]~q\,
	combout => \inst11|inst2|TXD~1_combout\);

-- Location: LCCOMB_X24_Y11_N22
\inst11|inst2|TXD~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|TXD~2_combout\ = (\inst11|inst2|TXD~0_combout\) # (((\inst11|inst2|P0:tx_counter[6]~q\ & \inst11|inst2|TXD~1_combout\)) # (!\inst11|inst2|P0:Status_data_var[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|P0:tx_counter[6]~q\,
	datab => \inst11|inst2|TXD~0_combout\,
	datac => \inst11|inst2|TXD~1_combout\,
	datad => \inst11|inst2|P0:Status_data_var[7]~0_combout\,
	combout => \inst11|inst2|TXD~2_combout\);

-- Location: LCCOMB_X29_Y17_N30
\inst11|inst2|TXD~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|TXD~reg0feeder_combout\ = \inst11|inst2|TXD~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|TXD~2_combout\,
	combout => \inst11|inst2|TXD~reg0feeder_combout\);

-- Location: LCCOMB_X24_Y11_N0
\inst11|inst2|TXD~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|TXD~3_combout\ = ((!\inst11|inst2|P0:tx_counter[5]~q\ & !\inst11|inst2|P0:tx_counter[4]~q\)) # (!\inst11|inst2|P0:tx_counter[6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|P0:tx_counter[6]~q\,
	datac => \inst11|inst2|P0:tx_counter[5]~q\,
	datad => \inst11|inst2|P0:tx_counter[4]~q\,
	combout => \inst11|inst2|TXD~3_combout\);

-- Location: LCCOMB_X25_Y11_N28
\inst11|inst2|TXD~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|TXD~4_combout\ = ((\inst11|inst2|TXD~3_combout\ & \inst11|inst2|P0:Status_data_var[7]~0_combout\)) # (!\inst11|inst2|P0:started_tx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|TXD~3_combout\,
	datac => \inst11|inst2|P0:started_tx~q\,
	datad => \inst11|inst2|P0:Status_data_var[7]~0_combout\,
	combout => \inst11|inst2|TXD~4_combout\);

-- Location: LCCOMB_X25_Y11_N22
\inst11|inst2|TXD~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|TXD~5_combout\ = (\inst11|inst2|Equal0~0_combout\ & (\inst11|inst2|TXD~4_combout\ & (\inst11|inst2|Equal0~1_combout\ & \inst11|inst2|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Equal0~0_combout\,
	datab => \inst11|inst2|TXD~4_combout\,
	datac => \inst11|inst2|Equal0~1_combout\,
	datad => \inst11|inst2|Add0~16_combout\,
	combout => \inst11|inst2|TXD~5_combout\);

-- Location: FF_X29_Y17_N31
\inst11|inst2|TXD~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~input_o\,
	d => \inst11|inst2|TXD~reg0feeder_combout\,
	ena => \inst11|inst2|TXD~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|TXD~reg0_q\);

-- Location: LCCOMB_X29_Y17_N18
\inst11|inst2|TXD~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|TXD~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst11|inst2|TXD~enfeeder_combout\);

-- Location: FF_X29_Y17_N19
\inst11|inst2|TXD~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~input_o\,
	d => \inst11|inst2|TXD~enfeeder_combout\,
	clrn => \ALT_INV_JP1~input_o\,
	ena => \inst11|inst2|TXD~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|TXD~en_q\);

-- Location: LCCOMB_X29_Y17_N2
\inst11|inst|SDA~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|SDA~1_combout\ = (!\inst11|inst|SDA~en_q\ & ((\inst11|inst2|TXD~reg0_q\) # (!\inst11|inst2|TXD~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|SDA~en_q\,
	datac => \inst11|inst2|TXD~reg0_q\,
	datad => \inst11|inst2|TXD~en_q\,
	combout => \inst11|inst|SDA~1_combout\);

-- Location: LCCOMB_X29_Y17_N4
\inst11|inst|SDA~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst|SDA~2_combout\ = (\inst11|inst|SDA~en_q\) # (\inst11|inst2|TXD~en_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|SDA~en_q\,
	datad => \inst11|inst2|TXD~en_q\,
	combout => \inst11|inst|SDA~2_combout\);

-- Location: LCCOMB_X1_Y11_N26
\inst4|clk_counter[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|clk_counter[7]~19_combout\ = \inst4|clk_counter[6]~18\ $ (!\inst4|clk_counter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst4|clk_counter\(7),
	cin => \inst4|clk_counter[6]~18\,
	combout => \inst4|clk_counter[7]~19_combout\);

-- Location: FF_X1_Y11_N31
\inst4|clk_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~input_o\,
	asdata => \inst4|clk_counter[7]~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_counter\(7));

-- Location: CLKCTRL_G1
\inst4|clk_counter[7]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|clk_counter[7]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|clk_counter[7]~clkctrl_outclk\);

-- Location: LCCOMB_X12_Y10_N6
\inst4|clk_I2C~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|clk_I2C~0_combout\ = (!\inst4|clk_I2C\(0) & !\inst4|I2C_start_transfer~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|clk_I2C\(0),
	datad => \inst4|I2C_start_transfer~q\,
	combout => \inst4|clk_I2C~0_combout\);

-- Location: FF_X12_Y10_N7
\inst4|clk_I2C[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|clk_I2C~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_I2C\(0));

-- Location: LCCOMB_X12_Y10_N24
\inst4|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Add3~0_combout\ = \inst4|clk_I2C\(1) $ (\inst4|clk_I2C\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|clk_I2C\(1),
	datad => \inst4|clk_I2C\(0),
	combout => \inst4|Add3~0_combout\);

-- Location: FF_X12_Y10_N25
\inst4|clk_I2C[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|Add3~0_combout\,
	sclr => \inst4|I2C_start_transfer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|clk_I2C\(1));

-- Location: LCCOMB_X12_Y10_N20
\inst4|I2C_state~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_state~4_combout\ = (\inst4|clk_I2C\(0) & (\inst4|I2C_state\(2) & \inst4|clk_I2C\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_I2C\(0),
	datab => \inst4|I2C_state\(2),
	datad => \inst4|clk_I2C\(1),
	combout => \inst4|I2C_state~4_combout\);

-- Location: LCCOMB_X10_Y10_N4
\inst4|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~0_combout\ = (!\inst4|I2C_start_transfer~q\ & !\inst4|I2C_transmit:n[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|I2C_start_transfer~q\,
	datad => \inst4|I2C_transmit:n[1]~q\,
	combout => \inst4|Mux23~0_combout\);

-- Location: LCCOMB_X10_Y10_N6
\inst4|I2C_transmit:n[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_transmit:n[0]~1_combout\ = (\inst4|n~5_combout\ & (\inst4|n~6_combout\ & VCC)) # (!\inst4|n~5_combout\ & (\inst4|n~6_combout\ $ (VCC)))
-- \inst4|I2C_transmit:n[0]~2\ = CARRY((!\inst4|n~5_combout\ & \inst4|n~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|n~5_combout\,
	datab => \inst4|n~6_combout\,
	datad => VCC,
	combout => \inst4|I2C_transmit:n[0]~1_combout\,
	cout => \inst4|I2C_transmit:n[0]~2\);

-- Location: FF_X10_Y10_N7
\inst4|I2C_transmit:n[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_transmit:n[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_transmit:n[0]~q\);

-- Location: LCCOMB_X10_Y10_N22
\inst4|n~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|n~6_combout\ = (!\inst4|I2C_start_transfer~q\ & \inst4|I2C_transmit:n[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|I2C_start_transfer~q\,
	datad => \inst4|I2C_transmit:n[0]~q\,
	combout => \inst4|n~6_combout\);

-- Location: LCCOMB_X10_Y10_N8
\inst4|I2C_transmit:n[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_transmit:n[1]~1_combout\ = (\inst4|n~5_combout\ & ((\inst4|Mux23~0_combout\ & ((\inst4|I2C_transmit:n[0]~2\) # (GND))) # (!\inst4|Mux23~0_combout\ & (!\inst4|I2C_transmit:n[0]~2\)))) # (!\inst4|n~5_combout\ & ((\inst4|Mux23~0_combout\ & 
-- (!\inst4|I2C_transmit:n[0]~2\)) # (!\inst4|Mux23~0_combout\ & (\inst4|I2C_transmit:n[0]~2\ & VCC))))
-- \inst4|I2C_transmit:n[1]~2\ = CARRY((\inst4|n~5_combout\ & ((\inst4|Mux23~0_combout\) # (!\inst4|I2C_transmit:n[0]~2\))) # (!\inst4|n~5_combout\ & (\inst4|Mux23~0_combout\ & !\inst4|I2C_transmit:n[0]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|n~5_combout\,
	datab => \inst4|Mux23~0_combout\,
	datad => VCC,
	cin => \inst4|I2C_transmit:n[0]~2\,
	combout => \inst4|I2C_transmit:n[1]~1_combout\,
	cout => \inst4|I2C_transmit:n[1]~2\);

-- Location: FF_X10_Y10_N9
\inst4|I2C_transmit:n[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_transmit:n[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_transmit:n[1]~q\);

-- Location: LCCOMB_X10_Y10_N0
\inst4|n~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|n~7_combout\ = (\inst4|I2C_start_transfer~q\) # (\inst4|I2C_transmit:n[4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|I2C_start_transfer~q\,
	datac => \inst4|I2C_transmit:n[4]~q\,
	combout => \inst4|n~7_combout\);

-- Location: LCCOMB_X10_Y10_N2
\inst4|n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|n~3_combout\ = (\inst4|I2C_start_transfer~q\) # (\inst4|I2C_transmit:n[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|I2C_start_transfer~q\,
	datad => \inst4|I2C_transmit:n[3]~q\,
	combout => \inst4|n~3_combout\);

-- Location: LCCOMB_X10_Y10_N10
\inst4|I2C_transmit:n[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_transmit:n[2]~1_combout\ = ((\inst4|n~5_combout\ $ (\inst4|n~4_combout\ $ (\inst4|I2C_transmit:n[1]~2\)))) # (GND)
-- \inst4|I2C_transmit:n[2]~2\ = CARRY((\inst4|n~5_combout\ & (\inst4|n~4_combout\ & !\inst4|I2C_transmit:n[1]~2\)) # (!\inst4|n~5_combout\ & ((\inst4|n~4_combout\) # (!\inst4|I2C_transmit:n[1]~2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|n~5_combout\,
	datab => \inst4|n~4_combout\,
	datad => VCC,
	cin => \inst4|I2C_transmit:n[1]~2\,
	combout => \inst4|I2C_transmit:n[2]~1_combout\,
	cout => \inst4|I2C_transmit:n[2]~2\);

-- Location: FF_X10_Y10_N11
\inst4|I2C_transmit:n[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_transmit:n[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_transmit:n[2]~q\);

-- Location: LCCOMB_X10_Y10_N20
\inst4|n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|n~4_combout\ = (!\inst4|I2C_start_transfer~q\ & \inst4|I2C_transmit:n[2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|I2C_start_transfer~q\,
	datad => \inst4|I2C_transmit:n[2]~q\,
	combout => \inst4|n~4_combout\);

-- Location: LCCOMB_X10_Y10_N12
\inst4|I2C_transmit:n[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_transmit:n[3]~1_combout\ = (\inst4|n~5_combout\ & ((\inst4|n~3_combout\ & (!\inst4|I2C_transmit:n[2]~2\)) # (!\inst4|n~3_combout\ & ((\inst4|I2C_transmit:n[2]~2\) # (GND))))) # (!\inst4|n~5_combout\ & ((\inst4|n~3_combout\ & 
-- (\inst4|I2C_transmit:n[2]~2\ & VCC)) # (!\inst4|n~3_combout\ & (!\inst4|I2C_transmit:n[2]~2\))))
-- \inst4|I2C_transmit:n[3]~2\ = CARRY((\inst4|n~5_combout\ & ((!\inst4|I2C_transmit:n[2]~2\) # (!\inst4|n~3_combout\))) # (!\inst4|n~5_combout\ & (!\inst4|n~3_combout\ & !\inst4|I2C_transmit:n[2]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|n~5_combout\,
	datab => \inst4|n~3_combout\,
	datad => VCC,
	cin => \inst4|I2C_transmit:n[2]~2\,
	combout => \inst4|I2C_transmit:n[3]~1_combout\,
	cout => \inst4|I2C_transmit:n[3]~2\);

-- Location: LCCOMB_X10_Y10_N14
\inst4|I2C_transmit:n[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_transmit:n[4]~1_combout\ = \inst4|n~7_combout\ $ (\inst4|I2C_transmit:n[3]~2\ $ (\inst4|n~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst4|n~7_combout\,
	datad => \inst4|n~5_combout\,
	cin => \inst4|I2C_transmit:n[3]~2\,
	combout => \inst4|I2C_transmit:n[4]~1_combout\);

-- Location: FF_X10_Y10_N15
\inst4|I2C_transmit:n[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_transmit:n[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_transmit:n[4]~q\);

-- Location: LCCOMB_X10_Y10_N16
\inst4|Equal7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Equal7~8_combout\ = (!\inst4|I2C_transmit:n[1]~q\ & (!\inst4|I2C_start_transfer~q\ & (!\inst4|I2C_transmit:n[4]~q\ & !\inst4|I2C_transmit:n[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_transmit:n[1]~q\,
	datab => \inst4|I2C_start_transfer~q\,
	datac => \inst4|I2C_transmit:n[4]~q\,
	datad => \inst4|I2C_transmit:n[0]~q\,
	combout => \inst4|Equal7~8_combout\);

-- Location: LCCOMB_X10_Y10_N30
\inst4|Equal7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Equal7~9_combout\ = (!\inst4|I2C_transmit:n[3]~q\ & (\inst4|Equal7~8_combout\ & (!\inst4|I2C_start_transfer~q\ & !\inst4|I2C_transmit:n[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_transmit:n[3]~q\,
	datab => \inst4|Equal7~8_combout\,
	datac => \inst4|I2C_start_transfer~q\,
	datad => \inst4|I2C_transmit:n[2]~q\,
	combout => \inst4|Equal7~9_combout\);

-- Location: LCCOMB_X11_Y10_N0
\inst4|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Equal3~2_combout\ = (\inst4|I2C_state\(1) & (\inst4|I2C_state\(2) & \inst4|I2C_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|I2C_state\(1),
	datac => \inst4|I2C_state\(2),
	datad => \inst4|I2C_state\(0),
	combout => \inst4|Equal3~2_combout\);

-- Location: LCCOMB_X11_Y10_N2
\inst4|n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|n~5_combout\ = ((\inst4|Equal7~9_combout\) # ((!\inst4|Equal3~2_combout\) # (!\inst4|clk_I2C\(1)))) # (!\inst4|clk_I2C\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_I2C\(0),
	datab => \inst4|Equal7~9_combout\,
	datac => \inst4|clk_I2C\(1),
	datad => \inst4|Equal3~2_combout\,
	combout => \inst4|n~5_combout\);

-- Location: FF_X10_Y10_N13
\inst4|I2C_transmit:n[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_transmit:n[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_transmit:n[3]~q\);

-- Location: LCCOMB_X10_Y10_N24
\inst4|I2C_state~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_state~1_combout\ = (!\inst4|I2C_transmit:n[1]~q\ & (!\inst4|I2C_start_transfer~q\ & (\inst4|I2C_state\(2) & !\inst4|I2C_transmit:n[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_transmit:n[1]~q\,
	datab => \inst4|I2C_start_transfer~q\,
	datac => \inst4|I2C_state\(2),
	datad => \inst4|I2C_transmit:n[0]~q\,
	combout => \inst4|I2C_state~1_combout\);

-- Location: LCCOMB_X10_Y10_N26
\inst4|I2C_state~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_state~2_combout\ = (!\inst4|I2C_transmit:n[3]~q\ & (\inst4|I2C_state~1_combout\ & (!\inst4|I2C_transmit:n[4]~q\ & !\inst4|I2C_transmit:n[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_transmit:n[3]~q\,
	datab => \inst4|I2C_state~1_combout\,
	datac => \inst4|I2C_transmit:n[4]~q\,
	datad => \inst4|I2C_transmit:n[2]~q\,
	combout => \inst4|I2C_state~2_combout\);

-- Location: LCCOMB_X12_Y10_N0
\inst4|I2C_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_state~0_combout\ = (\inst4|clk_I2C\(0) & \inst4|clk_I2C\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_I2C\(0),
	datad => \inst4|clk_I2C\(1),
	combout => \inst4|I2C_state~0_combout\);

-- Location: LCCOMB_X12_Y10_N10
\inst4|I2C_state~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_state~3_combout\ = (\inst4|I2C_state\(0) & (\inst4|I2C_state~0_combout\ & ((\inst4|I2C_state~2_combout\) # (!\inst4|I2C_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_state\(1),
	datab => \inst4|I2C_state~2_combout\,
	datac => \inst4|I2C_state\(0),
	datad => \inst4|I2C_state~0_combout\,
	combout => \inst4|I2C_state~3_combout\);

-- Location: LCCOMB_X12_Y10_N4
\inst4|I2C_state~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_state~5_combout\ = (!\inst4|I2C_state~3_combout\ & ((\inst4|I2C_start_transfer~q\) # ((\inst4|I2C_state~4_combout\) # (\inst4|I2C_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_start_transfer~q\,
	datab => \inst4|I2C_state~4_combout\,
	datac => \inst4|I2C_state\(0),
	datad => \inst4|I2C_state~3_combout\,
	combout => \inst4|I2C_state~5_combout\);

-- Location: FF_X12_Y10_N5
\inst4|I2C_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_state\(0));

-- Location: LCCOMB_X12_Y10_N14
\inst4|I2C_state~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_state~6_combout\ = (\inst4|I2C_state\(1) & (\inst4|I2C_state\(2) & !\inst4|I2C_state\(0))) # (!\inst4|I2C_state\(1) & (!\inst4|I2C_state\(2) & \inst4|I2C_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_state\(1),
	datab => \inst4|I2C_state\(2),
	datac => \inst4|I2C_state\(0),
	combout => \inst4|I2C_state~6_combout\);

-- Location: LCCOMB_X12_Y10_N2
\inst4|I2C_state~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_state~7_combout\ = (\inst4|I2C_start_transfer~q\ & (((!\inst4|I2C_state~0_combout\)) # (!\inst4|I2C_state~6_combout\))) # (!\inst4|I2C_start_transfer~q\ & (\inst4|I2C_state\(2) & ((!\inst4|I2C_state~0_combout\) # 
-- (!\inst4|I2C_state~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_start_transfer~q\,
	datab => \inst4|I2C_state~6_combout\,
	datac => \inst4|I2C_state\(2),
	datad => \inst4|I2C_state~0_combout\,
	combout => \inst4|I2C_state~7_combout\);

-- Location: FF_X12_Y10_N3
\inst4|I2C_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_state\(2));

-- Location: LCCOMB_X10_Y13_N8
\inst4|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Add1~0_combout\ = \inst4|regload:n[0]~q\ $ (\inst4|regload:n[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[0]~q\,
	datac => \inst4|regload:n[1]~q\,
	combout => \inst4|Add1~0_combout\);

-- Location: LCCOMB_X12_Y10_N22
\inst4|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Equal3~1_combout\ = (!\inst4|I2C_state\(1) & !\inst4|I2C_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_state\(1),
	datac => \inst4|I2C_state\(0),
	combout => \inst4|Equal3~1_combout\);

-- Location: LCCOMB_X25_Y13_N28
\inst12|audio_conf_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|audio_conf_strobe~combout\ = LCELL((!\inst11|inst3|addr\(6) & (\inst1|Equal0~0_combout\ & (\inst11|inst3|addr\(7) & \inst11|inst3|strobe~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst3|addr\(6),
	datab => \inst1|Equal0~0_combout\,
	datac => \inst11|inst3|addr\(7),
	datad => \inst11|inst3|strobe~combout\,
	combout => \inst12|audio_conf_strobe~combout\);

-- Location: LCCOMB_X24_Y13_N16
\inst4|conf_strobe_ff_q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|conf_strobe_ff_q~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst4|conf_strobe_ff_q~feeder_combout\);

-- Location: LCCOMB_X13_Y13_N28
\inst4|init_done~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|init_done~2_combout\ = (!\inst4|I2C_state\(2) & (!\inst4|I2C_start_transfer~q\ & (\inst4|Equal2~0_combout\ & \inst4|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_state\(2),
	datab => \inst4|I2C_start_transfer~q\,
	datac => \inst4|Equal2~0_combout\,
	datad => \inst4|Equal3~1_combout\,
	combout => \inst4|init_done~2_combout\);

-- Location: LCCOMB_X13_Y13_N8
\inst4|init_done~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|init_done~3_combout\ = (\inst4|init_done~q\) # ((\inst1|POR\(0) & (\inst1|POR\(1) & \inst4|init_done~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR\(0),
	datab => \inst1|POR\(1),
	datac => \inst4|init_done~q\,
	datad => \inst4|init_done~2_combout\,
	combout => \inst4|init_done~3_combout\);

-- Location: FF_X13_Y13_N1
\inst4|init_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	asdata => \inst4|init_done~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|init_done~q\);

-- Location: FF_X24_Y13_N17
\inst4|conf_strobe_ff_q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst12|audio_conf_strobe~combout\,
	d => \inst4|conf_strobe_ff_q~feeder_combout\,
	clrn => \inst4|ALT_INV_conf_strobe_ff_reset~q\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|conf_strobe_ff_q~q\);

-- Location: LCCOMB_X10_Y13_N16
\inst4|regload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|regload~0_combout\ = (\inst1|POR\(1) & (!\inst4|init_done~q\ & \inst1|POR\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR\(1),
	datab => \inst4|init_done~q\,
	datad => \inst1|POR\(0),
	combout => \inst4|regload~0_combout\);

-- Location: LCCOMB_X13_Y13_N16
\inst4|conf_strobe_ff_reset~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|conf_strobe_ff_reset~1_combout\ = (\inst4|conf_strobe_ff_reset~q\ & (((\inst4|regload~0_combout\) # (!\inst4|init_done~2_combout\)))) # (!\inst4|conf_strobe_ff_reset~q\ & (\inst4|conf_strobe_ff_q~q\ & (!\inst4|regload~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|conf_strobe_ff_reset~q\,
	datab => \inst4|conf_strobe_ff_q~q\,
	datac => \inst4|regload~0_combout\,
	datad => \inst4|init_done~2_combout\,
	combout => \inst4|conf_strobe_ff_reset~1_combout\);

-- Location: LCCOMB_X13_Y13_N30
\inst4|conf_strobe_ff_reset~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|conf_strobe_ff_reset~feeder_combout\ = \inst4|conf_strobe_ff_reset~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|conf_strobe_ff_reset~1_combout\,
	combout => \inst4|conf_strobe_ff_reset~feeder_combout\);

-- Location: FF_X13_Y13_N31
\inst4|conf_strobe_ff_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|conf_strobe_ff_reset~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|conf_strobe_ff_reset~q\);

-- Location: LCCOMB_X13_Y13_N24
\inst4|conf_strobe_ff_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|conf_strobe_ff_reset~0_combout\ = (!\inst4|conf_strobe_ff_reset~q\ & (((\inst4|init_done~q\) # (!\inst1|POR\(1))) # (!\inst1|POR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR\(0),
	datab => \inst1|POR\(1),
	datac => \inst4|conf_strobe_ff_reset~q\,
	datad => \inst4|init_done~q\,
	combout => \inst4|conf_strobe_ff_reset~0_combout\);

-- Location: LCCOMB_X13_Y13_N18
\inst4|I2C_data~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~4_combout\ = (!\inst4|I2C_state\(2) & (\inst4|Equal3~1_combout\ & (!\inst4|I2C_start_transfer~q\ & !\inst4|conf_strobe_ff_reset~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_state\(2),
	datab => \inst4|Equal3~1_combout\,
	datac => \inst4|I2C_start_transfer~q\,
	datad => \inst4|conf_strobe_ff_reset~0_combout\,
	combout => \inst4|I2C_data~4_combout\);

-- Location: FF_X10_Y13_N9
\inst4|regload:n[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|Add1~0_combout\,
	ena => \inst4|I2C_data~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regload:n[1]~q\);

-- Location: LCCOMB_X10_Y13_N28
\inst4|n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|n~1_combout\ = (\inst4|regload:n[0]~q\ & (\inst4|regload:n[1]~q\ $ ((\inst4|regload:n[2]~q\)))) # (!\inst4|regload:n[0]~q\ & (\inst4|regload:n[2]~q\ & ((\inst4|regload:n[1]~q\) # (!\inst4|regload:n[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[0]~q\,
	datab => \inst4|regload:n[1]~q\,
	datac => \inst4|regload:n[2]~q\,
	datad => \inst4|regload:n[3]~q\,
	combout => \inst4|n~1_combout\);

-- Location: FF_X10_Y13_N29
\inst4|regload:n[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|n~1_combout\,
	ena => \inst4|I2C_data~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regload:n[2]~q\);

-- Location: LCCOMB_X10_Y13_N30
\inst4|n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|n~2_combout\ = (!\inst4|regload:n[0]~q\ & (((\inst4|regload:n[1]~q\) # (!\inst4|regload:n[2]~q\)) # (!\inst4|regload:n[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[3]~q\,
	datab => \inst4|regload:n[2]~q\,
	datac => \inst4|regload:n[0]~q\,
	datad => \inst4|regload:n[1]~q\,
	combout => \inst4|n~2_combout\);

-- Location: FF_X10_Y13_N31
\inst4|regload:n[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|n~2_combout\,
	ena => \inst4|I2C_data~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regload:n[0]~q\);

-- Location: LCCOMB_X10_Y13_N10
\inst4|n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|n~0_combout\ = (\inst4|regload:n[0]~q\ & (\inst4|regload:n[3]~q\ $ (((\inst4|regload:n[2]~q\ & \inst4|regload:n[1]~q\))))) # (!\inst4|regload:n[0]~q\ & (\inst4|regload:n[3]~q\ & ((\inst4|regload:n[1]~q\) # (!\inst4|regload:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[0]~q\,
	datab => \inst4|regload:n[2]~q\,
	datac => \inst4|regload:n[3]~q\,
	datad => \inst4|regload:n[1]~q\,
	combout => \inst4|n~0_combout\);

-- Location: FF_X10_Y13_N11
\inst4|regload:n[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|n~0_combout\,
	ena => \inst4|I2C_data~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regload:n[3]~q\);

-- Location: LCCOMB_X10_Y13_N2
\inst4|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Equal2~0_combout\ = (\inst4|regload:n[3]~q\ & (\inst4|regload:n[2]~q\ & (!\inst4|regload:n[0]~q\ & !\inst4|regload:n[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[3]~q\,
	datab => \inst4|regload:n[2]~q\,
	datac => \inst4|regload:n[0]~q\,
	datad => \inst4|regload:n[1]~q\,
	combout => \inst4|Equal2~0_combout\);

-- Location: LCCOMB_X13_Y13_N6
\inst4|regload:m[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|regload:m[1]~0_combout\ = (!\inst4|I2C_start_transfer~q\ & ((\inst4|I2C_state\(2)) # ((\inst4|Equal2~0_combout\) # (!\inst4|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_state\(2),
	datab => \inst4|I2C_start_transfer~q\,
	datac => \inst4|Equal2~0_combout\,
	datad => \inst4|Equal3~1_combout\,
	combout => \inst4|regload:m[1]~0_combout\);

-- Location: LCCOMB_X13_Y13_N10
\inst4|regload:m[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|regload:m[1]~1_combout\ = (\inst4|regload:m[1]~0_combout\) # ((\inst4|conf_strobe_ff_reset~0_combout\) # ((\inst4|I2C_start_transfer~q\ & \inst4|regload:m[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:m[1]~0_combout\,
	datab => \inst4|I2C_start_transfer~q\,
	datac => \inst4|regload:m[1]~q\,
	datad => \inst4|conf_strobe_ff_reset~0_combout\,
	combout => \inst4|regload:m[1]~1_combout\);

-- Location: LCCOMB_X13_Y13_N20
\inst4|regload:m[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|regload:m[0]~0_combout\ = (\inst4|regload:m[0]~q\ & ((\inst4|regload:m[1]~1_combout\))) # (!\inst4|regload:m[0]~q\ & (\inst4|I2C_start_transfer~q\ & !\inst4|regload:m[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|I2C_start_transfer~q\,
	datac => \inst4|regload:m[0]~q\,
	datad => \inst4|regload:m[1]~1_combout\,
	combout => \inst4|regload:m[0]~0_combout\);

-- Location: FF_X13_Y13_N21
\inst4|regload:m[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|regload:m[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regload:m[0]~q\);

-- Location: LCCOMB_X13_Y13_N12
\inst4|regload:m[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|regload:m[1]~2_combout\ = (\inst4|regload:m[1]~1_combout\ & (((\inst4|regload:m[1]~q\)))) # (!\inst4|regload:m[1]~1_combout\ & (\inst4|I2C_start_transfer~q\ & (\inst4|regload:m[1]~q\ $ (\inst4|regload:m[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:m[1]~1_combout\,
	datab => \inst4|I2C_start_transfer~q\,
	datac => \inst4|regload:m[1]~q\,
	datad => \inst4|regload:m[0]~q\,
	combout => \inst4|regload:m[1]~2_combout\);

-- Location: FF_X13_Y13_N13
\inst4|regload:m[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|regload:m[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|regload:m[1]~q\);

-- Location: LCCOMB_X13_Y13_N2
\inst4|I2C_start_transfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_start_transfer~0_combout\ = (\inst4|conf_strobe_ff_reset~0_combout\ & (((\inst4|I2C_start_transfer~q\)))) # (!\inst4|conf_strobe_ff_reset~0_combout\ & (!\inst4|regload:m[1]~0_combout\ & ((!\inst4|I2C_start_transfer~q\) # 
-- (!\inst4|regload:m[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:m[1]~q\,
	datab => \inst4|conf_strobe_ff_reset~0_combout\,
	datac => \inst4|I2C_start_transfer~q\,
	datad => \inst4|regload:m[1]~0_combout\,
	combout => \inst4|I2C_start_transfer~0_combout\);

-- Location: FF_X13_Y13_N3
\inst4|I2C_start_transfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_start_transfer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_start_transfer~q\);

-- Location: LCCOMB_X12_Y10_N12
\inst4|I2C_state~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_state~8_combout\ = (\inst4|I2C_state\(1) & (!\inst4|I2C_start_transfer~q\ & ((\inst4|I2C_state\(0)) # (!\inst4|I2C_state~4_combout\)))) # (!\inst4|I2C_state\(1) & (((!\inst4|I2C_state\(0) & \inst4|I2C_state~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_start_transfer~q\,
	datab => \inst4|I2C_state\(0),
	datac => \inst4|I2C_state\(1),
	datad => \inst4|I2C_state~4_combout\,
	combout => \inst4|I2C_state~8_combout\);

-- Location: FF_X12_Y10_N13
\inst4|I2C_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_state\(1));

-- Location: LCCOMB_X11_Y10_N26
\inst4|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Equal3~0_combout\ = (!\inst4|I2C_state\(1) & \inst4|I2C_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|I2C_state\(1),
	datad => \inst4|I2C_state\(0),
	combout => \inst4|Equal3~0_combout\);

-- Location: LCCOMB_X10_Y10_N18
\inst4|I2C_transmit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_transmit~0_combout\ = (\inst4|I2C_start_transfer~q\) # ((\inst4|I2C_transmit:n[1]~q\ & (\inst4|I2C_transmit:n[4]~q\ & !\inst4|I2C_transmit:n[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_transmit:n[1]~q\,
	datab => \inst4|I2C_start_transfer~q\,
	datac => \inst4|I2C_transmit:n[4]~q\,
	datad => \inst4|I2C_transmit:n[0]~q\,
	combout => \inst4|I2C_transmit~0_combout\);

-- Location: LCCOMB_X11_Y10_N4
\inst4|SDA~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SDA~6_combout\ = (\inst4|n~3_combout\ & (\inst4|I2C_transmit~0_combout\ & (!\inst4|n~4_combout\ & \inst4|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|n~3_combout\,
	datab => \inst4|I2C_transmit~0_combout\,
	datac => \inst4|n~4_combout\,
	datad => \inst4|Equal3~2_combout\,
	combout => \inst4|SDA~6_combout\);

-- Location: LCCOMB_X11_Y10_N14
\inst4|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Equal3~3_combout\ = (!\inst4|I2C_state\(1) & (\inst4|I2C_state\(2) & !\inst4|I2C_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|I2C_state\(1),
	datac => \inst4|I2C_state\(2),
	datad => \inst4|I2C_state\(0),
	combout => \inst4|Equal3~3_combout\);

-- Location: LCCOMB_X12_Y10_N16
\inst4|SDA~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SDA~7_combout\ = (!\inst4|Equal3~3_combout\ & (!\inst4|Equal3~2_combout\ & ((\inst4|clk_I2C\(1)) # (!\inst4|clk_I2C\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Equal3~3_combout\,
	datab => \inst4|clk_I2C\(1),
	datac => \inst4|Equal3~2_combout\,
	datad => \inst4|clk_I2C\(0),
	combout => \inst4|SDA~7_combout\);

-- Location: LCCOMB_X11_Y13_N10
\inst4|I2C_data~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~17_combout\ = (!\inst4|regload:n[3]~q\ & (\inst4|regload:n[0]~q\ & ((\inst4|regload:n[1]~q\) # (\inst4|regload:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[3]~q\,
	datab => \inst4|regload:n[0]~q\,
	datac => \inst4|regload:n[1]~q\,
	datad => \inst4|regload:n[2]~q\,
	combout => \inst4|I2C_data~17_combout\);

-- Location: LCCOMB_X10_Y13_N24
\inst4|I2C_data[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data[6]~10_combout\ = (\inst4|regload:n[2]~q\ & (((\inst4|init_done~q\) # (!\inst1|POR\(0))) # (!\inst1|POR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR\(1),
	datab => \inst4|regload:n[2]~q\,
	datac => \inst4|init_done~q\,
	datad => \inst1|POR\(0),
	combout => \inst4|I2C_data[6]~10_combout\);

-- Location: LCCOMB_X10_Y13_N18
\inst4|I2C_data[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data[6]~11_combout\ = (!\inst4|regload:n[3]~q\ & (\inst4|regload:n[1]~q\ & (!\inst4|regload:n[0]~q\ & \inst4|I2C_data[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[3]~q\,
	datab => \inst4|regload:n[1]~q\,
	datac => \inst4|regload:n[0]~q\,
	datad => \inst4|I2C_data[6]~10_combout\,
	combout => \inst4|I2C_data[6]~11_combout\);

-- Location: FF_X28_Y10_N3
\inst11|inst2|P0:bit_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[2]~q\,
	sload => VCC,
	ena => \inst11|inst2|P0:bit_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bit_buffer[1]~q\);

-- Location: LCCOMB_X28_Y11_N24
\inst11|inst2|Data_word[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[5]~4_combout\ = (\inst11|inst2|Equal16~0_combout\ & (\inst11|inst2|Data_word[5]~3_combout\ & (\inst11|inst2|Data_word[12]~0_combout\ & \inst11|inst2|P0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Equal16~0_combout\,
	datab => \inst11|inst2|Data_word[5]~3_combout\,
	datac => \inst11|inst2|Data_word[12]~0_combout\,
	datad => \inst11|inst2|P0~2_combout\,
	combout => \inst11|inst2|Data_word[5]~4_combout\);

-- Location: FF_X31_Y13_N13
\inst11|inst2|Data_word[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[1]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(1));

-- Location: LCCOMB_X31_Y13_N30
\inst11|inst3|data[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[1]~7_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(2)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word\(1),
	datab => \JP1~input_o\,
	datad => \inst11|inst|indata\(2),
	combout => \inst11|inst3|data[1]~7_combout\);

-- Location: LCCOMB_X11_Y13_N18
\inst4|new_regdata[6][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|new_regdata[6][1]~feeder_combout\ = \inst11|inst3|data[1]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst3|data[1]~7_combout\,
	combout => \inst4|new_regdata[6][1]~feeder_combout\);

-- Location: LCCOMB_X13_Y13_N22
\inst4|conf_strobe_ff_reset~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|conf_strobe_ff_reset~2_combout\ = (\inst4|conf_strobe_ff_q~q\ & \inst4|conf_strobe_ff_reset~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|conf_strobe_ff_q~q\,
	datad => \inst4|conf_strobe_ff_reset~0_combout\,
	combout => \inst4|conf_strobe_ff_reset~2_combout\);

-- Location: FF_X11_Y13_N19
\inst4|new_regdata[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|new_regdata[6][1]~feeder_combout\,
	ena => \inst4|conf_strobe_ff_reset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|new_regdata[6][1]~q\);

-- Location: LCCOMB_X11_Y13_N30
\inst4|I2C_data~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~18_combout\ = (\inst4|I2C_data~17_combout\) # ((\inst4|I2C_data[6]~11_combout\ & \inst4|new_regdata[6][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_data~17_combout\,
	datab => \inst4|I2C_data[6]~11_combout\,
	datad => \inst4|new_regdata[6][1]~q\,
	combout => \inst4|I2C_data~18_combout\);

-- Location: LCCOMB_X10_Y13_N20
\inst4|I2C_data~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~6_combout\ = (!\inst4|Equal2~0_combout\ & \inst4|I2C_data~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|Equal2~0_combout\,
	datad => \inst4|I2C_data~4_combout\,
	combout => \inst4|I2C_data~6_combout\);

-- Location: FF_X11_Y13_N31
\inst4|I2C_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data~18_combout\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(2));

-- Location: LCCOMB_X10_Y13_N6
\inst4|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Add1~1_combout\ = (\inst4|regload:n[1]~q\ & \inst4|regload:n[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|regload:n[1]~q\,
	datac => \inst4|regload:n[0]~q\,
	combout => \inst4|Add1~1_combout\);

-- Location: LCCOMB_X10_Y13_N0
\inst4|I2C_data~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~16_combout\ = (\inst4|regload:n[2]~q\ & (\inst4|regload:n[0]~q\ & \inst4|regload:n[1]~q\)) # (!\inst4|regload:n[2]~q\ & (!\inst4|regload:n[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|regload:n[2]~q\,
	datac => \inst4|regload:n[0]~q\,
	datad => \inst4|regload:n[1]~q\,
	combout => \inst4|I2C_data~16_combout\);

-- Location: LCCOMB_X11_Y13_N2
\inst4|I2C_data[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data[1]~2_combout\ = (\inst4|regload:n[3]~q\ & (\inst4|Add1~1_combout\)) # (!\inst4|regload:n[3]~q\ & ((\inst4|I2C_data~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[3]~q\,
	datab => \inst4|Add1~1_combout\,
	datad => \inst4|I2C_data~16_combout\,
	combout => \inst4|I2C_data[1]~2_combout\);

-- Location: LCCOMB_X28_Y10_N26
\inst11|inst2|P0:bit_buffer[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|P0:bit_buffer[0]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[1]~q\,
	combout => \inst11|inst2|P0:bit_buffer[0]~feeder_combout\);

-- Location: FF_X28_Y10_N27
\inst11|inst2|P0:bit_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|P0:bit_buffer[0]~feeder_combout\,
	ena => \inst11|inst2|P0:bit_buffer[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|P0:bit_buffer[0]~q\);

-- Location: LCCOMB_X31_Y13_N8
\inst11|inst2|Data_word[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[0]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[0]~q\,
	combout => \inst11|inst2|Data_word[0]~feeder_combout\);

-- Location: FF_X31_Y13_N9
\inst11|inst2|Data_word[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[0]~feeder_combout\,
	ena => \inst11|inst2|Data_word[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(0));

-- Location: LCCOMB_X31_Y13_N26
\inst11|inst3|data[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[0]~6_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(1)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datac => \inst11|inst2|Data_word\(0),
	datad => \inst11|inst|indata\(1),
	combout => \inst11|inst3|data[0]~6_combout\);

-- Location: LCCOMB_X11_Y13_N26
\inst4|new_regdata[6][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|new_regdata[6][0]~feeder_combout\ = \inst11|inst3|data[0]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst11|inst3|data[0]~6_combout\,
	combout => \inst4|new_regdata[6][0]~feeder_combout\);

-- Location: FF_X11_Y13_N27
\inst4|new_regdata[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|new_regdata[6][0]~feeder_combout\,
	ena => \inst4|conf_strobe_ff_reset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|new_regdata[6][0]~q\);

-- Location: FF_X11_Y13_N3
\inst4|I2C_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data[1]~2_combout\,
	asdata => \inst4|new_regdata[6][0]~q\,
	sload => \inst4|I2C_data[6]~11_combout\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(1));

-- Location: LCCOMB_X10_Y13_N14
\inst4|I2C_data~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~15_combout\ = (\inst4|regload:n[2]~q\ & ((\inst4|regload:n[0]~q\) # ((\inst4|regload~0_combout\ & \inst4|regload:n[1]~q\)))) # (!\inst4|regload:n[2]~q\ & (((\inst4|regload:n[0]~q\ & \inst4|regload:n[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload~0_combout\,
	datab => \inst4|regload:n[2]~q\,
	datac => \inst4|regload:n[0]~q\,
	datad => \inst4|regload:n[1]~q\,
	combout => \inst4|I2C_data~15_combout\);

-- Location: LCCOMB_X11_Y13_N12
\inst4|I2C_data[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data[3]~3_combout\ = (\inst4|regload:n[3]~q\ & ((\inst4|Add1~0_combout\))) # (!\inst4|regload:n[3]~q\ & (\inst4|I2C_data~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_data~15_combout\,
	datab => \inst4|regload:n[3]~q\,
	datad => \inst4|Add1~0_combout\,
	combout => \inst4|I2C_data[3]~3_combout\);

-- Location: FF_X31_Y13_N7
\inst11|inst2|Data_word[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[2]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(2));

-- Location: LCCOMB_X31_Y13_N0
\inst11|inst3|data[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[2]~5_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(3)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word\(2),
	datab => \JP1~input_o\,
	datad => \inst11|inst|indata\(3),
	combout => \inst11|inst3|data[2]~5_combout\);

-- Location: LCCOMB_X11_Y13_N22
\inst4|new_regdata[6][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|new_regdata[6][2]~feeder_combout\ = \inst11|inst3|data[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst11|inst3|data[2]~5_combout\,
	combout => \inst4|new_regdata[6][2]~feeder_combout\);

-- Location: FF_X11_Y13_N23
\inst4|new_regdata[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|new_regdata[6][2]~feeder_combout\,
	ena => \inst4|conf_strobe_ff_reset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|new_regdata[6][2]~q\);

-- Location: FF_X11_Y13_N13
\inst4|I2C_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data[3]~3_combout\,
	asdata => \inst4|new_regdata[6][2]~q\,
	sload => \inst4|I2C_data[6]~11_combout\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(3));

-- Location: LCCOMB_X11_Y13_N6
\inst4|Mux23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~5_combout\ = (\inst4|I2C_start_transfer~q\ & (((\inst4|I2C_data\(3))))) # (!\inst4|I2C_start_transfer~q\ & ((\inst4|I2C_transmit:n[1]~q\ & ((\inst4|I2C_data\(3)))) # (!\inst4|I2C_transmit:n[1]~q\ & (\inst4|I2C_data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_start_transfer~q\,
	datab => \inst4|I2C_data\(1),
	datac => \inst4|I2C_transmit:n[1]~q\,
	datad => \inst4|I2C_data\(3),
	combout => \inst4|Mux23~5_combout\);

-- Location: LCCOMB_X11_Y13_N16
\inst4|Mux23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~6_combout\ = (\inst4|n~6_combout\ & (((\inst4|Mux23~5_combout\)))) # (!\inst4|n~6_combout\ & (!\inst4|Mux23~0_combout\ & (\inst4|I2C_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux23~0_combout\,
	datab => \inst4|n~6_combout\,
	datac => \inst4|I2C_data\(2),
	datad => \inst4|Mux23~5_combout\,
	combout => \inst4|Mux23~6_combout\);

-- Location: LCCOMB_X11_Y13_N0
\inst4|I2C_data~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~14_combout\ = (\inst4|regload:n[0]~q\ & (!\inst4|regload:n[3]~q\ & (\inst4|regload:n[1]~q\ & !\inst4|regload:n[2]~q\))) # (!\inst4|regload:n[0]~q\ & (\inst4|regload:n[1]~q\ $ (((\inst4|regload:n[3]~q\) # (!\inst4|regload:n[2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[3]~q\,
	datab => \inst4|regload:n[0]~q\,
	datac => \inst4|regload:n[1]~q\,
	datad => \inst4|regload:n[2]~q\,
	combout => \inst4|I2C_data~14_combout\);

-- Location: FF_X11_Y13_N1
\inst4|I2C_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data~14_combout\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(7));

-- Location: LCCOMB_X30_Y11_N16
\inst11|inst2|Data_word[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[4]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[4]~q\,
	combout => \inst11|inst2|Data_word[4]~feeder_combout\);

-- Location: FF_X30_Y11_N17
\inst11|inst2|Data_word[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[4]~feeder_combout\,
	ena => \inst11|inst2|Data_word[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(4));

-- Location: LCCOMB_X33_Y14_N22
\inst11|inst3|data[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[4]~3_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(5)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word\(4),
	datab => \JP1~input_o\,
	datac => \inst11|inst|indata\(5),
	combout => \inst11|inst3|data[4]~3_combout\);

-- Location: FF_X10_Y13_N17
\inst4|new_regdata[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	asdata => \inst11|inst3|data[4]~3_combout\,
	sload => VCC,
	ena => \inst4|conf_strobe_ff_reset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|new_regdata[6][4]~q\);

-- Location: LCCOMB_X10_Y12_N0
\inst4|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux18~0_combout\ = (\inst4|regload:n[0]~q\) # ((\inst4|regload:n[1]~q\ & ((\inst4|new_regdata[6][4]~q\) # (\inst4|regload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|new_regdata[6][4]~q\,
	datab => \inst4|regload~0_combout\,
	datac => \inst4|regload:n[1]~q\,
	datad => \inst4|regload:n[0]~q\,
	combout => \inst4|Mux18~0_combout\);

-- Location: FF_X10_Y12_N1
\inst4|I2C_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|Mux18~0_combout\,
	sclr => \inst4|ALT_INV_regload:n[2]~q\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(5));

-- Location: FF_X31_Y13_N11
\inst11|inst2|Data_word[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[3]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(3));

-- Location: LCCOMB_X31_Y13_N28
\inst11|inst3|data[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[3]~4_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(4)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word\(3),
	datab => \JP1~input_o\,
	datad => \inst11|inst|indata\(4),
	combout => \inst11|inst3|data[3]~4_combout\);

-- Location: FF_X10_Y13_N13
\inst4|new_regdata[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	asdata => \inst11|inst3|data[3]~4_combout\,
	sload => VCC,
	ena => \inst4|conf_strobe_ff_reset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|new_regdata[6][3]~q\);

-- Location: LCCOMB_X10_Y13_N12
\inst4|I2C_data~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~12_combout\ = (\inst4|I2C_data[6]~10_combout\ & ((\inst4|regload:n[3]~q\) # (\inst4|new_regdata[6][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[3]~q\,
	datac => \inst4|new_regdata[6][3]~q\,
	datad => \inst4|I2C_data[6]~10_combout\,
	combout => \inst4|I2C_data~12_combout\);

-- Location: LCCOMB_X11_Y13_N24
\inst4|I2C_data~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~13_combout\ = (\inst4|regload:n[0]~q\ & (!\inst4|regload:n[3]~q\ & (\inst4|regload:n[1]~q\))) # (!\inst4|regload:n[0]~q\ & (\inst4|regload:n[3]~q\ $ (((\inst4|I2C_data~12_combout\) # (!\inst4|regload:n[1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[3]~q\,
	datab => \inst4|regload:n[0]~q\,
	datac => \inst4|regload:n[1]~q\,
	datad => \inst4|I2C_data~12_combout\,
	combout => \inst4|I2C_data~13_combout\);

-- Location: FF_X11_Y13_N25
\inst4|I2C_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data~13_combout\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(4));

-- Location: LCCOMB_X11_Y13_N4
\inst4|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~3_combout\ = (\inst4|Mux23~0_combout\ & ((\inst4|n~6_combout\ & (\inst4|I2C_data\(5))) # (!\inst4|n~6_combout\ & ((\inst4|I2C_data\(4)))))) # (!\inst4|Mux23~0_combout\ & (\inst4|n~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux23~0_combout\,
	datab => \inst4|n~6_combout\,
	datac => \inst4|I2C_data\(5),
	datad => \inst4|I2C_data\(4),
	combout => \inst4|Mux23~3_combout\);

-- Location: LCCOMB_X11_Y10_N16
\inst4|I2C_data~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~9_combout\ = (\inst4|regload:n[2]~q\) # (\inst4|regload:n[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|regload:n[2]~q\,
	datac => \inst4|regload:n[3]~q\,
	combout => \inst4|I2C_data~9_combout\);

-- Location: LCCOMB_X11_Y13_N28
\inst4|I2C_data[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data[6]~1_combout\ = (\inst4|I2C_data~9_combout\ & ((\inst4|Add1~1_combout\))) # (!\inst4|I2C_data~9_combout\ & (!\inst4|regload:n[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[1]~q\,
	datab => \inst4|Add1~1_combout\,
	datad => \inst4|I2C_data~9_combout\,
	combout => \inst4|I2C_data[6]~1_combout\);

-- Location: FF_X31_Y13_N1
\inst11|inst2|Data_word[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[5]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(5));

-- Location: LCCOMB_X32_Y14_N16
\inst11|inst3|data[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[5]~2_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(6)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datac => \inst11|inst2|Data_word\(5),
	datad => \inst11|inst|indata\(6),
	combout => \inst11|inst3|data[5]~2_combout\);

-- Location: LCCOMB_X11_Y13_N14
\inst4|new_regdata[6][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|new_regdata[6][5]~feeder_combout\ = \inst11|inst3|data[5]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst11|inst3|data[5]~2_combout\,
	combout => \inst4|new_regdata[6][5]~feeder_combout\);

-- Location: FF_X11_Y13_N15
\inst4|new_regdata[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|new_regdata[6][5]~feeder_combout\,
	ena => \inst4|conf_strobe_ff_reset~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|new_regdata[6][5]~q\);

-- Location: FF_X11_Y13_N29
\inst4|I2C_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data[6]~1_combout\,
	asdata => \inst4|new_regdata[6][5]~q\,
	sload => \inst4|I2C_data[6]~11_combout\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(6));

-- Location: LCCOMB_X11_Y13_N20
\inst4|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~4_combout\ = (\inst4|Mux23~0_combout\ & (((\inst4|Mux23~3_combout\)))) # (!\inst4|Mux23~0_combout\ & ((\inst4|Mux23~3_combout\ & (\inst4|I2C_data\(7))) # (!\inst4|Mux23~3_combout\ & ((\inst4|I2C_data\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux23~0_combout\,
	datab => \inst4|I2C_data\(7),
	datac => \inst4|Mux23~3_combout\,
	datad => \inst4|I2C_data\(6),
	combout => \inst4|Mux23~4_combout\);

-- Location: LCCOMB_X11_Y10_N6
\inst4|Mux23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~7_combout\ = (\inst4|n~4_combout\ & (((\inst4|Mux23~4_combout\) # (\inst4|n~3_combout\)))) # (!\inst4|n~4_combout\ & (\inst4|Mux23~6_combout\ & ((!\inst4|n~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|n~4_combout\,
	datab => \inst4|Mux23~6_combout\,
	datac => \inst4|Mux23~4_combout\,
	datad => \inst4|n~3_combout\,
	combout => \inst4|Mux23~7_combout\);

-- Location: FF_X11_Y10_N17
\inst4|I2C_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data~9_combout\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(12));

-- Location: LCCOMB_X10_Y10_N28
\inst4|Mux23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~8_combout\ = (!\inst4|I2C_transmit:n[0]~q\ & (!\inst4|I2C_start_transfer~q\ & (\inst4|I2C_data\(12) & !\inst4|I2C_transmit:n[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_transmit:n[0]~q\,
	datab => \inst4|I2C_start_transfer~q\,
	datac => \inst4|I2C_data\(12),
	datad => \inst4|I2C_transmit:n[1]~q\,
	combout => \inst4|Mux23~8_combout\);

-- Location: LCCOMB_X11_Y10_N10
\inst4|I2C_data~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~8_combout\ = (\inst4|regload:n[1]~q\ & (((!\inst4|regload:n[3]~q\ & !\inst4|regload:n[2]~q\)))) # (!\inst4|regload:n[1]~q\ & ((\inst4|regload:n[0]~q\ & ((!\inst4|regload:n[2]~q\))) # (!\inst4|regload:n[0]~q\ & (!\inst4|regload:n[3]~q\ & 
-- \inst4|regload:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[1]~q\,
	datab => \inst4|regload:n[0]~q\,
	datac => \inst4|regload:n[3]~q\,
	datad => \inst4|regload:n[2]~q\,
	combout => \inst4|I2C_data~8_combout\);

-- Location: FF_X11_Y10_N11
\inst4|I2C_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data~8_combout\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(11));

-- Location: LCCOMB_X11_Y13_N8
\inst4|I2C_data~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~5_combout\ = (\inst4|regload:n[0]~q\ & (((\inst4|regload:n[1]~q\ & \inst4|regload:n[2]~q\)))) # (!\inst4|regload:n[0]~q\ & ((\inst4|regload:n[3]~q\) # ((!\inst4|regload:n[1]~q\ & \inst4|regload:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[3]~q\,
	datab => \inst4|regload:n[0]~q\,
	datac => \inst4|regload:n[1]~q\,
	datad => \inst4|regload:n[2]~q\,
	combout => \inst4|I2C_data~5_combout\);

-- Location: FF_X11_Y13_N9
\inst4|I2C_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data~5_combout\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(8));

-- Location: LCCOMB_X11_Y11_N0
\inst4|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Equal2~1_combout\ = (\inst4|regload:n[2]~q\ & !\inst4|regload:n[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|regload:n[2]~q\,
	datad => \inst4|regload:n[1]~q\,
	combout => \inst4|Equal2~1_combout\);

-- Location: LCCOMB_X11_Y10_N24
\inst4|I2C_data[10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data[10]~0_combout\ = (\inst4|regload:n[3]~q\ & (!\inst4|regload:n[1]~q\)) # (!\inst4|regload:n[3]~q\ & ((!\inst4|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|regload:n[1]~q\,
	datab => \inst4|regload:n[3]~q\,
	datad => \inst4|Equal2~1_combout\,
	combout => \inst4|I2C_data[10]~0_combout\);

-- Location: LCCOMB_X11_Y11_N18
\inst4|I2C_data~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_data~7_combout\ = (\inst4|regload:n[2]~q\) # ((\inst4|regload:n[1]~q\ & !\inst4|regload:n[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|regload:n[2]~q\,
	datac => \inst4|regload:n[1]~q\,
	datad => \inst4|regload:n[3]~q\,
	combout => \inst4|I2C_data~7_combout\);

-- Location: FF_X11_Y10_N25
\inst4|I2C_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|I2C_data[10]~0_combout\,
	asdata => \inst4|I2C_data~7_combout\,
	sload => \inst4|regload:n[0]~q\,
	ena => \inst4|I2C_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|I2C_data\(10));

-- Location: LCCOMB_X11_Y10_N8
\inst4|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~1_combout\ = (!\inst4|n~6_combout\ & ((\inst4|Mux23~0_combout\ & (\inst4|I2C_data\(8))) # (!\inst4|Mux23~0_combout\ & ((\inst4|I2C_data\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_data\(8),
	datab => \inst4|n~6_combout\,
	datac => \inst4|Mux23~0_combout\,
	datad => \inst4|I2C_data\(10),
	combout => \inst4|Mux23~1_combout\);

-- Location: LCCOMB_X11_Y10_N12
\inst4|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~2_combout\ = (\inst4|Mux23~1_combout\) # ((\inst4|I2C_data\(11) & (!\inst4|Mux23~0_combout\ & \inst4|n~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_data\(11),
	datab => \inst4|Mux23~0_combout\,
	datac => \inst4|Mux23~1_combout\,
	datad => \inst4|n~6_combout\,
	combout => \inst4|Mux23~2_combout\);

-- Location: LCCOMB_X11_Y10_N18
\inst4|Mux23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|Mux23~9_combout\ = (\inst4|Mux23~7_combout\ & (((\inst4|Mux23~8_combout\)) # (!\inst4|n~3_combout\))) # (!\inst4|Mux23~7_combout\ & (\inst4|n~3_combout\ & ((\inst4|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Mux23~7_combout\,
	datab => \inst4|n~3_combout\,
	datac => \inst4|Mux23~8_combout\,
	datad => \inst4|Mux23~2_combout\,
	combout => \inst4|Mux23~9_combout\);

-- Location: LCCOMB_X11_Y10_N20
\inst4|SDA~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SDA~8_combout\ = (\inst4|SDA~7_combout\) # ((\inst4|Mux23~9_combout\ & (!\inst4|n~7_combout\ & \inst4|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|SDA~7_combout\,
	datab => \inst4|Mux23~9_combout\,
	datac => \inst4|n~7_combout\,
	datad => \inst4|Equal3~2_combout\,
	combout => \inst4|SDA~8_combout\);

-- Location: LCCOMB_X11_Y10_N28
\inst4|SDA~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SDA~9_combout\ = (\inst4|SDA~6_combout\) # ((\inst4|SDA~8_combout\) # ((\inst4|Equal3~0_combout\ & \inst4|I2C_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|Equal3~0_combout\,
	datab => \inst4|I2C_state\(2),
	datac => \inst4|SDA~6_combout\,
	datad => \inst4|SDA~8_combout\,
	combout => \inst4|SDA~9_combout\);

-- Location: LCCOMB_X12_Y10_N18
\inst4|SDA~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SDA~4_combout\ = (\inst4|clk_I2C\(1) & (\inst4|I2C_state\(1) $ (((\inst4|I2C_state\(0)) # (!\inst4|clk_I2C\(0)))))) # (!\inst4|clk_I2C\(1) & ((\inst4|I2C_state\(1) & (\inst4|clk_I2C\(0))) # (!\inst4|I2C_state\(1) & ((\inst4|I2C_state\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_I2C\(0),
	datab => \inst4|clk_I2C\(1),
	datac => \inst4|I2C_state\(0),
	datad => \inst4|I2C_state\(1),
	combout => \inst4|SDA~4_combout\);

-- Location: LCCOMB_X12_Y10_N28
\inst4|SDA~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SDA~11_combout\ = (\inst4|SDA~4_combout\ & \inst4|I2C_state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|SDA~4_combout\,
	datad => \inst4|I2C_state\(2),
	combout => \inst4|SDA~11_combout\);

-- Location: FF_X11_Y10_N29
\inst4|SDA~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|SDA~9_combout\,
	ena => \inst4|SDA~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|SDA~reg0_q\);

-- Location: LCCOMB_X11_Y10_N30
\inst4|I2C_transmit~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|I2C_transmit~1_combout\ = (\inst4|n~3_combout\ & (\inst4|Mux23~0_combout\ & (!\inst4|n~7_combout\ & \inst4|n~6_combout\))) # (!\inst4|n~3_combout\ & (!\inst4|Mux23~0_combout\ & (\inst4|n~7_combout\ & !\inst4|n~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|n~3_combout\,
	datab => \inst4|Mux23~0_combout\,
	datac => \inst4|n~7_combout\,
	datad => \inst4|n~6_combout\,
	combout => \inst4|I2C_transmit~1_combout\);

-- Location: LCCOMB_X11_Y10_N22
\inst4|SDA~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SDA~10_combout\ = ((!\inst4|Equal7~9_combout\ & ((\inst4|n~4_combout\) # (!\inst4|I2C_transmit~1_combout\)))) # (!\inst4|Equal3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_transmit~1_combout\,
	datab => \inst4|Equal7~9_combout\,
	datac => \inst4|n~4_combout\,
	datad => \inst4|Equal3~2_combout\,
	combout => \inst4|SDA~10_combout\);

-- Location: FF_X11_Y10_N23
\inst4|SDA~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|SDA~10_combout\,
	ena => \inst4|SDA~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|SDA~en_q\);

-- Location: LCCOMB_X10_Y4_N26
\inst0|nCS~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|nCS~0_combout\ = (!\inst0|write_state\(2) & \inst0|write_state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(2),
	datad => \inst0|write_state\(1),
	combout => \inst0|nCS~0_combout\);

-- Location: IOIBUF_X32_Y0_N22
\ADC_nDRDY~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADC_nDRDY,
	o => \ADC_nDRDY~input_o\);

-- Location: LCCOMB_X7_Y8_N8
\inst0|sample~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|sample~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst0|sample~feeder_combout\);

-- Location: LCCOMB_X8_Y7_N16
\inst0|read_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state~0_combout\ = (\inst0|read_state\(0) & (((!\inst0|read_state\(1))))) # (!\inst0|read_state\(0) & ((\inst0|read_state\(1)) # ((!\inst0|read_state\(3) & !\inst0|read_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(3),
	datab => \inst0|read_state\(2),
	datac => \inst0|read_state\(0),
	datad => \inst0|read_state\(1),
	combout => \inst0|read_state~0_combout\);

-- Location: LCCOMB_X10_Y7_N8
\inst0|read_state~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state~1_combout\ = (!\inst0|sample~q\ & !\inst0|read_state~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|sample~q\,
	datac => \inst0|read_state~0_combout\,
	combout => \inst0|read_state~1_combout\);

-- Location: LCCOMB_X10_Y7_N0
\inst0|read_state[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state[0]~2_combout\ = (!\inst0|start_write~q\ & (\inst0|init_done~q\ & \inst0|write_state~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|start_write~q\,
	datac => \inst0|init_done~q\,
	datad => \inst0|write_state~0_combout\,
	combout => \inst0|read_state[0]~2_combout\);

-- Location: FF_X10_Y7_N9
\inst0|read_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|read_state~1_combout\,
	ena => \inst0|read_state[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|read_state\(1));

-- Location: LCCOMB_X8_Y7_N12
\inst0|read_state~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state~5_combout\ = (\inst0|read_state\(2) & (((!\inst0|read_state\(0) & !\inst0|read_state\(1))))) # (!\inst0|read_state\(2) & (((\inst0|read_state\(0)) # (\inst0|read_state\(1))) # (!\inst0|read_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(3),
	datab => \inst0|read_state\(2),
	datac => \inst0|read_state\(0),
	datad => \inst0|read_state\(1),
	combout => \inst0|read_state~5_combout\);

-- Location: LCCOMB_X8_Y7_N20
\inst0|read_state~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state~6_combout\ = (\inst0|sample~q\) # (!\inst0|read_state~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst0|sample~q\,
	datad => \inst0|read_state~5_combout\,
	combout => \inst0|read_state~6_combout\);

-- Location: FF_X8_Y7_N21
\inst0|read_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|read_state~6_combout\,
	ena => \inst0|read_state[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|read_state\(2));

-- Location: LCCOMB_X8_Y7_N0
\inst0|read_state~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state~7_combout\ = ((!\inst0|read_state\(2) & (!\inst0|read_state\(0) & !\inst0|read_state\(1)))) # (!\inst0|read_state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(3),
	datab => \inst0|read_state\(2),
	datac => \inst0|read_state\(0),
	datad => \inst0|read_state\(1),
	combout => \inst0|read_state~7_combout\);

-- Location: LCCOMB_X8_Y7_N6
\inst0|read_state~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state~8_combout\ = (\inst0|sample~q\) # (!\inst0|read_state~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst0|sample~q\,
	datad => \inst0|read_state~7_combout\,
	combout => \inst0|read_state~8_combout\);

-- Location: FF_X8_Y7_N7
\inst0|read_state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|read_state~8_combout\,
	ena => \inst0|read_state[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|read_state\(3));

-- Location: LCCOMB_X8_Y7_N14
\inst0|sample_ack~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|sample_ack~0_combout\ = (\inst0|read_state\(3)) # ((\inst0|read_state\(2)) # ((\inst0|read_state\(0)) # (\inst0|read_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(3),
	datab => \inst0|read_state\(2),
	datac => \inst0|read_state\(0),
	datad => \inst0|read_state\(1),
	combout => \inst0|sample_ack~0_combout\);

-- Location: LCCOMB_X7_Y8_N12
\inst0|sample_ack~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|sample_ack~1_combout\ = (\inst0|sample~q\) # ((\inst0|sample_ack~q\ & \inst0|sample_ack~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|sample_ack~q\,
	datab => \inst0|sample~q\,
	datac => \inst0|sample_ack~0_combout\,
	combout => \inst0|sample_ack~1_combout\);

-- Location: LCCOMB_X7_Y8_N10
\inst0|sample_ack~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|sample_ack~feeder_combout\ = \inst0|sample_ack~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|sample_ack~1_combout\,
	combout => \inst0|sample_ack~feeder_combout\);

-- Location: FF_X7_Y8_N11
\inst0|sample_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|sample_ack~feeder_combout\,
	ena => \inst0|read_state[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|sample_ack~q\);

-- Location: FF_X7_Y8_N9
\inst0|sample\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ADC_nDRDY~input_o\,
	d => \inst0|sample~feeder_combout\,
	clrn => \inst0|ALT_INV_sample_ack~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|sample~q\);

-- Location: LCCOMB_X8_Y7_N2
\inst0|read_state~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state~3_combout\ = (!\inst0|read_state\(0) & ((\inst0|read_state\(1)) # ((\inst0|read_state\(3) & !\inst0|read_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(3),
	datab => \inst0|read_state\(2),
	datac => \inst0|read_state\(0),
	datad => \inst0|read_state\(1),
	combout => \inst0|read_state~3_combout\);

-- Location: LCCOMB_X8_Y7_N26
\inst0|read_state~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|read_state~4_combout\ = (\inst0|sample~q\) # (\inst0|read_state~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst0|sample~q\,
	datad => \inst0|read_state~3_combout\,
	combout => \inst0|read_state~4_combout\);

-- Location: FF_X8_Y7_N27
\inst0|read_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|read_state~4_combout\,
	ena => \inst0|read_state[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|read_state\(0));

-- Location: LCCOMB_X10_Y7_N10
\inst0|nCS~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|nCS~1_combout\ = (!\inst0|read_state\(0) & (!\inst0|read_state\(1) & (\inst0|init_done~q\ & !\inst0|sample~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(0),
	datab => \inst0|read_state\(1),
	datac => \inst0|init_done~q\,
	datad => \inst0|sample~q\,
	combout => \inst0|nCS~1_combout\);

-- Location: LCCOMB_X10_Y7_N28
\inst0|nCS~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|nCS~2_combout\ = (\inst0|nCS~1_combout\ & (!\inst0|write_state\(4) & (\inst0|nCS~q\ $ (\inst0|read_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|nCS~1_combout\,
	datab => \inst0|write_state\(4),
	datac => \inst0|nCS~q\,
	datad => \inst0|read_state\(2),
	combout => \inst0|nCS~2_combout\);

-- Location: LCCOMB_X10_Y4_N28
\inst0|nCS~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|nCS~3_combout\ = (!\inst0|start_write~q\ & ((\inst0|nCS~0_combout\ & (\inst0|write_state\(0))) # (!\inst0|nCS~0_combout\ & ((\inst0|nCS~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(0),
	datab => \inst0|start_write~q\,
	datac => \inst0|nCS~0_combout\,
	datad => \inst0|nCS~2_combout\,
	combout => \inst0|nCS~3_combout\);

-- Location: LCCOMB_X10_Y4_N24
\inst0|nCS~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|nCS~4_combout\ = (\inst0|nCS~3_combout\ & (\inst0|write_state\(3) $ (((!\inst0|nCS~q\ & !\inst0|nCS~0_combout\))))) # (!\inst0|nCS~3_combout\ & (((\inst0|nCS~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(3),
	datab => \inst0|nCS~3_combout\,
	datac => \inst0|nCS~q\,
	datad => \inst0|nCS~0_combout\,
	combout => \inst0|nCS~4_combout\);

-- Location: FF_X10_Y4_N25
\inst0|nCS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|nCS~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|nCS~q\);

-- Location: LCCOMB_X10_Y7_N24
\inst0|nRDWR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|nRDWR~0_combout\ = (\inst0|read_state\(1)) # ((\inst0|sample~q\) # (\inst0|read_state\(0) $ (\inst0|read_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(0),
	datab => \inst0|read_state\(2),
	datac => \inst0|read_state\(1),
	datad => \inst0|sample~q\,
	combout => \inst0|nRDWR~0_combout\);

-- Location: LCCOMB_X10_Y7_N2
\inst0|nRDWR~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|nRDWR~1_combout\ = ((\inst0|nRDWR~0_combout\) # (!\inst0|init_done~q\)) # (!\inst0|write_state~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst0|write_state~0_combout\,
	datac => \inst0|init_done~q\,
	datad => \inst0|nRDWR~0_combout\,
	combout => \inst0|nRDWR~1_combout\);

-- Location: LCCOMB_X8_Y7_N8
\inst0|nRDWR~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|nRDWR~2_combout\ = (\inst0|start_write~q\) # ((\inst0|nRDWR~1_combout\ & ((\inst0|nRDWR~q\))) # (!\inst0|nRDWR~1_combout\ & (!\inst0|read_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|start_write~q\,
	datab => \inst0|read_state\(2),
	datac => \inst0|nRDWR~q\,
	datad => \inst0|nRDWR~1_combout\,
	combout => \inst0|nRDWR~2_combout\);

-- Location: FF_X8_Y7_N9
\inst0|nRDWR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|nRDWR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|nRDWR~q\);

-- Location: IOIBUF_X0_Y18_N22
\CODEC_SCLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CODEC_SCLK,
	o => \CODEC_SCLK~input_o\);

-- Location: IOIBUF_X0_Y9_N8
\CODEC_FS~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CODEC_FS,
	o => \CODEC_FS~input_o\);

-- Location: LCCOMB_X1_Y18_N8
\inst4|data_transfer:FS_delay~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_transfer:FS_delay~feeder_combout\ = \CODEC_FS~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CODEC_FS~input_o\,
	combout => \inst4|data_transfer:FS_delay~feeder_combout\);

-- Location: FF_X1_Y18_N9
\inst4|data_transfer:FS_delay\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CODEC_SCLK~input_o\,
	d => \inst4|data_transfer:FS_delay~feeder_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_transfer:FS_delay~q\);

-- Location: PLL_1
\inst2|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 1,
	c0_initial => 1,
	c0_low => 1,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 4,
	c1_initial => 1,
	c1_low => 4,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 12,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 1,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 3,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	inclk0_input_frequency => 50000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 24,
	m => 24,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "no compensation",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 260,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \inst2|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \inst2|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \inst2|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \inst2|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G3
\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X22_Y15_N16
\inst9|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|Add0~0_combout\ = \inst9|clockdiv\(0) $ (VCC)
-- \inst9|Add0~1\ = CARRY(\inst9|clockdiv\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|clockdiv\(0),
	datad => VCC,
	combout => \inst9|Add0~0_combout\,
	cout => \inst9|Add0~1\);

-- Location: LCCOMB_X22_Y15_N12
\inst9|clockdiv~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|clockdiv~2_combout\ = (\inst9|Add0~0_combout\ & ((!\inst9|Equal0~0_combout\) # (!\inst9|clockdiv\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|Add0~0_combout\,
	datac => \inst9|clockdiv\(4),
	datad => \inst9|Equal0~0_combout\,
	combout => \inst9|clockdiv~2_combout\);

-- Location: FF_X22_Y15_N13
\inst9|clockdiv[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst9|clockdiv~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|clockdiv\(0));

-- Location: LCCOMB_X22_Y15_N18
\inst9|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|Add0~2_combout\ = (\inst9|clockdiv\(1) & (!\inst9|Add0~1\)) # (!\inst9|clockdiv\(1) & ((\inst9|Add0~1\) # (GND)))
-- \inst9|Add0~3\ = CARRY((!\inst9|Add0~1\) # (!\inst9|clockdiv\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst9|clockdiv\(1),
	datad => VCC,
	cin => \inst9|Add0~1\,
	combout => \inst9|Add0~2_combout\,
	cout => \inst9|Add0~3\);

-- Location: FF_X22_Y15_N19
\inst9|clockdiv[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst9|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|clockdiv\(1));

-- Location: LCCOMB_X22_Y15_N20
\inst9|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|Add0~4_combout\ = (\inst9|clockdiv\(2) & (\inst9|Add0~3\ $ (GND))) # (!\inst9|clockdiv\(2) & (!\inst9|Add0~3\ & VCC))
-- \inst9|Add0~5\ = CARRY((\inst9|clockdiv\(2) & !\inst9|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|clockdiv\(2),
	datad => VCC,
	cin => \inst9|Add0~3\,
	combout => \inst9|Add0~4_combout\,
	cout => \inst9|Add0~5\);

-- Location: LCCOMB_X22_Y15_N10
\inst9|clockdiv~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|clockdiv~1_combout\ = (\inst9|Add0~4_combout\ & ((!\inst9|clockdiv\(4)) # (!\inst9|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|Equal0~0_combout\,
	datac => \inst9|clockdiv\(4),
	datad => \inst9|Add0~4_combout\,
	combout => \inst9|clockdiv~1_combout\);

-- Location: FF_X22_Y15_N11
\inst9|clockdiv[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst9|clockdiv~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|clockdiv\(2));

-- Location: LCCOMB_X22_Y15_N22
\inst9|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|Add0~6_combout\ = (\inst9|clockdiv\(3) & (!\inst9|Add0~5\)) # (!\inst9|clockdiv\(3) & ((\inst9|Add0~5\) # (GND)))
-- \inst9|Add0~7\ = CARRY((!\inst9|Add0~5\) # (!\inst9|clockdiv\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|clockdiv\(3),
	datad => VCC,
	cin => \inst9|Add0~5\,
	combout => \inst9|Add0~6_combout\,
	cout => \inst9|Add0~7\);

-- Location: FF_X22_Y15_N23
\inst9|clockdiv[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst9|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|clockdiv\(3));

-- Location: LCCOMB_X22_Y15_N0
\inst9|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|Equal0~0_combout\ = (!\inst9|clockdiv\(0) & (!\inst9|clockdiv\(1) & (!\inst9|clockdiv\(3) & \inst9|clockdiv\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|clockdiv\(0),
	datab => \inst9|clockdiv\(1),
	datac => \inst9|clockdiv\(3),
	datad => \inst9|clockdiv\(2),
	combout => \inst9|Equal0~0_combout\);

-- Location: LCCOMB_X22_Y15_N24
\inst9|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|Add0~8_combout\ = \inst9|clockdiv\(4) $ (!\inst9|Add0~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst9|clockdiv\(4),
	cin => \inst9|Add0~7\,
	combout => \inst9|Add0~8_combout\);

-- Location: LCCOMB_X22_Y15_N4
\inst9|clockdiv~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|clockdiv~0_combout\ = (\inst9|Add0~8_combout\ & ((!\inst9|clockdiv\(4)) # (!\inst9|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|Equal0~0_combout\,
	datac => \inst9|clockdiv\(4),
	datad => \inst9|Add0~8_combout\,
	combout => \inst9|clockdiv~0_combout\);

-- Location: FF_X22_Y15_N5
\inst9|clockdiv[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst9|clockdiv~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|clockdiv\(4));

-- Location: LCCOMB_X22_Y15_N14
\inst9|bclk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|bclk~0_combout\ = \inst9|bclk~q\ $ (((\inst9|clockdiv\(4) & \inst9|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|clockdiv\(4),
	datac => \inst9|bclk~q\,
	datad => \inst9|Equal0~0_combout\,
	combout => \inst9|bclk~0_combout\);

-- Location: FF_X22_Y15_N15
\inst9|bclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst9|bclk~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|bclk~q\);

-- Location: CLKCTRL_G6
\inst9|bclk~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst9|bclk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst9|bclk~clkctrl_outclk\);

-- Location: IOIBUF_X34_Y18_N1
\GPIO3~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO3,
	o => \GPIO3~input_o\);

-- Location: FF_X19_Y15_N31
\inst9|receive_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	asdata => \GPIO3~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(0));

-- Location: FF_X19_Y15_N13
\inst9|receive_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(1));

-- Location: LCCOMB_X19_Y15_N18
\inst9|receive_reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|receive_reg[2]~feeder_combout\ = \inst9|receive_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(1),
	combout => \inst9|receive_reg[2]~feeder_combout\);

-- Location: FF_X19_Y15_N19
\inst9|receive_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	d => \inst9|receive_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(2));

-- Location: LCCOMB_X19_Y15_N16
\inst9|receive_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|receive_reg[3]~feeder_combout\ = \inst9|receive_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(2),
	combout => \inst9|receive_reg[3]~feeder_combout\);

-- Location: FF_X19_Y15_N17
\inst9|receive_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	d => \inst9|receive_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(3));

-- Location: LCCOMB_X19_Y15_N14
\inst9|receive_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|receive_reg[4]~feeder_combout\ = \inst9|receive_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(3),
	combout => \inst9|receive_reg[4]~feeder_combout\);

-- Location: FF_X19_Y15_N15
\inst9|receive_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	d => \inst9|receive_reg[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(4));

-- Location: FF_X19_Y15_N21
\inst9|receive_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(5));

-- Location: LCCOMB_X19_Y15_N2
\inst9|receive_reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|receive_reg[6]~feeder_combout\ = \inst9|receive_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(5),
	combout => \inst9|receive_reg[6]~feeder_combout\);

-- Location: FF_X19_Y15_N3
\inst9|receive_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	d => \inst9|receive_reg[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(6));

-- Location: FF_X19_Y14_N29
\inst9|receive_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(7));

-- Location: LCCOMB_X19_Y14_N2
\inst9|receive_reg[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|receive_reg[8]~feeder_combout\ = \inst9|receive_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(7),
	combout => \inst9|receive_reg[8]~feeder_combout\);

-- Location: FF_X19_Y14_N3
\inst9|receive_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	d => \inst9|receive_reg[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(8));

-- Location: LCCOMB_X19_Y14_N16
\inst9|receive_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|receive_reg[9]~feeder_combout\ = \inst9|receive_reg\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(8),
	combout => \inst9|receive_reg[9]~feeder_combout\);

-- Location: FF_X19_Y14_N17
\inst9|receive_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	d => \inst9|receive_reg[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(9));

-- Location: LCCOMB_X19_Y14_N6
\inst9|receive_reg[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|receive_reg[10]~feeder_combout\ = \inst9|receive_reg\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(9),
	combout => \inst9|receive_reg[10]~feeder_combout\);

-- Location: FF_X19_Y14_N7
\inst9|receive_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	d => \inst9|receive_reg[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(10));

-- Location: LCCOMB_X19_Y14_N20
\inst9|receive_reg[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|receive_reg[11]~feeder_combout\ = \inst9|receive_reg\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(10),
	combout => \inst9|receive_reg[11]~feeder_combout\);

-- Location: FF_X19_Y14_N21
\inst9|receive_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	d => \inst9|receive_reg[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(11));

-- Location: LCCOMB_X19_Y14_N26
\inst9|receive_reg[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|receive_reg[12]~feeder_combout\ = \inst9|receive_reg\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(11),
	combout => \inst9|receive_reg[12]~feeder_combout\);

-- Location: FF_X19_Y14_N27
\inst9|receive_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	d => \inst9|receive_reg[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(12));

-- Location: FF_X19_Y14_N9
\inst9|receive_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(13));

-- Location: FF_X17_Y14_N11
\inst9|receive_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(14));

-- Location: LCCOMB_X17_Y14_N24
\inst9|receive_reg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|receive_reg[15]~feeder_combout\ = \inst9|receive_reg\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(14),
	combout => \inst9|receive_reg[15]~feeder_combout\);

-- Location: FF_X17_Y14_N25
\inst9|receive_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	d => \inst9|receive_reg[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(15));

-- Location: FF_X17_Y14_N31
\inst9|receive_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(16));

-- Location: FF_X17_Y14_N21
\inst9|receive_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(17));

-- Location: FF_X17_Y14_N19
\inst9|receive_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(18));

-- Location: LCCOMB_X16_Y14_N16
\inst9|receive_reg[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|receive_reg[19]~feeder_combout\ = \inst9|receive_reg\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(18),
	combout => \inst9|receive_reg[19]~feeder_combout\);

-- Location: FF_X16_Y14_N17
\inst9|receive_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	d => \inst9|receive_reg[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(19));

-- Location: LCCOMB_X16_Y14_N18
\inst9|receive_reg[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|receive_reg[20]~feeder_combout\ = \inst9|receive_reg\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(19),
	combout => \inst9|receive_reg[20]~feeder_combout\);

-- Location: FF_X16_Y14_N19
\inst9|receive_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	d => \inst9|receive_reg[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(20));

-- Location: LCCOMB_X16_Y14_N20
\inst9|receive_reg[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|receive_reg[21]~feeder_combout\ = \inst9|receive_reg\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(20),
	combout => \inst9|receive_reg[21]~feeder_combout\);

-- Location: FF_X16_Y14_N21
\inst9|receive_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	d => \inst9|receive_reg[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(21));

-- Location: LCCOMB_X16_Y14_N14
\inst9|receive_reg[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|receive_reg[22]~feeder_combout\ = \inst9|receive_reg\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(21),
	combout => \inst9|receive_reg[22]~feeder_combout\);

-- Location: FF_X16_Y14_N15
\inst9|receive_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	d => \inst9|receive_reg[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(22));

-- Location: FF_X16_Y14_N1
\inst9|receive_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(23));

-- Location: LCCOMB_X16_Y14_N26
\inst9|receive_reg[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|receive_reg[24]~feeder_combout\ = \inst9|receive_reg\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(23),
	combout => \inst9|receive_reg[24]~feeder_combout\);

-- Location: FF_X16_Y14_N27
\inst9|receive_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	d => \inst9|receive_reg[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(24));

-- Location: FF_X16_Y14_N29
\inst9|receive_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(25));

-- Location: FF_X17_Y13_N27
\inst9|receive_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(26));

-- Location: FF_X16_Y15_N11
\inst9|receive_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(27));

-- Location: LCCOMB_X16_Y15_N30
\inst9|receive_reg[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|receive_reg[28]~feeder_combout\ = \inst9|receive_reg\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(27),
	combout => \inst9|receive_reg[28]~feeder_combout\);

-- Location: FF_X16_Y15_N31
\inst9|receive_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	d => \inst9|receive_reg[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(28));

-- Location: FF_X16_Y15_N19
\inst9|receive_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(29));

-- Location: LCCOMB_X16_Y15_N22
\inst9|receive_reg[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|receive_reg[30]~feeder_combout\ = \inst9|receive_reg\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(29),
	combout => \inst9|receive_reg[30]~feeder_combout\);

-- Location: FF_X16_Y15_N23
\inst9|receive_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	d => \inst9|receive_reg[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(30));

-- Location: CLKCTRL_G4
\inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X9_Y7_N22
\inst0|ADC_Data[23]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[23]~7_combout\ = (!\inst0|write_state\(3) & (!\inst0|write_state\(4) & ((\inst0|write_state\(2)) # (!\inst0|write_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|write_state\(2),
	datab => \inst0|write_state\(3),
	datac => \inst0|write_state\(1),
	datad => \inst0|write_state\(4),
	combout => \inst0|ADC_Data[23]~7_combout\);

-- Location: LCCOMB_X10_Y7_N14
\inst0|ADC_Data[23]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[23]~2_combout\ = (!\inst0|sample~q\ & (\inst0|init_done~q\ & (!\inst0|start_write~q\ & \inst0|ADC_Data[23]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|sample~q\,
	datab => \inst0|init_done~q\,
	datac => \inst0|start_write~q\,
	datad => \inst0|ADC_Data[23]~7_combout\,
	combout => \inst0|ADC_Data[23]~2_combout\);

-- Location: LCCOMB_X8_Y7_N24
\inst0|ADC_Data[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[7]~4_combout\ = (!\inst0|read_state\(3) & (!\inst0|read_state\(2) & (!\inst0|read_state\(1) & \inst0|ADC_Data[23]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(3),
	datab => \inst0|read_state\(2),
	datac => \inst0|read_state\(1),
	datad => \inst0|ADC_Data[23]~2_combout\,
	combout => \inst0|ADC_Data[7]~4_combout\);

-- Location: LCCOMB_X8_Y7_N28
\inst0|ADC_Data[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[23]~3_combout\ = (\inst0|read_state\(3) & \inst0|read_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(3),
	datac => \inst0|read_state\(0),
	combout => \inst0|ADC_Data[23]~3_combout\);

-- Location: LCCOMB_X8_Y7_N30
\inst0|ADC_Clk_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Clk_en~0_combout\ = (\inst0|ADC_Clk_en~q\ & (((!\inst0|read_state\(2)) # (!\inst0|ADC_Data[23]~3_combout\)) # (!\inst0|ADC_Data[23]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|ADC_Data[23]~2_combout\,
	datab => \inst0|ADC_Data[23]~3_combout\,
	datac => \inst0|ADC_Clk_en~q\,
	datad => \inst0|read_state\(2),
	combout => \inst0|ADC_Clk_en~0_combout\);

-- Location: LCCOMB_X8_Y7_N18
\inst0|ADC_Clk_en~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Clk_en~1_combout\ = (\inst0|ADC_Clk_en~0_combout\) # ((!\inst0|read_state\(0) & \inst0|ADC_Data[7]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(0),
	datab => \inst0|ADC_Data[7]~4_combout\,
	datac => \inst0|ADC_Clk_en~0_combout\,
	combout => \inst0|ADC_Clk_en~1_combout\);

-- Location: FF_X8_Y7_N19
\inst0|ADC_Clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Clk_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Clk_en~q\);

-- Location: FF_X1_Y11_N29
\inst0|ADC_Clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst0|ADC_Clk_en~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Clk~q\);

-- Location: CLKCTRL_G0
\inst0|ADC_Clk~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst0|ADC_Clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst0|ADC_Clk~clkctrl_outclk\);

-- Location: LCCOMB_X21_Y7_N18
\inst6|sample~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst6|sample~feeder_combout\);

-- Location: FF_X21_Y7_N19
\inst6|sample\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|sample~feeder_combout\,
	clrn => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|sample~q\);

-- Location: LCCOMB_X21_Y7_N24
\inst6|sampled~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sampled~feeder_combout\ = \inst6|sample~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|sample~q\,
	combout => \inst6|sampled~feeder_combout\);

-- Location: FF_X21_Y7_N25
\inst6|sampled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|sampled~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|sampled~q\);

-- Location: LCCOMB_X21_Y7_N28
\inst6|Ia~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~34_combout\ = (\inst6|sampled~q\ & !\inst6|sample~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|sampled~q\,
	datad => \inst6|sample~q\,
	combout => \inst6|Ia~34_combout\);

-- Location: LCCOMB_X24_Y7_N20
\inst6|mm~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mm~5_combout\ = (\inst6|sampled~q\ & ((\inst6|downconversion:mm[0]~q\ & ((\inst6|sample~q\))) # (!\inst6|downconversion:mm[0]~q\ & (!\inst6|Equal4~0_combout\ & !\inst6|sample~q\)))) # (!\inst6|sampled~q\ & (((\inst6|downconversion:mm[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal4~0_combout\,
	datab => \inst6|sampled~q\,
	datac => \inst6|downconversion:mm[0]~q\,
	datad => \inst6|sample~q\,
	combout => \inst6|mm~5_combout\);

-- Location: FF_X24_Y7_N21
\inst6|downconversion:mm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mm~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:mm[0]~q\);

-- Location: LCCOMB_X24_Y7_N26
\inst6|mm~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mm~4_combout\ = (\inst6|Ia~34_combout\ & (!\inst6|Equal4~0_combout\ & (\inst6|downconversion:mm[0]~q\ $ (\inst6|downconversion:mm[1]~q\)))) # (!\inst6|Ia~34_combout\ & (((\inst6|downconversion:mm[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal4~0_combout\,
	datab => \inst6|downconversion:mm[0]~q\,
	datac => \inst6|downconversion:mm[1]~q\,
	datad => \inst6|Ia~34_combout\,
	combout => \inst6|mm~4_combout\);

-- Location: FF_X24_Y7_N27
\inst6|downconversion:mm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mm~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:mm[1]~q\);

-- Location: LCCOMB_X24_Y7_N28
\inst6|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add2~0_combout\ = (\inst6|downconversion:mm[0]~q\ & \inst6|downconversion:mm[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:mm[0]~q\,
	datac => \inst6|downconversion:mm[1]~q\,
	combout => \inst6|Add2~0_combout\);

-- Location: LCCOMB_X24_Y7_N8
\inst6|mm~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mm~2_combout\ = (\inst6|Ia~34_combout\ & (!\inst6|Equal4~0_combout\ & (\inst6|downconversion:mm[2]~q\ $ (\inst6|Add2~0_combout\)))) # (!\inst6|Ia~34_combout\ & (((\inst6|downconversion:mm[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal4~0_combout\,
	datab => \inst6|downconversion:mm[2]~q\,
	datac => \inst6|Ia~34_combout\,
	datad => \inst6|Add2~0_combout\,
	combout => \inst6|mm~2_combout\);

-- Location: FF_X24_Y7_N15
\inst6|downconversion:mm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|mm~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:mm[2]~q\);

-- Location: LCCOMB_X24_Y7_N22
\inst6|mm~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mm~3_combout\ = \inst6|downconversion:mm[3]~q\ $ (((\inst6|Ia~34_combout\ & (\inst6|Add2~0_combout\ & \inst6|downconversion:mm[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~34_combout\,
	datab => \inst6|Add2~0_combout\,
	datac => \inst6|downconversion:mm[3]~q\,
	datad => \inst6|downconversion:mm[2]~q\,
	combout => \inst6|mm~3_combout\);

-- Location: FF_X24_Y7_N23
\inst6|downconversion:mm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mm~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:mm[3]~q\);

-- Location: LCCOMB_X24_Y7_N18
\inst6|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal4~0_combout\ = (!\inst6|downconversion:mm[3]~q\ & (\inst6|downconversion:mm[2]~q\ & (\inst6|downconversion:mm[1]~q\ & !\inst6|downconversion:mm[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:mm[3]~q\,
	datab => \inst6|downconversion:mm[2]~q\,
	datac => \inst6|downconversion:mm[1]~q\,
	datad => \inst6|downconversion:mm[0]~q\,
	combout => \inst6|Equal4~0_combout\);

-- Location: FF_X24_Y7_N11
\inst6|clk_out_next\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Equal4~0_combout\,
	sload => VCC,
	ena => \inst6|Ia~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|clk_out_next~q\);

-- Location: FF_X24_Y7_N7
\inst6|clk_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|clk_out_next~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|clk_out~q\);

-- Location: LCCOMB_X25_Y7_N18
\inst9|sample~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|sample~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst9|sample~feeder_combout\);

-- Location: LCCOMB_X18_Y16_N0
\inst9|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|Add1~0_combout\ = \inst9|bitclk:bitcount[0]~q\ $ (VCC)
-- \inst9|Add1~1\ = CARRY(\inst9|bitclk:bitcount[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|bitclk:bitcount[0]~q\,
	datad => VCC,
	combout => \inst9|Add1~0_combout\,
	cout => \inst9|Add1~1\);

-- Location: LCCOMB_X18_Y16_N14
\inst9|bitcount~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|bitcount~4_combout\ = (\inst9|bitclk:bitcount[2]~0_combout\ & ((\inst9|data_reg_1[28]~0_combout\))) # (!\inst9|bitclk:bitcount[2]~0_combout\ & (\inst9|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|bitclk:bitcount[2]~0_combout\,
	datac => \inst9|Add1~0_combout\,
	datad => \inst9|data_reg_1[28]~0_combout\,
	combout => \inst9|bitcount~4_combout\);

-- Location: FF_X18_Y16_N15
\inst9|bitclk:bitcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|bitcount~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|bitclk:bitcount[0]~q\);

-- Location: LCCOMB_X18_Y16_N12
\inst9|data_reg_1[28]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1[28]~0_combout\ = (\inst9|sample~q\) # ((\inst9|Equal1~0_combout\ & (!\inst9|bitclk:bitcount[0]~q\ & !\inst9|bitclk:bitcount[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|sample~q\,
	datab => \inst9|Equal1~0_combout\,
	datac => \inst9|bitclk:bitcount[0]~q\,
	datad => \inst9|bitclk:bitcount[5]~q\,
	combout => \inst9|data_reg_1[28]~0_combout\);

-- Location: LCCOMB_X18_Y16_N2
\inst9|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|Add1~2_combout\ = (\inst9|bitclk:bitcount[1]~q\ & (!\inst9|Add1~1\)) # (!\inst9|bitclk:bitcount[1]~q\ & ((\inst9|Add1~1\) # (GND)))
-- \inst9|Add1~3\ = CARRY((!\inst9|Add1~1\) # (!\inst9|bitclk:bitcount[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst9|bitclk:bitcount[1]~q\,
	datad => VCC,
	cin => \inst9|Add1~1\,
	combout => \inst9|Add1~2_combout\,
	cout => \inst9|Add1~3\);

-- Location: LCCOMB_X18_Y16_N28
\inst9|bitcount~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|bitcount~0_combout\ = (\inst9|bitclk:bitcount[2]~0_combout\ & (\inst9|data_reg_1[28]~0_combout\)) # (!\inst9|bitclk:bitcount[2]~0_combout\ & ((\inst9|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1[28]~0_combout\,
	datab => \inst9|bitclk:bitcount[2]~0_combout\,
	datad => \inst9|Add1~2_combout\,
	combout => \inst9|bitcount~0_combout\);

-- Location: FF_X18_Y16_N29
\inst9|bitclk:bitcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|bitcount~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|bitclk:bitcount[1]~q\);

-- Location: LCCOMB_X18_Y16_N4
\inst9|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|Add1~4_combout\ = (\inst9|bitclk:bitcount[2]~q\ & (\inst9|Add1~3\ $ (GND))) # (!\inst9|bitclk:bitcount[2]~q\ & (!\inst9|Add1~3\ & VCC))
-- \inst9|Add1~5\ = CARRY((\inst9|bitclk:bitcount[2]~q\ & !\inst9|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|bitclk:bitcount[2]~q\,
	datad => VCC,
	cin => \inst9|Add1~3\,
	combout => \inst9|Add1~4_combout\,
	cout => \inst9|Add1~5\);

-- Location: LCCOMB_X18_Y16_N22
\inst9|bitcount~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|bitcount~1_combout\ = (\inst9|bitclk:bitcount[2]~0_combout\ & ((\inst9|data_reg_1[28]~0_combout\))) # (!\inst9|bitclk:bitcount[2]~0_combout\ & (\inst9|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|bitclk:bitcount[2]~0_combout\,
	datac => \inst9|Add1~4_combout\,
	datad => \inst9|data_reg_1[28]~0_combout\,
	combout => \inst9|bitcount~1_combout\);

-- Location: FF_X18_Y16_N23
\inst9|bitclk:bitcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|bitcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|bitclk:bitcount[2]~q\);

-- Location: LCCOMB_X18_Y16_N6
\inst9|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|Add1~6_combout\ = (\inst9|bitclk:bitcount[3]~q\ & (!\inst9|Add1~5\)) # (!\inst9|bitclk:bitcount[3]~q\ & ((\inst9|Add1~5\) # (GND)))
-- \inst9|Add1~7\ = CARRY((!\inst9|Add1~5\) # (!\inst9|bitclk:bitcount[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst9|bitclk:bitcount[3]~q\,
	datad => VCC,
	cin => \inst9|Add1~5\,
	combout => \inst9|Add1~6_combout\,
	cout => \inst9|Add1~7\);

-- Location: LCCOMB_X18_Y16_N24
\inst9|bitcount~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|bitcount~2_combout\ = (\inst9|bitclk:bitcount[2]~0_combout\ & ((\inst9|data_reg_1[28]~0_combout\))) # (!\inst9|bitclk:bitcount[2]~0_combout\ & (\inst9|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|bitclk:bitcount[2]~0_combout\,
	datac => \inst9|Add1~6_combout\,
	datad => \inst9|data_reg_1[28]~0_combout\,
	combout => \inst9|bitcount~2_combout\);

-- Location: FF_X18_Y16_N25
\inst9|bitclk:bitcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|bitcount~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|bitclk:bitcount[3]~q\);

-- Location: LCCOMB_X18_Y16_N20
\inst9|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|Equal1~0_combout\ = (\inst9|bitclk:bitcount[2]~q\ & (\inst9|bitclk:bitcount[3]~q\ & (\inst9|bitclk:bitcount[4]~q\ & \inst9|bitclk:bitcount[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|bitclk:bitcount[2]~q\,
	datab => \inst9|bitclk:bitcount[3]~q\,
	datac => \inst9|bitclk:bitcount[4]~q\,
	datad => \inst9|bitclk:bitcount[1]~q\,
	combout => \inst9|Equal1~0_combout\);

-- Location: LCCOMB_X19_Y13_N28
\inst9|sample_rst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|sample_rst~0_combout\ = (\inst9|sample_rst~q\ & (((!\inst9|bitclk:bitcount[0]~q\) # (!\inst9|Equal1~0_combout\)) # (!\inst9|bitclk:bitcount[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|bitclk:bitcount[5]~q\,
	datab => \inst9|sample_rst~q\,
	datac => \inst9|Equal1~0_combout\,
	datad => \inst9|bitclk:bitcount[0]~q\,
	combout => \inst9|sample_rst~0_combout\);

-- Location: LCCOMB_X25_Y7_N24
\inst9|sample_rst~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|sample_rst~feeder_combout\ = \inst9|sample_rst~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|sample_rst~0_combout\,
	combout => \inst9|sample_rst~feeder_combout\);

-- Location: FF_X25_Y7_N25
\inst9|sample_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|sample_rst~feeder_combout\,
	asdata => VCC,
	sload => \inst9|sample~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|sample_rst~q\);

-- Location: FF_X25_Y7_N19
\inst9|sample\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6|clk_out~q\,
	d => \inst9|sample~feeder_combout\,
	clrn => \inst9|ALT_INV_sample_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|sample~q\);

-- Location: LCCOMB_X18_Y16_N18
\inst9|bitclk:bitcount[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|bitclk:bitcount[2]~0_combout\ = (\inst9|sample~q\) # ((\inst9|Equal1~0_combout\ & ((\inst9|bitclk:bitcount[0]~q\) # (!\inst9|bitclk:bitcount[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|sample~q\,
	datab => \inst9|Equal1~0_combout\,
	datac => \inst9|bitclk:bitcount[0]~q\,
	datad => \inst9|bitclk:bitcount[5]~q\,
	combout => \inst9|bitclk:bitcount[2]~0_combout\);

-- Location: LCCOMB_X18_Y16_N8
\inst9|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|Add1~8_combout\ = (\inst9|bitclk:bitcount[4]~q\ & (\inst9|Add1~7\ $ (GND))) # (!\inst9|bitclk:bitcount[4]~q\ & (!\inst9|Add1~7\ & VCC))
-- \inst9|Add1~9\ = CARRY((\inst9|bitclk:bitcount[4]~q\ & !\inst9|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|bitclk:bitcount[4]~q\,
	datad => VCC,
	cin => \inst9|Add1~7\,
	combout => \inst9|Add1~8_combout\,
	cout => \inst9|Add1~9\);

-- Location: LCCOMB_X18_Y16_N26
\inst9|bitcount~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|bitcount~3_combout\ = (\inst9|bitclk:bitcount[2]~0_combout\ & ((\inst9|data_reg_1[28]~0_combout\))) # (!\inst9|bitclk:bitcount[2]~0_combout\ & (\inst9|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|bitclk:bitcount[2]~0_combout\,
	datac => \inst9|Add1~8_combout\,
	datad => \inst9|data_reg_1[28]~0_combout\,
	combout => \inst9|bitcount~3_combout\);

-- Location: FF_X18_Y16_N27
\inst9|bitclk:bitcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|bitcount~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|bitclk:bitcount[4]~q\);

-- Location: LCCOMB_X18_Y16_N10
\inst9|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|Add1~10_combout\ = \inst9|Add1~9\ $ (\inst9|bitclk:bitcount[5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst9|bitclk:bitcount[5]~q\,
	cin => \inst9|Add1~9\,
	combout => \inst9|Add1~10_combout\);

-- Location: LCCOMB_X18_Y16_N30
\inst9|bitcount~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|bitcount~5_combout\ = (\inst9|sample~q\) # ((\inst9|Equal1~0_combout\ & (\inst9|bitclk:bitcount[0]~q\ & !\inst9|bitclk:bitcount[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|sample~q\,
	datab => \inst9|Equal1~0_combout\,
	datac => \inst9|bitclk:bitcount[0]~q\,
	datad => \inst9|bitclk:bitcount[5]~q\,
	combout => \inst9|bitcount~5_combout\);

-- Location: LCCOMB_X18_Y16_N16
\inst9|bitcount~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|bitcount~6_combout\ = (\inst9|bitcount~5_combout\) # ((\inst9|Add1~10_combout\ & !\inst9|bitclk:bitcount[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|Add1~10_combout\,
	datab => \inst9|bitclk:bitcount[2]~0_combout\,
	datac => \inst9|bitcount~5_combout\,
	combout => \inst9|bitcount~6_combout\);

-- Location: FF_X18_Y16_N17
\inst9|bitclk:bitcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|bitcount~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|bitclk:bitcount[5]~q\);

-- Location: LCCOMB_X19_Y13_N18
\inst9|data_received_l[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[31]~0_combout\ = (!\inst9|bitclk:bitcount[5]~q\ & (!\inst9|sample~q\ & (\inst9|Equal1~0_combout\ & \inst9|bitclk:bitcount[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|bitclk:bitcount[5]~q\,
	datab => \inst9|sample~q\,
	datac => \inst9|Equal1~0_combout\,
	datad => \inst9|bitclk:bitcount[0]~q\,
	combout => \inst9|data_received_l[31]~0_combout\);

-- Location: FF_X16_Y15_N13
\inst9|data_received_l[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(30),
	sload => VCC,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(30));

-- Location: LCCOMB_X16_Y15_N16
\inst9|data_received_l[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[27]~feeder_combout\ = \inst9|receive_reg\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(27),
	combout => \inst9|data_received_l[27]~feeder_combout\);

-- Location: FF_X16_Y15_N17
\inst9|data_received_l[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[27]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(27));

-- Location: LCCOMB_X16_Y14_N2
\inst9|data_received_l[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[23]~feeder_combout\ = \inst9|receive_reg\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(23),
	combout => \inst9|data_received_l[23]~feeder_combout\);

-- Location: FF_X16_Y14_N3
\inst9|data_received_l[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[23]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(23));

-- Location: LCCOMB_X18_Y14_N18
\inst9|data_received_l[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[17]~feeder_combout\ = \inst9|receive_reg\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|receive_reg\(17),
	combout => \inst9|data_received_l[17]~feeder_combout\);

-- Location: FF_X18_Y14_N19
\inst9|data_received_l[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[17]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(17));

-- Location: LCCOMB_X16_Y15_N24
\inst9|data_received_l[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[29]~feeder_combout\ = \inst9|receive_reg\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(29),
	combout => \inst9|data_received_l[29]~feeder_combout\);

-- Location: FF_X16_Y15_N25
\inst9|data_received_l[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[29]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(29));

-- Location: FF_X16_Y15_N5
\inst9|data_received_l[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(28),
	sload => VCC,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(28));

-- Location: LCCOMB_X18_Y14_N4
\inst9|data_received_l[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[16]~feeder_combout\ = \inst9|receive_reg\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|receive_reg\(16),
	combout => \inst9|data_received_l[16]~feeder_combout\);

-- Location: FF_X18_Y14_N5
\inst9|data_received_l[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[16]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(16));

-- Location: LCCOMB_X12_Y17_N6
\inst4|data_to_codec[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[0]~30_combout\ = (\inst4|data_transfer:FS_delay~q\ & \inst9|data_received_l\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst9|data_received_l\(16),
	combout => \inst4|data_to_codec[0]~30_combout\);

-- Location: FF_X12_Y17_N7
\inst4|data_to_codec[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[0]~30_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(0));

-- Location: LCCOMB_X12_Y17_N24
\inst4|data_to_codec[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[1]~29_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst9|data_received_l\(17))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_received_l\(17),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst4|data_to_codec\(0),
	combout => \inst4|data_to_codec[1]~29_combout\);

-- Location: FF_X1_Y18_N23
\inst4|data_to_codec[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	asdata => \inst4|data_to_codec[1]~29_combout\,
	sload => VCC,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(1));

-- Location: LCCOMB_X16_Y14_N24
\inst9|data_received_l[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[18]~feeder_combout\ = \inst9|receive_reg\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(18),
	combout => \inst9|data_received_l[18]~feeder_combout\);

-- Location: FF_X16_Y14_N25
\inst9|data_received_l[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[18]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(18));

-- Location: LCCOMB_X12_Y17_N4
\inst4|data_to_codec[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[2]~28_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(18)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_transfer:FS_delay~q\,
	datab => \inst4|data_to_codec\(1),
	datad => \inst9|data_received_l\(18),
	combout => \inst4|data_to_codec[2]~28_combout\);

-- Location: FF_X2_Y18_N13
\inst4|data_to_codec[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	asdata => \inst4|data_to_codec[2]~28_combout\,
	sload => VCC,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(2));

-- Location: LCCOMB_X16_Y14_N10
\inst9|data_received_l[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[19]~feeder_combout\ = \inst9|receive_reg\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(19),
	combout => \inst9|data_received_l[19]~feeder_combout\);

-- Location: FF_X16_Y14_N11
\inst9|data_received_l[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[19]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(19));

-- Location: LCCOMB_X11_Y17_N14
\inst4|data_to_codec[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[3]~27_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(19)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_transfer:FS_delay~q\,
	datac => \inst4|data_to_codec\(2),
	datad => \inst9|data_received_l\(19),
	combout => \inst4|data_to_codec[3]~27_combout\);

-- Location: FF_X11_Y17_N15
\inst4|data_to_codec[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[3]~27_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(3));

-- Location: LCCOMB_X16_Y14_N12
\inst9|data_received_l[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[20]~feeder_combout\ = \inst9|receive_reg\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(20),
	combout => \inst9|data_received_l[20]~feeder_combout\);

-- Location: FF_X16_Y14_N13
\inst9|data_received_l[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[20]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(20));

-- Location: LCCOMB_X12_Y17_N2
\inst4|data_to_codec[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[4]~26_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(20)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(3),
	datab => \inst9|data_received_l\(20),
	datac => \inst4|data_transfer:FS_delay~q\,
	combout => \inst4|data_to_codec[4]~26_combout\);

-- Location: LCCOMB_X5_Y18_N24
\inst4|data_to_codec[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[4]~feeder_combout\ = \inst4|data_to_codec[4]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|data_to_codec[4]~26_combout\,
	combout => \inst4|data_to_codec[4]~feeder_combout\);

-- Location: FF_X5_Y18_N25
\inst4|data_to_codec[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[4]~feeder_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(4));

-- Location: LCCOMB_X16_Y14_N6
\inst9|data_received_l[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[21]~feeder_combout\ = \inst9|receive_reg\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(21),
	combout => \inst9|data_received_l[21]~feeder_combout\);

-- Location: FF_X16_Y14_N7
\inst9|data_received_l[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[21]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(21));

-- Location: LCCOMB_X12_Y17_N16
\inst4|data_to_codec[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[5]~25_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(21)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(4),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst9|data_received_l\(21),
	combout => \inst4|data_to_codec[5]~25_combout\);

-- Location: FF_X1_Y18_N21
\inst4|data_to_codec[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	asdata => \inst4|data_to_codec[5]~25_combout\,
	sload => VCC,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(5));

-- Location: FF_X16_Y14_N9
\inst9|data_received_l[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(22),
	sload => VCC,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(22));

-- Location: LCCOMB_X1_Y18_N10
\inst4|data_to_codec[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[6]~24_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(22)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_to_codec\(5),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst9|data_received_l\(22),
	combout => \inst4|data_to_codec[6]~24_combout\);

-- Location: FF_X1_Y18_N11
\inst4|data_to_codec[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[6]~24_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(6));

-- Location: LCCOMB_X1_Y18_N24
\inst4|data_to_codec[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[7]~23_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst9|data_received_l\(23))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_transfer:FS_delay~q\,
	datac => \inst9|data_received_l\(23),
	datad => \inst4|data_to_codec\(6),
	combout => \inst4|data_to_codec[7]~23_combout\);

-- Location: FF_X1_Y18_N25
\inst4|data_to_codec[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[7]~23_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(7));

-- Location: FF_X16_Y14_N5
\inst9|data_received_l[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(24),
	sload => VCC,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(24));

-- Location: LCCOMB_X1_Y18_N14
\inst4|data_to_codec[8]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[8]~22_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(24)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_to_codec\(7),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst9|data_received_l\(24),
	combout => \inst4|data_to_codec[8]~22_combout\);

-- Location: FF_X1_Y18_N15
\inst4|data_to_codec[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[8]~22_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(8));

-- Location: LCCOMB_X16_Y14_N22
\inst9|data_received_l[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[25]~feeder_combout\ = \inst9|receive_reg\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(25),
	combout => \inst9|data_received_l[25]~feeder_combout\);

-- Location: FF_X16_Y14_N23
\inst9|data_received_l[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[25]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(25));

-- Location: LCCOMB_X9_Y18_N8
\inst4|data_to_codec[9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[9]~21_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(25)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(8),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst9|data_received_l\(25),
	combout => \inst4|data_to_codec[9]~21_combout\);

-- Location: FF_X1_Y18_N13
\inst4|data_to_codec[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	asdata => \inst4|data_to_codec[9]~21_combout\,
	sload => VCC,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(9));

-- Location: FF_X16_Y15_N29
\inst9|data_received_l[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(26),
	sload => VCC,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(26));

-- Location: LCCOMB_X1_Y18_N28
\inst4|data_to_codec[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[10]~20_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(26)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(9),
	datab => \inst4|data_transfer:FS_delay~q\,
	datad => \inst9|data_received_l\(26),
	combout => \inst4|data_to_codec[10]~20_combout\);

-- Location: FF_X1_Y18_N29
\inst4|data_to_codec[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[10]~20_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(10));

-- Location: LCCOMB_X6_Y18_N18
\inst4|data_to_codec[11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[11]~19_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst9|data_received_l\(27))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_transfer:FS_delay~q\,
	datac => \inst9|data_received_l\(27),
	datad => \inst4|data_to_codec\(10),
	combout => \inst4|data_to_codec[11]~19_combout\);

-- Location: FF_X2_Y18_N11
\inst4|data_to_codec[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	asdata => \inst4|data_to_codec[11]~19_combout\,
	sload => VCC,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(11));

-- Location: LCCOMB_X2_Y18_N24
\inst4|data_to_codec[12]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[12]~18_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst9|data_received_l\(28))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_transfer:FS_delay~q\,
	datac => \inst9|data_received_l\(28),
	datad => \inst4|data_to_codec\(11),
	combout => \inst4|data_to_codec[12]~18_combout\);

-- Location: FF_X2_Y18_N25
\inst4|data_to_codec[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[12]~18_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(12));

-- Location: LCCOMB_X6_Y18_N16
\inst4|data_to_codec[13]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[13]~17_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst9|data_received_l\(29))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_transfer:FS_delay~q\,
	datab => \inst9|data_received_l\(29),
	datad => \inst4|data_to_codec\(12),
	combout => \inst4|data_to_codec[13]~17_combout\);

-- Location: LCCOMB_X2_Y18_N22
\inst4|data_to_codec[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[13]~feeder_combout\ = \inst4|data_to_codec[13]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|data_to_codec[13]~17_combout\,
	combout => \inst4|data_to_codec[13]~feeder_combout\);

-- Location: FF_X2_Y18_N23
\inst4|data_to_codec[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[13]~feeder_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(13));

-- Location: LCCOMB_X1_Y18_N26
\inst4|data_to_codec[14]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[14]~16_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst9|data_received_l\(30))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_received_l\(30),
	datab => \inst4|data_transfer:FS_delay~q\,
	datad => \inst4|data_to_codec\(13),
	combout => \inst4|data_to_codec[14]~16_combout\);

-- Location: FF_X1_Y18_N27
\inst4|data_to_codec[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[14]~16_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(14));

-- Location: FF_X16_Y15_N27
\inst9|receive_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|receive_reg\(31));

-- Location: FF_X16_Y15_N9
\inst9|data_received_l[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(31),
	sload => VCC,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(31));

-- Location: LCCOMB_X1_Y18_N0
\inst4|data_to_codec[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[15]~15_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(31)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(14),
	datab => \inst4|data_transfer:FS_delay~q\,
	datac => \inst9|data_received_l\(31),
	combout => \inst4|data_to_codec[15]~15_combout\);

-- Location: FF_X1_Y18_N1
\inst4|data_to_codec[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[15]~15_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(15));

-- Location: LCCOMB_X12_Y17_N22
\inst4|data_to_codec[16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[16]~14_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(16)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_to_codec\(15),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst9|data_received_l\(16),
	combout => \inst4|data_to_codec[16]~14_combout\);

-- Location: FF_X4_Y18_N13
\inst4|data_to_codec[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	asdata => \inst4|data_to_codec[16]~14_combout\,
	sload => VCC,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(16));

-- Location: LCCOMB_X4_Y18_N30
\inst4|data_to_codec[17]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[17]~13_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst9|data_received_l\(17))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_transfer:FS_delay~q\,
	datac => \inst9|data_received_l\(17),
	datad => \inst4|data_to_codec\(16),
	combout => \inst4|data_to_codec[17]~13_combout\);

-- Location: FF_X1_Y17_N5
\inst4|data_to_codec[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	asdata => \inst4|data_to_codec[17]~13_combout\,
	sload => VCC,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(17));

-- Location: LCCOMB_X12_Y17_N20
\inst4|data_to_codec[18]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[18]~12_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(18)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(17),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst9|data_received_l\(18),
	combout => \inst4|data_to_codec[18]~12_combout\);

-- Location: LCCOMB_X1_Y17_N2
\inst4|data_to_codec[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[18]~feeder_combout\ = \inst4|data_to_codec[18]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|data_to_codec[18]~12_combout\,
	combout => \inst4|data_to_codec[18]~feeder_combout\);

-- Location: FF_X1_Y17_N3
\inst4|data_to_codec[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[18]~feeder_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(18));

-- Location: LCCOMB_X12_Y17_N10
\inst4|data_to_codec[19]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[19]~11_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(19)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_transfer:FS_delay~q\,
	datac => \inst4|data_to_codec\(18),
	datad => \inst9|data_received_l\(19),
	combout => \inst4|data_to_codec[19]~11_combout\);

-- Location: FF_X4_Y18_N27
\inst4|data_to_codec[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	asdata => \inst4|data_to_codec[19]~11_combout\,
	sload => VCC,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(19));

-- Location: LCCOMB_X12_Y17_N0
\inst4|data_to_codec[20]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[20]~10_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(20)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(19),
	datab => \inst9|data_received_l\(20),
	datac => \inst4|data_transfer:FS_delay~q\,
	combout => \inst4|data_to_codec[20]~10_combout\);

-- Location: LCCOMB_X1_Y18_N6
\inst4|data_to_codec[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[20]~feeder_combout\ = \inst4|data_to_codec[20]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|data_to_codec[20]~10_combout\,
	combout => \inst4|data_to_codec[20]~feeder_combout\);

-- Location: FF_X1_Y18_N7
\inst4|data_to_codec[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[20]~feeder_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(20));

-- Location: LCCOMB_X1_Y18_N4
\inst4|data_to_codec[21]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[21]~9_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(21)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(20),
	datab => \inst9|data_received_l\(21),
	datac => \inst4|data_transfer:FS_delay~q\,
	combout => \inst4|data_to_codec[21]~9_combout\);

-- Location: FF_X1_Y18_N5
\inst4|data_to_codec[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[21]~9_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(21));

-- Location: LCCOMB_X1_Y18_N18
\inst4|data_to_codec[22]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[22]~8_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(22)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_to_codec\(21),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst9|data_received_l\(22),
	combout => \inst4|data_to_codec[22]~8_combout\);

-- Location: FF_X1_Y18_N19
\inst4|data_to_codec[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[22]~8_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(22));

-- Location: LCCOMB_X1_Y18_N16
\inst4|data_to_codec[23]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[23]~7_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst9|data_received_l\(23))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_transfer:FS_delay~q\,
	datac => \inst9|data_received_l\(23),
	datad => \inst4|data_to_codec\(22),
	combout => \inst4|data_to_codec[23]~7_combout\);

-- Location: FF_X1_Y18_N17
\inst4|data_to_codec[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[23]~7_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(23));

-- Location: LCCOMB_X1_Y18_N30
\inst4|data_to_codec[24]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[24]~6_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(24)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_to_codec\(23),
	datac => \inst4|data_transfer:FS_delay~q\,
	datad => \inst9|data_received_l\(24),
	combout => \inst4|data_to_codec[24]~6_combout\);

-- Location: FF_X1_Y18_N31
\inst4|data_to_codec[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[24]~6_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(24));

-- Location: LCCOMB_X11_Y17_N4
\inst4|data_to_codec[25]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[25]~5_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(25)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(24),
	datab => \inst4|data_transfer:FS_delay~q\,
	datad => \inst9|data_received_l\(25),
	combout => \inst4|data_to_codec[25]~5_combout\);

-- Location: LCCOMB_X4_Y18_N24
\inst4|data_to_codec[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[25]~feeder_combout\ = \inst4|data_to_codec[25]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|data_to_codec[25]~5_combout\,
	combout => \inst4|data_to_codec[25]~feeder_combout\);

-- Location: FF_X4_Y18_N25
\inst4|data_to_codec[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[25]~feeder_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(25));

-- Location: LCCOMB_X1_Y18_N2
\inst4|data_to_codec[26]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[26]~4_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(26)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(25),
	datab => \inst4|data_transfer:FS_delay~q\,
	datad => \inst9|data_received_l\(26),
	combout => \inst4|data_to_codec[26]~4_combout\);

-- Location: FF_X1_Y18_N3
\inst4|data_to_codec[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[26]~4_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(26));

-- Location: LCCOMB_X1_Y18_N12
\inst4|data_to_codec[27]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[27]~3_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst9|data_received_l\(27))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_received_l\(27),
	datab => \inst4|data_transfer:FS_delay~q\,
	datad => \inst4|data_to_codec\(26),
	combout => \inst4|data_to_codec[27]~3_combout\);

-- Location: LCCOMB_X2_Y18_N28
\inst4|data_to_codec[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[27]~feeder_combout\ = \inst4|data_to_codec[27]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|data_to_codec[27]~3_combout\,
	combout => \inst4|data_to_codec[27]~feeder_combout\);

-- Location: FF_X2_Y18_N29
\inst4|data_to_codec[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[27]~feeder_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(27));

-- Location: LCCOMB_X6_Y17_N16
\inst4|data_to_codec[28]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[28]~2_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(28)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(27),
	datab => \inst4|data_transfer:FS_delay~q\,
	datac => \inst9|data_received_l\(28),
	combout => \inst4|data_to_codec[28]~2_combout\);

-- Location: LCCOMB_X1_Y17_N0
\inst4|data_to_codec[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[28]~feeder_combout\ = \inst4|data_to_codec[28]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|data_to_codec[28]~2_combout\,
	combout => \inst4|data_to_codec[28]~feeder_combout\);

-- Location: FF_X1_Y17_N1
\inst4|data_to_codec[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[28]~feeder_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(28));

-- Location: LCCOMB_X2_Y18_N2
\inst4|data_to_codec[29]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[29]~1_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(29)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_transfer:FS_delay~q\,
	datac => \inst4|data_to_codec\(28),
	datad => \inst9|data_received_l\(29),
	combout => \inst4|data_to_codec[29]~1_combout\);

-- Location: FF_X2_Y18_N3
\inst4|data_to_codec[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[29]~1_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(29));

-- Location: LCCOMB_X11_Y17_N10
\inst4|data_to_codec[30]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[30]~0_combout\ = (\inst4|data_transfer:FS_delay~q\ & (\inst9|data_received_l\(30))) # (!\inst4|data_transfer:FS_delay~q\ & ((\inst4|data_to_codec\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst4|data_transfer:FS_delay~q\,
	datac => \inst9|data_received_l\(30),
	datad => \inst4|data_to_codec\(29),
	combout => \inst4|data_to_codec[30]~0_combout\);

-- Location: LCCOMB_X2_Y18_N8
\inst4|data_to_codec[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|data_to_codec[30]~feeder_combout\ = \inst4|data_to_codec[30]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst4|data_to_codec[30]~0_combout\,
	combout => \inst4|data_to_codec[30]~feeder_combout\);

-- Location: FF_X2_Y18_N9
\inst4|data_to_codec[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	d => \inst4|data_to_codec[30]~feeder_combout\,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|data_to_codec\(30));

-- Location: LCCOMB_X11_Y17_N0
\inst4|DIN~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|DIN~0_combout\ = (\inst4|data_transfer:FS_delay~q\ & ((\inst9|data_received_l\(31)))) # (!\inst4|data_transfer:FS_delay~q\ & (\inst4|data_to_codec\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|data_to_codec\(30),
	datab => \inst4|data_transfer:FS_delay~q\,
	datac => \inst9|data_received_l\(31),
	combout => \inst4|DIN~0_combout\);

-- Location: FF_X3_Y18_N9
\inst4|DIN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CODEC_SCLK~input_o\,
	asdata => \inst4|DIN~0_combout\,
	sload => VCC,
	ena => \inst4|init_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|DIN~q\);

-- Location: LCCOMB_X12_Y10_N8
\inst4|SCL~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SCL~4_combout\ = (\inst4|clk_I2C\(0) & (\inst4|SCL~q\)) # (!\inst4|clk_I2C\(0) & ((\inst4|clk_I2C\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|clk_I2C\(0),
	datac => \inst4|SCL~q\,
	datad => \inst4|clk_I2C\(1),
	combout => \inst4|SCL~4_combout\);

-- Location: LCCOMB_X12_Y10_N30
\inst4|SCL~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SCL~5_combout\ = (\inst4|I2C_state\(1) & ((\inst4|I2C_state\(2) & (\inst4|SCL~4_combout\)) # (!\inst4|I2C_state\(2) & ((\inst4|SCL~q\))))) # (!\inst4|I2C_state\(1) & ((\inst4|SCL~4_combout\) # ((\inst4|I2C_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|I2C_state\(1),
	datab => \inst4|SCL~4_combout\,
	datac => \inst4|SCL~q\,
	datad => \inst4|I2C_state\(2),
	combout => \inst4|SCL~5_combout\);

-- Location: LCCOMB_X12_Y10_N26
\inst4|SCL~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst4|SCL~6_combout\ = (\inst4|I2C_state\(0) & (\inst4|SCL~5_combout\)) # (!\inst4|I2C_state\(0) & ((\inst4|I2C_state\(1) & (\inst4|SCL~5_combout\)) # (!\inst4|I2C_state\(1) & ((\inst4|SCL~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|SCL~5_combout\,
	datab => \inst4|I2C_state\(0),
	datac => \inst4|SCL~q\,
	datad => \inst4|I2C_state\(1),
	combout => \inst4|SCL~6_combout\);

-- Location: FF_X12_Y10_N27
\inst4|SCL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst4|clk_counter[7]~clkctrl_outclk\,
	d => \inst4|SCL~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|SCL~q\);

-- Location: LCCOMB_X18_Y17_N2
\inst3|p0:sel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|p0:sel~0_combout\ = !\inst3|p0:sel~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst3|p0:sel~q\,
	combout => \inst3|p0:sel~0_combout\);

-- Location: FF_X18_Y17_N3
\inst3|p0:sel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|p0:sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|p0:sel~q\);

-- Location: LCCOMB_X18_Y17_N6
\inst3|A_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|A_clk~0_combout\ = !\inst3|p0:sel~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|p0:sel~q\,
	combout => \inst3|A_clk~0_combout\);

-- Location: LCCOMB_X26_Y17_N30
\inst3|A_clk~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|A_clk~feeder_combout\ = \inst3|A_clk~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|A_clk~0_combout\,
	combout => \inst3|A_clk~feeder_combout\);

-- Location: FF_X26_Y17_N31
\inst3|A_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|A_clk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|A_clk~q\);

-- Location: CLKCTRL_G5
\inst3|A_clk~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst3|A_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst3|A_clk~clkctrl_outclk\);

-- Location: LCCOMB_X24_Y21_N0
\inst3|RESETIQ~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|RESETIQ~0_combout\ = (\inst3|RESETIQ~q\) # ((\inst1|POR\(0) & \inst1|POR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|POR\(0),
	datac => \inst3|RESETIQ~q\,
	datad => \inst1|POR\(1),
	combout => \inst3|RESETIQ~0_combout\);

-- Location: FF_X24_Y21_N1
\inst3|RESETIQ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|ALT_INV_A_clk~clkctrl_outclk\,
	d => \inst3|RESETIQ~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|RESETIQ~q\);

-- Location: LCCOMB_X6_Y8_N28
\inst1|counter[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[10]~34_combout\ = (\inst1|counter\(10) & (!\inst1|counter[9]~33\)) # (!\inst1|counter\(10) & ((\inst1|counter[9]~33\) # (GND)))
-- \inst1|counter[10]~35\ = CARRY((!\inst1|counter[9]~33\) # (!\inst1|counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(10),
	datad => VCC,
	cin => \inst1|counter[9]~33\,
	combout => \inst1|counter[10]~34_combout\,
	cout => \inst1|counter[10]~35\);

-- Location: LCCOMB_X6_Y8_N2
\inst1|counter[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[10]~feeder_combout\ = \inst1|counter[10]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|counter[10]~34_combout\,
	combout => \inst1|counter[10]~feeder_combout\);

-- Location: FF_X6_Y8_N3
\inst1|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst1|counter[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(10));

-- Location: LCCOMB_X6_Y8_N30
\inst1|counter[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[11]~36_combout\ = (\inst1|counter\(11) & (\inst1|counter[10]~35\ $ (GND))) # (!\inst1|counter\(11) & (!\inst1|counter[10]~35\ & VCC))
-- \inst1|counter[11]~37\ = CARRY((\inst1|counter\(11) & !\inst1|counter[10]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(11),
	datad => VCC,
	cin => \inst1|counter[10]~35\,
	combout => \inst1|counter[11]~36_combout\,
	cout => \inst1|counter[11]~37\);

-- Location: FF_X6_Y8_N9
\inst1|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst1|counter[11]~36_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(11));

-- Location: LCCOMB_X6_Y7_N0
\inst1|counter[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[12]~38_combout\ = (\inst1|counter\(12) & (!\inst1|counter[11]~37\)) # (!\inst1|counter\(12) & ((\inst1|counter[11]~37\) # (GND)))
-- \inst1|counter[12]~39\ = CARRY((!\inst1|counter[11]~37\) # (!\inst1|counter\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter\(12),
	datad => VCC,
	cin => \inst1|counter[11]~37\,
	combout => \inst1|counter[12]~38_combout\,
	cout => \inst1|counter[12]~39\);

-- Location: FF_X6_Y7_N23
\inst1|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst1|counter[12]~38_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(12));

-- Location: LCCOMB_X6_Y7_N2
\inst1|counter[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[13]~40_combout\ = (\inst1|counter\(13) & (\inst1|counter[12]~39\ $ (GND))) # (!\inst1|counter\(13) & (!\inst1|counter[12]~39\ & VCC))
-- \inst1|counter[13]~41\ = CARRY((\inst1|counter\(13) & !\inst1|counter[12]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(13),
	datad => VCC,
	cin => \inst1|counter[12]~39\,
	combout => \inst1|counter[13]~40_combout\,
	cout => \inst1|counter[13]~41\);

-- Location: FF_X6_Y7_N29
\inst1|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst1|counter[13]~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(13));

-- Location: LCCOMB_X6_Y7_N4
\inst1|counter[14]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[14]~42_combout\ = (\inst1|counter\(14) & (!\inst1|counter[13]~41\)) # (!\inst1|counter\(14) & ((\inst1|counter[13]~41\) # (GND)))
-- \inst1|counter[14]~43\ = CARRY((!\inst1|counter[13]~41\) # (!\inst1|counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter\(14),
	datad => VCC,
	cin => \inst1|counter[13]~41\,
	combout => \inst1|counter[14]~42_combout\,
	cout => \inst1|counter[14]~43\);

-- Location: LCCOMB_X6_Y7_N26
\inst1|counter[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[14]~feeder_combout\ = \inst1|counter[14]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|counter[14]~42_combout\,
	combout => \inst1|counter[14]~feeder_combout\);

-- Location: FF_X6_Y7_N27
\inst1|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst1|counter[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(14));

-- Location: LCCOMB_X6_Y7_N6
\inst1|counter[15]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[15]~44_combout\ = (\inst1|counter\(15) & (\inst1|counter[14]~43\ $ (GND))) # (!\inst1|counter\(15) & (!\inst1|counter[14]~43\ & VCC))
-- \inst1|counter[15]~45\ = CARRY((\inst1|counter\(15) & !\inst1|counter[14]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(15),
	datad => VCC,
	cin => \inst1|counter[14]~43\,
	combout => \inst1|counter[15]~44_combout\,
	cout => \inst1|counter[15]~45\);

-- Location: FF_X6_Y7_N3
\inst1|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst1|counter[15]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(15));

-- Location: LCCOMB_X6_Y7_N8
\inst1|counter[16]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[16]~46_combout\ = (\inst1|counter\(16) & (!\inst1|counter[15]~45\)) # (!\inst1|counter\(16) & ((\inst1|counter[15]~45\) # (GND)))
-- \inst1|counter[16]~47\ = CARRY((!\inst1|counter[15]~45\) # (!\inst1|counter\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter\(16),
	datad => VCC,
	cin => \inst1|counter[15]~45\,
	combout => \inst1|counter[16]~46_combout\,
	cout => \inst1|counter[16]~47\);

-- Location: FF_X6_Y7_N11
\inst1|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst1|counter[16]~46_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(16));

-- Location: LCCOMB_X6_Y7_N10
\inst1|counter[17]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[17]~48_combout\ = (\inst1|counter\(17) & (\inst1|counter[16]~47\ $ (GND))) # (!\inst1|counter\(17) & (!\inst1|counter[16]~47\ & VCC))
-- \inst1|counter[17]~49\ = CARRY((\inst1|counter\(17) & !\inst1|counter[16]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(17),
	datad => VCC,
	cin => \inst1|counter[16]~47\,
	combout => \inst1|counter[17]~48_combout\,
	cout => \inst1|counter[17]~49\);

-- Location: FF_X6_Y7_N25
\inst1|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst1|counter[17]~48_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(17));

-- Location: LCCOMB_X6_Y7_N12
\inst1|counter[18]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[18]~50_combout\ = (\inst1|counter\(18) & (!\inst1|counter[17]~49\)) # (!\inst1|counter\(18) & ((\inst1|counter[17]~49\) # (GND)))
-- \inst1|counter[18]~51\ = CARRY((!\inst1|counter[17]~49\) # (!\inst1|counter\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(18),
	datad => VCC,
	cin => \inst1|counter[17]~49\,
	combout => \inst1|counter[18]~50_combout\,
	cout => \inst1|counter[18]~51\);

-- Location: FF_X6_Y7_N19
\inst1|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst1|counter[18]~50_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(18));

-- Location: LCCOMB_X6_Y7_N14
\inst1|counter[19]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[19]~52_combout\ = (\inst1|counter\(19) & (\inst1|counter[18]~51\ $ (GND))) # (!\inst1|counter\(19) & (!\inst1|counter[18]~51\ & VCC))
-- \inst1|counter[19]~53\ = CARRY((\inst1|counter\(19) & !\inst1|counter[18]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|counter\(19),
	datad => VCC,
	cin => \inst1|counter[18]~51\,
	combout => \inst1|counter[19]~52_combout\,
	cout => \inst1|counter[19]~53\);

-- Location: FF_X6_Y7_N5
\inst1|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst1|counter[19]~52_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(19));

-- Location: LCCOMB_X6_Y7_N16
\inst1|counter[20]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[20]~54_combout\ = (\inst1|counter\(20) & (!\inst1|counter[19]~53\)) # (!\inst1|counter\(20) & ((\inst1|counter[19]~53\) # (GND)))
-- \inst1|counter[20]~55\ = CARRY((!\inst1|counter[19]~53\) # (!\inst1|counter\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter\(20),
	datad => VCC,
	cin => \inst1|counter[19]~53\,
	combout => \inst1|counter[20]~54_combout\,
	cout => \inst1|counter[20]~55\);

-- Location: LCCOMB_X6_Y7_N30
\inst1|counter[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[20]~feeder_combout\ = \inst1|counter[20]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|counter[20]~54_combout\,
	combout => \inst1|counter[20]~feeder_combout\);

-- Location: FF_X6_Y7_N31
\inst1|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst1|counter[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(20));

-- Location: LCCOMB_X6_Y7_N18
\inst1|counter[21]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[21]~56_combout\ = (\inst1|counter\(21) & (\inst1|counter[20]~55\ $ (GND))) # (!\inst1|counter\(21) & (!\inst1|counter[20]~55\ & VCC))
-- \inst1|counter[21]~57\ = CARRY((\inst1|counter\(21) & !\inst1|counter[20]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|counter\(21),
	datad => VCC,
	cin => \inst1|counter[20]~55\,
	combout => \inst1|counter[21]~56_combout\,
	cout => \inst1|counter[21]~57\);

-- Location: FF_X6_Y7_N13
\inst1|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst1|counter[21]~56_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(21));

-- Location: LCCOMB_X6_Y7_N20
\inst1|counter[22]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|counter[22]~58_combout\ = \inst1|counter[21]~57\ $ (\inst1|counter\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|counter\(22),
	cin => \inst1|counter[21]~57\,
	combout => \inst1|counter[22]~58_combout\);

-- Location: FF_X6_Y7_N1
\inst1|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst1|counter[22]~58_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|counter\(22));

-- Location: IOIBUF_X34_Y9_N15
\JP3~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_JP3,
	o => \JP3~input_o\);

-- Location: LCCOMB_X19_Y13_N20
\inst9|lrclk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|lrclk~0_combout\ = (\inst9|lrclk~q\) # ((!\inst9|bitclk:bitcount[5]~q\ & (\inst9|Equal1~0_combout\ & !\inst9|bitclk:bitcount[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|bitclk:bitcount[5]~q\,
	datab => \inst9|lrclk~q\,
	datac => \inst9|Equal1~0_combout\,
	datad => \inst9|bitclk:bitcount[0]~q\,
	combout => \inst9|lrclk~0_combout\);

-- Location: FF_X22_Y15_N29
\inst9|lrclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~q\,
	asdata => \inst9|lrclk~0_combout\,
	sclr => \inst9|sample~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|lrclk~q\);

-- Location: LCCOMB_X28_Y10_N24
\inst11|inst2|Data_word[27]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[27]~2_combout\ = (!\inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0~portadataout\ & (\inst11|inst2|Data_word[15]~1_combout\ & 
-- !\inst11|inst2|bytes_rtl_1|auto_generated|ram_block1a0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0~portadataout\,
	datac => \inst11|inst2|Data_word[15]~1_combout\,
	datad => \inst11|inst2|bytes_rtl_1|auto_generated|ram_block1a0\,
	combout => \inst11|inst2|Data_word[27]~2_combout\);

-- Location: FF_X28_Y10_N1
\inst11|inst2|Data_word[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[3]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(27));

-- Location: LCCOMB_X26_Y12_N26
\inst11|inst3|data[27]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[27]~1_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(31)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word\(27),
	datab => \inst11|inst|indata\(31),
	datac => \JP1~input_o\,
	combout => \inst11|inst3|data[27]~1_combout\);

-- Location: FF_X26_Y12_N27
\inst12|rx_att[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[27]~1_combout\,
	ena => \inst12|tx~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|rx_att\(0));

-- Location: LCCOMB_X21_Y7_N30
\inst6|deb~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|deb~2_combout\ = ((\inst6|sample~q\) # (!\inst6|Equal4~0_combout\)) # (!\inst6|sampled~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|sampled~q\,
	datac => \inst6|Equal4~0_combout\,
	datad => \inst6|sample~q\,
	combout => \inst6|deb~2_combout\);

-- Location: LCCOMB_X21_Y7_N12
\inst6|n~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~30_combout\ = ((!\inst6|sample~q\ & (\inst6|Equal4~0_combout\ & \inst6|sampled~q\))) # (!\inst6|downconversion:n[8]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[8]~q\,
	datab => \inst6|sample~q\,
	datac => \inst6|Equal4~0_combout\,
	datad => \inst6|sampled~q\,
	combout => \inst6|n~30_combout\);

-- Location: LCCOMB_X24_Y7_N10
\inst6|downconversion~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|downconversion~0_combout\ = (\inst6|Ia~34_combout\ & ((\inst6|Equal4~0_combout\) # ((\inst6|downconversion:mm[1]~q\ & \inst6|downconversion:mm[0]~q\)))) # (!\inst6|Ia~34_combout\ & (!\inst6|downconversion:mm[1]~q\ & 
-- (!\inst6|downconversion:mm[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:mm[1]~q\,
	datab => \inst6|downconversion:mm[0]~q\,
	datac => \inst6|Equal4~0_combout\,
	datad => \inst6|Ia~34_combout\,
	combout => \inst6|downconversion~0_combout\);

-- Location: LCCOMB_X24_Y7_N0
\inst6|downconversion~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|downconversion~1_combout\ = (!\inst6|mm~3_combout\ & (\inst6|sampled~q\ & (!\inst6|mm~2_combout\ & \inst6|downconversion~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mm~3_combout\,
	datab => \inst6|sampled~q\,
	datac => \inst6|mm~2_combout\,
	datad => \inst6|downconversion~0_combout\,
	combout => \inst6|downconversion~1_combout\);

-- Location: LCCOMB_X21_Y7_N6
\inst6|n~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~28_combout\ = (\inst6|downconversion:n[5]~q\ & (((\inst6|sample~q\) # (!\inst6|Equal4~0_combout\)) # (!\inst6|sampled~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[5]~q\,
	datab => \inst6|sampled~q\,
	datac => \inst6|Equal4~0_combout\,
	datad => \inst6|sample~q\,
	combout => \inst6|n~28_combout\);

-- Location: LCCOMB_X21_Y7_N20
\inst6|n~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~27_combout\ = (\inst6|downconversion:n[4]~q\ & (((\inst6|sample~q\) # (!\inst6|Equal4~0_combout\)) # (!\inst6|sampled~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[4]~q\,
	datab => \inst6|sampled~q\,
	datac => \inst6|Equal4~0_combout\,
	datad => \inst6|sample~q\,
	combout => \inst6|n~27_combout\);

-- Location: LCCOMB_X21_Y7_N2
\inst6|n~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~26_combout\ = (\inst6|downconversion:n[3]~q\ & (((\inst6|sample~q\) # (!\inst6|Equal4~0_combout\)) # (!\inst6|sampled~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[3]~q\,
	datab => \inst6|sampled~q\,
	datac => \inst6|Equal4~0_combout\,
	datad => \inst6|sample~q\,
	combout => \inst6|n~26_combout\);

-- Location: LCCOMB_X23_Y7_N2
\inst6|Add12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add12~2_combout\ = (\inst6|downconversion:n[1]~q\ & ((\inst6|deb~2_combout\ & ((\inst6|Add12~1\) # (GND))) # (!\inst6|deb~2_combout\ & (!\inst6|Add12~1\)))) # (!\inst6|downconversion:n[1]~q\ & (((!\inst6|Add12~1\))))
-- \inst6|Add12~3\ = CARRY(((\inst6|downconversion:n[1]~q\ & \inst6|deb~2_combout\)) # (!\inst6|Add12~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[1]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	cin => \inst6|Add12~1\,
	combout => \inst6|Add12~2_combout\,
	cout => \inst6|Add12~3\);

-- Location: LCCOMB_X23_Y7_N4
\inst6|Add12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add12~4_combout\ = (\inst6|Add12~3\ & (((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[2]~q\)))) # (!\inst6|Add12~3\ & ((((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[2]~q\)))))
-- \inst6|Add12~5\ = CARRY((!\inst6|Add12~3\ & ((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[2]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	cin => \inst6|Add12~3\,
	combout => \inst6|Add12~4_combout\,
	cout => \inst6|Add12~5\);

-- Location: LCCOMB_X21_Y7_N22
\inst6|n~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~32_combout\ = (\inst6|downconversion:n[2]~q\ & (((\inst6|sample~q\) # (!\inst6|sampled~q\)) # (!\inst6|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal4~0_combout\,
	datab => \inst6|sampled~q\,
	datac => \inst6|sample~q\,
	datad => \inst6|downconversion:n[2]~q\,
	combout => \inst6|n~32_combout\);

-- Location: LCCOMB_X22_Y7_N28
\inst6|n~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~18_combout\ = (\inst6|Add12~4_combout\ & (!\inst6|n~16_combout\ & ((\inst6|n~32_combout\) # (!\inst6|downconversion:n[0]~0_combout\)))) # (!\inst6|Add12~4_combout\ & ((\inst6|n~32_combout\) # ((!\inst6|downconversion:n[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add12~4_combout\,
	datab => \inst6|n~32_combout\,
	datac => \inst6|n~16_combout\,
	datad => \inst6|downconversion:n[0]~0_combout\,
	combout => \inst6|n~18_combout\);

-- Location: FF_X22_Y7_N29
\inst6|downconversion:n[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|n~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:n[2]~q\);

-- Location: LCCOMB_X23_Y7_N6
\inst6|Add12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add12~6_combout\ = (\inst6|downconversion:n[3]~q\ & ((\inst6|deb~2_combout\ & ((\inst6|Add12~5\) # (GND))) # (!\inst6|deb~2_combout\ & (!\inst6|Add12~5\)))) # (!\inst6|downconversion:n[3]~q\ & (((!\inst6|Add12~5\))))
-- \inst6|Add12~7\ = CARRY(((\inst6|downconversion:n[3]~q\ & \inst6|deb~2_combout\)) # (!\inst6|Add12~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[3]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	cin => \inst6|Add12~5\,
	combout => \inst6|Add12~6_combout\,
	cout => \inst6|Add12~7\);

-- Location: LCCOMB_X23_Y7_N24
\inst6|n~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~19_combout\ = (\inst6|n~26_combout\ & (((!\inst6|n~16_combout\)) # (!\inst6|Add12~6_combout\))) # (!\inst6|n~26_combout\ & (!\inst6|downconversion:n[0]~0_combout\ & ((!\inst6|n~16_combout\) # (!\inst6|Add12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~26_combout\,
	datab => \inst6|Add12~6_combout\,
	datac => \inst6|downconversion:n[0]~0_combout\,
	datad => \inst6|n~16_combout\,
	combout => \inst6|n~19_combout\);

-- Location: FF_X23_Y7_N25
\inst6|downconversion:n[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|n~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:n[3]~q\);

-- Location: LCCOMB_X23_Y7_N8
\inst6|Add12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add12~8_combout\ = (\inst6|Add12~7\ & (((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[4]~q\)))) # (!\inst6|Add12~7\ & ((((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[4]~q\)))))
-- \inst6|Add12~9\ = CARRY((!\inst6|Add12~7\ & ((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[4]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	cin => \inst6|Add12~7\,
	combout => \inst6|Add12~8_combout\,
	cout => \inst6|Add12~9\);

-- Location: LCCOMB_X23_Y7_N26
\inst6|n~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~20_combout\ = (\inst6|n~27_combout\ & (((!\inst6|n~16_combout\) # (!\inst6|Add12~8_combout\)))) # (!\inst6|n~27_combout\ & (!\inst6|downconversion:n[0]~0_combout\ & ((!\inst6|n~16_combout\) # (!\inst6|Add12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~27_combout\,
	datab => \inst6|downconversion:n[0]~0_combout\,
	datac => \inst6|Add12~8_combout\,
	datad => \inst6|n~16_combout\,
	combout => \inst6|n~20_combout\);

-- Location: FF_X23_Y7_N27
\inst6|downconversion:n[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|n~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:n[4]~q\);

-- Location: LCCOMB_X23_Y7_N10
\inst6|Add12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add12~10_combout\ = (\inst6|downconversion:n[5]~q\ & ((\inst6|deb~2_combout\ & ((\inst6|Add12~9\) # (GND))) # (!\inst6|deb~2_combout\ & (!\inst6|Add12~9\)))) # (!\inst6|downconversion:n[5]~q\ & (((!\inst6|Add12~9\))))
-- \inst6|Add12~11\ = CARRY(((\inst6|downconversion:n[5]~q\ & \inst6|deb~2_combout\)) # (!\inst6|Add12~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[5]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	cin => \inst6|Add12~9\,
	combout => \inst6|Add12~10_combout\,
	cout => \inst6|Add12~11\);

-- Location: LCCOMB_X23_Y7_N28
\inst6|n~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~21_combout\ = (\inst6|n~28_combout\ & (((!\inst6|n~16_combout\)) # (!\inst6|Add12~10_combout\))) # (!\inst6|n~28_combout\ & (!\inst6|downconversion:n[0]~0_combout\ & ((!\inst6|n~16_combout\) # (!\inst6|Add12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~28_combout\,
	datab => \inst6|Add12~10_combout\,
	datac => \inst6|downconversion:n[0]~0_combout\,
	datad => \inst6|n~16_combout\,
	combout => \inst6|n~21_combout\);

-- Location: FF_X23_Y7_N29
\inst6|downconversion:n[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|n~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:n[5]~q\);

-- Location: LCCOMB_X18_Y7_N24
\inst6|LessThan3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|LessThan3~2_combout\ = (\inst6|downconversion:n[1]~q\ & (\inst6|downconversion:n[2]~q\ & (\inst6|downconversion:n[4]~q\ & \inst6|downconversion:n[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[1]~q\,
	datab => \inst6|downconversion:n[2]~q\,
	datac => \inst6|downconversion:n[4]~q\,
	datad => \inst6|downconversion:n[3]~q\,
	combout => \inst6|LessThan3~2_combout\);

-- Location: LCCOMB_X22_Y7_N6
\inst6|LessThan3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|LessThan3~6_combout\ = (\inst6|downconversion:n[0]~q\ & (((\inst6|sample~q\) # (!\inst6|Equal4~0_combout\)) # (!\inst6|sampled~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sampled~q\,
	datab => \inst6|sample~q\,
	datac => \inst6|Equal4~0_combout\,
	datad => \inst6|downconversion:n[0]~q\,
	combout => \inst6|LessThan3~6_combout\);

-- Location: LCCOMB_X21_Y7_N8
\inst6|n~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~29_combout\ = (\inst6|downconversion:n[6]~q\ & (((\inst6|sample~q\) # (!\inst6|Equal4~0_combout\)) # (!\inst6|sampled~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[6]~q\,
	datab => \inst6|sampled~q\,
	datac => \inst6|Equal4~0_combout\,
	datad => \inst6|sample~q\,
	combout => \inst6|n~29_combout\);

-- Location: LCCOMB_X23_Y7_N12
\inst6|Add12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add12~12_combout\ = (\inst6|Add12~11\ & (((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[6]~q\)))) # (!\inst6|Add12~11\ & ((((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[6]~q\)))))
-- \inst6|Add12~13\ = CARRY((!\inst6|Add12~11\ & ((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[6]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	cin => \inst6|Add12~11\,
	combout => \inst6|Add12~12_combout\,
	cout => \inst6|Add12~13\);

-- Location: LCCOMB_X23_Y7_N22
\inst6|n~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~22_combout\ = (\inst6|n~29_combout\ & (((!\inst6|n~16_combout\)) # (!\inst6|Add12~12_combout\))) # (!\inst6|n~29_combout\ & (!\inst6|downconversion:n[0]~0_combout\ & ((!\inst6|n~16_combout\) # (!\inst6|Add12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~29_combout\,
	datab => \inst6|Add12~12_combout\,
	datac => \inst6|downconversion:n[0]~0_combout\,
	datad => \inst6|n~16_combout\,
	combout => \inst6|n~22_combout\);

-- Location: FF_X23_Y7_N23
\inst6|downconversion:n[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|n~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:n[6]~q\);

-- Location: LCCOMB_X18_Y7_N2
\inst6|LessThan3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|LessThan3~3_combout\ = (\inst6|downconversion:n[5]~q\ & (\inst6|LessThan3~2_combout\ & (\inst6|LessThan3~6_combout\ & \inst6|downconversion:n[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[5]~q\,
	datab => \inst6|LessThan3~2_combout\,
	datac => \inst6|LessThan3~6_combout\,
	datad => \inst6|downconversion:n[6]~q\,
	combout => \inst6|LessThan3~3_combout\);

-- Location: LCCOMB_X23_Y7_N14
\inst6|Add12~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add12~14_combout\ = (\inst6|downconversion:n[7]~q\ & ((\inst6|deb~2_combout\ & ((\inst6|Add12~13\) # (GND))) # (!\inst6|deb~2_combout\ & (!\inst6|Add12~13\)))) # (!\inst6|downconversion:n[7]~q\ & (((!\inst6|Add12~13\))))
-- \inst6|Add12~15\ = CARRY(((\inst6|downconversion:n[7]~q\ & \inst6|deb~2_combout\)) # (!\inst6|Add12~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[7]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	cin => \inst6|Add12~13\,
	combout => \inst6|Add12~14_combout\,
	cout => \inst6|Add12~15\);

-- Location: LCCOMB_X21_Y7_N26
\inst6|LessThan4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|LessThan4~4_combout\ = (\inst6|downconversion:n[10]~q\ & (((\inst6|sample~q\) # (!\inst6|sampled~q\)) # (!\inst6|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal4~0_combout\,
	datab => \inst6|downconversion:n[10]~q\,
	datac => \inst6|sample~q\,
	datad => \inst6|sampled~q\,
	combout => \inst6|LessThan4~4_combout\);

-- Location: LCCOMB_X19_Y7_N2
\inst6|LessThan3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|LessThan3~5_combout\ = (\inst6|LessThan3~4_combout\) # (!\inst6|LessThan4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|LessThan4~4_combout\,
	combout => \inst6|LessThan3~5_combout\);

-- Location: LCCOMB_X19_Y7_N6
\inst6|n~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~14_combout\ = (\inst6|downconversion~1_combout\ & (\inst6|deb~2_combout\)) # (!\inst6|downconversion~1_combout\ & ((\inst6|LessThan3~5_combout\) # ((\inst6|deb~2_combout\ & \inst6|Equal12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion~1_combout\,
	datab => \inst6|deb~2_combout\,
	datac => \inst6|Equal12~3_combout\,
	datad => \inst6|LessThan3~5_combout\,
	combout => \inst6|n~14_combout\);

-- Location: LCCOMB_X22_Y7_N12
\inst6|n~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~24_combout\ = (\inst6|n~14_combout\ & ((\inst6|downconversion:n[0]~0_combout\ & ((\inst6|downconversion:n[7]~q\))) # (!\inst6|downconversion:n[0]~0_combout\ & (!\inst6|Add12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add12~14_combout\,
	datab => \inst6|n~14_combout\,
	datac => \inst6|downconversion:n[7]~q\,
	datad => \inst6|downconversion:n[0]~0_combout\,
	combout => \inst6|n~24_combout\);

-- Location: FF_X22_Y7_N13
\inst6|downconversion:n[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|n~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:n[7]~q\);

-- Location: LCCOMB_X18_Y7_N4
\inst6|LessThan3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|LessThan3~4_combout\ = (\inst6|downconversion:n[9]~q\) # ((\inst6|downconversion:n[8]~q\ & ((\inst6|LessThan3~3_combout\) # (\inst6|downconversion:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[9]~q\,
	datab => \inst6|LessThan3~3_combout\,
	datac => \inst6|downconversion:n[7]~q\,
	datad => \inst6|downconversion:n[8]~q\,
	combout => \inst6|LessThan3~4_combout\);

-- Location: LCCOMB_X19_Y7_N24
\inst6|n~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~16_combout\ = (!\inst6|downconversion~1_combout\ & ((\inst6|LessThan3~4_combout\) # (!\inst6|LessThan4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|LessThan4~4_combout\,
	combout => \inst6|n~16_combout\);

-- Location: LCCOMB_X23_Y7_N0
\inst6|Add12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add12~0_combout\ = (((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[0]~q\)))
-- \inst6|Add12~1\ = CARRY((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[0]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	combout => \inst6|Add12~0_combout\,
	cout => \inst6|Add12~1\);

-- Location: LCCOMB_X22_Y7_N2
\inst6|n~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~23_combout\ = (\inst6|n~16_combout\ & (!\inst6|Add12~0_combout\ & ((\inst6|LessThan3~6_combout\) # (!\inst6|downconversion:n[0]~0_combout\)))) # (!\inst6|n~16_combout\ & (((\inst6|LessThan3~6_combout\) # 
-- (!\inst6|downconversion:n[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~16_combout\,
	datab => \inst6|Add12~0_combout\,
	datac => \inst6|LessThan3~6_combout\,
	datad => \inst6|downconversion:n[0]~0_combout\,
	combout => \inst6|n~23_combout\);

-- Location: FF_X22_Y7_N3
\inst6|downconversion:n[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|n~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:n[0]~q\);

-- Location: LCCOMB_X22_Y7_N8
\inst6|n~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~15_combout\ = (\inst6|n~14_combout\ & ((\inst6|downconversion:n[0]~0_combout\ & ((\inst6|downconversion:n[1]~q\))) # (!\inst6|downconversion:n[0]~0_combout\ & (!\inst6|Add12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add12~2_combout\,
	datab => \inst6|n~14_combout\,
	datac => \inst6|downconversion:n[1]~q\,
	datad => \inst6|downconversion:n[0]~0_combout\,
	combout => \inst6|n~15_combout\);

-- Location: FF_X22_Y7_N9
\inst6|downconversion:n[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|n~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:n[1]~q\);

-- Location: LCCOMB_X22_Y7_N10
\inst6|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal12~0_combout\ = (((\inst6|Ia~34_combout\ & \inst6|Equal4~0_combout\)) # (!\inst6|downconversion:n[1]~q\)) # (!\inst6|downconversion:n[8]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[8]~q\,
	datab => \inst6|Ia~34_combout\,
	datac => \inst6|Equal4~0_combout\,
	datad => \inst6|downconversion:n[1]~q\,
	combout => \inst6|Equal12~0_combout\);

-- Location: LCCOMB_X22_Y7_N0
\inst6|Equal12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal12~2_combout\ = (((!\inst6|n~26_combout\) # (!\inst6|n~28_combout\)) # (!\inst6|n~27_combout\)) # (!\inst6|n~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~29_combout\,
	datab => \inst6|n~27_combout\,
	datac => \inst6|n~28_combout\,
	datad => \inst6|n~26_combout\,
	combout => \inst6|Equal12~2_combout\);

-- Location: LCCOMB_X22_Y7_N30
\inst6|Equal12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal12~1_combout\ = (((\inst6|Ia~34_combout\ & \inst6|Equal4~0_combout\)) # (!\inst6|downconversion:n[2]~q\)) # (!\inst6|downconversion:n[10]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[10]~q\,
	datab => \inst6|Ia~34_combout\,
	datac => \inst6|Equal4~0_combout\,
	datad => \inst6|downconversion:n[2]~q\,
	combout => \inst6|Equal12~1_combout\);

-- Location: LCCOMB_X22_Y7_N24
\inst6|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal9~0_combout\ = ((!\inst6|downconversion:n[7]~q\ & (!\inst6|downconversion:n[0]~q\ & !\inst6|downconversion:n[9]~q\))) # (!\inst6|deb~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[7]~q\,
	datab => \inst6|downconversion:n[0]~q\,
	datac => \inst6|downconversion:n[9]~q\,
	datad => \inst6|deb~2_combout\,
	combout => \inst6|Equal9~0_combout\);

-- Location: LCCOMB_X22_Y7_N26
\inst6|Equal12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal12~3_combout\ = (\inst6|Equal12~0_combout\) # ((\inst6|Equal12~2_combout\) # ((\inst6|Equal12~1_combout\) # (!\inst6|Equal9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal12~0_combout\,
	datab => \inst6|Equal12~2_combout\,
	datac => \inst6|Equal12~1_combout\,
	datad => \inst6|Equal9~0_combout\,
	combout => \inst6|Equal12~3_combout\);

-- Location: LCCOMB_X19_Y7_N28
\inst6|downconversion:n[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|downconversion:n[0]~0_combout\ = (\inst6|downconversion~1_combout\) # ((\inst6|Equal12~3_combout\ & (!\inst6|LessThan3~4_combout\ & \inst6|LessThan4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal12~3_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|LessThan4~4_combout\,
	combout => \inst6|downconversion:n[0]~0_combout\);

-- Location: LCCOMB_X23_Y7_N16
\inst6|Add12~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add12~16_combout\ = (\inst6|Add12~15\ & (((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[8]~q\)))) # (!\inst6|Add12~15\ & ((((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[8]~q\)))))
-- \inst6|Add12~17\ = CARRY((!\inst6|Add12~15\ & ((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[8]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	cin => \inst6|Add12~15\,
	combout => \inst6|Add12~16_combout\,
	cout => \inst6|Add12~17\);

-- Location: LCCOMB_X23_Y7_N30
\inst6|n~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~17_combout\ = (\inst6|n~30_combout\ & (!\inst6|downconversion:n[0]~0_combout\ & ((!\inst6|n~16_combout\) # (!\inst6|Add12~16_combout\)))) # (!\inst6|n~30_combout\ & (((!\inst6|n~16_combout\) # (!\inst6|Add12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~30_combout\,
	datab => \inst6|downconversion:n[0]~0_combout\,
	datac => \inst6|Add12~16_combout\,
	datad => \inst6|n~16_combout\,
	combout => \inst6|n~17_combout\);

-- Location: FF_X23_Y7_N31
\inst6|downconversion:n[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|n~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:n[8]~q\);

-- Location: LCCOMB_X23_Y7_N18
\inst6|Add12~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add12~18_combout\ = (\inst6|downconversion:n[9]~q\ & ((\inst6|deb~2_combout\ & ((\inst6|Add12~17\) # (GND))) # (!\inst6|deb~2_combout\ & (!\inst6|Add12~17\)))) # (!\inst6|downconversion:n[9]~q\ & (((!\inst6|Add12~17\))))
-- \inst6|Add12~19\ = CARRY(((\inst6|downconversion:n[9]~q\ & \inst6|deb~2_combout\)) # (!\inst6|Add12~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[9]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	cin => \inst6|Add12~17\,
	combout => \inst6|Add12~18_combout\,
	cout => \inst6|Add12~19\);

-- Location: LCCOMB_X22_Y7_N22
\inst6|n~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~25_combout\ = (\inst6|n~14_combout\ & ((\inst6|downconversion:n[0]~0_combout\ & ((\inst6|downconversion:n[9]~q\))) # (!\inst6|downconversion:n[0]~0_combout\ & (!\inst6|Add12~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add12~18_combout\,
	datab => \inst6|n~14_combout\,
	datac => \inst6|downconversion:n[9]~q\,
	datad => \inst6|downconversion:n[0]~0_combout\,
	combout => \inst6|n~25_combout\);

-- Location: FF_X22_Y7_N23
\inst6|downconversion:n[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|n~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:n[9]~q\);

-- Location: LCCOMB_X23_Y7_N20
\inst6|Add12~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add12~20_combout\ = \inst6|Add12~19\ $ (((\inst6|deb~2_combout\ & \inst6|downconversion:n[10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|deb~2_combout\,
	datad => \inst6|downconversion:n[10]~q\,
	cin => \inst6|Add12~19\,
	combout => \inst6|Add12~20_combout\);

-- Location: LCCOMB_X19_Y7_N8
\inst6|n~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|n~31_combout\ = (\inst6|downconversion~1_combout\ & (((\inst6|LessThan4~4_combout\)))) # (!\inst6|downconversion~1_combout\ & (((!\inst6|LessThan3~4_combout\ & \inst6|LessThan4~4_combout\)) # (!\inst6|Add12~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add12~20_combout\,
	datab => \inst6|LessThan3~4_combout\,
	datac => \inst6|downconversion~1_combout\,
	datad => \inst6|LessThan4~4_combout\,
	combout => \inst6|n~31_combout\);

-- Location: FF_X19_Y7_N9
\inst6|downconversion:n[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|n~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:n[10]~q\);

-- Location: LCCOMB_X19_Y7_N30
\inst6|mac_Q~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q~51_combout\ = (\inst6|downconversion:n[10]~q\ & (\inst6|LessThan3~4_combout\ & (!\inst6|downconversion~1_combout\ & \inst6|deb~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[10]~q\,
	datab => \inst6|LessThan3~4_combout\,
	datac => \inst6|downconversion~1_combout\,
	datad => \inst6|deb~2_combout\,
	combout => \inst6|mac_Q~51_combout\);

-- Location: LCCOMB_X21_Y7_N10
\inst6|Equal9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal9~3_combout\ = (!\inst6|n~28_combout\ & (!\inst6|n~27_combout\ & (!\inst6|n~29_combout\ & !\inst6|n~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~28_combout\,
	datab => \inst6|n~27_combout\,
	datac => \inst6|n~29_combout\,
	datad => \inst6|n~26_combout\,
	combout => \inst6|Equal9~3_combout\);

-- Location: LCCOMB_X21_Y7_N0
\inst6|Equal9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal9~2_combout\ = (\inst6|downconversion:n[10]~q\ & (\inst6|Ia~34_combout\ & (\inst6|Equal4~0_combout\))) # (!\inst6|downconversion:n[10]~q\ & (((\inst6|Ia~34_combout\ & \inst6|Equal4~0_combout\)) # (!\inst6|downconversion:n[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[10]~q\,
	datab => \inst6|Ia~34_combout\,
	datac => \inst6|Equal4~0_combout\,
	datad => \inst6|downconversion:n[2]~q\,
	combout => \inst6|Equal9~2_combout\);

-- Location: LCCOMB_X22_Y7_N4
\inst6|Equal9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal9~1_combout\ = (\inst6|downconversion:n[8]~q\ & (\inst6|Ia~34_combout\ & (\inst6|Equal4~0_combout\))) # (!\inst6|downconversion:n[8]~q\ & (((\inst6|Ia~34_combout\ & \inst6|Equal4~0_combout\)) # (!\inst6|downconversion:n[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[8]~q\,
	datab => \inst6|Ia~34_combout\,
	datac => \inst6|Equal4~0_combout\,
	datad => \inst6|downconversion:n[1]~q\,
	combout => \inst6|Equal9~1_combout\);

-- Location: LCCOMB_X21_Y7_N4
\inst6|Equal9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal9~4_combout\ = (\inst6|Equal9~3_combout\ & (\inst6|Equal9~2_combout\ & (\inst6|Equal9~1_combout\ & \inst6|Equal9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal9~3_combout\,
	datab => \inst6|Equal9~2_combout\,
	datac => \inst6|Equal9~1_combout\,
	datad => \inst6|Equal9~0_combout\,
	combout => \inst6|Equal9~4_combout\);

-- Location: LCCOMB_X19_Y7_N14
\inst6|sample_data[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data[23]~64_combout\ = (!\inst6|downconversion~1_combout\ & ((\inst6|Equal9~4_combout\) # ((\inst6|LessThan3~4_combout\ & \inst6|LessThan4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion~1_combout\,
	datab => \inst6|LessThan3~4_combout\,
	datac => \inst6|Equal9~4_combout\,
	datad => \inst6|LessThan4~4_combout\,
	combout => \inst6|sample_data[23]~64_combout\);

-- Location: IOIBUF_X23_Y0_N15
\ADC_DBus[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(10),
	o => \ADC_DBus[10]~input_o\);

-- Location: LCCOMB_X17_Y3_N8
\inst0|ADC_Data[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[18]~feeder_combout\ = \ADC_DBus[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[10]~input_o\,
	combout => \inst0|ADC_Data[18]~feeder_combout\);

-- Location: LCCOMB_X8_Y7_N10
\inst0|ADC_Data[23]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[23]~5_combout\ = (!\inst0|read_state\(1) & (!\inst0|read_state\(2) & (\inst0|ADC_Data[23]~2_combout\ & \inst0|ADC_Data[23]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst0|read_state\(1),
	datab => \inst0|read_state\(2),
	datac => \inst0|ADC_Data[23]~2_combout\,
	datad => \inst0|ADC_Data[23]~3_combout\,
	combout => \inst0|ADC_Data[23]~5_combout\);

-- Location: FF_X17_Y3_N9
\inst0|ADC_Data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[18]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(18));

-- Location: FF_X17_Y3_N25
\inst6|inbuffer[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(18),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(18));

-- Location: LCCOMB_X24_Y7_N30
\inst6|downconversion:m[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|downconversion:m[0]~0_combout\ = !\inst6|downconversion:m[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|downconversion:m[0]~q\,
	combout => \inst6|downconversion:m[0]~0_combout\);

-- Location: FF_X24_Y7_N31
\inst6|downconversion:m[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|downconversion:m[0]~0_combout\,
	ena => \inst6|Ia~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:m[0]~q\);

-- Location: LCCOMB_X24_Y7_N16
\inst6|m~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|m~0_combout\ = \inst6|downconversion:m[0]~q\ $ (\inst6|downconversion:m[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:m[0]~q\,
	datac => \inst6|downconversion:m[1]~q\,
	combout => \inst6|m~0_combout\);

-- Location: FF_X24_Y7_N17
\inst6|downconversion:m[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|m~0_combout\,
	ena => \inst6|Ia~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:m[1]~q\);

-- Location: LCCOMB_X24_Y7_N14
\inst6|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal2~0_combout\ = (\inst6|downconversion:m[0]~q\ & !\inst6|downconversion:m[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:m[0]~q\,
	datab => \inst6|downconversion:m[1]~q\,
	combout => \inst6|Equal2~0_combout\);

-- Location: IOIBUF_X21_Y0_N8
\ADC_DBus[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(9),
	o => \ADC_DBus[9]~input_o\);

-- Location: FF_X17_Y3_N11
\inst0|ADC_Data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \ADC_DBus[9]~input_o\,
	sload => VCC,
	ena => \inst0|ADC_Data[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(17));

-- Location: LCCOMB_X17_Y3_N26
\inst6|inbuffer[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inbuffer[17]~feeder_combout\ = \inst0|ADC_Data\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|ADC_Data\(17),
	combout => \inst6|inbuffer[17]~feeder_combout\);

-- Location: FF_X17_Y3_N27
\inst6|inbuffer[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|inbuffer[17]~feeder_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(17));

-- Location: IOIBUF_X18_Y0_N15
\ADC_DBus[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(8),
	o => \ADC_DBus[8]~input_o\);

-- Location: FF_X17_Y3_N29
\inst0|ADC_Data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \ADC_DBus[8]~input_o\,
	sload => VCC,
	ena => \inst0|ADC_Data[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(16));

-- Location: LCCOMB_X17_Y3_N4
\inst6|inbuffer[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inbuffer[16]~feeder_combout\ = \inst0|ADC_Data\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|ADC_Data\(16),
	combout => \inst6|inbuffer[16]~feeder_combout\);

-- Location: FF_X17_Y3_N5
\inst6|inbuffer[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|inbuffer[16]~feeder_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(16));

-- Location: IOIBUF_X18_Y0_N22
\ADC_DBus[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(7),
	o => \ADC_DBus[7]~input_o\);

-- Location: FF_X17_Y3_N23
\inst0|ADC_Data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \ADC_DBus[7]~input_o\,
	sload => VCC,
	ena => \inst0|ADC_Data[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(15));

-- Location: FF_X17_Y3_N31
\inst6|inbuffer[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(15),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(15));

-- Location: IOIBUF_X16_Y0_N1
\ADC_DBus[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(6),
	o => \ADC_DBus[6]~input_o\);

-- Location: LCCOMB_X17_Y3_N0
\inst0|ADC_Data[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[14]~feeder_combout\ = \ADC_DBus[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[6]~input_o\,
	combout => \inst0|ADC_Data[14]~feeder_combout\);

-- Location: FF_X17_Y3_N1
\inst0|ADC_Data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[14]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(14));

-- Location: LCCOMB_X17_Y3_N16
\inst6|inbuffer[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inbuffer[14]~feeder_combout\ = \inst0|ADC_Data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|ADC_Data\(14),
	combout => \inst6|inbuffer[14]~feeder_combout\);

-- Location: FF_X17_Y3_N17
\inst6|inbuffer[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|inbuffer[14]~feeder_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(14));

-- Location: IOIBUF_X16_Y0_N8
\ADC_DBus[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(5),
	o => \ADC_DBus[5]~input_o\);

-- Location: FF_X17_Y3_N3
\inst0|ADC_Data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \ADC_DBus[5]~input_o\,
	sload => VCC,
	ena => \inst0|ADC_Data[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(13));

-- Location: LCCOMB_X17_Y3_N18
\inst6|inbuffer[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inbuffer[13]~feeder_combout\ = \inst0|ADC_Data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|ADC_Data\(13),
	combout => \inst6|inbuffer[13]~feeder_combout\);

-- Location: FF_X17_Y3_N19
\inst6|inbuffer[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|inbuffer[13]~feeder_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(13));

-- Location: IOIBUF_X16_Y0_N22
\ADC_DBus[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(4),
	o => \ADC_DBus[4]~input_o\);

-- Location: FF_X17_Y3_N21
\inst0|ADC_Data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \ADC_DBus[4]~input_o\,
	sload => VCC,
	ena => \inst0|ADC_Data[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(12));

-- Location: LCCOMB_X17_Y3_N12
\inst6|inbuffer[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inbuffer[12]~feeder_combout\ = \inst0|ADC_Data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|ADC_Data\(12),
	combout => \inst6|inbuffer[12]~feeder_combout\);

-- Location: FF_X17_Y3_N13
\inst6|inbuffer[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|inbuffer[12]~feeder_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(12));

-- Location: IOIBUF_X13_Y0_N1
\ADC_DBus[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(3),
	o => \ADC_DBus[3]~input_o\);

-- Location: FF_X17_Y3_N15
\inst0|ADC_Data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \ADC_DBus[3]~input_o\,
	sload => VCC,
	ena => \inst0|ADC_Data[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(11));

-- Location: FF_X17_Y3_N7
\inst6|inbuffer[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(11),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(11));

-- Location: IOIBUF_X13_Y0_N15
\ADC_DBus[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(2),
	o => \ADC_DBus[2]~input_o\);

-- Location: LCCOMB_X13_Y3_N24
\inst0|ADC_Data[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[10]~feeder_combout\ = \ADC_DBus[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[2]~input_o\,
	combout => \inst0|ADC_Data[10]~feeder_combout\);

-- Location: FF_X13_Y3_N25
\inst0|ADC_Data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[10]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(10));

-- Location: LCCOMB_X13_Y3_N8
\inst6|inbuffer[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inbuffer[10]~feeder_combout\ = \inst0|ADC_Data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|ADC_Data\(10),
	combout => \inst6|inbuffer[10]~feeder_combout\);

-- Location: FF_X13_Y3_N9
\inst6|inbuffer[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|inbuffer[10]~feeder_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(10));

-- Location: IOIBUF_X7_Y0_N1
\ADC_DBus[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(1),
	o => \ADC_DBus[1]~input_o\);

-- Location: LCCOMB_X13_Y3_N10
\inst0|ADC_Data[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[9]~feeder_combout\ = \ADC_DBus[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[1]~input_o\,
	combout => \inst0|ADC_Data[9]~feeder_combout\);

-- Location: FF_X13_Y3_N11
\inst0|ADC_Data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[9]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(9));

-- Location: LCCOMB_X13_Y3_N2
\inst6|inbuffer[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inbuffer[9]~feeder_combout\ = \inst0|ADC_Data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|ADC_Data\(9),
	combout => \inst6|inbuffer[9]~feeder_combout\);

-- Location: FF_X13_Y3_N3
\inst6|inbuffer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|inbuffer[9]~feeder_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(9));

-- Location: IOIBUF_X5_Y0_N15
\ADC_DBus[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(0),
	o => \ADC_DBus[0]~input_o\);

-- Location: LCCOMB_X13_Y3_N12
\inst0|ADC_Data[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[8]~feeder_combout\ = \ADC_DBus[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[0]~input_o\,
	combout => \inst0|ADC_Data[8]~feeder_combout\);

-- Location: FF_X13_Y3_N13
\inst0|ADC_Data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[8]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(8));

-- Location: LCCOMB_X13_Y3_N4
\inst6|inbuffer[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inbuffer[8]~feeder_combout\ = \inst0|ADC_Data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|ADC_Data\(8),
	combout => \inst6|inbuffer[8]~feeder_combout\);

-- Location: FF_X13_Y3_N5
\inst6|inbuffer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|inbuffer[8]~feeder_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(8));

-- Location: IOIBUF_X30_Y0_N22
\ADC_DBus[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(15),
	o => \ADC_DBus[15]~input_o\);

-- Location: LCCOMB_X8_Y7_N4
\inst0|ADC_Data[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[7]~6_combout\ = (\inst0|ADC_Data[7]~4_combout\ & \inst0|read_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst0|ADC_Data[7]~4_combout\,
	datac => \inst0|read_state\(0),
	combout => \inst0|ADC_Data[7]~6_combout\);

-- Location: FF_X12_Y4_N25
\inst0|ADC_Data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \ADC_DBus[15]~input_o\,
	sload => VCC,
	ena => \inst0|ADC_Data[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(7));

-- Location: LCCOMB_X12_Y4_N8
\inst6|inbuffer[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inbuffer[7]~feeder_combout\ = \inst0|ADC_Data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|ADC_Data\(7),
	combout => \inst6|inbuffer[7]~feeder_combout\);

-- Location: FF_X12_Y4_N9
\inst6|inbuffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|inbuffer[7]~feeder_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(7));

-- Location: IOIBUF_X28_Y0_N1
\ADC_DBus[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(14),
	o => \ADC_DBus[14]~input_o\);

-- Location: FF_X12_Y4_N11
\inst0|ADC_Data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \ADC_DBus[14]~input_o\,
	sload => VCC,
	ena => \inst0|ADC_Data[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(6));

-- Location: LCCOMB_X12_Y4_N18
\inst6|inbuffer[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inbuffer[6]~feeder_combout\ = \inst0|ADC_Data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|ADC_Data\(6),
	combout => \inst6|inbuffer[6]~feeder_combout\);

-- Location: FF_X12_Y4_N19
\inst6|inbuffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|inbuffer[6]~feeder_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(6));

-- Location: IOIBUF_X28_Y0_N22
\ADC_DBus[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(13),
	o => \ADC_DBus[13]~input_o\);

-- Location: FF_X12_Y4_N29
\inst0|ADC_Data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \ADC_DBus[13]~input_o\,
	sload => VCC,
	ena => \inst0|ADC_Data[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(5));

-- Location: LCCOMB_X12_Y4_N4
\inst6|inbuffer[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inbuffer[5]~feeder_combout\ = \inst0|ADC_Data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|ADC_Data\(5),
	combout => \inst6|inbuffer[5]~feeder_combout\);

-- Location: FF_X12_Y4_N5
\inst6|inbuffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|inbuffer[5]~feeder_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(5));

-- Location: IOIBUF_X25_Y0_N1
\ADC_DBus[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(12),
	o => \ADC_DBus[12]~input_o\);

-- Location: LCCOMB_X12_Y4_N22
\inst0|ADC_Data[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[4]~feeder_combout\ = \ADC_DBus[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[12]~input_o\,
	combout => \inst0|ADC_Data[4]~feeder_combout\);

-- Location: FF_X12_Y4_N23
\inst0|ADC_Data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[4]~feeder_combout\,
	ena => \inst0|ADC_Data[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(4));

-- Location: FF_X12_Y4_N7
\inst6|inbuffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(4),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(4));

-- Location: IOIBUF_X23_Y0_N8
\ADC_DBus[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ADC_DBus(11),
	o => \ADC_DBus[11]~input_o\);

-- Location: FF_X12_Y4_N17
\inst0|ADC_Data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \ADC_DBus[11]~input_o\,
	sload => VCC,
	ena => \inst0|ADC_Data[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(3));

-- Location: LCCOMB_X12_Y4_N0
\inst6|inbuffer[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inbuffer[3]~feeder_combout\ = \inst0|ADC_Data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|ADC_Data\(3),
	combout => \inst6|inbuffer[3]~feeder_combout\);

-- Location: FF_X12_Y4_N1
\inst6|inbuffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|inbuffer[3]~feeder_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(3));

-- Location: LCCOMB_X12_Y4_N2
\inst0|ADC_Data[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[2]~feeder_combout\ = \ADC_DBus[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[10]~input_o\,
	combout => \inst0|ADC_Data[2]~feeder_combout\);

-- Location: FF_X12_Y4_N3
\inst0|ADC_Data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[2]~feeder_combout\,
	ena => \inst0|ADC_Data[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(2));

-- Location: LCCOMB_X12_Y4_N26
\inst6|inbuffer[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inbuffer[2]~feeder_combout\ = \inst0|ADC_Data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|ADC_Data\(2),
	combout => \inst6|inbuffer[2]~feeder_combout\);

-- Location: FF_X12_Y4_N27
\inst6|inbuffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|inbuffer[2]~feeder_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(2));

-- Location: LCCOMB_X12_Y4_N20
\inst0|ADC_Data[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[1]~feeder_combout\ = \ADC_DBus[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[9]~input_o\,
	combout => \inst0|ADC_Data[1]~feeder_combout\);

-- Location: FF_X12_Y4_N21
\inst0|ADC_Data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[1]~feeder_combout\,
	ena => \inst0|ADC_Data[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(1));

-- Location: LCCOMB_X12_Y4_N12
\inst6|inbuffer[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inbuffer[1]~feeder_combout\ = \inst0|ADC_Data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|ADC_Data\(1),
	combout => \inst6|inbuffer[1]~feeder_combout\);

-- Location: FF_X12_Y4_N13
\inst6|inbuffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|inbuffer[1]~feeder_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(1));

-- Location: LCCOMB_X12_Y4_N14
\inst0|ADC_Data[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[0]~feeder_combout\ = \ADC_DBus[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[8]~input_o\,
	combout => \inst0|ADC_Data[0]~feeder_combout\);

-- Location: FF_X12_Y4_N15
\inst0|ADC_Data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[0]~feeder_combout\,
	ena => \inst0|ADC_Data[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(0));

-- Location: FF_X12_Y4_N31
\inst6|inbuffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(0),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(0));

-- Location: LCCOMB_X24_Y7_N12
\inst6|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~0_combout\ = \inst6|inbuffer\(0) $ (((\inst6|downconversion:m[0]~q\ & !\inst6|downconversion:m[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:m[0]~q\,
	datab => \inst6|downconversion:m[1]~q\,
	datac => \inst6|inbuffer\(0),
	combout => \inst6|Add0~0_combout\);

-- Location: LCCOMB_X16_Y4_N8
\inst6|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~1_combout\ = (\inst6|Equal2~0_combout\ & (!\inst6|Add0~0_combout\ & VCC)) # (!\inst6|Equal2~0_combout\ & (\inst6|Add0~0_combout\ $ (GND)))
-- \inst6|Add0~2\ = CARRY((!\inst6|Equal2~0_combout\ & !\inst6|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal2~0_combout\,
	datab => \inst6|Add0~0_combout\,
	datad => VCC,
	combout => \inst6|Add0~1_combout\,
	cout => \inst6|Add0~2\);

-- Location: LCCOMB_X16_Y4_N10
\inst6|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~3_combout\ = (\inst6|Add0~2\ & (\inst6|Equal2~0_combout\ $ ((\inst6|inbuffer\(1))))) # (!\inst6|Add0~2\ & ((\inst6|Equal2~0_combout\ $ (!\inst6|inbuffer\(1))) # (GND)))
-- \inst6|Add0~4\ = CARRY((\inst6|Equal2~0_combout\ $ (\inst6|inbuffer\(1))) # (!\inst6|Add0~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal2~0_combout\,
	datab => \inst6|inbuffer\(1),
	datad => VCC,
	cin => \inst6|Add0~2\,
	combout => \inst6|Add0~3_combout\,
	cout => \inst6|Add0~4\);

-- Location: LCCOMB_X16_Y4_N12
\inst6|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~5_combout\ = (\inst6|Add0~4\ & ((\inst6|Equal2~0_combout\ $ (!\inst6|inbuffer\(2))))) # (!\inst6|Add0~4\ & (\inst6|Equal2~0_combout\ $ (\inst6|inbuffer\(2) $ (GND))))
-- \inst6|Add0~6\ = CARRY((!\inst6|Add0~4\ & (\inst6|Equal2~0_combout\ $ (!\inst6|inbuffer\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal2~0_combout\,
	datab => \inst6|inbuffer\(2),
	datad => VCC,
	cin => \inst6|Add0~4\,
	combout => \inst6|Add0~5_combout\,
	cout => \inst6|Add0~6\);

-- Location: LCCOMB_X16_Y4_N14
\inst6|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~7_combout\ = (\inst6|Add0~6\ & (\inst6|Equal2~0_combout\ $ ((\inst6|inbuffer\(3))))) # (!\inst6|Add0~6\ & ((\inst6|Equal2~0_combout\ $ (!\inst6|inbuffer\(3))) # (GND)))
-- \inst6|Add0~8\ = CARRY((\inst6|Equal2~0_combout\ $ (\inst6|inbuffer\(3))) # (!\inst6|Add0~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal2~0_combout\,
	datab => \inst6|inbuffer\(3),
	datad => VCC,
	cin => \inst6|Add0~6\,
	combout => \inst6|Add0~7_combout\,
	cout => \inst6|Add0~8\);

-- Location: LCCOMB_X16_Y4_N16
\inst6|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~9_combout\ = (\inst6|Add0~8\ & ((\inst6|inbuffer\(4) $ (!\inst6|Equal2~0_combout\)))) # (!\inst6|Add0~8\ & (\inst6|inbuffer\(4) $ (\inst6|Equal2~0_combout\ $ (GND))))
-- \inst6|Add0~10\ = CARRY((!\inst6|Add0~8\ & (\inst6|inbuffer\(4) $ (!\inst6|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(4),
	datab => \inst6|Equal2~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~8\,
	combout => \inst6|Add0~9_combout\,
	cout => \inst6|Add0~10\);

-- Location: LCCOMB_X16_Y4_N18
\inst6|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~11_combout\ = (\inst6|Add0~10\ & (\inst6|inbuffer\(5) $ ((\inst6|Equal2~0_combout\)))) # (!\inst6|Add0~10\ & ((\inst6|inbuffer\(5) $ (!\inst6|Equal2~0_combout\)) # (GND)))
-- \inst6|Add0~12\ = CARRY((\inst6|inbuffer\(5) $ (\inst6|Equal2~0_combout\)) # (!\inst6|Add0~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(5),
	datab => \inst6|Equal2~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~10\,
	combout => \inst6|Add0~11_combout\,
	cout => \inst6|Add0~12\);

-- Location: LCCOMB_X16_Y4_N20
\inst6|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~13_combout\ = (\inst6|Add0~12\ & ((\inst6|Equal2~0_combout\ $ (!\inst6|inbuffer\(6))))) # (!\inst6|Add0~12\ & (\inst6|Equal2~0_combout\ $ (\inst6|inbuffer\(6) $ (GND))))
-- \inst6|Add0~14\ = CARRY((!\inst6|Add0~12\ & (\inst6|Equal2~0_combout\ $ (!\inst6|inbuffer\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal2~0_combout\,
	datab => \inst6|inbuffer\(6),
	datad => VCC,
	cin => \inst6|Add0~12\,
	combout => \inst6|Add0~13_combout\,
	cout => \inst6|Add0~14\);

-- Location: LCCOMB_X16_Y4_N22
\inst6|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~15_combout\ = (\inst6|Add0~14\ & (\inst6|inbuffer\(7) $ ((\inst6|Equal2~0_combout\)))) # (!\inst6|Add0~14\ & ((\inst6|inbuffer\(7) $ (!\inst6|Equal2~0_combout\)) # (GND)))
-- \inst6|Add0~16\ = CARRY((\inst6|inbuffer\(7) $ (\inst6|Equal2~0_combout\)) # (!\inst6|Add0~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(7),
	datab => \inst6|Equal2~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~14\,
	combout => \inst6|Add0~15_combout\,
	cout => \inst6|Add0~16\);

-- Location: LCCOMB_X16_Y4_N24
\inst6|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~17_combout\ = (\inst6|Add0~16\ & ((\inst6|inbuffer\(8) $ (!\inst6|Equal2~0_combout\)))) # (!\inst6|Add0~16\ & (\inst6|inbuffer\(8) $ (\inst6|Equal2~0_combout\ $ (GND))))
-- \inst6|Add0~18\ = CARRY((!\inst6|Add0~16\ & (\inst6|inbuffer\(8) $ (!\inst6|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(8),
	datab => \inst6|Equal2~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~16\,
	combout => \inst6|Add0~17_combout\,
	cout => \inst6|Add0~18\);

-- Location: LCCOMB_X16_Y4_N26
\inst6|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~19_combout\ = (\inst6|Add0~18\ & (\inst6|inbuffer\(9) $ ((\inst6|Equal2~0_combout\)))) # (!\inst6|Add0~18\ & ((\inst6|inbuffer\(9) $ (!\inst6|Equal2~0_combout\)) # (GND)))
-- \inst6|Add0~20\ = CARRY((\inst6|inbuffer\(9) $ (\inst6|Equal2~0_combout\)) # (!\inst6|Add0~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(9),
	datab => \inst6|Equal2~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~18\,
	combout => \inst6|Add0~19_combout\,
	cout => \inst6|Add0~20\);

-- Location: LCCOMB_X16_Y4_N28
\inst6|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~21_combout\ = (\inst6|Add0~20\ & ((\inst6|inbuffer\(10) $ (!\inst6|Equal2~0_combout\)))) # (!\inst6|Add0~20\ & (\inst6|inbuffer\(10) $ (\inst6|Equal2~0_combout\ $ (GND))))
-- \inst6|Add0~22\ = CARRY((!\inst6|Add0~20\ & (\inst6|inbuffer\(10) $ (!\inst6|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(10),
	datab => \inst6|Equal2~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~20\,
	combout => \inst6|Add0~21_combout\,
	cout => \inst6|Add0~22\);

-- Location: LCCOMB_X16_Y4_N30
\inst6|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~23_combout\ = (\inst6|Add0~22\ & (\inst6|Equal2~0_combout\ $ ((\inst6|inbuffer\(11))))) # (!\inst6|Add0~22\ & ((\inst6|Equal2~0_combout\ $ (!\inst6|inbuffer\(11))) # (GND)))
-- \inst6|Add0~24\ = CARRY((\inst6|Equal2~0_combout\ $ (\inst6|inbuffer\(11))) # (!\inst6|Add0~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal2~0_combout\,
	datab => \inst6|inbuffer\(11),
	datad => VCC,
	cin => \inst6|Add0~22\,
	combout => \inst6|Add0~23_combout\,
	cout => \inst6|Add0~24\);

-- Location: LCCOMB_X16_Y3_N0
\inst6|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~25_combout\ = (\inst6|Add0~24\ & ((\inst6|inbuffer\(12) $ (!\inst6|Equal2~0_combout\)))) # (!\inst6|Add0~24\ & (\inst6|inbuffer\(12) $ (\inst6|Equal2~0_combout\ $ (GND))))
-- \inst6|Add0~26\ = CARRY((!\inst6|Add0~24\ & (\inst6|inbuffer\(12) $ (!\inst6|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(12),
	datab => \inst6|Equal2~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~24\,
	combout => \inst6|Add0~25_combout\,
	cout => \inst6|Add0~26\);

-- Location: LCCOMB_X16_Y3_N2
\inst6|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~27_combout\ = (\inst6|Add0~26\ & (\inst6|Equal2~0_combout\ $ ((\inst6|inbuffer\(13))))) # (!\inst6|Add0~26\ & ((\inst6|Equal2~0_combout\ $ (!\inst6|inbuffer\(13))) # (GND)))
-- \inst6|Add0~28\ = CARRY((\inst6|Equal2~0_combout\ $ (\inst6|inbuffer\(13))) # (!\inst6|Add0~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal2~0_combout\,
	datab => \inst6|inbuffer\(13),
	datad => VCC,
	cin => \inst6|Add0~26\,
	combout => \inst6|Add0~27_combout\,
	cout => \inst6|Add0~28\);

-- Location: LCCOMB_X16_Y3_N4
\inst6|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~29_combout\ = (\inst6|Add0~28\ & ((\inst6|inbuffer\(14) $ (!\inst6|Equal2~0_combout\)))) # (!\inst6|Add0~28\ & (\inst6|inbuffer\(14) $ (\inst6|Equal2~0_combout\ $ (GND))))
-- \inst6|Add0~30\ = CARRY((!\inst6|Add0~28\ & (\inst6|inbuffer\(14) $ (!\inst6|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(14),
	datab => \inst6|Equal2~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~28\,
	combout => \inst6|Add0~29_combout\,
	cout => \inst6|Add0~30\);

-- Location: LCCOMB_X16_Y3_N6
\inst6|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~31_combout\ = (\inst6|Add0~30\ & (\inst6|inbuffer\(15) $ ((\inst6|Equal2~0_combout\)))) # (!\inst6|Add0~30\ & ((\inst6|inbuffer\(15) $ (!\inst6|Equal2~0_combout\)) # (GND)))
-- \inst6|Add0~32\ = CARRY((\inst6|inbuffer\(15) $ (\inst6|Equal2~0_combout\)) # (!\inst6|Add0~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(15),
	datab => \inst6|Equal2~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~30\,
	combout => \inst6|Add0~31_combout\,
	cout => \inst6|Add0~32\);

-- Location: LCCOMB_X16_Y3_N8
\inst6|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~33_combout\ = (\inst6|Add0~32\ & ((\inst6|inbuffer\(16) $ (!\inst6|Equal2~0_combout\)))) # (!\inst6|Add0~32\ & (\inst6|inbuffer\(16) $ (\inst6|Equal2~0_combout\ $ (GND))))
-- \inst6|Add0~34\ = CARRY((!\inst6|Add0~32\ & (\inst6|inbuffer\(16) $ (!\inst6|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(16),
	datab => \inst6|Equal2~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~32\,
	combout => \inst6|Add0~33_combout\,
	cout => \inst6|Add0~34\);

-- Location: LCCOMB_X16_Y3_N10
\inst6|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~35_combout\ = (\inst6|Add0~34\ & (\inst6|inbuffer\(17) $ ((\inst6|Equal2~0_combout\)))) # (!\inst6|Add0~34\ & ((\inst6|inbuffer\(17) $ (!\inst6|Equal2~0_combout\)) # (GND)))
-- \inst6|Add0~36\ = CARRY((\inst6|inbuffer\(17) $ (\inst6|Equal2~0_combout\)) # (!\inst6|Add0~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(17),
	datab => \inst6|Equal2~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~34\,
	combout => \inst6|Add0~35_combout\,
	cout => \inst6|Add0~36\);

-- Location: LCCOMB_X16_Y3_N12
\inst6|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~37_combout\ = (\inst6|Add0~36\ & ((\inst6|inbuffer\(18) $ (!\inst6|Equal2~0_combout\)))) # (!\inst6|Add0~36\ & (\inst6|inbuffer\(18) $ (\inst6|Equal2~0_combout\ $ (GND))))
-- \inst6|Add0~38\ = CARRY((!\inst6|Add0~36\ & (\inst6|inbuffer\(18) $ (!\inst6|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(18),
	datab => \inst6|Equal2~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~36\,
	combout => \inst6|Add0~37_combout\,
	cout => \inst6|Add0~38\);

-- Location: FF_X16_Y3_N13
\inst6|Qa_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(37));

-- Location: LCCOMB_X21_Y7_N14
\inst6|Ia~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia~35_combout\ = (!\inst6|downconversion:m[0]~q\ & (\inst6|sampled~q\ & !\inst6|sample~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:m[0]~q\,
	datab => \inst6|sampled~q\,
	datac => \inst6|sample~q\,
	combout => \inst6|Ia~35_combout\);

-- Location: LCCOMB_X24_Y7_N2
\inst6|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal0~0_combout\ = (\inst6|downconversion:m[1]~q\) # (\inst6|downconversion:m[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:m[1]~q\,
	datac => \inst6|downconversion:m[0]~q\,
	combout => \inst6|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y7_N4
\inst6|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~39_combout\ = \inst6|inbuffer\(0) $ (((\inst6|downconversion:m[0]~q\) # (\inst6|downconversion:m[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:m[0]~q\,
	datab => \inst6|downconversion:m[1]~q\,
	datac => \inst6|inbuffer\(0),
	combout => \inst6|Add0~39_combout\);

-- Location: LCCOMB_X14_Y4_N8
\inst6|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~40_combout\ = (\inst6|Equal0~0_combout\ & (\inst6|Add0~39_combout\ $ (VCC))) # (!\inst6|Equal0~0_combout\ & (\inst6|Add0~39_combout\ & VCC))
-- \inst6|Add0~41\ = CARRY((\inst6|Equal0~0_combout\ & \inst6|Add0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal0~0_combout\,
	datab => \inst6|Add0~39_combout\,
	datad => VCC,
	combout => \inst6|Add0~40_combout\,
	cout => \inst6|Add0~41\);

-- Location: LCCOMB_X14_Y5_N12
\inst6|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add3~0_combout\ = \inst6|downconversion:write_pointer[0]~q\ $ (VCC)
-- \inst6|Add3~1\ = CARRY(\inst6|downconversion:write_pointer[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:write_pointer[0]~q\,
	datad => VCC,
	combout => \inst6|Add3~0_combout\,
	cout => \inst6|Add3~1\);

-- Location: LCCOMB_X21_Y7_N16
\inst6|Qa~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa~34_combout\ = (\inst6|downconversion:m[0]~q\ & (!\inst6|sample~q\ & \inst6|sampled~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:m[0]~q\,
	datab => \inst6|sample~q\,
	datad => \inst6|sampled~q\,
	combout => \inst6|Qa~34_combout\);

-- Location: FF_X14_Y5_N13
\inst6|downconversion:write_pointer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add3~0_combout\,
	ena => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:write_pointer[0]~q\);

-- Location: LCCOMB_X14_Y5_N14
\inst6|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add3~2_combout\ = (\inst6|downconversion:write_pointer[1]~q\ & (\inst6|Add3~1\ & VCC)) # (!\inst6|downconversion:write_pointer[1]~q\ & (!\inst6|Add3~1\))
-- \inst6|Add3~3\ = CARRY((!\inst6|downconversion:write_pointer[1]~q\ & !\inst6|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:write_pointer[1]~q\,
	datad => VCC,
	cin => \inst6|Add3~1\,
	combout => \inst6|Add3~2_combout\,
	cout => \inst6|Add3~3\);

-- Location: FF_X14_Y5_N15
\inst6|downconversion:write_pointer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add3~2_combout\,
	ena => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:write_pointer[1]~q\);

-- Location: LCCOMB_X14_Y5_N16
\inst6|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add3~4_combout\ = (\inst6|downconversion:write_pointer[2]~q\ & ((GND) # (!\inst6|Add3~3\))) # (!\inst6|downconversion:write_pointer[2]~q\ & (\inst6|Add3~3\ $ (GND)))
-- \inst6|Add3~5\ = CARRY((\inst6|downconversion:write_pointer[2]~q\) # (!\inst6|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:write_pointer[2]~q\,
	datad => VCC,
	cin => \inst6|Add3~3\,
	combout => \inst6|Add3~4_combout\,
	cout => \inst6|Add3~5\);

-- Location: FF_X14_Y5_N17
\inst6|downconversion:write_pointer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add3~4_combout\,
	ena => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:write_pointer[2]~q\);

-- Location: LCCOMB_X14_Y5_N6
\inst6|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal7~0_combout\ = (!\inst6|downconversion:write_pointer[0]~q\ & (!\inst6|downconversion:write_pointer[2]~q\ & (!\inst6|downconversion:write_pointer[1]~q\ & !\inst6|downconversion:write_pointer[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:write_pointer[0]~q\,
	datab => \inst6|downconversion:write_pointer[2]~q\,
	datac => \inst6|downconversion:write_pointer[1]~q\,
	datad => \inst6|downconversion:write_pointer[3]~q\,
	combout => \inst6|Equal7~0_combout\);

-- Location: LCCOMB_X14_Y5_N18
\inst6|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add3~6_combout\ = (\inst6|downconversion:write_pointer[3]~q\ & (\inst6|Add3~5\ & VCC)) # (!\inst6|downconversion:write_pointer[3]~q\ & (!\inst6|Add3~5\))
-- \inst6|Add3~7\ = CARRY((!\inst6|downconversion:write_pointer[3]~q\ & !\inst6|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:write_pointer[3]~q\,
	datad => VCC,
	cin => \inst6|Add3~5\,
	combout => \inst6|Add3~6_combout\,
	cout => \inst6|Add3~7\);

-- Location: LCCOMB_X14_Y5_N20
\inst6|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add3~8_combout\ = (\inst6|downconversion:write_pointer[4]~q\ & ((GND) # (!\inst6|Add3~7\))) # (!\inst6|downconversion:write_pointer[4]~q\ & (\inst6|Add3~7\ $ (GND)))
-- \inst6|Add3~9\ = CARRY((\inst6|downconversion:write_pointer[4]~q\) # (!\inst6|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:write_pointer[4]~q\,
	datad => VCC,
	cin => \inst6|Add3~7\,
	combout => \inst6|Add3~8_combout\,
	cout => \inst6|Add3~9\);

-- Location: LCCOMB_X14_Y5_N22
\inst6|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add3~10_combout\ = (\inst6|downconversion:write_pointer[5]~q\ & (\inst6|Add3~9\ & VCC)) # (!\inst6|downconversion:write_pointer[5]~q\ & (!\inst6|Add3~9\))
-- \inst6|Add3~11\ = CARRY((!\inst6|downconversion:write_pointer[5]~q\ & !\inst6|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:write_pointer[5]~q\,
	datad => VCC,
	cin => \inst6|Add3~9\,
	combout => \inst6|Add3~10_combout\,
	cout => \inst6|Add3~11\);

-- Location: FF_X14_Y5_N23
\inst6|downconversion:write_pointer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add3~10_combout\,
	ena => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:write_pointer[5]~q\);

-- Location: LCCOMB_X14_Y5_N24
\inst6|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add3~12_combout\ = (\inst6|downconversion:write_pointer[6]~q\ & ((GND) # (!\inst6|Add3~11\))) # (!\inst6|downconversion:write_pointer[6]~q\ & (\inst6|Add3~11\ $ (GND)))
-- \inst6|Add3~13\ = CARRY((\inst6|downconversion:write_pointer[6]~q\) # (!\inst6|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:write_pointer[6]~q\,
	datad => VCC,
	cin => \inst6|Add3~11\,
	combout => \inst6|Add3~12_combout\,
	cout => \inst6|Add3~13\);

-- Location: FF_X14_Y5_N25
\inst6|downconversion:write_pointer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add3~12_combout\,
	ena => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:write_pointer[6]~q\);

-- Location: LCCOMB_X14_Y5_N26
\inst6|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add3~14_combout\ = (\inst6|downconversion:write_pointer[7]~q\ & (\inst6|Add3~13\ & VCC)) # (!\inst6|downconversion:write_pointer[7]~q\ & (!\inst6|Add3~13\))
-- \inst6|Add3~15\ = CARRY((!\inst6|downconversion:write_pointer[7]~q\ & !\inst6|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:write_pointer[7]~q\,
	datad => VCC,
	cin => \inst6|Add3~13\,
	combout => \inst6|Add3~14_combout\,
	cout => \inst6|Add3~15\);

-- Location: LCCOMB_X14_Y5_N4
\inst6|write_pointer~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|write_pointer~2_combout\ = (\inst6|Add3~14_combout\ & ((\inst6|downconversion:write_pointer[8]~q\) # ((!\inst6|Equal7~0_combout\) # (!\inst6|Equal7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add3~14_combout\,
	datab => \inst6|downconversion:write_pointer[8]~q\,
	datac => \inst6|Equal7~1_combout\,
	datad => \inst6|Equal7~0_combout\,
	combout => \inst6|write_pointer~2_combout\);

-- Location: FF_X14_Y5_N5
\inst6|downconversion:write_pointer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|write_pointer~2_combout\,
	ena => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:write_pointer[7]~q\);

-- Location: LCCOMB_X14_Y5_N28
\inst6|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add3~16_combout\ = \inst6|Add3~15\ $ (\inst6|downconversion:write_pointer[8]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst6|downconversion:write_pointer[8]~q\,
	cin => \inst6|Add3~15\,
	combout => \inst6|Add3~16_combout\);

-- Location: FF_X14_Y5_N29
\inst6|downconversion:write_pointer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add3~16_combout\,
	ena => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:write_pointer[8]~q\);

-- Location: LCCOMB_X14_Y5_N10
\inst6|write_pointer~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|write_pointer~1_combout\ = (\inst6|Add3~8_combout\ & (((\inst6|downconversion:write_pointer[8]~q\) # (!\inst6|Equal7~1_combout\)) # (!\inst6|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal7~0_combout\,
	datab => \inst6|downconversion:write_pointer[8]~q\,
	datac => \inst6|Equal7~1_combout\,
	datad => \inst6|Add3~8_combout\,
	combout => \inst6|write_pointer~1_combout\);

-- Location: FF_X14_Y5_N11
\inst6|downconversion:write_pointer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|write_pointer~1_combout\,
	ena => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:write_pointer[4]~q\);

-- Location: LCCOMB_X14_Y5_N8
\inst6|Equal7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Equal7~1_combout\ = (!\inst6|downconversion:write_pointer[4]~q\ & (!\inst6|downconversion:write_pointer[7]~q\ & (!\inst6|downconversion:write_pointer[5]~q\ & !\inst6|downconversion:write_pointer[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:write_pointer[4]~q\,
	datab => \inst6|downconversion:write_pointer[7]~q\,
	datac => \inst6|downconversion:write_pointer[5]~q\,
	datad => \inst6|downconversion:write_pointer[6]~q\,
	combout => \inst6|Equal7~1_combout\);

-- Location: LCCOMB_X14_Y5_N0
\inst6|write_pointer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|write_pointer~0_combout\ = (\inst6|Add3~6_combout\ & (((\inst6|downconversion:write_pointer[8]~q\) # (!\inst6|Equal7~1_combout\)) # (!\inst6|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal7~0_combout\,
	datab => \inst6|Add3~6_combout\,
	datac => \inst6|Equal7~1_combout\,
	datad => \inst6|downconversion:write_pointer[8]~q\,
	combout => \inst6|write_pointer~0_combout\);

-- Location: FF_X14_Y5_N1
\inst6|downconversion:write_pointer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|write_pointer~0_combout\,
	ena => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:write_pointer[3]~q\);

-- Location: LCCOMB_X19_Y7_N18
\inst6|ns~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|ns~1_combout\ = \inst6|ns~0_combout\ $ (((\inst6|LessThan4~4_combout\ & (!\inst6|downconversion~1_combout\ & \inst6|LessThan3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|ns~0_combout\,
	combout => \inst6|ns~1_combout\);

-- Location: FF_X19_Y7_N19
\inst6|downconversion:ns[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|ns~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:ns[0]~q\);

-- Location: LCCOMB_X24_Y7_N24
\inst6|ns~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|ns~0_combout\ = (\inst6|Equal4~0_combout\ & ((\inst6|Ia~34_combout\ & (!\inst6|downconversion:m[0]~q\)) # (!\inst6|Ia~34_combout\ & ((\inst6|downconversion:ns[0]~q\))))) # (!\inst6|Equal4~0_combout\ & (((\inst6|downconversion:ns[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:m[0]~q\,
	datab => \inst6|downconversion:ns[0]~q\,
	datac => \inst6|Equal4~0_combout\,
	datad => \inst6|Ia~34_combout\,
	combout => \inst6|ns~0_combout\);

-- Location: LCCOMB_X19_Y7_N0
\inst6|mac_Q~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q~154_combout\ = ((\inst6|downconversion~1_combout\) # ((!\inst6|ns~0_combout\) # (!\inst6|LessThan3~4_combout\))) # (!\inst6|LessThan4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|ns~0_combout\,
	combout => \inst6|mac_Q~154_combout\);

-- Location: FF_X12_Y7_N11
\inst6|read_pointer_I[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|read_pointer_I~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|read_pointer_I\(0));

-- Location: LCCOMB_X12_Y7_N14
\inst6|read_pointer_I~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~2_combout\ = (\inst6|Ia~34_combout\ & ((\inst6|Equal4~0_combout\ & (\inst6|downconversion:write_pointer[0]~q\)) # (!\inst6|Equal4~0_combout\ & ((\inst6|read_pointer_I\(0)))))) # (!\inst6|Ia~34_combout\ & 
-- (((\inst6|read_pointer_I\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:write_pointer[0]~q\,
	datab => \inst6|read_pointer_I\(0),
	datac => \inst6|Ia~34_combout\,
	datad => \inst6|Equal4~0_combout\,
	combout => \inst6|read_pointer_I~2_combout\);

-- Location: LCCOMB_X13_Y7_N6
\inst6|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add8~0_combout\ = \inst6|read_pointer_I\(0) $ (VCC)
-- \inst6|Add8~1\ = CARRY(\inst6|read_pointer_I\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_I\(0),
	datad => VCC,
	combout => \inst6|Add8~0_combout\,
	cout => \inst6|Add8~1\);

-- Location: LCCOMB_X12_Y7_N10
\inst6|read_pointer_I~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~3_combout\ = (\inst6|mac_Q~154_combout\ & (\inst6|read_pointer_I~2_combout\)) # (!\inst6|mac_Q~154_combout\ & ((\inst6|Add8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_Q~154_combout\,
	datac => \inst6|read_pointer_I~2_combout\,
	datad => \inst6|Add8~0_combout\,
	combout => \inst6|read_pointer_I~3_combout\);

-- Location: FF_X12_Y7_N9
\inst6|read_pointer_I[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|read_pointer_I~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|read_pointer_I\(1));

-- Location: LCCOMB_X12_Y7_N4
\inst6|read_pointer_I~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~0_combout\ = (\inst6|Ia~34_combout\ & ((\inst6|Equal4~0_combout\ & (\inst6|downconversion:write_pointer[1]~q\)) # (!\inst6|Equal4~0_combout\ & ((\inst6|read_pointer_I\(1)))))) # (!\inst6|Ia~34_combout\ & 
-- (((\inst6|read_pointer_I\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia~34_combout\,
	datab => \inst6|Equal4~0_combout\,
	datac => \inst6|downconversion:write_pointer[1]~q\,
	datad => \inst6|read_pointer_I\(1),
	combout => \inst6|read_pointer_I~0_combout\);

-- Location: LCCOMB_X13_Y7_N8
\inst6|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add8~2_combout\ = (\inst6|read_pointer_I\(1) & (!\inst6|Add8~1\)) # (!\inst6|read_pointer_I\(1) & ((\inst6|Add8~1\) # (GND)))
-- \inst6|Add8~3\ = CARRY((!\inst6|Add8~1\) # (!\inst6|read_pointer_I\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_I\(1),
	datad => VCC,
	cin => \inst6|Add8~1\,
	combout => \inst6|Add8~2_combout\,
	cout => \inst6|Add8~3\);

-- Location: LCCOMB_X12_Y7_N8
\inst6|read_pointer_I~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~1_combout\ = (\inst6|mac_Q~154_combout\ & (\inst6|read_pointer_I~0_combout\)) # (!\inst6|mac_Q~154_combout\ & ((\inst6|Add8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_Q~154_combout\,
	datac => \inst6|read_pointer_I~0_combout\,
	datad => \inst6|Add8~2_combout\,
	combout => \inst6|read_pointer_I~1_combout\);

-- Location: FF_X12_Y7_N17
\inst6|read_pointer_I[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|read_pointer_I~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|read_pointer_I\(2));

-- Location: LCCOMB_X13_Y7_N10
\inst6|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add8~4_combout\ = (\inst6|read_pointer_I\(2) & (\inst6|Add8~3\ $ (GND))) # (!\inst6|read_pointer_I\(2) & (!\inst6|Add8~3\ & VCC))
-- \inst6|Add8~5\ = CARRY((\inst6|read_pointer_I\(2) & !\inst6|Add8~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_I\(2),
	datad => VCC,
	cin => \inst6|Add8~3\,
	combout => \inst6|Add8~4_combout\,
	cout => \inst6|Add8~5\);

-- Location: LCCOMB_X12_Y7_N28
\inst6|read_pointer_I~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~9_combout\ = (\inst6|Equal4~0_combout\ & ((\inst6|Ia~34_combout\ & (\inst6|downconversion:write_pointer[2]~q\)) # (!\inst6|Ia~34_combout\ & ((\inst6|read_pointer_I\(2)))))) # (!\inst6|Equal4~0_combout\ & 
-- (((\inst6|read_pointer_I\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal4~0_combout\,
	datab => \inst6|downconversion:write_pointer[2]~q\,
	datac => \inst6|Ia~34_combout\,
	datad => \inst6|read_pointer_I\(2),
	combout => \inst6|read_pointer_I~9_combout\);

-- Location: LCCOMB_X12_Y7_N16
\inst6|read_pointer_I~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~10_combout\ = (\inst6|mac_Q~154_combout\ & ((\inst6|read_pointer_I~9_combout\))) # (!\inst6|mac_Q~154_combout\ & (\inst6|Add8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_Q~154_combout\,
	datac => \inst6|Add8~4_combout\,
	datad => \inst6|read_pointer_I~9_combout\,
	combout => \inst6|read_pointer_I~10_combout\);

-- Location: FF_X14_Y7_N15
\inst6|read_pointer_I[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|read_pointer_I~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|read_pointer_I\(3));

-- Location: LCCOMB_X13_Y7_N12
\inst6|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add8~6_combout\ = (\inst6|read_pointer_I\(3) & (!\inst6|Add8~5\)) # (!\inst6|read_pointer_I\(3) & ((\inst6|Add8~5\) # (GND)))
-- \inst6|Add8~7\ = CARRY((!\inst6|Add8~5\) # (!\inst6|read_pointer_I\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|read_pointer_I\(3),
	datad => VCC,
	cin => \inst6|Add8~5\,
	combout => \inst6|Add8~6_combout\,
	cout => \inst6|Add8~7\);

-- Location: LCCOMB_X14_Y7_N0
\inst6|Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add9~0_combout\ = \inst6|Add8~6_combout\ $ (VCC)
-- \inst6|Add9~1\ = CARRY(\inst6|Add8~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add8~6_combout\,
	datad => VCC,
	combout => \inst6|Add9~0_combout\,
	cout => \inst6|Add9~1\);

-- Location: LCCOMB_X14_Y7_N2
\inst6|Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add9~2_combout\ = (\inst6|Add8~8_combout\ & (\inst6|Add9~1\ & VCC)) # (!\inst6|Add8~8_combout\ & (!\inst6|Add9~1\))
-- \inst6|Add9~3\ = CARRY((!\inst6|Add8~8_combout\ & !\inst6|Add9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add8~8_combout\,
	datad => VCC,
	cin => \inst6|Add9~1\,
	combout => \inst6|Add9~2_combout\,
	cout => \inst6|Add9~3\);

-- Location: LCCOMB_X14_Y7_N12
\inst6|read_pointer_I~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~13_combout\ = (\inst6|read_pointer_I~6_combout\ & (((!\inst6|mac_Q~154_combout\)))) # (!\inst6|read_pointer_I~6_combout\ & ((\inst6|mac_Q~154_combout\ & (\inst6|read_pointer_I\(4))) # (!\inst6|mac_Q~154_combout\ & 
-- ((\inst6|Add8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_I~6_combout\,
	datab => \inst6|read_pointer_I\(4),
	datac => \inst6|mac_Q~154_combout\,
	datad => \inst6|Add8~8_combout\,
	combout => \inst6|read_pointer_I~13_combout\);

-- Location: LCCOMB_X14_Y7_N20
\inst6|read_pointer_I~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~14_combout\ = (\inst6|read_pointer_I~6_combout\ & ((\inst6|read_pointer_I~13_combout\ & ((\inst6|Add9~2_combout\))) # (!\inst6|read_pointer_I~13_combout\ & (\inst6|downconversion:write_pointer[4]~q\)))) # 
-- (!\inst6|read_pointer_I~6_combout\ & (((\inst6|read_pointer_I~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:write_pointer[4]~q\,
	datab => \inst6|Add9~2_combout\,
	datac => \inst6|read_pointer_I~6_combout\,
	datad => \inst6|read_pointer_I~13_combout\,
	combout => \inst6|read_pointer_I~14_combout\);

-- Location: FF_X14_Y7_N21
\inst6|read_pointer_I[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|read_pointer_I~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|read_pointer_I\(4));

-- Location: LCCOMB_X13_Y7_N14
\inst6|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add8~8_combout\ = (\inst6|read_pointer_I\(4) & (\inst6|Add8~7\ $ (GND))) # (!\inst6|read_pointer_I\(4) & (!\inst6|Add8~7\ & VCC))
-- \inst6|Add8~9\ = CARRY((\inst6|read_pointer_I\(4) & !\inst6|Add8~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_I\(4),
	datad => VCC,
	cin => \inst6|Add8~7\,
	combout => \inst6|Add8~8_combout\,
	cout => \inst6|Add8~9\);

-- Location: LCCOMB_X14_Y7_N4
\inst6|Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add9~4_combout\ = (\inst6|Add8~10_combout\ & (\inst6|Add9~3\ $ (GND))) # (!\inst6|Add8~10_combout\ & (!\inst6|Add9~3\ & VCC))
-- \inst6|Add9~5\ = CARRY((\inst6|Add8~10_combout\ & !\inst6|Add9~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add8~10_combout\,
	datad => VCC,
	cin => \inst6|Add9~3\,
	combout => \inst6|Add9~4_combout\,
	cout => \inst6|Add9~5\);

-- Location: LCCOMB_X14_Y7_N26
\inst6|read_pointer_I~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~11_combout\ = (\inst6|read_pointer_I~6_combout\ & (!\inst6|mac_Q~154_combout\)) # (!\inst6|read_pointer_I~6_combout\ & ((\inst6|mac_Q~154_combout\ & ((\inst6|read_pointer_I\(5)))) # (!\inst6|mac_Q~154_combout\ & 
-- (\inst6|Add8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_I~6_combout\,
	datab => \inst6|mac_Q~154_combout\,
	datac => \inst6|Add8~10_combout\,
	datad => \inst6|read_pointer_I\(5),
	combout => \inst6|read_pointer_I~11_combout\);

-- Location: LCCOMB_X14_Y7_N18
\inst6|read_pointer_I~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~12_combout\ = (\inst6|read_pointer_I~6_combout\ & ((\inst6|read_pointer_I~11_combout\ & ((\inst6|Add9~4_combout\))) # (!\inst6|read_pointer_I~11_combout\ & (\inst6|downconversion:write_pointer[5]~q\)))) # 
-- (!\inst6|read_pointer_I~6_combout\ & (((\inst6|read_pointer_I~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_I~6_combout\,
	datab => \inst6|downconversion:write_pointer[5]~q\,
	datac => \inst6|Add9~4_combout\,
	datad => \inst6|read_pointer_I~11_combout\,
	combout => \inst6|read_pointer_I~12_combout\);

-- Location: FF_X14_Y7_N19
\inst6|read_pointer_I[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|read_pointer_I~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|read_pointer_I\(5));

-- Location: LCCOMB_X13_Y7_N16
\inst6|Add8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add8~10_combout\ = (\inst6|read_pointer_I\(5) & (!\inst6|Add8~9\)) # (!\inst6|read_pointer_I\(5) & ((\inst6|Add8~9\) # (GND)))
-- \inst6|Add8~11\ = CARRY((!\inst6|Add8~9\) # (!\inst6|read_pointer_I\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|read_pointer_I\(5),
	datad => VCC,
	cin => \inst6|Add8~9\,
	combout => \inst6|Add8~10_combout\,
	cout => \inst6|Add8~11\);

-- Location: LCCOMB_X14_Y7_N22
\inst6|read_pointer_I~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~18_combout\ = (\inst6|read_pointer_I~6_combout\ & (((!\inst6|mac_Q~154_combout\)))) # (!\inst6|read_pointer_I~6_combout\ & ((\inst6|mac_Q~154_combout\ & ((\inst6|read_pointer_I\(6)))) # (!\inst6|mac_Q~154_combout\ & 
-- (\inst6|Add8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_I~6_combout\,
	datab => \inst6|Add8~12_combout\,
	datac => \inst6|mac_Q~154_combout\,
	datad => \inst6|read_pointer_I\(6),
	combout => \inst6|read_pointer_I~18_combout\);

-- Location: LCCOMB_X14_Y7_N6
\inst6|Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add9~6_combout\ = (\inst6|Add8~12_combout\ & (!\inst6|Add9~5\)) # (!\inst6|Add8~12_combout\ & ((\inst6|Add9~5\) # (GND)))
-- \inst6|Add9~7\ = CARRY((!\inst6|Add9~5\) # (!\inst6|Add8~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add8~12_combout\,
	datad => VCC,
	cin => \inst6|Add9~5\,
	combout => \inst6|Add9~6_combout\,
	cout => \inst6|Add9~7\);

-- Location: LCCOMB_X14_Y7_N16
\inst6|read_pointer_I~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~19_combout\ = (\inst6|read_pointer_I~6_combout\ & ((\inst6|read_pointer_I~18_combout\ & ((\inst6|Add9~6_combout\))) # (!\inst6|read_pointer_I~18_combout\ & (\inst6|downconversion:write_pointer[6]~q\)))) # 
-- (!\inst6|read_pointer_I~6_combout\ & (((\inst6|read_pointer_I~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_I~6_combout\,
	datab => \inst6|downconversion:write_pointer[6]~q\,
	datac => \inst6|read_pointer_I~18_combout\,
	datad => \inst6|Add9~6_combout\,
	combout => \inst6|read_pointer_I~19_combout\);

-- Location: FF_X14_Y7_N17
\inst6|read_pointer_I[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|read_pointer_I~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|read_pointer_I\(6));

-- Location: LCCOMB_X13_Y7_N18
\inst6|Add8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add8~12_combout\ = (\inst6|read_pointer_I\(6) & (\inst6|Add8~11\ $ (GND))) # (!\inst6|read_pointer_I\(6) & (!\inst6|Add8~11\ & VCC))
-- \inst6|Add8~13\ = CARRY((\inst6|read_pointer_I\(6) & !\inst6|Add8~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_I\(6),
	datad => VCC,
	cin => \inst6|Add8~11\,
	combout => \inst6|Add8~12_combout\,
	cout => \inst6|Add8~13\);

-- Location: LCCOMB_X13_Y7_N0
\inst6|read_pointer_I~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~4_combout\ = (\inst6|Add8~10_combout\ & (\inst6|Add8~12_combout\ & ((\inst6|Add8~6_combout\) # (\inst6|Add8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add8~6_combout\,
	datab => \inst6|Add8~10_combout\,
	datac => \inst6|Add8~8_combout\,
	datad => \inst6|Add8~12_combout\,
	combout => \inst6|read_pointer_I~4_combout\);

-- Location: LCCOMB_X13_Y7_N4
\inst6|read_pointer_I~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~20_combout\ = (\inst6|mac_Q~154_combout\ & (\inst6|deb~2_combout\ & (\inst6|read_pointer_I\(8)))) # (!\inst6|mac_Q~154_combout\ & (((\inst6|Add8~16_combout\)) # (!\inst6|deb~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q~154_combout\,
	datab => \inst6|deb~2_combout\,
	datac => \inst6|read_pointer_I\(8),
	datad => \inst6|Add8~16_combout\,
	combout => \inst6|read_pointer_I~20_combout\);

-- Location: LCCOMB_X13_Y7_N20
\inst6|Add8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add8~14_combout\ = (\inst6|read_pointer_I\(7) & (!\inst6|Add8~13\)) # (!\inst6|read_pointer_I\(7) & ((\inst6|Add8~13\) # (GND)))
-- \inst6|Add8~15\ = CARRY((!\inst6|Add8~13\) # (!\inst6|read_pointer_I\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_I\(7),
	datad => VCC,
	cin => \inst6|Add8~13\,
	combout => \inst6|Add8~14_combout\,
	cout => \inst6|Add8~15\);

-- Location: LCCOMB_X14_Y7_N8
\inst6|Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add9~8_combout\ = (\inst6|Add8~14_combout\ & ((GND) # (!\inst6|Add9~7\))) # (!\inst6|Add8~14_combout\ & (\inst6|Add9~7\ $ (GND)))
-- \inst6|Add9~9\ = CARRY((\inst6|Add8~14_combout\) # (!\inst6|Add9~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add8~14_combout\,
	datad => VCC,
	cin => \inst6|Add9~7\,
	combout => \inst6|Add9~8_combout\,
	cout => \inst6|Add9~9\);

-- Location: LCCOMB_X13_Y7_N28
\inst6|read_pointer_I~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~15_combout\ = (\inst6|deb~2_combout\ & ((\inst6|mac_Q~154_combout\ & (\inst6|read_pointer_I\(7))) # (!\inst6|mac_Q~154_combout\ & ((\inst6|Add8~14_combout\))))) # (!\inst6|deb~2_combout\ & (((!\inst6|mac_Q~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_I\(7),
	datab => \inst6|deb~2_combout\,
	datac => \inst6|mac_Q~154_combout\,
	datad => \inst6|Add8~14_combout\,
	combout => \inst6|read_pointer_I~15_combout\);

-- Location: LCCOMB_X13_Y7_N2
\inst6|read_pointer_I~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~16_combout\ = (\inst6|read_pointer_I~15_combout\) # ((!\inst6|mac_Q~154_combout\ & ((\inst6|read_pointer_I~5_combout\) # (\inst6|Add8~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_I~5_combout\,
	datab => \inst6|read_pointer_I~15_combout\,
	datac => \inst6|mac_Q~154_combout\,
	datad => \inst6|Add8~18_combout\,
	combout => \inst6|read_pointer_I~16_combout\);

-- Location: LCCOMB_X14_Y7_N30
\inst6|read_pointer_I~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~17_combout\ = (\inst6|read_pointer_I~6_combout\ & ((\inst6|read_pointer_I~16_combout\ & ((\inst6|Add9~8_combout\))) # (!\inst6|read_pointer_I~16_combout\ & (\inst6|downconversion:write_pointer[7]~q\)))) # 
-- (!\inst6|read_pointer_I~6_combout\ & (((\inst6|read_pointer_I~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:write_pointer[7]~q\,
	datab => \inst6|Add9~8_combout\,
	datac => \inst6|read_pointer_I~6_combout\,
	datad => \inst6|read_pointer_I~16_combout\,
	combout => \inst6|read_pointer_I~17_combout\);

-- Location: FF_X14_Y7_N31
\inst6|read_pointer_I[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|read_pointer_I~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|read_pointer_I\(7));

-- Location: LCCOMB_X13_Y7_N22
\inst6|Add8~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add8~16_combout\ = (\inst6|read_pointer_I\(8) & (\inst6|Add8~15\ $ (GND))) # (!\inst6|read_pointer_I\(8) & (!\inst6|Add8~15\ & VCC))
-- \inst6|Add8~17\ = CARRY((\inst6|read_pointer_I\(8) & !\inst6|Add8~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_I\(8),
	datad => VCC,
	cin => \inst6|Add8~15\,
	combout => \inst6|Add8~16_combout\,
	cout => \inst6|Add8~17\);

-- Location: LCCOMB_X13_Y7_N24
\inst6|Add8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add8~18_combout\ = \inst6|Add8~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|Add8~17\,
	combout => \inst6|Add8~18_combout\);

-- Location: LCCOMB_X13_Y7_N30
\inst6|read_pointer_I~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~21_combout\ = (\inst6|read_pointer_I~20_combout\) # ((!\inst6|mac_Q~154_combout\ & ((\inst6|read_pointer_I~5_combout\) # (\inst6|Add8~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_I~5_combout\,
	datab => \inst6|read_pointer_I~20_combout\,
	datac => \inst6|mac_Q~154_combout\,
	datad => \inst6|Add8~18_combout\,
	combout => \inst6|read_pointer_I~21_combout\);

-- Location: LCCOMB_X14_Y7_N10
\inst6|Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add9~10_combout\ = \inst6|Add9~9\ $ (\inst6|Add8~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst6|Add8~16_combout\,
	cin => \inst6|Add9~9\,
	combout => \inst6|Add9~10_combout\);

-- Location: LCCOMB_X14_Y7_N28
\inst6|read_pointer_I~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~22_combout\ = (\inst6|read_pointer_I~6_combout\ & ((\inst6|read_pointer_I~21_combout\ & ((\inst6|Add9~10_combout\))) # (!\inst6|read_pointer_I~21_combout\ & (\inst6|downconversion:write_pointer[8]~q\)))) # 
-- (!\inst6|read_pointer_I~6_combout\ & (\inst6|read_pointer_I~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_I~6_combout\,
	datab => \inst6|read_pointer_I~21_combout\,
	datac => \inst6|downconversion:write_pointer[8]~q\,
	datad => \inst6|Add9~10_combout\,
	combout => \inst6|read_pointer_I~22_combout\);

-- Location: FF_X14_Y7_N29
\inst6|read_pointer_I[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|read_pointer_I~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|read_pointer_I\(8));

-- Location: LCCOMB_X13_Y7_N26
\inst6|read_pointer_I~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~5_combout\ = (\inst6|Add8~16_combout\ & ((\inst6|read_pointer_I~4_combout\) # (\inst6|Add8~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|read_pointer_I~4_combout\,
	datac => \inst6|Add8~16_combout\,
	datad => \inst6|Add8~14_combout\,
	combout => \inst6|read_pointer_I~5_combout\);

-- Location: LCCOMB_X12_Y7_N26
\inst6|read_pointer_I~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~6_combout\ = ((!\inst6|mac_Q~154_combout\ & ((\inst6|read_pointer_I~5_combout\) # (\inst6|Add8~18_combout\)))) # (!\inst6|deb~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|deb~2_combout\,
	datab => \inst6|read_pointer_I~5_combout\,
	datac => \inst6|mac_Q~154_combout\,
	datad => \inst6|Add8~18_combout\,
	combout => \inst6|read_pointer_I~6_combout\);

-- Location: LCCOMB_X14_Y7_N24
\inst6|read_pointer_I~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~7_combout\ = (\inst6|read_pointer_I~6_combout\ & (((!\inst6|mac_Q~154_combout\)))) # (!\inst6|read_pointer_I~6_combout\ & ((\inst6|mac_Q~154_combout\ & (\inst6|read_pointer_I\(3))) # (!\inst6|mac_Q~154_combout\ & 
-- ((\inst6|Add8~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_I~6_combout\,
	datab => \inst6|read_pointer_I\(3),
	datac => \inst6|mac_Q~154_combout\,
	datad => \inst6|Add8~6_combout\,
	combout => \inst6|read_pointer_I~7_combout\);

-- Location: LCCOMB_X14_Y7_N14
\inst6|read_pointer_I~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_I~8_combout\ = (\inst6|read_pointer_I~6_combout\ & ((\inst6|read_pointer_I~7_combout\ & (\inst6|Add9~0_combout\)) # (!\inst6|read_pointer_I~7_combout\ & ((\inst6|downconversion:write_pointer[3]~q\))))) # 
-- (!\inst6|read_pointer_I~6_combout\ & (((\inst6|read_pointer_I~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_I~6_combout\,
	datab => \inst6|Add9~0_combout\,
	datac => \inst6|downconversion:write_pointer[3]~q\,
	datad => \inst6|read_pointer_I~7_combout\,
	combout => \inst6|read_pointer_I~8_combout\);

-- Location: LCCOMB_X14_Y4_N10
\inst6|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~42_combout\ = (\inst6|Add0~41\ & (\inst6|Equal0~0_combout\ $ ((!\inst6|inbuffer\(1))))) # (!\inst6|Add0~41\ & ((\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(1))) # (GND)))
-- \inst6|Add0~43\ = CARRY((\inst6|Equal0~0_combout\ $ (!\inst6|inbuffer\(1))) # (!\inst6|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal0~0_combout\,
	datab => \inst6|inbuffer\(1),
	datad => VCC,
	cin => \inst6|Add0~41\,
	combout => \inst6|Add0~42_combout\,
	cout => \inst6|Add0~43\);

-- Location: LCCOMB_X14_Y4_N12
\inst6|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~44_combout\ = (\inst6|Add0~43\ & ((\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(2))))) # (!\inst6|Add0~43\ & (\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(2) $ (VCC))))
-- \inst6|Add0~45\ = CARRY((!\inst6|Add0~43\ & (\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal0~0_combout\,
	datab => \inst6|inbuffer\(2),
	datad => VCC,
	cin => \inst6|Add0~43\,
	combout => \inst6|Add0~44_combout\,
	cout => \inst6|Add0~45\);

-- Location: LCCOMB_X14_Y4_N14
\inst6|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~46_combout\ = (\inst6|Add0~45\ & (\inst6|Equal0~0_combout\ $ ((!\inst6|inbuffer\(3))))) # (!\inst6|Add0~45\ & ((\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(3))) # (GND)))
-- \inst6|Add0~47\ = CARRY((\inst6|Equal0~0_combout\ $ (!\inst6|inbuffer\(3))) # (!\inst6|Add0~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal0~0_combout\,
	datab => \inst6|inbuffer\(3),
	datad => VCC,
	cin => \inst6|Add0~45\,
	combout => \inst6|Add0~46_combout\,
	cout => \inst6|Add0~47\);

-- Location: LCCOMB_X14_Y4_N16
\inst6|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~48_combout\ = (\inst6|Add0~47\ & ((\inst6|inbuffer\(4) $ (\inst6|Equal0~0_combout\)))) # (!\inst6|Add0~47\ & (\inst6|inbuffer\(4) $ (\inst6|Equal0~0_combout\ $ (VCC))))
-- \inst6|Add0~49\ = CARRY((!\inst6|Add0~47\ & (\inst6|inbuffer\(4) $ (\inst6|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(4),
	datab => \inst6|Equal0~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~47\,
	combout => \inst6|Add0~48_combout\,
	cout => \inst6|Add0~49\);

-- Location: LCCOMB_X14_Y4_N18
\inst6|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~50_combout\ = (\inst6|Add0~49\ & (\inst6|inbuffer\(5) $ ((!\inst6|Equal0~0_combout\)))) # (!\inst6|Add0~49\ & ((\inst6|inbuffer\(5) $ (\inst6|Equal0~0_combout\)) # (GND)))
-- \inst6|Add0~51\ = CARRY((\inst6|inbuffer\(5) $ (!\inst6|Equal0~0_combout\)) # (!\inst6|Add0~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(5),
	datab => \inst6|Equal0~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~49\,
	combout => \inst6|Add0~50_combout\,
	cout => \inst6|Add0~51\);

-- Location: LCCOMB_X14_Y4_N20
\inst6|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~52_combout\ = (\inst6|Add0~51\ & ((\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(6))))) # (!\inst6|Add0~51\ & (\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(6) $ (VCC))))
-- \inst6|Add0~53\ = CARRY((!\inst6|Add0~51\ & (\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal0~0_combout\,
	datab => \inst6|inbuffer\(6),
	datad => VCC,
	cin => \inst6|Add0~51\,
	combout => \inst6|Add0~52_combout\,
	cout => \inst6|Add0~53\);

-- Location: LCCOMB_X14_Y4_N22
\inst6|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~54_combout\ = (\inst6|Add0~53\ & (\inst6|inbuffer\(7) $ ((!\inst6|Equal0~0_combout\)))) # (!\inst6|Add0~53\ & ((\inst6|inbuffer\(7) $ (\inst6|Equal0~0_combout\)) # (GND)))
-- \inst6|Add0~55\ = CARRY((\inst6|inbuffer\(7) $ (!\inst6|Equal0~0_combout\)) # (!\inst6|Add0~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(7),
	datab => \inst6|Equal0~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~53\,
	combout => \inst6|Add0~54_combout\,
	cout => \inst6|Add0~55\);

-- Location: LCCOMB_X14_Y4_N24
\inst6|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~56_combout\ = (\inst6|Add0~55\ & ((\inst6|inbuffer\(8) $ (\inst6|Equal0~0_combout\)))) # (!\inst6|Add0~55\ & (\inst6|inbuffer\(8) $ (\inst6|Equal0~0_combout\ $ (VCC))))
-- \inst6|Add0~57\ = CARRY((!\inst6|Add0~55\ & (\inst6|inbuffer\(8) $ (\inst6|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(8),
	datab => \inst6|Equal0~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~55\,
	combout => \inst6|Add0~56_combout\,
	cout => \inst6|Add0~57\);

-- Location: LCCOMB_X14_Y4_N26
\inst6|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~58_combout\ = (\inst6|Add0~57\ & (\inst6|Equal0~0_combout\ $ ((!\inst6|inbuffer\(9))))) # (!\inst6|Add0~57\ & ((\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(9))) # (GND)))
-- \inst6|Add0~59\ = CARRY((\inst6|Equal0~0_combout\ $ (!\inst6|inbuffer\(9))) # (!\inst6|Add0~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal0~0_combout\,
	datab => \inst6|inbuffer\(9),
	datad => VCC,
	cin => \inst6|Add0~57\,
	combout => \inst6|Add0~58_combout\,
	cout => \inst6|Add0~59\);

-- Location: LCCOMB_X14_Y4_N28
\inst6|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~60_combout\ = (\inst6|Add0~59\ & ((\inst6|inbuffer\(10) $ (\inst6|Equal0~0_combout\)))) # (!\inst6|Add0~59\ & (\inst6|inbuffer\(10) $ (\inst6|Equal0~0_combout\ $ (VCC))))
-- \inst6|Add0~61\ = CARRY((!\inst6|Add0~59\ & (\inst6|inbuffer\(10) $ (\inst6|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(10),
	datab => \inst6|Equal0~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~59\,
	combout => \inst6|Add0~60_combout\,
	cout => \inst6|Add0~61\);

-- Location: LCCOMB_X14_Y4_N30
\inst6|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~62_combout\ = (\inst6|Add0~61\ & (\inst6|inbuffer\(11) $ ((!\inst6|Equal0~0_combout\)))) # (!\inst6|Add0~61\ & ((\inst6|inbuffer\(11) $ (\inst6|Equal0~0_combout\)) # (GND)))
-- \inst6|Add0~63\ = CARRY((\inst6|inbuffer\(11) $ (!\inst6|Equal0~0_combout\)) # (!\inst6|Add0~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(11),
	datab => \inst6|Equal0~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~61\,
	combout => \inst6|Add0~62_combout\,
	cout => \inst6|Add0~63\);

-- Location: LCCOMB_X14_Y3_N0
\inst6|Add0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~64_combout\ = (\inst6|Add0~63\ & ((\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(12))))) # (!\inst6|Add0~63\ & (\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(12) $ (VCC))))
-- \inst6|Add0~65\ = CARRY((!\inst6|Add0~63\ & (\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal0~0_combout\,
	datab => \inst6|inbuffer\(12),
	datad => VCC,
	cin => \inst6|Add0~63\,
	combout => \inst6|Add0~64_combout\,
	cout => \inst6|Add0~65\);

-- Location: LCCOMB_X14_Y3_N2
\inst6|Add0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~66_combout\ = (\inst6|Add0~65\ & (\inst6|Equal0~0_combout\ $ ((!\inst6|inbuffer\(13))))) # (!\inst6|Add0~65\ & ((\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(13))) # (GND)))
-- \inst6|Add0~67\ = CARRY((\inst6|Equal0~0_combout\ $ (!\inst6|inbuffer\(13))) # (!\inst6|Add0~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal0~0_combout\,
	datab => \inst6|inbuffer\(13),
	datad => VCC,
	cin => \inst6|Add0~65\,
	combout => \inst6|Add0~66_combout\,
	cout => \inst6|Add0~67\);

-- Location: LCCOMB_X14_Y3_N4
\inst6|Add0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~68_combout\ = (\inst6|Add0~67\ & ((\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(14))))) # (!\inst6|Add0~67\ & (\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(14) $ (VCC))))
-- \inst6|Add0~69\ = CARRY((!\inst6|Add0~67\ & (\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal0~0_combout\,
	datab => \inst6|inbuffer\(14),
	datad => VCC,
	cin => \inst6|Add0~67\,
	combout => \inst6|Add0~68_combout\,
	cout => \inst6|Add0~69\);

-- Location: LCCOMB_X14_Y3_N6
\inst6|Add0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~70_combout\ = (\inst6|Add0~69\ & (\inst6|Equal0~0_combout\ $ ((!\inst6|inbuffer\(15))))) # (!\inst6|Add0~69\ & ((\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(15))) # (GND)))
-- \inst6|Add0~71\ = CARRY((\inst6|Equal0~0_combout\ $ (!\inst6|inbuffer\(15))) # (!\inst6|Add0~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal0~0_combout\,
	datab => \inst6|inbuffer\(15),
	datad => VCC,
	cin => \inst6|Add0~69\,
	combout => \inst6|Add0~70_combout\,
	cout => \inst6|Add0~71\);

-- Location: LCCOMB_X14_Y3_N8
\inst6|Add0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~72_combout\ = (\inst6|Add0~71\ & ((\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(16))))) # (!\inst6|Add0~71\ & (\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(16) $ (VCC))))
-- \inst6|Add0~73\ = CARRY((!\inst6|Add0~71\ & (\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal0~0_combout\,
	datab => \inst6|inbuffer\(16),
	datad => VCC,
	cin => \inst6|Add0~71\,
	combout => \inst6|Add0~72_combout\,
	cout => \inst6|Add0~73\);

-- Location: LCCOMB_X14_Y3_N10
\inst6|Add0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~74_combout\ = (\inst6|Add0~73\ & (\inst6|Equal0~0_combout\ $ ((!\inst6|inbuffer\(17))))) # (!\inst6|Add0~73\ & ((\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(17))) # (GND)))
-- \inst6|Add0~75\ = CARRY((\inst6|Equal0~0_combout\ $ (!\inst6|inbuffer\(17))) # (!\inst6|Add0~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal0~0_combout\,
	datab => \inst6|inbuffer\(17),
	datad => VCC,
	cin => \inst6|Add0~73\,
	combout => \inst6|Add0~74_combout\,
	cout => \inst6|Add0~75\);

-- Location: LCCOMB_X14_Y3_N12
\inst6|Add0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~76_combout\ = (\inst6|Add0~75\ & ((\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(18))))) # (!\inst6|Add0~75\ & (\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(18) $ (VCC))))
-- \inst6|Add0~77\ = CARRY((!\inst6|Add0~75\ & (\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal0~0_combout\,
	datab => \inst6|inbuffer\(18),
	datad => VCC,
	cin => \inst6|Add0~75\,
	combout => \inst6|Add0~76_combout\,
	cout => \inst6|Add0~77\);

-- Location: LCCOMB_X13_Y3_N6
\inst0|ADC_Data[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[19]~feeder_combout\ = \ADC_DBus[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[11]~input_o\,
	combout => \inst0|ADC_Data[19]~feeder_combout\);

-- Location: FF_X13_Y3_N7
\inst0|ADC_Data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[19]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(19));

-- Location: LCCOMB_X13_Y3_N22
\inst6|inbuffer[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inbuffer[19]~feeder_combout\ = \inst0|ADC_Data\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|ADC_Data\(19),
	combout => \inst6|inbuffer[19]~feeder_combout\);

-- Location: FF_X13_Y3_N23
\inst6|inbuffer[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|inbuffer[19]~feeder_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(19));

-- Location: LCCOMB_X14_Y3_N14
\inst6|Add0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~78_combout\ = (\inst6|Add0~77\ & (\inst6|Equal0~0_combout\ $ ((!\inst6|inbuffer\(19))))) # (!\inst6|Add0~77\ & ((\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(19))) # (GND)))
-- \inst6|Add0~79\ = CARRY((\inst6|Equal0~0_combout\ $ (!\inst6|inbuffer\(19))) # (!\inst6|Add0~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal0~0_combout\,
	datab => \inst6|inbuffer\(19),
	datad => VCC,
	cin => \inst6|Add0~77\,
	combout => \inst6|Add0~78_combout\,
	cout => \inst6|Add0~79\);

-- Location: LCCOMB_X13_Y3_N0
\inst0|ADC_Data[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[20]~feeder_combout\ = \ADC_DBus[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[12]~input_o\,
	combout => \inst0|ADC_Data[20]~feeder_combout\);

-- Location: FF_X13_Y3_N1
\inst0|ADC_Data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[20]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(20));

-- Location: LCCOMB_X13_Y3_N16
\inst6|inbuffer[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inbuffer[20]~feeder_combout\ = \inst0|ADC_Data\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|ADC_Data\(20),
	combout => \inst6|inbuffer[20]~feeder_combout\);

-- Location: FF_X13_Y3_N17
\inst6|inbuffer[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|inbuffer[20]~feeder_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(20));

-- Location: LCCOMB_X14_Y3_N16
\inst6|Add0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~84_combout\ = (\inst6|Add0~79\ & ((\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(20))))) # (!\inst6|Add0~79\ & (\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(20) $ (VCC))))
-- \inst6|Add0~85\ = CARRY((!\inst6|Add0~79\ & (\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal0~0_combout\,
	datab => \inst6|inbuffer\(20),
	datad => VCC,
	cin => \inst6|Add0~79\,
	combout => \inst6|Add0~84_combout\,
	cout => \inst6|Add0~85\);

-- Location: LCCOMB_X13_Y3_N26
\inst0|ADC_Data[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst0|ADC_Data[21]~feeder_combout\ = \ADC_DBus[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_DBus[13]~input_o\,
	combout => \inst0|ADC_Data[21]~feeder_combout\);

-- Location: FF_X13_Y3_N27
\inst0|ADC_Data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst0|ADC_Data[21]~feeder_combout\,
	ena => \inst0|ADC_Data[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(21));

-- Location: FF_X13_Y3_N19
\inst6|inbuffer[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(21),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(21));

-- Location: LCCOMB_X14_Y3_N18
\inst6|Add0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~86_combout\ = (\inst6|Add0~85\ & (\inst6|Equal0~0_combout\ $ ((!\inst6|inbuffer\(21))))) # (!\inst6|Add0~85\ & ((\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(21))) # (GND)))
-- \inst6|Add0~87\ = CARRY((\inst6|Equal0~0_combout\ $ (!\inst6|inbuffer\(21))) # (!\inst6|Add0~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal0~0_combout\,
	datab => \inst6|inbuffer\(21),
	datad => VCC,
	cin => \inst6|Add0~85\,
	combout => \inst6|Add0~86_combout\,
	cout => \inst6|Add0~87\);

-- Location: FF_X13_Y3_N21
\inst0|ADC_Data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \ADC_DBus[14]~input_o\,
	sload => VCC,
	ena => \inst0|ADC_Data[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(22));

-- Location: LCCOMB_X13_Y3_N28
\inst6|inbuffer[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|inbuffer[22]~feeder_combout\ = \inst0|ADC_Data\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst0|ADC_Data\(22),
	combout => \inst6|inbuffer[22]~feeder_combout\);

-- Location: FF_X13_Y3_N29
\inst6|inbuffer[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	d => \inst6|inbuffer[22]~feeder_combout\,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(22));

-- Location: LCCOMB_X14_Y3_N20
\inst6|Add0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~92_combout\ = (\inst6|Add0~87\ & ((\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(22))))) # (!\inst6|Add0~87\ & (\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(22) $ (VCC))))
-- \inst6|Add0~93\ = CARRY((!\inst6|Add0~87\ & (\inst6|Equal0~0_combout\ $ (\inst6|inbuffer\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal0~0_combout\,
	datab => \inst6|inbuffer\(22),
	datad => VCC,
	cin => \inst6|Add0~87\,
	combout => \inst6|Add0~92_combout\,
	cout => \inst6|Add0~93\);

-- Location: FF_X13_Y3_N15
\inst0|ADC_Data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \ADC_DBus[15]~input_o\,
	sload => VCC,
	ena => \inst0|ADC_Data[23]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst0|ADC_Data\(23));

-- Location: FF_X13_Y3_N31
\inst6|inbuffer[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst0|ADC_Clk~clkctrl_outclk\,
	asdata => \inst0|ADC_Data\(23),
	sload => VCC,
	ena => \inst6|ALT_INV_sampled~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|inbuffer\(23));

-- Location: LCCOMB_X14_Y3_N22
\inst6|Add0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~94_combout\ = \inst6|inbuffer\(23) $ (\inst6|Add0~93\ $ (\inst6|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|inbuffer\(23),
	datad => \inst6|Equal0~0_combout\,
	cin => \inst6|Add0~93\,
	combout => \inst6|Add0~94_combout\);

-- Location: M9K_X15_Y4_N0
\inst6|Ia_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "down_dec_7:inst6|altsyncram:Ia_rtl_0|altsyncram_8gc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 360,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 360,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|Ia~35_combout\,
	portbre => VCC,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \inst6|Ia~35_combout\,
	portadatain => \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|Ia_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X14_Y3_N13
\inst6|Ia_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(37));

-- Location: FF_X21_Y7_N17
\inst6|Qa_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(0));

-- Location: FF_X17_Y4_N17
\inst6|Qa_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|downconversion:write_pointer[8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(17));

-- Location: FF_X16_Y6_N19
\inst6|read_pointer_Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add6~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|read_pointer_Q\(8));

-- Location: LCCOMB_X19_Y7_N20
\inst6|mac_I~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I~153_combout\ = ((\inst6|downconversion~1_combout\) # ((\inst6|ns~0_combout\) # (!\inst6|LessThan3~4_combout\))) # (!\inst6|LessThan4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|ns~0_combout\,
	combout => \inst6|mac_I~153_combout\);

-- Location: LCCOMB_X18_Y6_N28
\inst6|read_pointer_Q~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~0_combout\ = (\inst6|deb~2_combout\ & (((\inst6|mac_Q~51_combout\ & !\inst6|ns~0_combout\)))) # (!\inst6|deb~2_combout\ & (\inst6|downconversion:m[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:m[0]~q\,
	datab => \inst6|deb~2_combout\,
	datac => \inst6|mac_Q~51_combout\,
	datad => \inst6|ns~0_combout\,
	combout => \inst6|read_pointer_Q~0_combout\);

-- Location: FF_X16_Y6_N1
\inst6|downconversion:write_pointer_last[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|downconversion:write_pointer[6]~q\,
	sload => VCC,
	ena => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:write_pointer_last[6]~q\);

-- Location: LCCOMB_X16_Y6_N0
\inst6|read_pointer_Q~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~15_combout\ = (\inst6|deb~2_combout\ & ((\inst6|read_pointer_Q\(6)) # ((\inst6|read_pointer_Q~0_combout\)))) # (!\inst6|deb~2_combout\ & (((\inst6|downconversion:write_pointer_last[6]~q\ & !\inst6|read_pointer_Q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_Q\(6),
	datab => \inst6|deb~2_combout\,
	datac => \inst6|downconversion:write_pointer_last[6]~q\,
	datad => \inst6|read_pointer_Q~0_combout\,
	combout => \inst6|read_pointer_Q~15_combout\);

-- Location: FF_X16_Y6_N23
\inst6|downconversion:write_pointer_last[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|downconversion:write_pointer[3]~q\,
	sload => VCC,
	ena => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:write_pointer_last[3]~q\);

-- Location: LCCOMB_X16_Y6_N22
\inst6|read_pointer_Q~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~7_combout\ = (\inst6|read_pointer_Q~0_combout\ & (\inst6|deb~2_combout\)) # (!\inst6|read_pointer_Q~0_combout\ & ((\inst6|deb~2_combout\ & ((\inst6|read_pointer_Q\(3)))) # (!\inst6|deb~2_combout\ & 
-- (\inst6|downconversion:write_pointer_last[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_Q~0_combout\,
	datab => \inst6|deb~2_combout\,
	datac => \inst6|downconversion:write_pointer_last[3]~q\,
	datad => \inst6|read_pointer_Q\(3),
	combout => \inst6|read_pointer_Q~7_combout\);

-- Location: FF_X14_Y6_N11
\inst6|downconversion:write_pointer_last[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|downconversion:write_pointer[2]~q\,
	sload => VCC,
	ena => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:write_pointer_last[2]~q\);

-- Location: LCCOMB_X14_Y6_N10
\inst6|read_pointer_Q~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~5_combout\ = (\inst6|deb~2_combout\ & ((\inst6|read_pointer_Q\(2)) # ((\inst6|read_pointer_Q~0_combout\)))) # (!\inst6|deb~2_combout\ & (((\inst6|downconversion:write_pointer_last[2]~q\ & !\inst6|read_pointer_Q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_Q\(2),
	datab => \inst6|deb~2_combout\,
	datac => \inst6|downconversion:write_pointer_last[2]~q\,
	datad => \inst6|read_pointer_Q~0_combout\,
	combout => \inst6|read_pointer_Q~5_combout\);

-- Location: FF_X14_Y6_N15
\inst6|downconversion:write_pointer_last[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|downconversion:write_pointer[1]~q\,
	sload => VCC,
	ena => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:write_pointer_last[1]~q\);

-- Location: LCCOMB_X14_Y6_N14
\inst6|read_pointer_Q~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~3_combout\ = (\inst6|deb~2_combout\ & ((\inst6|read_pointer_Q\(1)) # ((\inst6|read_pointer_Q~0_combout\)))) # (!\inst6|deb~2_combout\ & (((\inst6|downconversion:write_pointer_last[1]~q\ & !\inst6|read_pointer_Q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_Q\(1),
	datab => \inst6|deb~2_combout\,
	datac => \inst6|downconversion:write_pointer_last[1]~q\,
	datad => \inst6|read_pointer_Q~0_combout\,
	combout => \inst6|read_pointer_Q~3_combout\);

-- Location: FF_X14_Y6_N19
\inst6|downconversion:write_pointer_last[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|downconversion:write_pointer[0]~q\,
	sload => VCC,
	ena => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:write_pointer_last[0]~q\);

-- Location: LCCOMB_X14_Y6_N18
\inst6|read_pointer_Q~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~1_combout\ = (\inst6|deb~2_combout\ & ((\inst6|read_pointer_Q\(0)) # ((\inst6|read_pointer_Q~0_combout\)))) # (!\inst6|deb~2_combout\ & (((\inst6|downconversion:write_pointer_last[0]~q\ & !\inst6|read_pointer_Q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_Q\(0),
	datab => \inst6|deb~2_combout\,
	datac => \inst6|downconversion:write_pointer_last[0]~q\,
	datad => \inst6|read_pointer_Q~0_combout\,
	combout => \inst6|read_pointer_Q~1_combout\);

-- Location: LCCOMB_X17_Y6_N10
\inst6|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~0_combout\ = \inst6|read_pointer_Q\(0) $ (VCC)
-- \inst6|Add5~1\ = CARRY(\inst6|read_pointer_Q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_Q\(0),
	datad => VCC,
	combout => \inst6|Add5~0_combout\,
	cout => \inst6|Add5~1\);

-- Location: LCCOMB_X14_Y6_N16
\inst6|read_pointer_Q~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~2_combout\ = (\inst6|read_pointer_Q~1_combout\ & (((\inst6|Add5~0_combout\) # (!\inst6|read_pointer_Q~0_combout\)))) # (!\inst6|read_pointer_Q~1_combout\ & (\inst6|downconversion:write_pointer[0]~q\ & 
-- ((\inst6|read_pointer_Q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:write_pointer[0]~q\,
	datab => \inst6|read_pointer_Q~1_combout\,
	datac => \inst6|Add5~0_combout\,
	datad => \inst6|read_pointer_Q~0_combout\,
	combout => \inst6|read_pointer_Q~2_combout\);

-- Location: FF_X14_Y6_N17
\inst6|read_pointer_Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|read_pointer_Q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|read_pointer_Q\(0));

-- Location: LCCOMB_X17_Y6_N12
\inst6|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~2_combout\ = (\inst6|read_pointer_Q\(1) & (!\inst6|Add5~1\)) # (!\inst6|read_pointer_Q\(1) & ((\inst6|Add5~1\) # (GND)))
-- \inst6|Add5~3\ = CARRY((!\inst6|Add5~1\) # (!\inst6|read_pointer_Q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_Q\(1),
	datad => VCC,
	cin => \inst6|Add5~1\,
	combout => \inst6|Add5~2_combout\,
	cout => \inst6|Add5~3\);

-- Location: LCCOMB_X14_Y6_N28
\inst6|read_pointer_Q~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~4_combout\ = (\inst6|read_pointer_Q~3_combout\ & (((\inst6|Add5~2_combout\) # (!\inst6|read_pointer_Q~0_combout\)))) # (!\inst6|read_pointer_Q~3_combout\ & (\inst6|downconversion:write_pointer[1]~q\ & 
-- ((\inst6|read_pointer_Q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:write_pointer[1]~q\,
	datab => \inst6|read_pointer_Q~3_combout\,
	datac => \inst6|Add5~2_combout\,
	datad => \inst6|read_pointer_Q~0_combout\,
	combout => \inst6|read_pointer_Q~4_combout\);

-- Location: FF_X14_Y6_N29
\inst6|read_pointer_Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|read_pointer_Q~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|read_pointer_Q\(1));

-- Location: LCCOMB_X17_Y6_N14
\inst6|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~4_combout\ = (\inst6|read_pointer_Q\(2) & (\inst6|Add5~3\ $ (GND))) # (!\inst6|read_pointer_Q\(2) & (!\inst6|Add5~3\ & VCC))
-- \inst6|Add5~5\ = CARRY((\inst6|read_pointer_Q\(2) & !\inst6|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|read_pointer_Q\(2),
	datad => VCC,
	cin => \inst6|Add5~3\,
	combout => \inst6|Add5~4_combout\,
	cout => \inst6|Add5~5\);

-- Location: LCCOMB_X14_Y6_N8
\inst6|read_pointer_Q~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~6_combout\ = (\inst6|read_pointer_Q~5_combout\ & (((\inst6|Add5~4_combout\) # (!\inst6|read_pointer_Q~0_combout\)))) # (!\inst6|read_pointer_Q~5_combout\ & (\inst6|downconversion:write_pointer[2]~q\ & 
-- ((\inst6|read_pointer_Q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_Q~5_combout\,
	datab => \inst6|downconversion:write_pointer[2]~q\,
	datac => \inst6|Add5~4_combout\,
	datad => \inst6|read_pointer_Q~0_combout\,
	combout => \inst6|read_pointer_Q~6_combout\);

-- Location: FF_X14_Y6_N9
\inst6|read_pointer_Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|read_pointer_Q~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|read_pointer_Q\(2));

-- Location: LCCOMB_X17_Y6_N16
\inst6|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~6_combout\ = (\inst6|read_pointer_Q\(3) & (!\inst6|Add5~5\)) # (!\inst6|read_pointer_Q\(3) & ((\inst6|Add5~5\) # (GND)))
-- \inst6|Add5~7\ = CARRY((!\inst6|Add5~5\) # (!\inst6|read_pointer_Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_Q\(3),
	datad => VCC,
	cin => \inst6|Add5~5\,
	combout => \inst6|Add5~6_combout\,
	cout => \inst6|Add5~7\);

-- Location: LCCOMB_X16_Y6_N24
\inst6|read_pointer_Q~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~8_combout\ = (\inst6|read_pointer_Q~7_combout\ & ((\inst6|Add5~6_combout\) # ((!\inst6|read_pointer_Q~0_combout\)))) # (!\inst6|read_pointer_Q~7_combout\ & (((\inst6|downconversion:write_pointer[3]~q\ & 
-- \inst6|read_pointer_Q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_Q~7_combout\,
	datab => \inst6|Add5~6_combout\,
	datac => \inst6|downconversion:write_pointer[3]~q\,
	datad => \inst6|read_pointer_Q~0_combout\,
	combout => \inst6|read_pointer_Q~8_combout\);

-- Location: LCCOMB_X16_Y6_N2
\inst6|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~0_combout\ = \inst6|Add5~6_combout\ $ (VCC)
-- \inst6|Add6~1\ = CARRY(\inst6|Add5~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~6_combout\,
	datad => VCC,
	combout => \inst6|Add6~0_combout\,
	cout => \inst6|Add6~1\);

-- Location: LCCOMB_X16_Y6_N16
\inst6|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~2_combout\ = (\inst6|mac_I~153_combout\ & (\inst6|read_pointer_Q~8_combout\)) # (!\inst6|mac_I~153_combout\ & ((\inst6|read_pointer_Q~10_combout\ & ((\inst6|Add6~0_combout\))) # (!\inst6|read_pointer_Q~10_combout\ & 
-- (\inst6|read_pointer_Q~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I~153_combout\,
	datab => \inst6|read_pointer_Q~8_combout\,
	datac => \inst6|read_pointer_Q~10_combout\,
	datad => \inst6|Add6~0_combout\,
	combout => \inst6|Add6~2_combout\);

-- Location: FF_X16_Y6_N17
\inst6|read_pointer_Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|read_pointer_Q\(3));

-- Location: LCCOMB_X17_Y6_N18
\inst6|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~8_combout\ = (\inst6|read_pointer_Q\(4) & (\inst6|Add5~7\ $ (GND))) # (!\inst6|read_pointer_Q\(4) & (!\inst6|Add5~7\ & VCC))
-- \inst6|Add5~9\ = CARRY((\inst6|read_pointer_Q\(4) & !\inst6|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|read_pointer_Q\(4),
	datad => VCC,
	cin => \inst6|Add5~7\,
	combout => \inst6|Add5~8_combout\,
	cout => \inst6|Add5~9\);

-- Location: LCCOMB_X16_Y6_N4
\inst6|Add6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~3_combout\ = (\inst6|Add5~8_combout\ & (\inst6|Add6~1\ & VCC)) # (!\inst6|Add5~8_combout\ & (!\inst6|Add6~1\))
-- \inst6|Add6~4\ = CARRY((!\inst6|Add5~8_combout\ & !\inst6|Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~8_combout\,
	datad => VCC,
	cin => \inst6|Add6~1\,
	combout => \inst6|Add6~3_combout\,
	cout => \inst6|Add6~4\);

-- Location: FF_X17_Y6_N31
\inst6|downconversion:write_pointer_last[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|downconversion:write_pointer[4]~q\,
	sload => VCC,
	ena => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:write_pointer_last[4]~q\);

-- Location: LCCOMB_X17_Y6_N30
\inst6|read_pointer_Q~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~11_combout\ = (\inst6|deb~2_combout\ & ((\inst6|read_pointer_Q\(4)) # ((\inst6|read_pointer_Q~0_combout\)))) # (!\inst6|deb~2_combout\ & (((\inst6|downconversion:write_pointer_last[4]~q\ & !\inst6|read_pointer_Q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|deb~2_combout\,
	datab => \inst6|read_pointer_Q\(4),
	datac => \inst6|downconversion:write_pointer_last[4]~q\,
	datad => \inst6|read_pointer_Q~0_combout\,
	combout => \inst6|read_pointer_Q~11_combout\);

-- Location: LCCOMB_X17_Y6_N8
\inst6|read_pointer_Q~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~12_combout\ = (\inst6|read_pointer_Q~11_combout\ & (((\inst6|Add5~8_combout\) # (!\inst6|read_pointer_Q~0_combout\)))) # (!\inst6|read_pointer_Q~11_combout\ & (\inst6|downconversion:write_pointer[4]~q\ & 
-- ((\inst6|read_pointer_Q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:write_pointer[4]~q\,
	datab => \inst6|Add5~8_combout\,
	datac => \inst6|read_pointer_Q~11_combout\,
	datad => \inst6|read_pointer_Q~0_combout\,
	combout => \inst6|read_pointer_Q~12_combout\);

-- Location: LCCOMB_X17_Y6_N0
\inst6|Add6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~5_combout\ = (\inst6|mac_I~153_combout\ & (((\inst6|read_pointer_Q~12_combout\)))) # (!\inst6|mac_I~153_combout\ & ((\inst6|read_pointer_Q~10_combout\ & (\inst6|Add6~3_combout\)) # (!\inst6|read_pointer_Q~10_combout\ & 
-- ((\inst6|read_pointer_Q~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I~153_combout\,
	datab => \inst6|read_pointer_Q~10_combout\,
	datac => \inst6|Add6~3_combout\,
	datad => \inst6|read_pointer_Q~12_combout\,
	combout => \inst6|Add6~5_combout\);

-- Location: FF_X17_Y6_N1
\inst6|read_pointer_Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add6~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|read_pointer_Q\(4));

-- Location: LCCOMB_X17_Y6_N20
\inst6|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~10_combout\ = (\inst6|read_pointer_Q\(5) & (!\inst6|Add5~9\)) # (!\inst6|read_pointer_Q\(5) & ((\inst6|Add5~9\) # (GND)))
-- \inst6|Add5~11\ = CARRY((!\inst6|Add5~9\) # (!\inst6|read_pointer_Q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_Q\(5),
	datad => VCC,
	cin => \inst6|Add5~9\,
	combout => \inst6|Add5~10_combout\,
	cout => \inst6|Add5~11\);

-- Location: LCCOMB_X16_Y6_N6
\inst6|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~6_combout\ = (\inst6|Add5~10_combout\ & (\inst6|Add6~4\ $ (GND))) # (!\inst6|Add5~10_combout\ & (!\inst6|Add6~4\ & VCC))
-- \inst6|Add6~7\ = CARRY((\inst6|Add5~10_combout\ & !\inst6|Add6~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~10_combout\,
	datad => VCC,
	cin => \inst6|Add6~4\,
	combout => \inst6|Add6~6_combout\,
	cout => \inst6|Add6~7\);

-- Location: FF_X14_Y6_N23
\inst6|downconversion:write_pointer_last[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|downconversion:write_pointer[5]~q\,
	sload => VCC,
	ena => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:write_pointer_last[5]~q\);

-- Location: LCCOMB_X14_Y6_N22
\inst6|read_pointer_Q~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~13_combout\ = (\inst6|deb~2_combout\ & ((\inst6|read_pointer_Q\(5)) # ((\inst6|read_pointer_Q~0_combout\)))) # (!\inst6|deb~2_combout\ & (((\inst6|downconversion:write_pointer_last[5]~q\ & !\inst6|read_pointer_Q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_Q\(5),
	datab => \inst6|deb~2_combout\,
	datac => \inst6|downconversion:write_pointer_last[5]~q\,
	datad => \inst6|read_pointer_Q~0_combout\,
	combout => \inst6|read_pointer_Q~13_combout\);

-- Location: LCCOMB_X14_Y6_N24
\inst6|read_pointer_Q~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~14_combout\ = (\inst6|read_pointer_Q~13_combout\ & (((\inst6|Add5~10_combout\) # (!\inst6|read_pointer_Q~0_combout\)))) # (!\inst6|read_pointer_Q~13_combout\ & (\inst6|downconversion:write_pointer[5]~q\ & 
-- ((\inst6|read_pointer_Q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:write_pointer[5]~q\,
	datab => \inst6|Add5~10_combout\,
	datac => \inst6|read_pointer_Q~13_combout\,
	datad => \inst6|read_pointer_Q~0_combout\,
	combout => \inst6|read_pointer_Q~14_combout\);

-- Location: LCCOMB_X14_Y6_N12
\inst6|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~8_combout\ = (\inst6|mac_I~153_combout\ & (((\inst6|read_pointer_Q~14_combout\)))) # (!\inst6|mac_I~153_combout\ & ((\inst6|read_pointer_Q~10_combout\ & (\inst6|Add6~6_combout\)) # (!\inst6|read_pointer_Q~10_combout\ & 
-- ((\inst6|read_pointer_Q~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~6_combout\,
	datab => \inst6|read_pointer_Q~14_combout\,
	datac => \inst6|mac_I~153_combout\,
	datad => \inst6|read_pointer_Q~10_combout\,
	combout => \inst6|Add6~8_combout\);

-- Location: FF_X14_Y6_N13
\inst6|read_pointer_Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add6~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|read_pointer_Q\(5));

-- Location: LCCOMB_X17_Y6_N22
\inst6|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~12_combout\ = (\inst6|read_pointer_Q\(6) & (\inst6|Add5~11\ $ (GND))) # (!\inst6|read_pointer_Q\(6) & (!\inst6|Add5~11\ & VCC))
-- \inst6|Add5~13\ = CARRY((\inst6|read_pointer_Q\(6) & !\inst6|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|read_pointer_Q\(6),
	datad => VCC,
	cin => \inst6|Add5~11\,
	combout => \inst6|Add5~12_combout\,
	cout => \inst6|Add5~13\);

-- Location: LCCOMB_X16_Y6_N26
\inst6|read_pointer_Q~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~16_combout\ = (\inst6|read_pointer_Q~0_combout\ & ((\inst6|read_pointer_Q~15_combout\ & ((\inst6|Add5~12_combout\))) # (!\inst6|read_pointer_Q~15_combout\ & (\inst6|downconversion:write_pointer[6]~q\)))) # 
-- (!\inst6|read_pointer_Q~0_combout\ & (\inst6|read_pointer_Q~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_Q~0_combout\,
	datab => \inst6|read_pointer_Q~15_combout\,
	datac => \inst6|downconversion:write_pointer[6]~q\,
	datad => \inst6|Add5~12_combout\,
	combout => \inst6|read_pointer_Q~16_combout\);

-- Location: LCCOMB_X16_Y6_N8
\inst6|Add6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~9_combout\ = (\inst6|Add5~12_combout\ & (!\inst6|Add6~7\)) # (!\inst6|Add5~12_combout\ & ((\inst6|Add6~7\) # (GND)))
-- \inst6|Add6~10\ = CARRY((!\inst6|Add6~7\) # (!\inst6|Add5~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~12_combout\,
	datad => VCC,
	cin => \inst6|Add6~7\,
	combout => \inst6|Add6~9_combout\,
	cout => \inst6|Add6~10\);

-- Location: LCCOMB_X16_Y6_N30
\inst6|Add6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~11_combout\ = (\inst6|mac_I~153_combout\ & (((\inst6|read_pointer_Q~16_combout\)))) # (!\inst6|mac_I~153_combout\ & ((\inst6|read_pointer_Q~10_combout\ & ((\inst6|Add6~9_combout\))) # (!\inst6|read_pointer_Q~10_combout\ & 
-- (\inst6|read_pointer_Q~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I~153_combout\,
	datab => \inst6|read_pointer_Q~10_combout\,
	datac => \inst6|read_pointer_Q~16_combout\,
	datad => \inst6|Add6~9_combout\,
	combout => \inst6|Add6~11_combout\);

-- Location: FF_X16_Y6_N31
\inst6|read_pointer_Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add6~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|read_pointer_Q\(6));

-- Location: LCCOMB_X17_Y6_N24
\inst6|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~14_combout\ = (\inst6|read_pointer_Q\(7) & (!\inst6|Add5~13\)) # (!\inst6|read_pointer_Q\(7) & ((\inst6|Add5~13\) # (GND)))
-- \inst6|Add5~15\ = CARRY((!\inst6|Add5~13\) # (!\inst6|read_pointer_Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|read_pointer_Q\(7),
	datad => VCC,
	cin => \inst6|Add5~13\,
	combout => \inst6|Add5~14_combout\,
	cout => \inst6|Add5~15\);

-- Location: LCCOMB_X17_Y6_N26
\inst6|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~16_combout\ = (\inst6|read_pointer_Q\(8) & (\inst6|Add5~15\ $ (GND))) # (!\inst6|read_pointer_Q\(8) & (!\inst6|Add5~15\ & VCC))
-- \inst6|Add5~17\ = CARRY((\inst6|read_pointer_Q\(8) & !\inst6|Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|read_pointer_Q\(8),
	datad => VCC,
	cin => \inst6|Add5~15\,
	combout => \inst6|Add5~16_combout\,
	cout => \inst6|Add5~17\);

-- Location: LCCOMB_X17_Y6_N28
\inst6|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add5~18_combout\ = \inst6|Add5~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|Add5~17\,
	combout => \inst6|Add5~18_combout\);

-- Location: LCCOMB_X17_Y6_N2
\inst6|read_pointer_Q~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~9_combout\ = (\inst6|Add5~10_combout\ & (\inst6|Add5~12_combout\ & ((\inst6|Add5~6_combout\) # (\inst6|Add5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~10_combout\,
	datab => \inst6|Add5~6_combout\,
	datac => \inst6|Add5~12_combout\,
	datad => \inst6|Add5~8_combout\,
	combout => \inst6|read_pointer_Q~9_combout\);

-- Location: LCCOMB_X17_Y6_N4
\inst6|read_pointer_Q~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~10_combout\ = (\inst6|Add5~18_combout\) # ((\inst6|Add5~16_combout\ & ((\inst6|Add5~14_combout\) # (\inst6|read_pointer_Q~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add5~14_combout\,
	datab => \inst6|Add5~18_combout\,
	datac => \inst6|Add5~16_combout\,
	datad => \inst6|read_pointer_Q~9_combout\,
	combout => \inst6|read_pointer_Q~10_combout\);

-- Location: FF_X16_Y6_N29
\inst6|downconversion:write_pointer_last[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|downconversion:write_pointer[7]~q\,
	sload => VCC,
	ena => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:write_pointer_last[7]~q\);

-- Location: LCCOMB_X16_Y6_N28
\inst6|read_pointer_Q~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~17_combout\ = (\inst6|read_pointer_Q~0_combout\ & (\inst6|deb~2_combout\)) # (!\inst6|read_pointer_Q~0_combout\ & ((\inst6|deb~2_combout\ & ((\inst6|read_pointer_Q\(7)))) # (!\inst6|deb~2_combout\ & 
-- (\inst6|downconversion:write_pointer_last[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_Q~0_combout\,
	datab => \inst6|deb~2_combout\,
	datac => \inst6|downconversion:write_pointer_last[7]~q\,
	datad => \inst6|read_pointer_Q\(7),
	combout => \inst6|read_pointer_Q~17_combout\);

-- Location: LCCOMB_X16_Y6_N14
\inst6|read_pointer_Q~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~18_combout\ = (\inst6|read_pointer_Q~0_combout\ & ((\inst6|read_pointer_Q~17_combout\ & ((\inst6|Add5~14_combout\))) # (!\inst6|read_pointer_Q~17_combout\ & (\inst6|downconversion:write_pointer[7]~q\)))) # 
-- (!\inst6|read_pointer_Q~0_combout\ & (\inst6|read_pointer_Q~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_Q~0_combout\,
	datab => \inst6|read_pointer_Q~17_combout\,
	datac => \inst6|downconversion:write_pointer[7]~q\,
	datad => \inst6|Add5~14_combout\,
	combout => \inst6|read_pointer_Q~18_combout\);

-- Location: LCCOMB_X16_Y6_N10
\inst6|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~12_combout\ = (\inst6|Add5~14_combout\ & ((GND) # (!\inst6|Add6~10\))) # (!\inst6|Add5~14_combout\ & (\inst6|Add6~10\ $ (GND)))
-- \inst6|Add6~13\ = CARRY((\inst6|Add5~14_combout\) # (!\inst6|Add6~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add5~14_combout\,
	datad => VCC,
	cin => \inst6|Add6~10\,
	combout => \inst6|Add6~12_combout\,
	cout => \inst6|Add6~13\);

-- Location: LCCOMB_X16_Y6_N20
\inst6|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~14_combout\ = (\inst6|mac_I~153_combout\ & (((\inst6|read_pointer_Q~18_combout\)))) # (!\inst6|mac_I~153_combout\ & ((\inst6|read_pointer_Q~10_combout\ & ((\inst6|Add6~12_combout\))) # (!\inst6|read_pointer_Q~10_combout\ & 
-- (\inst6|read_pointer_Q~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I~153_combout\,
	datab => \inst6|read_pointer_Q~10_combout\,
	datac => \inst6|read_pointer_Q~18_combout\,
	datad => \inst6|Add6~12_combout\,
	combout => \inst6|Add6~14_combout\);

-- Location: FF_X16_Y6_N21
\inst6|read_pointer_Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add6~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|read_pointer_Q\(7));

-- Location: LCCOMB_X16_Y6_N12
\inst6|Add6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~15_combout\ = \inst6|Add6~13\ $ (\inst6|Add5~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst6|Add5~16_combout\,
	cin => \inst6|Add6~13\,
	combout => \inst6|Add6~15_combout\);

-- Location: FF_X18_Y6_N7
\inst6|downconversion:write_pointer_last[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|downconversion:write_pointer[8]~q\,
	sload => VCC,
	ena => \inst6|Qa~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:write_pointer_last[8]~q\);

-- Location: LCCOMB_X18_Y6_N6
\inst6|read_pointer_Q~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~19_combout\ = (\inst6|deb~2_combout\ & ((\inst6|read_pointer_Q\(8)) # ((\inst6|read_pointer_Q~0_combout\)))) # (!\inst6|deb~2_combout\ & (((\inst6|downconversion:write_pointer_last[8]~q\ & !\inst6|read_pointer_Q~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|read_pointer_Q\(8),
	datab => \inst6|deb~2_combout\,
	datac => \inst6|downconversion:write_pointer_last[8]~q\,
	datad => \inst6|read_pointer_Q~0_combout\,
	combout => \inst6|read_pointer_Q~19_combout\);

-- Location: LCCOMB_X17_Y6_N6
\inst6|read_pointer_Q~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|read_pointer_Q~20_combout\ = (\inst6|read_pointer_Q~0_combout\ & ((\inst6|read_pointer_Q~19_combout\ & ((\inst6|Add5~16_combout\))) # (!\inst6|read_pointer_Q~19_combout\ & (\inst6|downconversion:write_pointer[8]~q\)))) # 
-- (!\inst6|read_pointer_Q~0_combout\ & (((\inst6|read_pointer_Q~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:write_pointer[8]~q\,
	datab => \inst6|read_pointer_Q~0_combout\,
	datac => \inst6|Add5~16_combout\,
	datad => \inst6|read_pointer_Q~19_combout\,
	combout => \inst6|read_pointer_Q~20_combout\);

-- Location: LCCOMB_X16_Y6_N18
\inst6|Add6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add6~17_combout\ = (\inst6|read_pointer_Q~10_combout\ & ((\inst6|mac_I~153_combout\ & ((\inst6|read_pointer_Q~20_combout\))) # (!\inst6|mac_I~153_combout\ & (\inst6|Add6~15_combout\)))) # (!\inst6|read_pointer_Q~10_combout\ & 
-- (((\inst6|read_pointer_Q~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add6~15_combout\,
	datab => \inst6|read_pointer_Q~10_combout\,
	datac => \inst6|mac_I~153_combout\,
	datad => \inst6|read_pointer_Q~20_combout\,
	combout => \inst6|Add6~17_combout\);

-- Location: FF_X17_Y4_N27
\inst6|Qa_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Add6~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(18));

-- Location: LCCOMB_X17_Y5_N26
\inst6|Qa_rtl_0_bypass[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa_rtl_0_bypass[15]~feeder_combout\ = \inst6|downconversion:write_pointer[7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|downconversion:write_pointer[7]~q\,
	combout => \inst6|Qa_rtl_0_bypass[15]~feeder_combout\);

-- Location: FF_X17_Y5_N27
\inst6|Qa_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(15));

-- Location: LCCOMB_X17_Y5_N28
\inst6|Qa_rtl_0_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa_rtl_0_bypass[16]~feeder_combout\ = \inst6|Add6~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|Add6~14_combout\,
	combout => \inst6|Qa_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X17_Y5_N29
\inst6|Qa_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(16));

-- Location: FF_X17_Y5_N7
\inst6|Qa_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Add6~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(14));

-- Location: FF_X17_Y5_N17
\inst6|Qa_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|downconversion:write_pointer[6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(13));

-- Location: LCCOMB_X17_Y5_N6
\inst6|sample_data[23]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data[23]~12_combout\ = (\inst6|Qa_rtl_0_bypass\(15) & (\inst6|Qa_rtl_0_bypass\(16) & (\inst6|Qa_rtl_0_bypass\(14) $ (!\inst6|Qa_rtl_0_bypass\(13))))) # (!\inst6|Qa_rtl_0_bypass\(15) & (!\inst6|Qa_rtl_0_bypass\(16) & 
-- (\inst6|Qa_rtl_0_bypass\(14) $ (!\inst6|Qa_rtl_0_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(15),
	datab => \inst6|Qa_rtl_0_bypass\(16),
	datac => \inst6|Qa_rtl_0_bypass\(14),
	datad => \inst6|Qa_rtl_0_bypass\(13),
	combout => \inst6|sample_data[23]~12_combout\);

-- Location: LCCOMB_X14_Y6_N26
\inst6|Qa_rtl_0_bypass[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa_rtl_0_bypass[3]~feeder_combout\ = \inst6|downconversion:write_pointer[1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|downconversion:write_pointer[1]~q\,
	combout => \inst6|Qa_rtl_0_bypass[3]~feeder_combout\);

-- Location: FF_X14_Y6_N27
\inst6|Qa_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa_rtl_0_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(3));

-- Location: FF_X14_Y6_N1
\inst6|Qa_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|downconversion:write_pointer[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(1));

-- Location: FF_X14_Y6_N31
\inst6|Qa_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|read_pointer_Q~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(2));

-- Location: LCCOMB_X14_Y6_N20
\inst6|Qa_rtl_0_bypass[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa_rtl_0_bypass[4]~feeder_combout\ = \inst6|read_pointer_Q~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|read_pointer_Q~4_combout\,
	combout => \inst6|Qa_rtl_0_bypass[4]~feeder_combout\);

-- Location: FF_X14_Y6_N21
\inst6|Qa_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa_rtl_0_bypass[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(4));

-- Location: LCCOMB_X14_Y6_N30
\inst6|sample_data[23]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data[23]~9_combout\ = (\inst6|Qa_rtl_0_bypass\(3) & (\inst6|Qa_rtl_0_bypass\(4) & (\inst6|Qa_rtl_0_bypass\(1) $ (!\inst6|Qa_rtl_0_bypass\(2))))) # (!\inst6|Qa_rtl_0_bypass\(3) & (!\inst6|Qa_rtl_0_bypass\(4) & (\inst6|Qa_rtl_0_bypass\(1) $ 
-- (!\inst6|Qa_rtl_0_bypass\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(3),
	datab => \inst6|Qa_rtl_0_bypass\(1),
	datac => \inst6|Qa_rtl_0_bypass\(2),
	datad => \inst6|Qa_rtl_0_bypass\(4),
	combout => \inst6|sample_data[23]~9_combout\);

-- Location: LCCOMB_X17_Y5_N12
\inst6|Qa_rtl_0_bypass[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa_rtl_0_bypass[8]~feeder_combout\ = \inst6|Add6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Add6~2_combout\,
	combout => \inst6|Qa_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X17_Y5_N13
\inst6|Qa_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa_rtl_0_bypass[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(8));

-- Location: LCCOMB_X17_Y5_N18
\inst6|Qa_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa_rtl_0_bypass[7]~feeder_combout\ = \inst6|downconversion:write_pointer[3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|downconversion:write_pointer[3]~q\,
	combout => \inst6|Qa_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X17_Y5_N19
\inst6|Qa_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(7));

-- Location: FF_X17_Y5_N23
\inst6|Qa_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|read_pointer_Q~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(6));

-- Location: LCCOMB_X17_Y5_N8
\inst6|Qa_rtl_0_bypass[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa_rtl_0_bypass[5]~feeder_combout\ = \inst6|downconversion:write_pointer[2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|downconversion:write_pointer[2]~q\,
	combout => \inst6|Qa_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X17_Y5_N9
\inst6|Qa_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(5));

-- Location: LCCOMB_X17_Y5_N22
\inst6|sample_data[23]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data[23]~10_combout\ = (\inst6|Qa_rtl_0_bypass\(8) & (\inst6|Qa_rtl_0_bypass\(7) & (\inst6|Qa_rtl_0_bypass\(6) $ (!\inst6|Qa_rtl_0_bypass\(5))))) # (!\inst6|Qa_rtl_0_bypass\(8) & (!\inst6|Qa_rtl_0_bypass\(7) & (\inst6|Qa_rtl_0_bypass\(6) $ 
-- (!\inst6|Qa_rtl_0_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(8),
	datab => \inst6|Qa_rtl_0_bypass\(7),
	datac => \inst6|Qa_rtl_0_bypass\(6),
	datad => \inst6|Qa_rtl_0_bypass\(5),
	combout => \inst6|sample_data[23]~10_combout\);

-- Location: LCCOMB_X17_Y8_N12
\inst6|Qa_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa_rtl_0_bypass[12]~feeder_combout\ = \inst6|Add6~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|Add6~8_combout\,
	combout => \inst6|Qa_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X17_Y8_N13
\inst6|Qa_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(12));

-- Location: LCCOMB_X17_Y8_N24
\inst6|Qa_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa_rtl_0_bypass[9]~feeder_combout\ = \inst6|downconversion:write_pointer[4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|downconversion:write_pointer[4]~q\,
	combout => \inst6|Qa_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X17_Y8_N25
\inst6|Qa_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(9));

-- Location: FF_X17_Y8_N15
\inst6|Qa_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|Add6~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(10));

-- Location: LCCOMB_X17_Y8_N10
\inst6|Qa_rtl_0_bypass[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Qa_rtl_0_bypass[11]~feeder_combout\ = \inst6|downconversion:write_pointer[5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|downconversion:write_pointer[5]~q\,
	combout => \inst6|Qa_rtl_0_bypass[11]~feeder_combout\);

-- Location: FF_X17_Y8_N11
\inst6|Qa_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Qa_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(11));

-- Location: LCCOMB_X17_Y8_N14
\inst6|sample_data[23]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data[23]~11_combout\ = (\inst6|Qa_rtl_0_bypass\(12) & (\inst6|Qa_rtl_0_bypass\(11) & (\inst6|Qa_rtl_0_bypass\(9) $ (!\inst6|Qa_rtl_0_bypass\(10))))) # (!\inst6|Qa_rtl_0_bypass\(12) & (!\inst6|Qa_rtl_0_bypass\(11) & 
-- (\inst6|Qa_rtl_0_bypass\(9) $ (!\inst6|Qa_rtl_0_bypass\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(12),
	datab => \inst6|Qa_rtl_0_bypass\(9),
	datac => \inst6|Qa_rtl_0_bypass\(10),
	datad => \inst6|Qa_rtl_0_bypass\(11),
	combout => \inst6|sample_data[23]~11_combout\);

-- Location: LCCOMB_X17_Y5_N0
\inst6|sample_data[23]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data[23]~13_combout\ = (\inst6|sample_data[23]~12_combout\ & (\inst6|sample_data[23]~9_combout\ & (\inst6|sample_data[23]~10_combout\ & \inst6|sample_data[23]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sample_data[23]~12_combout\,
	datab => \inst6|sample_data[23]~9_combout\,
	datac => \inst6|sample_data[23]~10_combout\,
	datad => \inst6|sample_data[23]~11_combout\,
	combout => \inst6|sample_data[23]~13_combout\);

-- Location: LCCOMB_X17_Y4_N26
\inst6|sample_data[23]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data[23]~14_combout\ = (\inst6|Qa_rtl_0_bypass\(0) & (\inst6|sample_data[23]~13_combout\ & (\inst6|Qa_rtl_0_bypass\(17) $ (!\inst6|Qa_rtl_0_bypass\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(0),
	datab => \inst6|Qa_rtl_0_bypass\(17),
	datac => \inst6|Qa_rtl_0_bypass\(18),
	datad => \inst6|sample_data[23]~13_combout\,
	combout => \inst6|sample_data[23]~14_combout\);

-- Location: FF_X17_Y4_N13
\inst6|Ia_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|downconversion:write_pointer[8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(17));

-- Location: FF_X21_Y7_N15
\inst6|Ia_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(0));

-- Location: FF_X17_Y4_N23
\inst6|Ia_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|read_pointer_I~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(18));

-- Location: LCCOMB_X12_Y7_N22
\inst6|Ia_rtl_0_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia_rtl_0_bypass[2]~feeder_combout\ = \inst6|read_pointer_I~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|read_pointer_I~3_combout\,
	combout => \inst6|Ia_rtl_0_bypass[2]~feeder_combout\);

-- Location: FF_X12_Y7_N23
\inst6|Ia_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia_rtl_0_bypass[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(2));

-- Location: FF_X12_Y7_N19
\inst6|Ia_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|downconversion:write_pointer[1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(3));

-- Location: FF_X12_Y7_N25
\inst6|Ia_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|downconversion:write_pointer[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(1));

-- Location: LCCOMB_X12_Y7_N20
\inst6|Ia_rtl_0_bypass[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia_rtl_0_bypass[4]~feeder_combout\ = \inst6|read_pointer_I~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|read_pointer_I~1_combout\,
	combout => \inst6|Ia_rtl_0_bypass[4]~feeder_combout\);

-- Location: FF_X12_Y7_N21
\inst6|Ia_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia_rtl_0_bypass[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(4));

-- Location: LCCOMB_X12_Y7_N24
\inst6|sample_data[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data[23]~3_combout\ = (\inst6|Ia_rtl_0_bypass\(2) & (\inst6|Ia_rtl_0_bypass\(1) & (\inst6|Ia_rtl_0_bypass\(3) $ (!\inst6|Ia_rtl_0_bypass\(4))))) # (!\inst6|Ia_rtl_0_bypass\(2) & (!\inst6|Ia_rtl_0_bypass\(1) & (\inst6|Ia_rtl_0_bypass\(3) $ 
-- (!\inst6|Ia_rtl_0_bypass\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0_bypass\(2),
	datab => \inst6|Ia_rtl_0_bypass\(3),
	datac => \inst6|Ia_rtl_0_bypass\(1),
	datad => \inst6|Ia_rtl_0_bypass\(4),
	combout => \inst6|sample_data[23]~3_combout\);

-- Location: LCCOMB_X17_Y4_N6
\inst6|Ia_rtl_0_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia_rtl_0_bypass[16]~feeder_combout\ = \inst6|read_pointer_I~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|read_pointer_I~17_combout\,
	combout => \inst6|Ia_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X17_Y4_N7
\inst6|Ia_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(16));

-- Location: LCCOMB_X17_Y4_N4
\inst6|Ia_rtl_0_bypass[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia_rtl_0_bypass[15]~feeder_combout\ = \inst6|downconversion:write_pointer[7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|downconversion:write_pointer[7]~q\,
	combout => \inst6|Ia_rtl_0_bypass[15]~feeder_combout\);

-- Location: FF_X17_Y4_N5
\inst6|Ia_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(15));

-- Location: FF_X17_Y4_N25
\inst6|Ia_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|read_pointer_I~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(14));

-- Location: FF_X17_Y4_N19
\inst6|Ia_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|downconversion:write_pointer[6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(13));

-- Location: LCCOMB_X17_Y4_N24
\inst6|sample_data[23]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data[23]~6_combout\ = (\inst6|Ia_rtl_0_bypass\(16) & (\inst6|Ia_rtl_0_bypass\(15) & (\inst6|Ia_rtl_0_bypass\(14) $ (!\inst6|Ia_rtl_0_bypass\(13))))) # (!\inst6|Ia_rtl_0_bypass\(16) & (!\inst6|Ia_rtl_0_bypass\(15) & 
-- (\inst6|Ia_rtl_0_bypass\(14) $ (!\inst6|Ia_rtl_0_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0_bypass\(16),
	datab => \inst6|Ia_rtl_0_bypass\(15),
	datac => \inst6|Ia_rtl_0_bypass\(14),
	datad => \inst6|Ia_rtl_0_bypass\(13),
	combout => \inst6|sample_data[23]~6_combout\);

-- Location: LCCOMB_X17_Y5_N10
\inst6|Ia_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia_rtl_0_bypass[7]~feeder_combout\ = \inst6|downconversion:write_pointer[3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|downconversion:write_pointer[3]~q\,
	combout => \inst6|Ia_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X17_Y5_N11
\inst6|Ia_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(7));

-- Location: LCCOMB_X17_Y5_N20
\inst6|Ia_rtl_0_bypass[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia_rtl_0_bypass[8]~feeder_combout\ = \inst6|read_pointer_I~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|read_pointer_I~8_combout\,
	combout => \inst6|Ia_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X17_Y5_N21
\inst6|Ia_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia_rtl_0_bypass[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(8));

-- Location: FF_X17_Y5_N31
\inst6|Ia_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|read_pointer_I~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(6));

-- Location: LCCOMB_X17_Y5_N24
\inst6|Ia_rtl_0_bypass[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia_rtl_0_bypass[5]~feeder_combout\ = \inst6|downconversion:write_pointer[2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst6|downconversion:write_pointer[2]~q\,
	combout => \inst6|Ia_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X17_Y5_N25
\inst6|Ia_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(5));

-- Location: LCCOMB_X17_Y5_N30
\inst6|sample_data[23]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data[23]~4_combout\ = (\inst6|Ia_rtl_0_bypass\(7) & (\inst6|Ia_rtl_0_bypass\(8) & (\inst6|Ia_rtl_0_bypass\(6) $ (!\inst6|Ia_rtl_0_bypass\(5))))) # (!\inst6|Ia_rtl_0_bypass\(7) & (!\inst6|Ia_rtl_0_bypass\(8) & (\inst6|Ia_rtl_0_bypass\(6) $ 
-- (!\inst6|Ia_rtl_0_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0_bypass\(7),
	datab => \inst6|Ia_rtl_0_bypass\(8),
	datac => \inst6|Ia_rtl_0_bypass\(6),
	datad => \inst6|Ia_rtl_0_bypass\(5),
	combout => \inst6|sample_data[23]~4_combout\);

-- Location: FF_X18_Y5_N7
\inst6|Ia_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|downconversion:write_pointer[5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(11));

-- Location: LCCOMB_X18_Y5_N16
\inst6|Ia_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Ia_rtl_0_bypass[12]~feeder_combout\ = \inst6|read_pointer_I~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|read_pointer_I~12_combout\,
	combout => \inst6|Ia_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X18_Y5_N17
\inst6|Ia_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Ia_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(12));

-- Location: FF_X18_Y5_N27
\inst6|Ia_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|read_pointer_I~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(10));

-- Location: FF_X18_Y5_N13
\inst6|Ia_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \inst6|downconversion:write_pointer[4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(9));

-- Location: LCCOMB_X18_Y5_N26
\inst6|sample_data[23]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data[23]~5_combout\ = (\inst6|Ia_rtl_0_bypass\(11) & (\inst6|Ia_rtl_0_bypass\(12) & (\inst6|Ia_rtl_0_bypass\(10) $ (!\inst6|Ia_rtl_0_bypass\(9))))) # (!\inst6|Ia_rtl_0_bypass\(11) & (!\inst6|Ia_rtl_0_bypass\(12) & 
-- (\inst6|Ia_rtl_0_bypass\(10) $ (!\inst6|Ia_rtl_0_bypass\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0_bypass\(11),
	datab => \inst6|Ia_rtl_0_bypass\(12),
	datac => \inst6|Ia_rtl_0_bypass\(10),
	datad => \inst6|Ia_rtl_0_bypass\(9),
	combout => \inst6|sample_data[23]~5_combout\);

-- Location: LCCOMB_X17_Y4_N10
\inst6|sample_data[23]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data[23]~7_combout\ = (\inst6|sample_data[23]~3_combout\ & (\inst6|sample_data[23]~6_combout\ & (\inst6|sample_data[23]~4_combout\ & \inst6|sample_data[23]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sample_data[23]~3_combout\,
	datab => \inst6|sample_data[23]~6_combout\,
	datac => \inst6|sample_data[23]~4_combout\,
	datad => \inst6|sample_data[23]~5_combout\,
	combout => \inst6|sample_data[23]~7_combout\);

-- Location: LCCOMB_X17_Y4_N22
\inst6|sample_data[23]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data[23]~8_combout\ = (\inst6|Ia_rtl_0_bypass\(0) & (\inst6|sample_data[23]~7_combout\ & (\inst6|Ia_rtl_0_bypass\(17) $ (!\inst6|Ia_rtl_0_bypass\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0_bypass\(17),
	datab => \inst6|Ia_rtl_0_bypass\(0),
	datac => \inst6|Ia_rtl_0_bypass\(18),
	datad => \inst6|sample_data[23]~7_combout\,
	combout => \inst6|sample_data[23]~8_combout\);

-- Location: LCCOMB_X17_Y4_N20
\inst6|sample_data[23]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data[23]~15_combout\ = (\inst6|sample_data[23]~14_combout\ & ((\inst6|sample_data[23]~8_combout\) # (\inst6|ns~0_combout\ $ (\inst6|Equal9~4_combout\)))) # (!\inst6|sample_data[23]~14_combout\ & (\inst6|sample_data[23]~8_combout\ & 
-- (\inst6|ns~0_combout\ $ (!\inst6|Equal9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sample_data[23]~14_combout\,
	datab => \inst6|sample_data[23]~8_combout\,
	datac => \inst6|ns~0_combout\,
	datad => \inst6|Equal9~4_combout\,
	combout => \inst6|sample_data[23]~15_combout\);

-- Location: LCCOMB_X17_Y4_N0
\inst6|sample_data[23]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data[23]~2_combout\ = \inst6|ns~0_combout\ $ (\inst6|Equal9~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|ns~0_combout\,
	datad => \inst6|Equal9~4_combout\,
	combout => \inst6|sample_data[23]~2_combout\);

-- Location: LCCOMB_X14_Y3_N24
\inst6|sample_data~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~16_combout\ = (\inst6|sample_data[23]~15_combout\ & (((\inst6|Ia_rtl_0_bypass\(37)) # (\inst6|sample_data[23]~2_combout\)))) # (!\inst6|sample_data[23]~15_combout\ & (\inst6|Ia_rtl_0|auto_generated|ram_block1a18\ & 
-- ((!\inst6|sample_data[23]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0|auto_generated|ram_block1a18\,
	datab => \inst6|Ia_rtl_0_bypass\(37),
	datac => \inst6|sample_data[23]~15_combout\,
	datad => \inst6|sample_data[23]~2_combout\,
	combout => \inst6|sample_data~16_combout\);

-- Location: LCCOMB_X16_Y3_N14
\inst6|Add0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~80_combout\ = (\inst6|Add0~38\ & (\inst6|inbuffer\(19) $ ((\inst6|Equal2~0_combout\)))) # (!\inst6|Add0~38\ & ((\inst6|inbuffer\(19) $ (!\inst6|Equal2~0_combout\)) # (GND)))
-- \inst6|Add0~81\ = CARRY((\inst6|inbuffer\(19) $ (\inst6|Equal2~0_combout\)) # (!\inst6|Add0~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(19),
	datab => \inst6|Equal2~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~38\,
	combout => \inst6|Add0~80_combout\,
	cout => \inst6|Add0~81\);

-- Location: LCCOMB_X16_Y3_N16
\inst6|Add0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~82_combout\ = (\inst6|Add0~81\ & ((\inst6|inbuffer\(20) $ (!\inst6|Equal2~0_combout\)))) # (!\inst6|Add0~81\ & (\inst6|inbuffer\(20) $ (\inst6|Equal2~0_combout\ $ (GND))))
-- \inst6|Add0~83\ = CARRY((!\inst6|Add0~81\ & (\inst6|inbuffer\(20) $ (!\inst6|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(20),
	datab => \inst6|Equal2~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~81\,
	combout => \inst6|Add0~82_combout\,
	cout => \inst6|Add0~83\);

-- Location: LCCOMB_X16_Y3_N18
\inst6|Add0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~88_combout\ = (\inst6|Add0~83\ & (\inst6|inbuffer\(21) $ ((\inst6|Equal2~0_combout\)))) # (!\inst6|Add0~83\ & ((\inst6|inbuffer\(21) $ (!\inst6|Equal2~0_combout\)) # (GND)))
-- \inst6|Add0~89\ = CARRY((\inst6|inbuffer\(21) $ (\inst6|Equal2~0_combout\)) # (!\inst6|Add0~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(21),
	datab => \inst6|Equal2~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~83\,
	combout => \inst6|Add0~88_combout\,
	cout => \inst6|Add0~89\);

-- Location: LCCOMB_X16_Y3_N20
\inst6|Add0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~90_combout\ = (\inst6|Add0~89\ & ((\inst6|inbuffer\(22) $ (!\inst6|Equal2~0_combout\)))) # (!\inst6|Add0~89\ & (\inst6|inbuffer\(22) $ (\inst6|Equal2~0_combout\ $ (GND))))
-- \inst6|Add0~91\ = CARRY((!\inst6|Add0~89\ & (\inst6|inbuffer\(22) $ (!\inst6|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|inbuffer\(22),
	datab => \inst6|Equal2~0_combout\,
	datad => VCC,
	cin => \inst6|Add0~89\,
	combout => \inst6|Add0~90_combout\,
	cout => \inst6|Add0~91\);

-- Location: LCCOMB_X16_Y3_N22
\inst6|Add0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add0~96_combout\ = \inst6|Equal2~0_combout\ $ (\inst6|Add0~91\ $ (!\inst6|inbuffer\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Equal2~0_combout\,
	datad => \inst6|inbuffer\(23),
	cin => \inst6|Add0~91\,
	combout => \inst6|Add0~96_combout\);

-- Location: M9K_X15_Y7_N0
\inst6|Qa_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "down_dec_7:inst6|altsyncram:Qa_rtl_0|altsyncram_8gc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 360,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 360,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|Qa~34_combout\,
	portbre => VCC,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \inst6|Qa~34_combout\,
	portadatain => \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|Qa_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y3_N24
\inst6|sample_data~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~17_combout\ = (\inst6|sample_data~16_combout\ & ((\inst6|Qa_rtl_0_bypass\(37)) # ((!\inst6|sample_data[23]~2_combout\)))) # (!\inst6|sample_data~16_combout\ & (((\inst6|Qa_rtl_0|auto_generated|ram_block1a18\ & 
-- \inst6|sample_data[23]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(37),
	datab => \inst6|sample_data~16_combout\,
	datac => \inst6|Qa_rtl_0|auto_generated|ram_block1a18\,
	datad => \inst6|sample_data[23]~2_combout\,
	combout => \inst6|sample_data~17_combout\);

-- Location: FF_X16_Y3_N15
\inst6|Qa_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(38));

-- Location: LCCOMB_X17_Y4_N14
\inst6|sample_data~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~18_combout\ = (\inst6|sample_data[23]~2_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a19\) # ((\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data[23]~2_combout\ & (((\inst6|Ia_rtl_0|auto_generated|ram_block1a19\ & 
-- !\inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0|auto_generated|ram_block1a19\,
	datab => \inst6|sample_data[23]~2_combout\,
	datac => \inst6|Ia_rtl_0|auto_generated|ram_block1a19\,
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~18_combout\);

-- Location: FF_X14_Y3_N15
\inst6|Ia_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(38));

-- Location: LCCOMB_X17_Y4_N8
\inst6|sample_data~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~19_combout\ = (\inst6|sample_data~18_combout\ & ((\inst6|Qa_rtl_0_bypass\(38)) # ((!\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data~18_combout\ & (((\inst6|Ia_rtl_0_bypass\(38) & \inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(38),
	datab => \inst6|sample_data~18_combout\,
	datac => \inst6|Ia_rtl_0_bypass\(38),
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~19_combout\);

-- Location: FF_X16_Y3_N17
\inst6|Qa_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(39));

-- Location: FF_X14_Y3_N17
\inst6|Ia_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(39));

-- Location: LCCOMB_X14_Y3_N26
\inst6|sample_data~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~20_combout\ = (\inst6|sample_data[23]~15_combout\ & (((\inst6|Ia_rtl_0_bypass\(39)) # (\inst6|sample_data[23]~2_combout\)))) # (!\inst6|sample_data[23]~15_combout\ & (\inst6|Ia_rtl_0|auto_generated|ram_block1a20\ & 
-- ((!\inst6|sample_data[23]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0|auto_generated|ram_block1a20\,
	datab => \inst6|Ia_rtl_0_bypass\(39),
	datac => \inst6|sample_data[23]~15_combout\,
	datad => \inst6|sample_data[23]~2_combout\,
	combout => \inst6|sample_data~20_combout\);

-- Location: LCCOMB_X16_Y3_N26
\inst6|sample_data~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~21_combout\ = (\inst6|sample_data[23]~2_combout\ & ((\inst6|sample_data~20_combout\ & (\inst6|Qa_rtl_0_bypass\(39))) # (!\inst6|sample_data~20_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a20\))))) # 
-- (!\inst6|sample_data[23]~2_combout\ & (((\inst6|sample_data~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sample_data[23]~2_combout\,
	datab => \inst6|Qa_rtl_0_bypass\(39),
	datac => \inst6|Qa_rtl_0|auto_generated|ram_block1a20\,
	datad => \inst6|sample_data~20_combout\,
	combout => \inst6|sample_data~21_combout\);

-- Location: FF_X16_Y3_N19
\inst6|Qa_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(40));

-- Location: LCCOMB_X13_Y4_N24
\inst6|sample_data~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~22_combout\ = (\inst6|sample_data[23]~2_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a21\) # ((\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data[23]~2_combout\ & (((\inst6|Ia_rtl_0|auto_generated|ram_block1a21\ & 
-- !\inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0|auto_generated|ram_block1a21\,
	datab => \inst6|Ia_rtl_0|auto_generated|ram_block1a21\,
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~22_combout\);

-- Location: FF_X14_Y3_N19
\inst6|Ia_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(40));

-- Location: LCCOMB_X13_Y4_N10
\inst6|sample_data~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~23_combout\ = (\inst6|sample_data~22_combout\ & ((\inst6|Qa_rtl_0_bypass\(40)) # ((!\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data~22_combout\ & (((\inst6|Ia_rtl_0_bypass\(40) & \inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(40),
	datab => \inst6|sample_data~22_combout\,
	datac => \inst6|Ia_rtl_0_bypass\(40),
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~23_combout\);

-- Location: FF_X16_Y3_N21
\inst6|Qa_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(41));

-- Location: FF_X14_Y3_N21
\inst6|Ia_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(41));

-- Location: LCCOMB_X14_Y3_N28
\inst6|sample_data~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~24_combout\ = (\inst6|sample_data[23]~15_combout\ & ((\inst6|Ia_rtl_0_bypass\(41)) # ((\inst6|sample_data[23]~2_combout\)))) # (!\inst6|sample_data[23]~15_combout\ & (((\inst6|Ia_rtl_0|auto_generated|ram_block1a22\ & 
-- !\inst6|sample_data[23]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sample_data[23]~15_combout\,
	datab => \inst6|Ia_rtl_0_bypass\(41),
	datac => \inst6|Ia_rtl_0|auto_generated|ram_block1a22\,
	datad => \inst6|sample_data[23]~2_combout\,
	combout => \inst6|sample_data~24_combout\);

-- Location: LCCOMB_X16_Y3_N28
\inst6|sample_data~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~25_combout\ = (\inst6|sample_data[23]~2_combout\ & ((\inst6|sample_data~24_combout\ & (\inst6|Qa_rtl_0_bypass\(41))) # (!\inst6|sample_data~24_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a22\))))) # 
-- (!\inst6|sample_data[23]~2_combout\ & (((\inst6|sample_data~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sample_data[23]~2_combout\,
	datab => \inst6|Qa_rtl_0_bypass\(41),
	datac => \inst6|Qa_rtl_0|auto_generated|ram_block1a22\,
	datad => \inst6|sample_data~24_combout\,
	combout => \inst6|sample_data~25_combout\);

-- Location: FF_X16_Y3_N23
\inst6|Qa_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(42));

-- Location: LCCOMB_X13_Y4_N20
\inst6|sample_data~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~26_combout\ = (\inst6|sample_data[23]~2_combout\ & (((\inst6|Qa_rtl_0|auto_generated|ram_block1a23\) # (\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data[23]~2_combout\ & (\inst6|Ia_rtl_0|auto_generated|ram_block1a23\ & 
-- ((!\inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0|auto_generated|ram_block1a23\,
	datab => \inst6|Qa_rtl_0|auto_generated|ram_block1a23\,
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~26_combout\);

-- Location: FF_X14_Y3_N23
\inst6|Ia_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(42));

-- Location: LCCOMB_X13_Y4_N6
\inst6|sample_data~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~27_combout\ = (\inst6|sample_data~26_combout\ & ((\inst6|Qa_rtl_0_bypass\(42)) # ((!\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data~26_combout\ & (((\inst6|Ia_rtl_0_bypass\(42) & \inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(42),
	datab => \inst6|sample_data~26_combout\,
	datac => \inst6|Ia_rtl_0_bypass\(42),
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~27_combout\);

-- Location: LCCOMB_X18_Y7_N30
\inst6|LessThan5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|LessThan5~0_combout\ = (\inst6|downconversion:n[7]~q\ & \inst6|downconversion:n[8]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|downconversion:n[7]~q\,
	datad => \inst6|downconversion:n[8]~q\,
	combout => \inst6|LessThan5~0_combout\);

-- Location: LCCOMB_X18_Y7_N0
\inst6|LessThan5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|LessThan5~1_combout\ = (!\inst6|downconversion:n[1]~q\ & (!\inst6|downconversion:n[2]~q\ & (!\inst6|downconversion:n[4]~q\ & !\inst6|downconversion:n[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[1]~q\,
	datab => \inst6|downconversion:n[2]~q\,
	datac => \inst6|downconversion:n[4]~q\,
	datad => \inst6|downconversion:n[3]~q\,
	combout => \inst6|LessThan5~1_combout\);

-- Location: LCCOMB_X18_Y7_N26
\inst6|LessThan5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|LessThan5~2_combout\ = (\inst6|LessThan5~0_combout\ & (((\inst6|downconversion:n[5]~q\) # (\inst6|downconversion:n[6]~q\)) # (!\inst6|LessThan5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan5~0_combout\,
	datab => \inst6|LessThan5~1_combout\,
	datac => \inst6|downconversion:n[5]~q\,
	datad => \inst6|downconversion:n[6]~q\,
	combout => \inst6|LessThan5~2_combout\);

-- Location: LCCOMB_X22_Y7_N16
\inst6|LessThan5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|LessThan5~3_combout\ = (\inst6|downconversion:n[9]~q\) # ((\inst6|LessThan5~2_combout\) # ((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[9]~q\,
	datab => \inst6|LessThan5~2_combout\,
	datac => \inst6|downconversion:n[10]~q\,
	datad => \inst6|deb~2_combout\,
	combout => \inst6|LessThan5~3_combout\);

-- Location: LCCOMB_X18_Y7_N8
\inst6|Add11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add11~0_combout\ = (((\inst6|downconversion:n[1]~q\ & \inst6|deb~2_combout\)))
-- \inst6|Add11~1\ = CARRY((\inst6|downconversion:n[1]~q\ & \inst6|deb~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[1]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	combout => \inst6|Add11~0_combout\,
	cout => \inst6|Add11~1\);

-- Location: LCCOMB_X18_Y7_N10
\inst6|Add11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add11~2_combout\ = (\inst6|deb~2_combout\ & ((\inst6|downconversion:n[2]~q\ & (\inst6|Add11~1\ & VCC)) # (!\inst6|downconversion:n[2]~q\ & (!\inst6|Add11~1\)))) # (!\inst6|deb~2_combout\ & (((!\inst6|Add11~1\))))
-- \inst6|Add11~3\ = CARRY((!\inst6|Add11~1\ & ((!\inst6|downconversion:n[2]~q\) # (!\inst6|deb~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|deb~2_combout\,
	datab => \inst6|downconversion:n[2]~q\,
	datad => VCC,
	cin => \inst6|Add11~1\,
	combout => \inst6|Add11~2_combout\,
	cout => \inst6|Add11~3\);

-- Location: LCCOMB_X17_Y7_N8
\inst6|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~0_combout\ = (((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[1]~q\)))
-- \inst6|Add10~1\ = CARRY((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[1]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	combout => \inst6|Add10~0_combout\,
	cout => \inst6|Add10~1\);

-- Location: LCCOMB_X17_Y7_N10
\inst6|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~4_combout\ = (\inst6|deb~2_combout\ & ((\inst6|downconversion:n[2]~q\ & ((\inst6|Add10~1\) # (GND))) # (!\inst6|downconversion:n[2]~q\ & (!\inst6|Add10~1\)))) # (!\inst6|deb~2_combout\ & (((!\inst6|Add10~1\))))
-- \inst6|Add10~5\ = CARRY(((\inst6|deb~2_combout\ & \inst6|downconversion:n[2]~q\)) # (!\inst6|Add10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|deb~2_combout\,
	datab => \inst6|downconversion:n[2]~q\,
	datad => VCC,
	cin => \inst6|Add10~1\,
	combout => \inst6|Add10~4_combout\,
	cout => \inst6|Add10~5\);

-- Location: LCCOMB_X18_Y7_N28
\inst6|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|LessThan4~2_combout\ = (\inst6|downconversion:n[7]~q\ & (\inst6|downconversion:n[6]~q\ & ((\inst6|downconversion:n[5]~q\) # (!\inst6|LessThan5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[5]~q\,
	datab => \inst6|downconversion:n[7]~q\,
	datac => \inst6|LessThan5~1_combout\,
	datad => \inst6|downconversion:n[6]~q\,
	combout => \inst6|LessThan4~2_combout\);

-- Location: LCCOMB_X18_Y7_N6
\inst6|LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|LessThan4~3_combout\ = ((\inst6|downconversion:n[9]~q\ & ((\inst6|LessThan4~2_combout\) # (\inst6|downconversion:n[8]~q\)))) # (!\inst6|LessThan4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[9]~q\,
	datab => \inst6|LessThan4~2_combout\,
	datac => \inst6|LessThan4~4_combout\,
	datad => \inst6|downconversion:n[8]~q\,
	combout => \inst6|LessThan4~3_combout\);

-- Location: LCCOMB_X16_Y7_N16
\inst6|Add10~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~28_combout\ = (\inst6|LessThan4~3_combout\ & ((\inst6|Add10~4_combout\))) # (!\inst6|LessThan4~3_combout\ & (\inst6|Add10~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add10~14_combout\,
	datab => \inst6|Add10~4_combout\,
	datad => \inst6|LessThan4~3_combout\,
	combout => \inst6|Add10~28_combout\);

-- Location: FF_X16_Y7_N17
\inst6|downconversion:nn[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add10~28_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:nn[2]~q\);

-- Location: LCCOMB_X16_Y7_N26
\inst6|Add10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~14_combout\ = (\inst6|LessThan5~3_combout\ & (\inst6|Add11~2_combout\)) # (!\inst6|LessThan5~3_combout\ & ((\inst6|downconversion:nn[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|LessThan5~3_combout\,
	datac => \inst6|Add11~2_combout\,
	datad => \inst6|downconversion:nn[2]~q\,
	combout => \inst6|Add10~14_combout\);

-- Location: LCCOMB_X16_Y7_N14
\inst6|tap~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|tap~7_combout\ = (\inst6|n~16_combout\ & ((\inst6|LessThan4~3_combout\ & ((\inst6|Add10~4_combout\))) # (!\inst6|LessThan4~3_combout\ & (\inst6|Add10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add10~14_combout\,
	datab => \inst6|Add10~4_combout\,
	datac => \inst6|n~16_combout\,
	datad => \inst6|LessThan4~3_combout\,
	combout => \inst6|tap~7_combout\);

-- Location: LCCOMB_X19_Y7_N10
\inst6|tap[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|tap[6]~2_combout\ = ((!\inst6|downconversion~1_combout\ & ((\inst6|LessThan3~4_combout\) # (!\inst6|LessThan4~4_combout\)))) # (!\inst6|deb~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|LessThan3~4_combout\,
	datac => \inst6|downconversion~1_combout\,
	datad => \inst6|deb~2_combout\,
	combout => \inst6|tap[6]~2_combout\);

-- Location: FF_X16_Y7_N15
\inst6|tap[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|tap~7_combout\,
	ena => \inst6|tap[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|tap\(2));

-- Location: FF_X22_Y7_N15
\inst6|downconversion:nn[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|nn~0_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:nn[0]~q\);

-- Location: LCCOMB_X22_Y7_N14
\inst6|nn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|nn~0_combout\ = (\inst6|LessThan4~3_combout\ & (((!\inst6|LessThan3~6_combout\)))) # (!\inst6|LessThan4~3_combout\ & ((\inst6|LessThan5~3_combout\ & (\inst6|LessThan3~6_combout\)) # (!\inst6|LessThan5~3_combout\ & 
-- ((\inst6|downconversion:nn[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan5~3_combout\,
	datab => \inst6|LessThan3~6_combout\,
	datac => \inst6|downconversion:nn[0]~q\,
	datad => \inst6|LessThan4~3_combout\,
	combout => \inst6|nn~0_combout\);

-- Location: LCCOMB_X19_Y7_N16
\inst6|tap~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|tap~11_combout\ = (\inst6|nn~0_combout\ & (!\inst6|downconversion~1_combout\ & ((\inst6|LessThan3~4_combout\) # (!\inst6|LessThan4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|nn~0_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|LessThan4~4_combout\,
	combout => \inst6|tap~11_combout\);

-- Location: FF_X19_Y7_N17
\inst6|tap[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|tap~11_combout\,
	ena => \inst6|tap[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|tap\(0));

-- Location: LCCOMB_X17_Y7_N12
\inst6|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~6_combout\ = (\inst6|Add10~5\ & (((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[3]~q\)))) # (!\inst6|Add10~5\ & ((((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[3]~q\)))))
-- \inst6|Add10~7\ = CARRY((!\inst6|Add10~5\ & ((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[3]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	cin => \inst6|Add10~5\,
	combout => \inst6|Add10~6_combout\,
	cout => \inst6|Add10~7\);

-- Location: LCCOMB_X17_Y7_N14
\inst6|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~8_combout\ = (\inst6|deb~2_combout\ & ((\inst6|downconversion:n[4]~q\ & ((\inst6|Add10~7\) # (GND))) # (!\inst6|downconversion:n[4]~q\ & (!\inst6|Add10~7\)))) # (!\inst6|deb~2_combout\ & (((!\inst6|Add10~7\))))
-- \inst6|Add10~9\ = CARRY(((\inst6|deb~2_combout\ & \inst6|downconversion:n[4]~q\)) # (!\inst6|Add10~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|deb~2_combout\,
	datab => \inst6|downconversion:n[4]~q\,
	datad => VCC,
	cin => \inst6|Add10~7\,
	combout => \inst6|Add10~8_combout\,
	cout => \inst6|Add10~9\);

-- Location: LCCOMB_X16_Y7_N24
\inst6|Add10~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~26_combout\ = (\inst6|LessThan4~3_combout\ & ((\inst6|Add10~8_combout\))) # (!\inst6|LessThan4~3_combout\ & (\inst6|Add10~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add10~12_combout\,
	datab => \inst6|Add10~8_combout\,
	datad => \inst6|LessThan4~3_combout\,
	combout => \inst6|Add10~26_combout\);

-- Location: FF_X16_Y7_N25
\inst6|downconversion:nn[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add10~26_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:nn[4]~q\);

-- Location: LCCOMB_X18_Y7_N12
\inst6|Add11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add11~4_combout\ = (\inst6|Add11~3\ & ((((\inst6|deb~2_combout\ & \inst6|downconversion:n[3]~q\))))) # (!\inst6|Add11~3\ & (((\inst6|deb~2_combout\ & \inst6|downconversion:n[3]~q\)) # (GND)))
-- \inst6|Add11~5\ = CARRY(((\inst6|deb~2_combout\ & \inst6|downconversion:n[3]~q\)) # (!\inst6|Add11~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|deb~2_combout\,
	datab => \inst6|downconversion:n[3]~q\,
	datad => VCC,
	cin => \inst6|Add11~3\,
	combout => \inst6|Add11~4_combout\,
	cout => \inst6|Add11~5\);

-- Location: LCCOMB_X18_Y7_N14
\inst6|Add11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add11~6_combout\ = (\inst6|downconversion:n[4]~q\ & ((\inst6|deb~2_combout\ & (\inst6|Add11~5\ & VCC)) # (!\inst6|deb~2_combout\ & (!\inst6|Add11~5\)))) # (!\inst6|downconversion:n[4]~q\ & (((!\inst6|Add11~5\))))
-- \inst6|Add11~7\ = CARRY((!\inst6|Add11~5\ & ((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[4]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	cin => \inst6|Add11~5\,
	combout => \inst6|Add11~6_combout\,
	cout => \inst6|Add11~7\);

-- Location: LCCOMB_X16_Y7_N10
\inst6|Add10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~12_combout\ = (\inst6|LessThan5~3_combout\ & ((\inst6|Add11~6_combout\))) # (!\inst6|LessThan5~3_combout\ & (\inst6|downconversion:nn[4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|downconversion:nn[4]~q\,
	datac => \inst6|LessThan5~3_combout\,
	datad => \inst6|Add11~6_combout\,
	combout => \inst6|Add10~12_combout\);

-- Location: LCCOMB_X16_Y7_N18
\inst6|tap~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|tap~5_combout\ = (\inst6|n~16_combout\ & ((\inst6|LessThan4~3_combout\ & ((\inst6|Add10~8_combout\))) # (!\inst6|LessThan4~3_combout\ & (\inst6|Add10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add10~12_combout\,
	datab => \inst6|Add10~8_combout\,
	datac => \inst6|n~16_combout\,
	datad => \inst6|LessThan4~3_combout\,
	combout => \inst6|tap~5_combout\);

-- Location: FF_X16_Y7_N19
\inst6|tap[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|tap~5_combout\,
	ena => \inst6|tap[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|tap\(4));

-- Location: LCCOMB_X16_Y7_N12
\inst6|Add10~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~24_combout\ = (\inst6|LessThan4~3_combout\ & ((\inst6|Add10~0_combout\))) # (!\inst6|LessThan4~3_combout\ & (\inst6|Add10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add10~2_combout\,
	datab => \inst6|Add10~0_combout\,
	datad => \inst6|LessThan4~3_combout\,
	combout => \inst6|Add10~24_combout\);

-- Location: FF_X16_Y7_N13
\inst6|downconversion:nn[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add10~24_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:nn[1]~q\);

-- Location: LCCOMB_X16_Y7_N22
\inst6|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~2_combout\ = (\inst6|LessThan5~3_combout\ & (\inst6|Add11~0_combout\)) # (!\inst6|LessThan5~3_combout\ & ((\inst6|downconversion:nn[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|LessThan5~3_combout\,
	datac => \inst6|Add11~0_combout\,
	datad => \inst6|downconversion:nn[1]~q\,
	combout => \inst6|Add10~2_combout\);

-- Location: LCCOMB_X16_Y7_N8
\inst6|tap~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|tap~3_combout\ = (\inst6|n~16_combout\ & ((\inst6|LessThan4~3_combout\ & ((\inst6|Add10~0_combout\))) # (!\inst6|LessThan4~3_combout\ & (\inst6|Add10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add10~2_combout\,
	datab => \inst6|Add10~0_combout\,
	datac => \inst6|n~16_combout\,
	datad => \inst6|LessThan4~3_combout\,
	combout => \inst6|tap~3_combout\);

-- Location: FF_X16_Y7_N9
\inst6|tap[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|tap~3_combout\,
	ena => \inst6|tap[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|tap\(1));

-- Location: LCCOMB_X17_Y7_N16
\inst6|Add10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~10_combout\ = (\inst6|Add10~9\ & (((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[5]~q\)))) # (!\inst6|Add10~9\ & ((((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[5]~q\)))))
-- \inst6|Add10~11\ = CARRY((!\inst6|Add10~9\ & ((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[5]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	cin => \inst6|Add10~9\,
	combout => \inst6|Add10~10_combout\,
	cout => \inst6|Add10~11\);

-- Location: LCCOMB_X17_Y7_N0
\inst6|Add10~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~25_combout\ = (\inst6|Add10~3_combout\) # ((\inst6|Add10~10_combout\ & \inst6|LessThan4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add10~10_combout\,
	datac => \inst6|Add10~3_combout\,
	datad => \inst6|LessThan4~3_combout\,
	combout => \inst6|Add10~25_combout\);

-- Location: FF_X17_Y7_N1
\inst6|downconversion:nn[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add10~25_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:nn[5]~q\);

-- Location: LCCOMB_X18_Y7_N16
\inst6|Add11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add11~8_combout\ = (\inst6|Add11~7\ & ((((\inst6|downconversion:n[5]~q\ & \inst6|deb~2_combout\))))) # (!\inst6|Add11~7\ & (((\inst6|downconversion:n[5]~q\ & \inst6|deb~2_combout\)) # (GND)))
-- \inst6|Add11~9\ = CARRY(((\inst6|downconversion:n[5]~q\ & \inst6|deb~2_combout\)) # (!\inst6|Add11~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[5]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	cin => \inst6|Add11~7\,
	combout => \inst6|Add11~8_combout\,
	cout => \inst6|Add11~9\);

-- Location: LCCOMB_X17_Y7_N26
\inst6|Add10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~3_combout\ = (!\inst6|LessThan4~3_combout\ & ((\inst6|LessThan5~3_combout\ & ((\inst6|Add11~8_combout\))) # (!\inst6|LessThan5~3_combout\ & (\inst6|downconversion:nn[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~3_combout\,
	datab => \inst6|downconversion:nn[5]~q\,
	datac => \inst6|LessThan5~3_combout\,
	datad => \inst6|Add11~8_combout\,
	combout => \inst6|Add10~3_combout\);

-- Location: LCCOMB_X17_Y7_N24
\inst6|tap~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|tap~4_combout\ = (\inst6|n~16_combout\ & ((\inst6|Add10~3_combout\) # ((\inst6|Add10~10_combout\ & \inst6|LessThan4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~16_combout\,
	datab => \inst6|Add10~10_combout\,
	datac => \inst6|Add10~3_combout\,
	datad => \inst6|LessThan4~3_combout\,
	combout => \inst6|tap~4_combout\);

-- Location: FF_X17_Y7_N25
\inst6|tap[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|tap~4_combout\,
	ena => \inst6|tap[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|tap\(5));

-- Location: LCCOMB_X17_Y11_N20
\inst6|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux5~2_combout\ = (\inst6|tap\(1)) # ((\inst6|tap\(0) & ((!\inst6|tap\(5)) # (!\inst6|tap\(4)))) # (!\inst6|tap\(0) & ((\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(0),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux5~2_combout\);

-- Location: LCCOMB_X16_Y7_N4
\inst6|Add10~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~27_combout\ = (\inst6|LessThan4~3_combout\ & ((\inst6|Add10~6_combout\))) # (!\inst6|LessThan4~3_combout\ & (\inst6|Add10~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add10~13_combout\,
	datab => \inst6|Add10~6_combout\,
	datad => \inst6|LessThan4~3_combout\,
	combout => \inst6|Add10~27_combout\);

-- Location: FF_X16_Y7_N5
\inst6|downconversion:nn[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add10~27_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:nn[3]~q\);

-- Location: LCCOMB_X16_Y7_N30
\inst6|Add10~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~13_combout\ = (\inst6|LessThan5~3_combout\ & ((\inst6|Add11~4_combout\))) # (!\inst6|LessThan5~3_combout\ & (\inst6|downconversion:nn[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|LessThan5~3_combout\,
	datac => \inst6|downconversion:nn[3]~q\,
	datad => \inst6|Add11~4_combout\,
	combout => \inst6|Add10~13_combout\);

-- Location: LCCOMB_X16_Y7_N20
\inst6|tap~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|tap~6_combout\ = (\inst6|n~16_combout\ & ((\inst6|LessThan4~3_combout\ & ((\inst6|Add10~6_combout\))) # (!\inst6|LessThan4~3_combout\ & (\inst6|Add10~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add10~13_combout\,
	datab => \inst6|Add10~6_combout\,
	datac => \inst6|n~16_combout\,
	datad => \inst6|LessThan4~3_combout\,
	combout => \inst6|tap~6_combout\);

-- Location: FF_X16_Y7_N21
\inst6|tap[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|tap~6_combout\,
	ena => \inst6|tap[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|tap\(3));

-- Location: LCCOMB_X17_Y11_N10
\inst6|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux5~1_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(0) & (!\inst6|tap\(4))) # (!\inst6|tap\(0) & (\inst6|tap\(4) & \inst6|tap\(5))))) # (!\inst6|tap\(1) & (((\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(0),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux5~1_combout\);

-- Location: LCCOMB_X17_Y11_N6
\inst6|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux5~3_combout\ = (\inst6|tap\(2) & (((\inst6|tap\(3)) # (\inst6|Mux5~1_combout\)))) # (!\inst6|tap\(2) & (!\inst6|Mux5~2_combout\ & (!\inst6|tap\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|Mux5~2_combout\,
	datac => \inst6|tap\(3),
	datad => \inst6|Mux5~1_combout\,
	combout => \inst6|Mux5~3_combout\);

-- Location: LCCOMB_X17_Y11_N8
\inst6|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux5~4_combout\ = (\inst6|tap\(0) & ((\inst6|tap\(4) & (!\inst6|tap\(1))) # (!\inst6|tap\(4) & ((\inst6|tap\(1)) # (\inst6|tap\(5)))))) # (!\inst6|tap\(0) & ((\inst6|tap\(1)) # ((\inst6|tap\(4) & \inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(0),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux5~4_combout\);

-- Location: LCCOMB_X17_Y11_N24
\inst6|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux5~0_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(4)) # (\inst6|tap\(0) $ (!\inst6|tap\(1))))) # (!\inst6|tap\(5) & (((\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(0),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux5~0_combout\);

-- Location: LCCOMB_X17_Y11_N18
\inst6|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux5~5_combout\ = (\inst6|Mux5~3_combout\ & ((\inst6|Mux5~4_combout\) # ((!\inst6|tap\(3))))) # (!\inst6|Mux5~3_combout\ & (((\inst6|tap\(3) & !\inst6|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux5~3_combout\,
	datab => \inst6|Mux5~4_combout\,
	datac => \inst6|tap\(3),
	datad => \inst6|Mux5~0_combout\,
	combout => \inst6|Mux5~5_combout\);

-- Location: LCCOMB_X17_Y7_N18
\inst6|Add10~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~16_combout\ = (\inst6|downconversion:n[6]~q\ & ((\inst6|deb~2_combout\ & ((\inst6|Add10~11\) # (GND))) # (!\inst6|deb~2_combout\ & (!\inst6|Add10~11\)))) # (!\inst6|downconversion:n[6]~q\ & (((!\inst6|Add10~11\))))
-- \inst6|Add10~17\ = CARRY(((\inst6|downconversion:n[6]~q\ & \inst6|deb~2_combout\)) # (!\inst6|Add10~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[6]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	cin => \inst6|Add10~11\,
	combout => \inst6|Add10~16_combout\,
	cout => \inst6|Add10~17\);

-- Location: LCCOMB_X17_Y7_N20
\inst6|Add10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~18_combout\ = (\inst6|Add10~17\ & (((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[7]~q\)))) # (!\inst6|Add10~17\ & ((((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[7]~q\)))))
-- \inst6|Add10~19\ = CARRY((!\inst6|Add10~17\ & ((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[7]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	cin => \inst6|Add10~17\,
	combout => \inst6|Add10~18_combout\,
	cout => \inst6|Add10~19\);

-- Location: LCCOMB_X17_Y7_N22
\inst6|Add10~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~20_combout\ = \inst6|Add10~19\ $ (((!\inst6|downconversion:n[8]~q\) # (!\inst6|deb~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|deb~2_combout\,
	datad => \inst6|downconversion:n[8]~q\,
	cin => \inst6|Add10~19\,
	combout => \inst6|Add10~20_combout\);

-- Location: LCCOMB_X18_Y7_N18
\inst6|Add11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add11~10_combout\ = (\inst6|downconversion:n[6]~q\ & ((\inst6|deb~2_combout\ & (\inst6|Add11~9\ & VCC)) # (!\inst6|deb~2_combout\ & (!\inst6|Add11~9\)))) # (!\inst6|downconversion:n[6]~q\ & (((!\inst6|Add11~9\))))
-- \inst6|Add11~11\ = CARRY((!\inst6|Add11~9\ & ((!\inst6|deb~2_combout\) # (!\inst6|downconversion:n[6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion:n[6]~q\,
	datab => \inst6|deb~2_combout\,
	datad => VCC,
	cin => \inst6|Add11~9\,
	combout => \inst6|Add11~10_combout\,
	cout => \inst6|Add11~11\);

-- Location: LCCOMB_X18_Y7_N20
\inst6|Add11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add11~12_combout\ = (\inst6|Add11~11\ & (\inst6|deb~2_combout\ & (\inst6|downconversion:n[7]~q\ & VCC))) # (!\inst6|Add11~11\ & ((((\inst6|deb~2_combout\ & \inst6|downconversion:n[7]~q\)))))
-- \inst6|Add11~13\ = CARRY((\inst6|deb~2_combout\ & (\inst6|downconversion:n[7]~q\ & !\inst6|Add11~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|deb~2_combout\,
	datab => \inst6|downconversion:n[7]~q\,
	datad => VCC,
	cin => \inst6|Add11~11\,
	combout => \inst6|Add11~12_combout\,
	cout => \inst6|Add11~13\);

-- Location: LCCOMB_X18_Y7_N22
\inst6|Add11~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add11~14_combout\ = \inst6|Add11~13\ $ (((\inst6|deb~2_combout\ & \inst6|downconversion:n[8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|deb~2_combout\,
	datad => \inst6|downconversion:n[8]~q\,
	cin => \inst6|Add11~13\,
	combout => \inst6|Add11~14_combout\);

-- Location: LCCOMB_X22_Y7_N18
\inst6|Add10~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~29_combout\ = (\inst6|Add10~15_combout\) # ((\inst6|Add10~20_combout\ & \inst6|LessThan4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add10~20_combout\,
	datac => \inst6|Add10~15_combout\,
	datad => \inst6|LessThan4~3_combout\,
	combout => \inst6|Add10~29_combout\);

-- Location: FF_X22_Y7_N19
\inst6|downconversion:nn[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add10~29_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:nn[8]~q\);

-- Location: LCCOMB_X22_Y7_N20
\inst6|Add10~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~15_combout\ = (!\inst6|LessThan4~3_combout\ & ((\inst6|LessThan5~3_combout\ & (\inst6|Add11~14_combout\)) # (!\inst6|LessThan5~3_combout\ & ((\inst6|downconversion:nn[8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~3_combout\,
	datab => \inst6|Add11~14_combout\,
	datac => \inst6|LessThan5~3_combout\,
	datad => \inst6|downconversion:nn[8]~q\,
	combout => \inst6|Add10~15_combout\);

-- Location: LCCOMB_X17_Y7_N2
\inst6|tap~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|tap~8_combout\ = (\inst6|n~16_combout\ & ((\inst6|Add10~15_combout\) # ((\inst6|Add10~20_combout\ & \inst6|LessThan4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|n~16_combout\,
	datab => \inst6|Add10~20_combout\,
	datac => \inst6|Add10~15_combout\,
	datad => \inst6|LessThan4~3_combout\,
	combout => \inst6|tap~8_combout\);

-- Location: FF_X17_Y7_N3
\inst6|tap[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|tap~8_combout\,
	ena => \inst6|tap[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|tap\(8));

-- Location: LCCOMB_X16_Y7_N28
\inst6|Add10~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~31_combout\ = (\inst6|Add10~23_combout\) # ((\inst6|Add10~18_combout\ & \inst6|LessThan4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add10~23_combout\,
	datac => \inst6|Add10~18_combout\,
	datad => \inst6|LessThan4~3_combout\,
	combout => \inst6|Add10~31_combout\);

-- Location: FF_X16_Y7_N29
\inst6|downconversion:nn[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add10~31_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:nn[7]~q\);

-- Location: LCCOMB_X16_Y7_N6
\inst6|Add10~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~23_combout\ = (!\inst6|LessThan4~3_combout\ & ((\inst6|LessThan5~3_combout\ & (\inst6|Add11~12_combout\)) # (!\inst6|LessThan5~3_combout\ & ((\inst6|downconversion:nn[7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add11~12_combout\,
	datab => \inst6|downconversion:nn[7]~q\,
	datac => \inst6|LessThan5~3_combout\,
	datad => \inst6|LessThan4~3_combout\,
	combout => \inst6|Add10~23_combout\);

-- Location: LCCOMB_X16_Y7_N0
\inst6|tap~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|tap~10_combout\ = (\inst6|n~16_combout\ & ((\inst6|Add10~23_combout\) # ((\inst6|Add10~18_combout\ & \inst6|LessThan4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add10~18_combout\,
	datab => \inst6|LessThan4~3_combout\,
	datac => \inst6|n~16_combout\,
	datad => \inst6|Add10~23_combout\,
	combout => \inst6|tap~10_combout\);

-- Location: FF_X16_Y7_N1
\inst6|tap[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|tap~10_combout\,
	ena => \inst6|tap[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|tap\(7));

-- Location: LCCOMB_X17_Y7_N28
\inst6|Add10~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~30_combout\ = (\inst6|Add10~22_combout\) # ((\inst6|Add10~16_combout\ & \inst6|LessThan4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add10~16_combout\,
	datac => \inst6|LessThan4~3_combout\,
	datad => \inst6|Add10~22_combout\,
	combout => \inst6|Add10~30_combout\);

-- Location: FF_X17_Y7_N29
\inst6|downconversion:nn[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add10~30_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|downconversion:nn[6]~q\);

-- Location: LCCOMB_X17_Y7_N30
\inst6|Add10~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add10~22_combout\ = (!\inst6|LessThan4~3_combout\ & ((\inst6|LessThan5~3_combout\ & ((\inst6|Add11~10_combout\))) # (!\inst6|LessThan5~3_combout\ & (\inst6|downconversion:nn[6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~3_combout\,
	datab => \inst6|downconversion:nn[6]~q\,
	datac => \inst6|LessThan5~3_combout\,
	datad => \inst6|Add11~10_combout\,
	combout => \inst6|Add10~22_combout\);

-- Location: LCCOMB_X17_Y7_N4
\inst6|tap~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|tap~9_combout\ = (\inst6|n~16_combout\ & ((\inst6|Add10~22_combout\) # ((\inst6|LessThan4~3_combout\ & \inst6|Add10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~3_combout\,
	datab => \inst6|Add10~16_combout\,
	datac => \inst6|n~16_combout\,
	datad => \inst6|Add10~22_combout\,
	combout => \inst6|tap~9_combout\);

-- Location: FF_X17_Y7_N5
\inst6|tap[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|tap~9_combout\,
	ena => \inst6|tap[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|tap\(6));

-- Location: LCCOMB_X18_Y6_N0
\inst6|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~0_combout\ = (!\inst6|tap\(7) & (!\inst6|tap\(6) & \inst6|tap\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|tap\(6),
	datac => \inst6|tap\(8),
	combout => \inst6|Mux23~0_combout\);

-- Location: LCCOMB_X19_Y6_N2
\inst6|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~13_combout\ = \inst6|tap\(4) $ (((\inst6|tap\(3) & \inst6|tap\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	combout => \inst6|Mux0~13_combout\);

-- Location: LCCOMB_X19_Y6_N30
\inst6|Mux0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~28_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(4)) # ((!\inst6|tap\(5))))) # (!\inst6|tap\(3) & ((\inst6|tap\(5)) # ((!\inst6|tap\(4) & \inst6|tap\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(2),
	combout => \inst6|Mux0~28_combout\);

-- Location: LCCOMB_X19_Y6_N24
\inst6|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~12_combout\ = (\inst6|tap\(1)) # ((!\inst6|tap\(5) & \inst6|tap\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux0~12_combout\);

-- Location: LCCOMB_X19_Y6_N20
\inst6|Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~15_combout\ = (\inst6|Mux0~13_combout\ & ((\inst6|tap\(2) & (\inst6|Mux0~28_combout\ & \inst6|Mux0~12_combout\)) # (!\inst6|tap\(2) & (!\inst6|Mux0~28_combout\ & !\inst6|Mux0~12_combout\)))) # (!\inst6|Mux0~13_combout\ & 
-- (((\inst6|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|Mux0~13_combout\,
	datac => \inst6|Mux0~28_combout\,
	datad => \inst6|Mux0~12_combout\,
	combout => \inst6|Mux0~15_combout\);

-- Location: LCCOMB_X10_Y6_N4
\inst6|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~10_combout\ = (\inst6|tap\(3) & (\inst6|tap\(2) & ((\inst6|tap\(1)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux0~10_combout\);

-- Location: LCCOMB_X12_Y5_N0
\inst6|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~7_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(2) & ((!\inst6|tap\(1)) # (!\inst6|tap\(0)))) # (!\inst6|tap\(2) & ((\inst6|tap\(0)) # (\inst6|tap\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux0~7_combout\);

-- Location: LCCOMB_X10_Y6_N0
\inst6|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~8_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(1)) # ((\inst6|tap\(2)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux0~8_combout\);

-- Location: LCCOMB_X10_Y6_N18
\inst6|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~9_combout\ = (\inst6|tap\(4) & ((\inst6|tap\(5) & ((!\inst6|Mux0~8_combout\))) # (!\inst6|tap\(5) & (\inst6|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|Mux0~7_combout\,
	datac => \inst6|tap\(5),
	datad => \inst6|Mux0~8_combout\,
	combout => \inst6|Mux0~9_combout\);

-- Location: LCCOMB_X10_Y6_N6
\inst6|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~11_combout\ = (\inst6|Mux0~9_combout\) # ((\inst6|tap\(5) & (!\inst6|tap\(4) & \inst6|Mux0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(4),
	datac => \inst6|Mux0~10_combout\,
	datad => \inst6|Mux0~9_combout\,
	combout => \inst6|Mux0~11_combout\);

-- Location: LCCOMB_X18_Y6_N2
\inst6|Mux0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~16_combout\ = (\inst6|tap\(7) & ((\inst6|tap\(6)) # ((!\inst6|Mux0~15_combout\)))) # (!\inst6|tap\(7) & (!\inst6|tap\(6) & ((\inst6|Mux0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|tap\(6),
	datac => \inst6|Mux0~15_combout\,
	datad => \inst6|Mux0~11_combout\,
	combout => \inst6|Mux0~16_combout\);

-- Location: LCCOMB_X22_Y6_N4
\inst6|Mux0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~17_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(5)) # ((\inst6|tap\(1) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux0~17_combout\);

-- Location: LCCOMB_X22_Y6_N8
\inst6|Mux0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~19_combout\ = (\inst6|tap\(3) & (((!\inst6|tap\(5))))) # (!\inst6|tap\(3) & (\inst6|tap\(5) & ((\inst6|tap\(1)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux0~19_combout\);

-- Location: LCCOMB_X22_Y6_N6
\inst6|Mux0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~18_combout\ = (\inst6|tap\(3) & (((!\inst6|tap\(5))))) # (!\inst6|tap\(3) & ((\inst6|tap\(5)) # ((\inst6|tap\(1) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux0~18_combout\);

-- Location: LCCOMB_X22_Y6_N2
\inst6|Mux0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~20_combout\ = (\inst6|tap\(4) & (\inst6|Mux0~19_combout\)) # (!\inst6|tap\(4) & ((\inst6|Mux0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mux0~19_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|Mux0~18_combout\,
	combout => \inst6|Mux0~20_combout\);

-- Location: LCCOMB_X22_Y6_N20
\inst6|Mux0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~21_combout\ = (\inst6|tap\(4) & ((\inst6|Mux0~20_combout\ & (\inst6|tap\(2))) # (!\inst6|Mux0~20_combout\ & ((\inst6|Mux0~17_combout\))))) # (!\inst6|tap\(4) & ((\inst6|tap\(2) & (!\inst6|Mux0~17_combout\)) # (!\inst6|tap\(2) & 
-- ((\inst6|Mux0~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|Mux0~17_combout\,
	datad => \inst6|Mux0~20_combout\,
	combout => \inst6|Mux0~21_combout\);

-- Location: LCCOMB_X21_Y4_N16
\inst6|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~3_combout\ = (\inst6|tap\(5)) # ((\inst6|tap\(1) & \inst6|tap\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(2),
	combout => \inst6|Mux0~3_combout\);

-- Location: LCCOMB_X22_Y8_N24
\inst6|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~4_combout\ = (!\inst6|tap\(2) & (!\inst6|tap\(1) & !\inst6|tap\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux0~4_combout\);

-- Location: LCCOMB_X22_Y8_N2
\inst6|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~5_combout\ = (\inst6|tap\(3) & (((\inst6|tap\(4))))) # (!\inst6|tap\(3) & ((\inst6|tap\(4) & ((\inst6|Mux0~4_combout\))) # (!\inst6|tap\(4) & (\inst6|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux0~3_combout\,
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(4),
	datad => \inst6|Mux0~4_combout\,
	combout => \inst6|Mux0~5_combout\);

-- Location: LCCOMB_X22_Y6_N24
\inst6|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~2_combout\ = (\inst6|tap\(2) & (((\inst6|tap\(1) & \inst6|tap\(0))) # (!\inst6|tap\(4)))) # (!\inst6|tap\(2) & (!\inst6|tap\(4) & (\inst6|tap\(1) & \inst6|tap\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux0~2_combout\);

-- Location: LCCOMB_X22_Y6_N10
\inst6|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~6_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(5) & ((\inst6|Mux0~5_combout\) # (!\inst6|Mux0~2_combout\))) # (!\inst6|tap\(5) & ((\inst6|Mux0~2_combout\) # (!\inst6|Mux0~5_combout\))))) # (!\inst6|tap\(3) & (((\inst6|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(3),
	datac => \inst6|Mux0~5_combout\,
	datad => \inst6|Mux0~2_combout\,
	combout => \inst6|Mux0~6_combout\);

-- Location: LCCOMB_X22_Y6_N30
\inst6|Mux0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~22_combout\ = (\inst6|Mux0~16_combout\ & ((\inst6|Mux0~21_combout\) # ((!\inst6|tap\(6))))) # (!\inst6|Mux0~16_combout\ & (((\inst6|tap\(6) & \inst6|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux0~16_combout\,
	datab => \inst6|Mux0~21_combout\,
	datac => \inst6|tap\(6),
	datad => \inst6|Mux0~6_combout\,
	combout => \inst6|Mux0~22_combout\);

-- Location: LCCOMB_X21_Y2_N16
\inst6|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux5~6_combout\ = (\inst6|Mux5~5_combout\ & ((\inst6|Mux23~0_combout\) # ((!\inst6|tap\(8) & \inst6|Mux0~22_combout\)))) # (!\inst6|Mux5~5_combout\ & (!\inst6|tap\(8) & ((\inst6|Mux0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux5~5_combout\,
	datab => \inst6|tap\(8),
	datac => \inst6|Mux23~0_combout\,
	datad => \inst6|Mux0~22_combout\,
	combout => \inst6|Mux5~6_combout\);

-- Location: FF_X21_Y2_N17
\inst6|filtk[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux5~6_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(18));

-- Location: LCCOMB_X21_Y4_N26
\inst6|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux4~4_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(5) & ((\inst6|tap\(0)))) # (!\inst6|tap\(5) & ((!\inst6|tap\(0)) # (!\inst6|tap\(2)))))) # (!\inst6|tap\(1) & (\inst6|tap\(2) $ (((\inst6|tap\(5) & \inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux4~4_combout\);

-- Location: LCCOMB_X21_Y4_N30
\inst6|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux4~2_combout\ = (\inst6|tap\(1) & (((\inst6|tap\(2) & !\inst6|tap\(0))) # (!\inst6|tap\(5)))) # (!\inst6|tap\(1) & ((\inst6|tap\(2)) # ((!\inst6|tap\(5) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux4~2_combout\);

-- Location: LCCOMB_X21_Y4_N12
\inst6|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux4~1_combout\ = (\inst6|tap\(1) & (\inst6|tap\(2))) # (!\inst6|tap\(1) & (\inst6|tap\(5) & (\inst6|tap\(2) $ (!\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux4~1_combout\);

-- Location: LCCOMB_X21_Y4_N24
\inst6|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux4~3_combout\ = (\inst6|tap\(3) & (((\inst6|tap\(4)) # (\inst6|Mux4~1_combout\)))) # (!\inst6|tap\(3) & (!\inst6|Mux4~2_combout\ & (!\inst6|tap\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux4~2_combout\,
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(4),
	datad => \inst6|Mux4~1_combout\,
	combout => \inst6|Mux4~3_combout\);

-- Location: LCCOMB_X21_Y4_N10
\inst6|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux4~0_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(1) & ((\inst6|tap\(2)) # (\inst6|tap\(0)))) # (!\inst6|tap\(1) & ((!\inst6|tap\(0)) # (!\inst6|tap\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux4~0_combout\);

-- Location: LCCOMB_X21_Y4_N28
\inst6|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux4~5_combout\ = (\inst6|Mux4~3_combout\ & (((!\inst6|tap\(4))) # (!\inst6|Mux4~4_combout\))) # (!\inst6|Mux4~3_combout\ & (((\inst6|tap\(4) & !\inst6|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux4~4_combout\,
	datab => \inst6|Mux4~3_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|Mux4~0_combout\,
	combout => \inst6|Mux4~5_combout\);

-- Location: LCCOMB_X21_Y2_N2
\inst6|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux4~6_combout\ = (\inst6|Mux4~5_combout\ & ((\inst6|Mux23~0_combout\) # ((!\inst6|tap\(8) & \inst6|Mux0~22_combout\)))) # (!\inst6|Mux4~5_combout\ & (!\inst6|tap\(8) & ((\inst6|Mux0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux4~5_combout\,
	datab => \inst6|tap\(8),
	datac => \inst6|Mux23~0_combout\,
	datad => \inst6|Mux0~22_combout\,
	combout => \inst6|Mux4~6_combout\);

-- Location: FF_X21_Y2_N3
\inst6|filtk[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux4~6_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(19));

-- Location: LCCOMB_X21_Y2_N12
\inst6|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux3~0_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(1) & ((\inst6|tap\(0)))) # (!\inst6|tap\(1) & (\inst6|tap\(3) & !\inst6|tap\(0))))) # (!\inst6|tap\(5) & (\inst6|tap\(1) & (\inst6|tap\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux3~0_combout\);

-- Location: LCCOMB_X12_Y6_N8
\inst6|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux3~1_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(3) & ((\inst6|tap\(1)) # (\inst6|tap\(0)))) # (!\inst6|tap\(3) & (!\inst6|tap\(1))))) # (!\inst6|tap\(5) & (\inst6|tap\(3) & (!\inst6|tap\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux3~1_combout\);

-- Location: LCCOMB_X21_Y2_N6
\inst6|Mux0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~23_combout\ = (\inst6|tap\(5) & (((!\inst6|tap\(3))))) # (!\inst6|tap\(5) & ((\inst6|tap\(1)) # ((\inst6|tap\(3)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux0~23_combout\);

-- Location: LCCOMB_X21_Y2_N8
\inst6|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux3~2_combout\ = (\inst6|tap\(2) & (\inst6|Mux3~1_combout\)) # (!\inst6|tap\(2) & ((\inst6|Mux0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mux3~1_combout\,
	datac => \inst6|tap\(2),
	datad => \inst6|Mux0~23_combout\,
	combout => \inst6|Mux3~2_combout\);

-- Location: LCCOMB_X21_Y2_N26
\inst6|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux3~3_combout\ = (\inst6|tap\(4) & (\inst6|Mux3~0_combout\ $ (((\inst6|tap\(2) & \inst6|Mux3~2_combout\))))) # (!\inst6|tap\(4) & ((\inst6|Mux3~2_combout\) # ((!\inst6|Mux3~0_combout\ & \inst6|tap\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux3~0_combout\,
	datab => \inst6|tap\(2),
	datac => \inst6|Mux3~2_combout\,
	datad => \inst6|tap\(4),
	combout => \inst6|Mux3~3_combout\);

-- Location: LCCOMB_X21_Y2_N28
\inst6|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux3~4_combout\ = (\inst6|Mux3~3_combout\ & (!\inst6|tap\(8) & ((\inst6|Mux0~22_combout\)))) # (!\inst6|Mux3~3_combout\ & ((\inst6|Mux23~0_combout\) # ((!\inst6|tap\(8) & \inst6|Mux0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux3~3_combout\,
	datab => \inst6|tap\(8),
	datac => \inst6|Mux23~0_combout\,
	datad => \inst6|Mux0~22_combout\,
	combout => \inst6|Mux3~4_combout\);

-- Location: FF_X21_Y2_N29
\inst6|filtk[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux3~4_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(20));

-- Location: LCCOMB_X16_Y2_N16
\inst6|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux2~0_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(5) & ((\inst6|tap\(0)))) # (!\inst6|tap\(5) & (\inst6|tap\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux2~0_combout\);

-- Location: LCCOMB_X12_Y6_N10
\inst6|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux2~2_combout\ = (\inst6|tap\(3)) # ((\inst6|tap\(5) & ((!\inst6|tap\(0)) # (!\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux2~2_combout\);

-- Location: LCCOMB_X21_Y2_N4
\inst6|Mux0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~24_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(3)) # ((\inst6|tap\(1) & \inst6|tap\(0))))) # (!\inst6|tap\(5) & (\inst6|tap\(1) & (\inst6|tap\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux0~24_combout\);

-- Location: LCCOMB_X21_Y2_N22
\inst6|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux2~1_combout\ = (\inst6|tap\(2) & (((\inst6|Mux0~24_combout\) # (\inst6|tap\(4))))) # (!\inst6|tap\(2) & (!\inst6|Mux0~23_combout\ & ((!\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux0~23_combout\,
	datab => \inst6|tap\(2),
	datac => \inst6|Mux0~24_combout\,
	datad => \inst6|tap\(4),
	combout => \inst6|Mux2~1_combout\);

-- Location: LCCOMB_X21_Y2_N0
\inst6|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux2~3_combout\ = (\inst6|Mux2~1_combout\ & (((!\inst6|tap\(4)) # (!\inst6|Mux2~2_combout\)))) # (!\inst6|Mux2~1_combout\ & (!\inst6|Mux2~0_combout\ & ((\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux2~0_combout\,
	datab => \inst6|Mux2~2_combout\,
	datac => \inst6|Mux2~1_combout\,
	datad => \inst6|tap\(4),
	combout => \inst6|Mux2~3_combout\);

-- Location: LCCOMB_X21_Y2_N14
\inst6|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux2~4_combout\ = (\inst6|Mux2~3_combout\ & ((\inst6|Mux23~0_combout\) # ((!\inst6|tap\(8) & \inst6|Mux0~22_combout\)))) # (!\inst6|Mux2~3_combout\ & (!\inst6|tap\(8) & ((\inst6|Mux0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux2~3_combout\,
	datab => \inst6|tap\(8),
	datac => \inst6|Mux23~0_combout\,
	datad => \inst6|Mux0~22_combout\,
	combout => \inst6|Mux2~4_combout\);

-- Location: FF_X21_Y2_N15
\inst6|filtk[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux2~4_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(21));

-- Location: LCCOMB_X16_Y7_N2
\inst6|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux1~0_combout\ = ((!\inst6|tap\(2) & !\inst6|tap\(1))) # (!\inst6|tap\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux1~0_combout\);

-- Location: LCCOMB_X22_Y5_N30
\inst6|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux1~4_combout\ = \inst6|tap\(3) $ (((\inst6|tap\(2)) # ((\inst6|tap\(1) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(3),
	combout => \inst6|Mux1~4_combout\);

-- Location: LCCOMB_X22_Y5_N26
\inst6|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux1~2_combout\ = (\inst6|tap\(2) & (((!\inst6|tap\(3))) # (!\inst6|tap\(1)))) # (!\inst6|tap\(2) & ((\inst6|tap\(1)) # ((\inst6|tap\(0)) # (\inst6|tap\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(3),
	combout => \inst6|Mux1~2_combout\);

-- Location: LCCOMB_X22_Y5_N16
\inst6|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux1~1_combout\ = (\inst6|tap\(3)) # ((\inst6|tap\(2) & (\inst6|tap\(1) & \inst6|tap\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(3),
	combout => \inst6|Mux1~1_combout\);

-- Location: LCCOMB_X22_Y5_N28
\inst6|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux1~3_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(4)) # ((\inst6|Mux1~1_combout\)))) # (!\inst6|tap\(5) & (!\inst6|tap\(4) & (!\inst6|Mux1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(4),
	datac => \inst6|Mux1~2_combout\,
	datad => \inst6|Mux1~1_combout\,
	combout => \inst6|Mux1~3_combout\);

-- Location: LCCOMB_X22_Y4_N8
\inst6|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux1~5_combout\ = (\inst6|tap\(4) & ((\inst6|Mux1~3_combout\ & ((!\inst6|Mux1~4_combout\))) # (!\inst6|Mux1~3_combout\ & (\inst6|Mux1~0_combout\)))) # (!\inst6|tap\(4) & (((\inst6|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux1~0_combout\,
	datab => \inst6|tap\(4),
	datac => \inst6|Mux1~4_combout\,
	datad => \inst6|Mux1~3_combout\,
	combout => \inst6|Mux1~5_combout\);

-- Location: LCCOMB_X21_Y2_N24
\inst6|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux1~6_combout\ = (\inst6|Mux1~5_combout\ & ((\inst6|Mux23~0_combout\) # ((!\inst6|tap\(8) & \inst6|Mux0~22_combout\)))) # (!\inst6|Mux1~5_combout\ & (!\inst6|tap\(8) & ((\inst6|Mux0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux1~5_combout\,
	datab => \inst6|tap\(8),
	datac => \inst6|Mux23~0_combout\,
	datad => \inst6|Mux0~22_combout\,
	combout => \inst6|Mux1~6_combout\);

-- Location: FF_X21_Y2_N25
\inst6|filtk[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux1~6_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(22));

-- Location: LCCOMB_X21_Y2_N18
\inst6|Mux0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~25_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(5)) # ((\inst6|tap\(3))))) # (!\inst6|tap\(2) & (((\inst6|Mux0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(3),
	datad => \inst6|Mux0~23_combout\,
	combout => \inst6|Mux0~25_combout\);

-- Location: LCCOMB_X21_Y2_N20
\inst6|Mux0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~26_combout\ = (\inst6|tap\(4) & ((\inst6|tap\(2) & ((\inst6|Mux0~25_combout\))) # (!\inst6|tap\(2) & (\inst6|Mux0~24_combout\)))) # (!\inst6|tap\(4) & ((\inst6|tap\(2) & (!\inst6|Mux0~24_combout\)) # (!\inst6|tap\(2) & 
-- ((\inst6|Mux0~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(2),
	datac => \inst6|Mux0~24_combout\,
	datad => \inst6|Mux0~25_combout\,
	combout => \inst6|Mux0~26_combout\);

-- Location: LCCOMB_X21_Y2_N10
\inst6|Mux0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~27_combout\ = (\inst6|Mux0~26_combout\ & (!\inst6|tap\(8) & ((\inst6|Mux0~22_combout\)))) # (!\inst6|Mux0~26_combout\ & ((\inst6|Mux23~0_combout\) # ((!\inst6|tap\(8) & \inst6|Mux0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux0~26_combout\,
	datab => \inst6|tap\(8),
	datac => \inst6|Mux23~0_combout\,
	datad => \inst6|Mux0~22_combout\,
	combout => \inst6|Mux0~27_combout\);

-- Location: FF_X21_Y2_N11
\inst6|filtk[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux0~27_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(23));

-- Location: DSPMULT_X20_Y1_N0
\inst6|Mult0|auto_generated|mac_mult7\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	aclr => GND,
	ena => \inst6|sample_data[23]~64_combout\,
	dataa => \inst6|Mult0|auto_generated|mac_mult7_DATAA_bus\,
	datab => \inst6|Mult0|auto_generated|mac_mult7_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult0|auto_generated|mac_mult7_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y1_N2
\inst6|Mult0|auto_generated|mac_out8\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out8_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult0|auto_generated|mac_out8_DATAOUT_bus\);

-- Location: LCCOMB_X10_Y6_N30
\inst6|Mux11~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~18_combout\ = (!\inst6|tap\(4) & (\inst6|tap\(7) & (!\inst6|tap\(2) & !\inst6|tap\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(3),
	combout => \inst6|Mux11~18_combout\);

-- Location: LCCOMB_X10_Y6_N16
\inst6|Mux11~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~19_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(7) & (\inst6|tap\(1) $ (!\inst6|tap\(0)))) # (!\inst6|tap\(7) & ((!\inst6|tap\(0)) # (!\inst6|tap\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux11~19_combout\);

-- Location: LCCOMB_X10_Y6_N10
\inst6|Mux11~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~20_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(3) & ((\inst6|tap\(0)) # (!\inst6|tap\(7)))) # (!\inst6|tap\(3) & (\inst6|tap\(7))))) # (!\inst6|tap\(1) & (\inst6|tap\(0) & (\inst6|tap\(3) $ (\inst6|tap\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux11~20_combout\);

-- Location: LCCOMB_X10_Y6_N20
\inst6|Mux11~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~21_combout\ = (\inst6|tap\(4) & ((\inst6|tap\(2) & (\inst6|Mux11~19_combout\)) # (!\inst6|tap\(2) & ((\inst6|Mux11~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|Mux11~19_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|Mux11~20_combout\,
	combout => \inst6|Mux11~21_combout\);

-- Location: LCCOMB_X10_Y6_N14
\inst6|Mux11~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~22_combout\ = (\inst6|Mux11~18_combout\) # (\inst6|Mux11~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Mux11~18_combout\,
	datad => \inst6|Mux11~21_combout\,
	combout => \inst6|Mux11~22_combout\);

-- Location: LCCOMB_X10_Y6_N26
\inst6|Mux11~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~16_combout\ = (\inst6|tap\(2) & (((\inst6|tap\(1))) # (!\inst6|tap\(7)))) # (!\inst6|tap\(2) & ((\inst6|tap\(0)) # (\inst6|tap\(7) $ (\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux11~16_combout\);

-- Location: LCCOMB_X10_Y6_N24
\inst6|Mux11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~12_combout\ = (\inst6|tap\(7) & ((\inst6|tap\(2) & (\inst6|tap\(1) $ (\inst6|tap\(0)))) # (!\inst6|tap\(2) & (\inst6|tap\(1) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux11~12_combout\);

-- Location: LCCOMB_X16_Y2_N20
\inst6|Mux11~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~14_combout\ = (\inst6|tap\(7) & ((\inst6|tap\(1) & (\inst6|tap\(2) & \inst6|tap\(0))) # (!\inst6|tap\(1) & (!\inst6|tap\(2) & !\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux11~14_combout\);

-- Location: LCCOMB_X16_Y2_N2
\inst6|Mux11~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~13_combout\ = (\inst6|tap\(7) & (\inst6|tap\(0) $ (((!\inst6|tap\(2)) # (!\inst6|tap\(1)))))) # (!\inst6|tap\(7) & (\inst6|tap\(2) & ((\inst6|tap\(1)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux11~13_combout\);

-- Location: LCCOMB_X16_Y2_N22
\inst6|Mux11~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~15_combout\ = (\inst6|tap\(4) & (((\inst6|tap\(3))))) # (!\inst6|tap\(4) & ((\inst6|tap\(3) & ((\inst6|Mux11~13_combout\))) # (!\inst6|tap\(3) & (\inst6|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux11~14_combout\,
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(3),
	datad => \inst6|Mux11~13_combout\,
	combout => \inst6|Mux11~15_combout\);

-- Location: LCCOMB_X10_Y6_N12
\inst6|Mux11~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~17_combout\ = (\inst6|tap\(4) & ((\inst6|Mux11~15_combout\ & (!\inst6|Mux11~16_combout\)) # (!\inst6|Mux11~15_combout\ & ((!\inst6|Mux11~12_combout\))))) # (!\inst6|tap\(4) & (((\inst6|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux11~16_combout\,
	datab => \inst6|Mux11~12_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|Mux11~15_combout\,
	combout => \inst6|Mux11~17_combout\);

-- Location: LCCOMB_X10_Y6_N8
\inst6|Mux11~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~23_combout\ = (\inst6|tap\(6) & (((\inst6|tap\(5))))) # (!\inst6|tap\(6) & ((\inst6|tap\(5) & ((\inst6|Mux11~17_combout\))) # (!\inst6|tap\(5) & (\inst6|Mux11~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|Mux11~22_combout\,
	datac => \inst6|tap\(5),
	datad => \inst6|Mux11~17_combout\,
	combout => \inst6|Mux11~23_combout\);

-- Location: LCCOMB_X11_Y4_N10
\inst6|Mux11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~7_combout\ = (\inst6|tap\(7) & (\inst6|tap\(1) & ((\inst6|tap\(2)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux11~7_combout\);

-- Location: LCCOMB_X11_Y4_N28
\inst6|Mux11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~8_combout\ = (\inst6|tap\(2) & (!\inst6|tap\(7) & (\inst6|tap\(1)))) # (!\inst6|tap\(2) & (\inst6|tap\(7) & (\inst6|tap\(1) $ (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux11~8_combout\);

-- Location: LCCOMB_X11_Y4_N30
\inst6|Mux11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~9_combout\ = (\inst6|tap\(3) & (((\inst6|tap\(4))) # (!\inst6|Mux11~7_combout\))) # (!\inst6|tap\(3) & (((!\inst6|tap\(4) & \inst6|Mux11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux11~7_combout\,
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(4),
	datad => \inst6|Mux11~8_combout\,
	combout => \inst6|Mux11~9_combout\);

-- Location: LCCOMB_X11_Y4_N0
\inst6|Mux11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~10_combout\ = (\inst6|tap\(1) & (\inst6|tap\(2) & ((\inst6|tap\(7)) # (\inst6|tap\(0))))) # (!\inst6|tap\(1) & (((\inst6|tap\(7) & !\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux11~10_combout\);

-- Location: LCCOMB_X11_Y4_N8
\inst6|Mux11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~6_combout\ = (\inst6|tap\(2) & (((!\inst6|tap\(0)) # (!\inst6|tap\(1))) # (!\inst6|tap\(7)))) # (!\inst6|tap\(2) & ((\inst6|tap\(1)) # ((\inst6|tap\(7) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux11~6_combout\);

-- Location: LCCOMB_X11_Y4_N26
\inst6|Mux11~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~11_combout\ = (\inst6|Mux11~9_combout\ & ((\inst6|Mux11~10_combout\) # ((!\inst6|tap\(4))))) # (!\inst6|Mux11~9_combout\ & (((!\inst6|Mux11~6_combout\ & \inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux11~9_combout\,
	datab => \inst6|Mux11~10_combout\,
	datac => \inst6|Mux11~6_combout\,
	datad => \inst6|tap\(4),
	combout => \inst6|Mux11~11_combout\);

-- Location: LCCOMB_X11_Y4_N22
\inst6|Mux11~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~25_combout\ = (\inst6|tap\(7) & (!\inst6|tap\(1) & ((\inst6|tap\(2)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux11~25_combout\);

-- Location: LCCOMB_X11_Y4_N4
\inst6|Mux11~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~24_combout\ = (\inst6|tap\(7) & (!\inst6|tap\(0) & ((!\inst6|tap\(1)) # (!\inst6|tap\(2))))) # (!\inst6|tap\(7) & ((\inst6|tap\(2)) # ((\inst6|tap\(1) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux11~24_combout\);

-- Location: LCCOMB_X11_Y4_N16
\inst6|Mux11~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~26_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(4) & (!\inst6|Mux11~25_combout\)) # (!\inst6|tap\(4) & ((!\inst6|Mux11~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux11~25_combout\,
	datab => \inst6|tap\(3),
	datac => \inst6|Mux11~24_combout\,
	datad => \inst6|tap\(4),
	combout => \inst6|Mux11~26_combout\);

-- Location: LCCOMB_X11_Y4_N18
\inst6|Mux11~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~27_combout\ = (!\inst6|tap\(3) & ((\inst6|tap\(1) $ (!\inst6|tap\(2))) # (!\inst6|tap\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(7),
	datad => \inst6|tap\(2),
	combout => \inst6|Mux11~27_combout\);

-- Location: LCCOMB_X11_Y4_N12
\inst6|Mux11~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~28_combout\ = (\inst6|Mux11~26_combout\) # ((!\inst6|tap\(4) & \inst6|Mux11~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mux11~26_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|Mux11~27_combout\,
	combout => \inst6|Mux11~28_combout\);

-- Location: LCCOMB_X11_Y4_N6
\inst6|Mux11~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~29_combout\ = (\inst6|tap\(6) & ((\inst6|Mux11~23_combout\ & ((\inst6|Mux11~28_combout\))) # (!\inst6|Mux11~23_combout\ & (\inst6|Mux11~11_combout\)))) # (!\inst6|tap\(6) & (\inst6|Mux11~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|Mux11~23_combout\,
	datac => \inst6|Mux11~11_combout\,
	datad => \inst6|Mux11~28_combout\,
	combout => \inst6|Mux11~29_combout\);

-- Location: LCCOMB_X14_Y8_N18
\inst6|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~1_combout\ = (\inst6|tap\(0) & (((!\inst6|tap\(4) & !\inst6|tap\(1))))) # (!\inst6|tap\(0) & (\inst6|tap\(2) $ (((\inst6|tap\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux11~1_combout\);

-- Location: LCCOMB_X14_Y8_N12
\inst6|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~2_combout\ = (\inst6|tap\(0) & (\inst6|tap\(4) $ (\inst6|tap\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux11~2_combout\);

-- Location: LCCOMB_X14_Y8_N22
\inst6|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~3_combout\ = (\inst6|tap\(5) & ((\inst6|Mux11~1_combout\) # ((\inst6|tap\(3))))) # (!\inst6|tap\(5) & (((!\inst6|tap\(3) & \inst6|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|Mux11~1_combout\,
	datac => \inst6|tap\(3),
	datad => \inst6|Mux11~2_combout\,
	combout => \inst6|Mux11~3_combout\);

-- Location: LCCOMB_X14_Y8_N16
\inst6|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~4_combout\ = (\inst6|tap\(1) & (\inst6|tap\(2) $ (((!\inst6|tap\(4) & !\inst6|tap\(0)))))) # (!\inst6|tap\(1) & ((\inst6|tap\(2) & ((\inst6|tap\(0)))) # (!\inst6|tap\(2) & (\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux11~4_combout\);

-- Location: LCCOMB_X14_Y8_N24
\inst6|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~0_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(4) $ (!\inst6|tap\(0))))) # (!\inst6|tap\(1) & (!\inst6|tap\(2) & (\inst6|tap\(4) $ (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux11~0_combout\);

-- Location: LCCOMB_X14_Y8_N2
\inst6|Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~5_combout\ = (\inst6|Mux11~3_combout\ & ((\inst6|Mux11~4_combout\) # ((!\inst6|tap\(3))))) # (!\inst6|Mux11~3_combout\ & (((\inst6|tap\(3) & \inst6|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux11~3_combout\,
	datab => \inst6|Mux11~4_combout\,
	datac => \inst6|tap\(3),
	datad => \inst6|Mux11~0_combout\,
	combout => \inst6|Mux11~5_combout\);

-- Location: LCCOMB_X19_Y4_N16
\inst6|Mux11~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux11~30_combout\ = (\inst6|Mux11~29_combout\ & (((\inst6|Mux11~5_combout\ & \inst6|Mux23~0_combout\)) # (!\inst6|tap\(8)))) # (!\inst6|Mux11~29_combout\ & (((\inst6|Mux11~5_combout\ & \inst6|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux11~29_combout\,
	datab => \inst6|tap\(8),
	datac => \inst6|Mux11~5_combout\,
	datad => \inst6|Mux23~0_combout\,
	combout => \inst6|Mux11~30_combout\);

-- Location: FF_X19_Y4_N17
\inst6|filtk[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux11~30_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(12));

-- Location: LCCOMB_X21_Y5_N4
\inst6|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~0_combout\ = (\inst6|tap\(4) & ((\inst6|tap\(2) & ((!\inst6|tap\(1)) # (!\inst6|tap\(0)))) # (!\inst6|tap\(2) & ((\inst6|tap\(0)) # (\inst6|tap\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux10~0_combout\);

-- Location: LCCOMB_X13_Y5_N16
\inst6|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~1_combout\ = (\inst6|tap\(4) & (((!\inst6|tap\(0)) # (!\inst6|tap\(2))) # (!\inst6|tap\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux10~1_combout\);

-- Location: LCCOMB_X13_Y5_N26
\inst6|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~2_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(6) & ((!\inst6|Mux10~1_combout\))) # (!\inst6|tap\(6) & (\inst6|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux10~0_combout\,
	datab => \inst6|tap\(6),
	datac => \inst6|tap\(3),
	datad => \inst6|Mux10~1_combout\,
	combout => \inst6|Mux10~2_combout\);

-- Location: LCCOMB_X14_Y2_N24
\inst6|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~3_combout\ = (!\inst6|tap\(3) & ((\inst6|tap\(2) & (\inst6|tap\(1) & !\inst6|tap\(4))) # (!\inst6|tap\(2) & (!\inst6|tap\(1) & \inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(4),
	combout => \inst6|Mux10~3_combout\);

-- Location: LCCOMB_X13_Y5_N4
\inst6|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~4_combout\ = (\inst6|Mux10~2_combout\) # ((\inst6|tap\(6) & \inst6|Mux10~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|tap\(6),
	datac => \inst6|Mux10~2_combout\,
	datad => \inst6|Mux10~3_combout\,
	combout => \inst6|Mux10~4_combout\);

-- Location: LCCOMB_X10_Y6_N2
\inst6|Mux10~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~17_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(2)) # ((\inst6|tap\(1) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux10~17_combout\);

-- Location: LCCOMB_X10_Y6_N28
\inst6|Mux10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~18_combout\ = (\inst6|tap\(6) & (\inst6|tap\(4))) # (!\inst6|tap\(6) & ((\inst6|tap\(4) & ((!\inst6|Mux0~8_combout\))) # (!\inst6|tap\(4) & (\inst6|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(4),
	datac => \inst6|Mux0~10_combout\,
	datad => \inst6|Mux0~8_combout\,
	combout => \inst6|Mux10~18_combout\);

-- Location: LCCOMB_X10_Y6_N22
\inst6|Mux10~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~19_combout\ = (\inst6|tap\(6) & ((\inst6|Mux10~18_combout\ & (\inst6|tap\(3))) # (!\inst6|Mux10~18_combout\ & ((!\inst6|Mux10~17_combout\))))) # (!\inst6|tap\(6) & (((\inst6|Mux10~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|Mux10~17_combout\,
	datac => \inst6|tap\(6),
	datad => \inst6|Mux10~18_combout\,
	combout => \inst6|Mux10~19_combout\);

-- Location: LCCOMB_X12_Y8_N26
\inst6|Mux10~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~20_combout\ = (\inst6|tap\(7) & (((\inst6|tap\(5))))) # (!\inst6|tap\(7) & ((\inst6|tap\(5) & ((\inst6|Mux10~19_combout\))) # (!\inst6|tap\(5) & (\inst6|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|Mux10~4_combout\,
	datac => \inst6|Mux10~19_combout\,
	datad => \inst6|tap\(5),
	combout => \inst6|Mux10~20_combout\);

-- Location: LCCOMB_X12_Y8_N30
\inst6|Mux10~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~11_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(1) $ (!\inst6|tap\(0))) # (!\inst6|tap\(6)))) # (!\inst6|tap\(2) & ((\inst6|tap\(1) & ((!\inst6|tap\(6)) # (!\inst6|tap\(0)))) # (!\inst6|tap\(1) & ((\inst6|tap\(0)) # (\inst6|tap\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(6),
	combout => \inst6|Mux10~11_combout\);

-- Location: LCCOMB_X12_Y8_N14
\inst6|Mux10~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~15_combout\ = (\inst6|tap\(1) & (\inst6|tap\(2) & ((!\inst6|tap\(6))))) # (!\inst6|tap\(1) & ((\inst6|tap\(0) & (\inst6|tap\(2))) # (!\inst6|tap\(0) & ((\inst6|tap\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(6),
	combout => \inst6|Mux10~15_combout\);

-- Location: LCCOMB_X12_Y8_N0
\inst6|Mux10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~12_combout\ = (\inst6|tap\(6) & ((\inst6|tap\(2) & (!\inst6|tap\(1) & !\inst6|tap\(0))) # (!\inst6|tap\(2) & (\inst6|tap\(1) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(6),
	combout => \inst6|Mux10~12_combout\);

-- Location: LCCOMB_X12_Y8_N10
\inst6|Mux10~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~13_combout\ = (\inst6|tap\(6) & ((\inst6|tap\(0)))) # (!\inst6|tap\(6) & (!\inst6|tap\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(6),
	combout => \inst6|Mux10~13_combout\);

-- Location: LCCOMB_X12_Y8_N12
\inst6|Mux10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~14_combout\ = (\inst6|tap\(3) & ((\inst6|Mux10~12_combout\) # ((\inst6|tap\(4))))) # (!\inst6|tap\(3) & (((!\inst6|tap\(4) & \inst6|Mux10~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|Mux10~12_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|Mux10~13_combout\,
	combout => \inst6|Mux10~14_combout\);

-- Location: LCCOMB_X12_Y8_N16
\inst6|Mux10~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~16_combout\ = (\inst6|tap\(4) & ((\inst6|Mux10~14_combout\ & ((!\inst6|Mux10~15_combout\))) # (!\inst6|Mux10~14_combout\ & (\inst6|Mux10~11_combout\)))) # (!\inst6|tap\(4) & (((\inst6|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux10~11_combout\,
	datab => \inst6|tap\(4),
	datac => \inst6|Mux10~15_combout\,
	datad => \inst6|Mux10~14_combout\,
	combout => \inst6|Mux10~16_combout\);

-- Location: LCCOMB_X12_Y8_N20
\inst6|Mux10~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~21_combout\ = (\inst6|tap\(1) & (\inst6|tap\(4) $ (((\inst6|tap\(0)) # (!\inst6|tap\(2)))))) # (!\inst6|tap\(1) & ((\inst6|tap\(0) & (!\inst6|tap\(2))) # (!\inst6|tap\(0) & ((\inst6|tap\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(4),
	combout => \inst6|Mux10~21_combout\);

-- Location: LCCOMB_X21_Y6_N18
\inst6|Mux10~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~23_combout\ = (\inst6|tap\(0) & (((!\inst6|tap\(2) & !\inst6|tap\(4))) # (!\inst6|tap\(1)))) # (!\inst6|tap\(0) & ((\inst6|tap\(2) & ((!\inst6|tap\(4)))) # (!\inst6|tap\(2) & ((\inst6|tap\(1)) # (\inst6|tap\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux10~23_combout\);

-- Location: LCCOMB_X21_Y6_N0
\inst6|Mux10~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~22_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(4)) # ((\inst6|tap\(1) & \inst6|tap\(0))))) # (!\inst6|tap\(2) & (\inst6|tap\(1) $ (((\inst6|tap\(4) & !\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux10~22_combout\);

-- Location: LCCOMB_X21_Y6_N20
\inst6|Mux10~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~24_combout\ = (\inst6|tap\(6) & (((\inst6|tap\(3))))) # (!\inst6|tap\(6) & ((\inst6|tap\(3) & ((\inst6|Mux10~22_combout\))) # (!\inst6|tap\(3) & (\inst6|Mux10~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|Mux10~23_combout\,
	datac => \inst6|tap\(3),
	datad => \inst6|Mux10~22_combout\,
	combout => \inst6|Mux10~24_combout\);

-- Location: LCCOMB_X12_Y8_N6
\inst6|Mux10~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~25_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(1) & (!\inst6|tap\(0) & \inst6|tap\(4))) # (!\inst6|tap\(1) & ((!\inst6|tap\(4)))))) # (!\inst6|tap\(2) & (\inst6|tap\(0) $ (((\inst6|tap\(1) & !\inst6|tap\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(4),
	combout => \inst6|Mux10~25_combout\);

-- Location: LCCOMB_X12_Y8_N24
\inst6|Mux10~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~26_combout\ = (\inst6|tap\(6) & ((\inst6|Mux10~24_combout\ & ((\inst6|Mux10~25_combout\))) # (!\inst6|Mux10~24_combout\ & (!\inst6|Mux10~21_combout\)))) # (!\inst6|tap\(6) & (((\inst6|Mux10~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|Mux10~21_combout\,
	datac => \inst6|Mux10~24_combout\,
	datad => \inst6|Mux10~25_combout\,
	combout => \inst6|Mux10~26_combout\);

-- Location: LCCOMB_X12_Y8_N2
\inst6|Mux10~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~27_combout\ = (\inst6|Mux10~20_combout\ & (((\inst6|Mux10~26_combout\) # (!\inst6|tap\(7))))) # (!\inst6|Mux10~20_combout\ & (\inst6|Mux10~16_combout\ & (\inst6|tap\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux10~20_combout\,
	datab => \inst6|Mux10~16_combout\,
	datac => \inst6|tap\(7),
	datad => \inst6|Mux10~26_combout\,
	combout => \inst6|Mux10~27_combout\);

-- Location: LCCOMB_X14_Y8_N8
\inst6|Mux10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~7_combout\ = (\inst6|tap\(0) & (((\inst6|tap\(1) & \inst6|tap\(3))) # (!\inst6|tap\(2)))) # (!\inst6|tap\(0) & (((\inst6|tap\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux10~7_combout\);

-- Location: LCCOMB_X14_Y8_N6
\inst6|Mux10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~6_combout\ = (\inst6|tap\(1) & (!\inst6|tap\(0) & ((\inst6|tap\(2)) # (\inst6|tap\(3))))) # (!\inst6|tap\(1) & (!\inst6|tap\(2) & (!\inst6|tap\(3) & \inst6|tap\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux10~6_combout\);

-- Location: LCCOMB_X14_Y8_N26
\inst6|Mux10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~8_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(4)) # ((!\inst6|Mux10~6_combout\)))) # (!\inst6|tap\(5) & (!\inst6|tap\(4) & (!\inst6|Mux10~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(4),
	datac => \inst6|Mux10~7_combout\,
	datad => \inst6|Mux10~6_combout\,
	combout => \inst6|Mux10~8_combout\);

-- Location: LCCOMB_X14_Y8_N4
\inst6|Mux10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~9_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(0) & ((!\inst6|tap\(1)))) # (!\inst6|tap\(0) & (!\inst6|tap\(2))))) # (!\inst6|tap\(3) & (\inst6|tap\(1) $ (((\inst6|tap\(2) & \inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux10~9_combout\);

-- Location: LCCOMB_X14_Y8_N20
\inst6|Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~5_combout\ = (\inst6|tap\(3) & (\inst6|tap\(2) $ (((\inst6|tap\(0)))))) # (!\inst6|tap\(3) & (((\inst6|tap\(1) & !\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux10~5_combout\);

-- Location: LCCOMB_X14_Y8_N14
\inst6|Mux10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~10_combout\ = (\inst6|Mux10~8_combout\ & (((!\inst6|Mux10~9_combout\)) # (!\inst6|tap\(4)))) # (!\inst6|Mux10~8_combout\ & (\inst6|tap\(4) & ((\inst6|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux10~8_combout\,
	datab => \inst6|tap\(4),
	datac => \inst6|Mux10~9_combout\,
	datad => \inst6|Mux10~5_combout\,
	combout => \inst6|Mux10~10_combout\);

-- Location: LCCOMB_X19_Y4_N10
\inst6|Mux10~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux10~28_combout\ = (\inst6|Mux10~27_combout\ & (((\inst6|Mux10~10_combout\ & \inst6|Mux23~0_combout\)) # (!\inst6|tap\(8)))) # (!\inst6|Mux10~27_combout\ & (((\inst6|Mux10~10_combout\ & \inst6|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux10~27_combout\,
	datab => \inst6|tap\(8),
	datac => \inst6|Mux10~10_combout\,
	datad => \inst6|Mux23~0_combout\,
	combout => \inst6|Mux10~28_combout\);

-- Location: FF_X19_Y4_N11
\inst6|filtk[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux10~28_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(13));

-- Location: LCCOMB_X10_Y5_N6
\inst6|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~1_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(4) & (\inst6|tap\(3))) # (!\inst6|tap\(4) & ((!\inst6|tap\(5)))))) # (!\inst6|tap\(1) & (\inst6|tap\(5) & ((\inst6|tap\(3)) # (\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux9~1_combout\);

-- Location: LCCOMB_X10_Y5_N24
\inst6|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~2_combout\ = (\inst6|tap\(4) & (!\inst6|tap\(3) & (!\inst6|tap\(1)))) # (!\inst6|tap\(4) & (\inst6|tap\(3) $ (\inst6|tap\(1) $ (\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux9~2_combout\);

-- Location: LCCOMB_X10_Y5_N2
\inst6|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~3_combout\ = (\inst6|tap\(2) & (((\inst6|tap\(0))))) # (!\inst6|tap\(2) & ((\inst6|tap\(0) & (\inst6|Mux9~1_combout\)) # (!\inst6|tap\(0) & ((\inst6|Mux9~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux9~1_combout\,
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(0),
	datad => \inst6|Mux9~2_combout\,
	combout => \inst6|Mux9~3_combout\);

-- Location: LCCOMB_X10_Y5_N4
\inst6|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~4_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(1)) # (\inst6|tap\(4) $ (!\inst6|tap\(5))))) # (!\inst6|tap\(3) & ((\inst6|tap\(1) & (\inst6|tap\(4) $ (!\inst6|tap\(5)))) # (!\inst6|tap\(1) & (!\inst6|tap\(4) & \inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux9~4_combout\);

-- Location: LCCOMB_X10_Y5_N28
\inst6|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~0_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(1)) # ((!\inst6|tap\(5))))) # (!\inst6|tap\(3) & ((\inst6|tap\(4)) # (\inst6|tap\(1) $ (\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux9~0_combout\);

-- Location: LCCOMB_X10_Y5_N30
\inst6|Mux9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~5_combout\ = (\inst6|tap\(2) & ((\inst6|Mux9~3_combout\ & (!\inst6|Mux9~4_combout\)) # (!\inst6|Mux9~3_combout\ & ((\inst6|Mux9~0_combout\))))) # (!\inst6|tap\(2) & (\inst6|Mux9~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|Mux9~3_combout\,
	datac => \inst6|Mux9~4_combout\,
	datad => \inst6|Mux9~0_combout\,
	combout => \inst6|Mux9~5_combout\);

-- Location: LCCOMB_X13_Y8_N0
\inst6|Mux9~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~21_combout\ = (\inst6|tap\(1) & (\inst6|tap\(6) $ (((!\inst6|tap\(2)) # (!\inst6|tap\(0)))))) # (!\inst6|tap\(1) & (!\inst6|tap\(6) & ((\inst6|tap\(0)) # (\inst6|tap\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(2),
	combout => \inst6|Mux9~21_combout\);

-- Location: LCCOMB_X13_Y8_N6
\inst6|Mux9~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~20_combout\ = (!\inst6|tap\(6) & ((\inst6|tap\(1)) # ((\inst6|tap\(0)) # (\inst6|tap\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(2),
	combout => \inst6|Mux9~20_combout\);

-- Location: LCCOMB_X13_Y8_N26
\inst6|Mux9~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~22_combout\ = (\inst6|tap\(7) & (((\inst6|tap\(5))))) # (!\inst6|tap\(7) & ((\inst6|tap\(5) & ((!\inst6|Mux9~20_combout\))) # (!\inst6|tap\(5) & (\inst6|Mux9~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|Mux9~21_combout\,
	datac => \inst6|tap\(5),
	datad => \inst6|Mux9~20_combout\,
	combout => \inst6|Mux9~22_combout\);

-- Location: LCCOMB_X13_Y8_N28
\inst6|Mux9~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~23_combout\ = (\inst6|tap\(0)) # (\inst6|tap\(6) $ (((\inst6|tap\(1)) # (\inst6|tap\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(2),
	combout => \inst6|Mux9~23_combout\);

-- Location: LCCOMB_X13_Y8_N20
\inst6|Mux9~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~19_combout\ = (\inst6|tap\(6) & (\inst6|tap\(0) $ (((\inst6|tap\(1) & \inst6|tap\(2)))))) # (!\inst6|tap\(6) & (\inst6|tap\(2) & ((\inst6|tap\(1)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(2),
	combout => \inst6|Mux9~19_combout\);

-- Location: LCCOMB_X13_Y8_N14
\inst6|Mux9~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~24_combout\ = (\inst6|Mux9~22_combout\ & ((\inst6|Mux9~23_combout\) # ((!\inst6|tap\(7))))) # (!\inst6|Mux9~22_combout\ & (((\inst6|tap\(7) & !\inst6|Mux9~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux9~22_combout\,
	datab => \inst6|Mux9~23_combout\,
	datac => \inst6|tap\(7),
	datad => \inst6|Mux9~19_combout\,
	combout => \inst6|Mux9~24_combout\);

-- Location: LCCOMB_X22_Y8_N30
\inst6|Mux9~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~15_combout\ = (\inst6|tap\(5) & (((\inst6|tap\(1)) # (!\inst6|tap\(0))) # (!\inst6|tap\(2)))) # (!\inst6|tap\(5) & ((\inst6|tap\(1) $ (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux9~15_combout\);

-- Location: LCCOMB_X22_Y8_N28
\inst6|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux0~14_combout\ = (\inst6|tap\(2)) # (\inst6|tap\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux0~14_combout\);

-- Location: LCCOMB_X22_Y8_N8
\inst6|Mux9~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~16_combout\ = (\inst6|tap\(7) & ((\inst6|tap\(6) & (!\inst6|Mux9~15_combout\)) # (!\inst6|tap\(6) & ((!\inst6|Mux0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux9~15_combout\,
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(6),
	datad => \inst6|Mux0~14_combout\,
	combout => \inst6|Mux9~16_combout\);

-- Location: LCCOMB_X22_Y8_N26
\inst6|Mux9~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~17_combout\ = (\inst6|Mux9~16_combout\) # ((\inst6|Mux0~3_combout\ & (!\inst6|tap\(7) & \inst6|tap\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux0~3_combout\,
	datab => \inst6|tap\(7),
	datac => \inst6|Mux9~16_combout\,
	datad => \inst6|tap\(6),
	combout => \inst6|Mux9~17_combout\);

-- Location: LCCOMB_X22_Y8_N18
\inst6|Mux9~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~13_combout\ = (\inst6|tap\(0) & ((\inst6|tap\(7) & ((\inst6|tap\(1)) # (!\inst6|tap\(5)))) # (!\inst6|tap\(7) & ((\inst6|tap\(5)))))) # (!\inst6|tap\(0) & (((\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(0),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux9~13_combout\);

-- Location: LCCOMB_X22_Y8_N14
\inst6|Mux9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~10_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(0) & (!\inst6|tap\(7) & \inst6|tap\(1))) # (!\inst6|tap\(0) & (\inst6|tap\(7) & !\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(0),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux9~10_combout\);

-- Location: LCCOMB_X13_Y8_N10
\inst6|Mux9~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~11_combout\ = (\inst6|tap\(7) & ((\inst6|tap\(1) & ((!\inst6|tap\(2)) # (!\inst6|tap\(0)))) # (!\inst6|tap\(1) & ((\inst6|tap\(2)))))) # (!\inst6|tap\(7) & (\inst6|tap\(2) & ((\inst6|tap\(1)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(2),
	combout => \inst6|Mux9~11_combout\);

-- Location: LCCOMB_X22_Y8_N0
\inst6|Mux9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~12_combout\ = (\inst6|tap\(6) & (\inst6|tap\(2))) # (!\inst6|tap\(6) & (((\inst6|tap\(5) & \inst6|Mux9~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(6),
	datad => \inst6|Mux9~11_combout\,
	combout => \inst6|Mux9~12_combout\);

-- Location: LCCOMB_X22_Y8_N4
\inst6|Mux9~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~14_combout\ = (\inst6|tap\(6) & ((\inst6|Mux9~12_combout\ & (!\inst6|Mux9~13_combout\)) # (!\inst6|Mux9~12_combout\ & ((!\inst6|Mux9~10_combout\))))) # (!\inst6|tap\(6) & (((\inst6|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|Mux9~13_combout\,
	datac => \inst6|Mux9~10_combout\,
	datad => \inst6|Mux9~12_combout\,
	combout => \inst6|Mux9~14_combout\);

-- Location: LCCOMB_X22_Y8_N20
\inst6|Mux9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~18_combout\ = (\inst6|tap\(3) & (((\inst6|Mux9~14_combout\) # (\inst6|tap\(4))))) # (!\inst6|tap\(3) & (\inst6|Mux9~17_combout\ & ((!\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux9~17_combout\,
	datab => \inst6|tap\(3),
	datac => \inst6|Mux9~14_combout\,
	datad => \inst6|tap\(4),
	combout => \inst6|Mux9~18_combout\);

-- Location: LCCOMB_X22_Y8_N10
\inst6|Mux9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~8_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(1) $ (!\inst6|tap\(0))))) # (!\inst6|tap\(2) & ((\inst6|tap\(0)) # ((\inst6|tap\(5) & \inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux9~8_combout\);

-- Location: LCCOMB_X22_Y8_N22
\inst6|Mux9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~6_combout\ = (\inst6|tap\(1) & (((!\inst6|tap\(2) & \inst6|tap\(0))) # (!\inst6|tap\(5)))) # (!\inst6|tap\(1) & ((\inst6|tap\(2)) # ((!\inst6|tap\(5) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux9~6_combout\);

-- Location: LCCOMB_X22_Y8_N16
\inst6|Mux9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~7_combout\ = (\inst6|tap\(7) & ((\inst6|Mux9~6_combout\) # ((\inst6|tap\(6))))) # (!\inst6|tap\(7) & (((!\inst6|tap\(6) & \inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux9~6_combout\,
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(6),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux9~7_combout\);

-- Location: LCCOMB_X22_Y8_N12
\inst6|Mux9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~9_combout\ = (\inst6|Mux9~7_combout\ & ((\inst6|Mux9~8_combout\) # ((!\inst6|tap\(6))))) # (!\inst6|Mux9~7_combout\ & (((\inst6|tap\(6) & \inst6|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux9~8_combout\,
	datab => \inst6|Mux9~7_combout\,
	datac => \inst6|tap\(6),
	datad => \inst6|Mux0~4_combout\,
	combout => \inst6|Mux9~9_combout\);

-- Location: LCCOMB_X22_Y8_N6
\inst6|Mux9~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~25_combout\ = (\inst6|Mux9~18_combout\ & ((\inst6|Mux9~24_combout\) # ((!\inst6|tap\(4))))) # (!\inst6|Mux9~18_combout\ & (((\inst6|tap\(4) & \inst6|Mux9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux9~24_combout\,
	datab => \inst6|Mux9~18_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|Mux9~9_combout\,
	combout => \inst6|Mux9~25_combout\);

-- Location: LCCOMB_X19_Y4_N4
\inst6|Mux9~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux9~26_combout\ = (\inst6|Mux9~5_combout\ & ((\inst6|Mux23~0_combout\) # ((!\inst6|tap\(8) & \inst6|Mux9~25_combout\)))) # (!\inst6|Mux9~5_combout\ & (((!\inst6|tap\(8) & \inst6|Mux9~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux9~5_combout\,
	datab => \inst6|Mux23~0_combout\,
	datac => \inst6|tap\(8),
	datad => \inst6|Mux9~25_combout\,
	combout => \inst6|Mux9~26_combout\);

-- Location: FF_X19_Y4_N5
\inst6|filtk[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux9~26_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(14));

-- Location: LCCOMB_X17_Y11_N12
\inst6|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux8~0_combout\ = (\inst6|tap\(0) & ((\inst6|tap\(1) $ (\inst6|tap\(5))))) # (!\inst6|tap\(0) & ((\inst6|tap\(4) & (!\inst6|tap\(1) & !\inst6|tap\(5))) # (!\inst6|tap\(4) & (\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(0),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux8~0_combout\);

-- Location: LCCOMB_X17_Y11_N28
\inst6|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux8~4_combout\ = (\inst6|tap\(1) & (!\inst6|tap\(5) & ((!\inst6|tap\(4)) # (!\inst6|tap\(0))))) # (!\inst6|tap\(1) & (!\inst6|tap\(0) & (!\inst6|tap\(4) & \inst6|tap\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(0),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux8~4_combout\);

-- Location: LCCOMB_X17_Y11_N0
\inst6|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux8~2_combout\ = (\inst6|tap\(1) & (!\inst6|tap\(5) & ((!\inst6|tap\(4)) # (!\inst6|tap\(0))))) # (!\inst6|tap\(1) & (\inst6|tap\(4) $ (((\inst6|tap\(0) & \inst6|tap\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(0),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux8~2_combout\);

-- Location: LCCOMB_X17_Y11_N30
\inst6|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux8~1_combout\ = (\inst6|tap\(4) & (((\inst6|tap\(1))))) # (!\inst6|tap\(4) & ((\inst6|tap\(0)) # ((!\inst6|tap\(1) & \inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(0),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux8~1_combout\);

-- Location: LCCOMB_X17_Y11_N2
\inst6|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux8~3_combout\ = (\inst6|tap\(3) & (((\inst6|tap\(2))))) # (!\inst6|tap\(3) & ((\inst6|tap\(2) & ((!\inst6|Mux8~1_combout\))) # (!\inst6|tap\(2) & (\inst6|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|Mux8~2_combout\,
	datac => \inst6|Mux8~1_combout\,
	datad => \inst6|tap\(2),
	combout => \inst6|Mux8~3_combout\);

-- Location: LCCOMB_X17_Y11_N14
\inst6|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux8~5_combout\ = (\inst6|tap\(3) & ((\inst6|Mux8~3_combout\ & ((!\inst6|Mux8~4_combout\))) # (!\inst6|Mux8~3_combout\ & (\inst6|Mux8~0_combout\)))) # (!\inst6|tap\(3) & (((\inst6|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux8~0_combout\,
	datab => \inst6|Mux8~4_combout\,
	datac => \inst6|tap\(3),
	datad => \inst6|Mux8~3_combout\,
	combout => \inst6|Mux8~5_combout\);

-- Location: LCCOMB_X22_Y5_N10
\inst6|Mux8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux8~7_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(5) & ((\inst6|tap\(4)) # (!\inst6|tap\(0)))) # (!\inst6|tap\(5) & (\inst6|tap\(0) $ (\inst6|tap\(4)))))) # (!\inst6|tap\(1) & (\inst6|tap\(4) & (\inst6|tap\(5) $ (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(4),
	combout => \inst6|Mux8~7_combout\);

-- Location: LCCOMB_X22_Y5_N20
\inst6|Mux8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux8~8_combout\ = (\inst6|tap\(5) & (((\inst6|tap\(0)) # (!\inst6|tap\(4))))) # (!\inst6|tap\(5) & (\inst6|tap\(1) & ((\inst6|tap\(0)) # (\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(4),
	combout => \inst6|Mux8~8_combout\);

-- Location: LCCOMB_X22_Y5_N22
\inst6|Mux8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux8~9_combout\ = (\inst6|tap\(3) & (((\inst6|tap\(2))))) # (!\inst6|tap\(3) & ((\inst6|tap\(2) & (!\inst6|Mux8~7_combout\)) # (!\inst6|tap\(2) & ((\inst6|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux8~7_combout\,
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(2),
	datad => \inst6|Mux8~8_combout\,
	combout => \inst6|Mux8~9_combout\);

-- Location: LCCOMB_X22_Y5_N8
\inst6|Mux8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux8~10_combout\ = (\inst6|tap\(0) & ((\inst6|tap\(4) & (!\inst6|tap\(5))) # (!\inst6|tap\(4) & ((!\inst6|tap\(1)))))) # (!\inst6|tap\(0) & (\inst6|tap\(5) $ (\inst6|tap\(1) $ (\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(4),
	combout => \inst6|Mux8~10_combout\);

-- Location: LCCOMB_X22_Y5_N24
\inst6|Mux8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux8~6_combout\ = (\inst6|tap\(1) & (\inst6|tap\(5) & (\inst6|tap\(0) $ (!\inst6|tap\(4))))) # (!\inst6|tap\(1) & (\inst6|tap\(4) & ((!\inst6|tap\(0)) # (!\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(4),
	combout => \inst6|Mux8~6_combout\);

-- Location: LCCOMB_X22_Y5_N18
\inst6|Mux8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux8~11_combout\ = (\inst6|Mux8~9_combout\ & (((\inst6|Mux8~10_combout\)) # (!\inst6|tap\(3)))) # (!\inst6|Mux8~9_combout\ & (\inst6|tap\(3) & ((\inst6|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux8~9_combout\,
	datab => \inst6|tap\(3),
	datac => \inst6|Mux8~10_combout\,
	datad => \inst6|Mux8~6_combout\,
	combout => \inst6|Mux8~11_combout\);

-- Location: LCCOMB_X22_Y6_N0
\inst6|Mux8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux8~12_combout\ = (\inst6|Mux0~16_combout\ & ((\inst6|Mux8~11_combout\) # ((!\inst6|tap\(6))))) # (!\inst6|Mux0~16_combout\ & (((\inst6|tap\(6) & \inst6|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux0~16_combout\,
	datab => \inst6|Mux8~11_combout\,
	datac => \inst6|tap\(6),
	datad => \inst6|Mux0~6_combout\,
	combout => \inst6|Mux8~12_combout\);

-- Location: LCCOMB_X19_Y4_N22
\inst6|Mux8~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux8~13_combout\ = (\inst6|tap\(8) & (\inst6|Mux23~0_combout\ & (\inst6|Mux8~5_combout\))) # (!\inst6|tap\(8) & ((\inst6|Mux8~12_combout\) # ((\inst6|Mux23~0_combout\ & \inst6|Mux8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(8),
	datab => \inst6|Mux23~0_combout\,
	datac => \inst6|Mux8~5_combout\,
	datad => \inst6|Mux8~12_combout\,
	combout => \inst6|Mux8~13_combout\);

-- Location: FF_X19_Y4_N23
\inst6|filtk[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux8~13_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(15));

-- Location: LCCOMB_X11_Y5_N6
\inst6|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux7~1_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(3) & (\inst6|tap\(2) & \inst6|tap\(0))) # (!\inst6|tap\(3) & ((!\inst6|tap\(0)))))) # (!\inst6|tap\(5) & (\inst6|tap\(0) $ (((\inst6|tap\(2)) # (\inst6|tap\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux7~1_combout\);

-- Location: LCCOMB_X19_Y3_N12
\inst6|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux7~2_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(5)) # (\inst6|tap\(3) $ (!\inst6|tap\(0))))) # (!\inst6|tap\(2) & (!\inst6|tap\(5) & ((\inst6|tap\(3)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux7~2_combout\);

-- Location: LCCOMB_X19_Y3_N22
\inst6|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux7~3_combout\ = (\inst6|tap\(4) & (((\inst6|tap\(1))))) # (!\inst6|tap\(4) & ((\inst6|tap\(1) & (\inst6|Mux7~1_combout\)) # (!\inst6|tap\(1) & ((!\inst6|Mux7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux7~1_combout\,
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|Mux7~2_combout\,
	combout => \inst6|Mux7~3_combout\);

-- Location: LCCOMB_X19_Y3_N8
\inst6|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux7~4_combout\ = (\inst6|tap\(0) & (\inst6|tap\(3) $ (((\inst6|tap\(2) & !\inst6|tap\(5)))))) # (!\inst6|tap\(0) & (\inst6|tap\(2) & ((\inst6|tap\(5)) # (\inst6|tap\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux7~4_combout\);

-- Location: LCCOMB_X19_Y3_N2
\inst6|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux7~0_combout\ = (\inst6|tap\(2) & (((\inst6|tap\(3) & !\inst6|tap\(0))) # (!\inst6|tap\(5)))) # (!\inst6|tap\(2) & ((\inst6|tap\(5)) # ((!\inst6|tap\(3) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux7~0_combout\);

-- Location: LCCOMB_X19_Y3_N18
\inst6|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux7~5_combout\ = (\inst6|Mux7~3_combout\ & (((\inst6|Mux7~4_combout\)) # (!\inst6|tap\(4)))) # (!\inst6|Mux7~3_combout\ & (\inst6|tap\(4) & ((\inst6|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux7~3_combout\,
	datab => \inst6|tap\(4),
	datac => \inst6|Mux7~4_combout\,
	datad => \inst6|Mux7~0_combout\,
	combout => \inst6|Mux7~5_combout\);

-- Location: LCCOMB_X22_Y5_N12
\inst6|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux7~6_combout\ = \inst6|tap\(4) $ (((\inst6|tap\(5) & ((!\inst6|tap\(0)) # (!\inst6|tap\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(4),
	combout => \inst6|Mux7~6_combout\);

-- Location: LCCOMB_X22_Y5_N4
\inst6|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux7~10_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(0)) # ((\inst6|tap\(5) & !\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(4),
	combout => \inst6|Mux7~10_combout\);

-- Location: LCCOMB_X22_Y5_N6
\inst6|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux7~7_combout\ = (\inst6|tap\(4) & ((\inst6|tap\(1) $ (!\inst6|tap\(0))))) # (!\inst6|tap\(4) & (\inst6|tap\(5) & (!\inst6|tap\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(4),
	combout => \inst6|Mux7~7_combout\);

-- Location: LCCOMB_X22_Y5_N0
\inst6|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux7~8_combout\ = (\inst6|tap\(5) & (\inst6|tap\(4) & (\inst6|tap\(1) $ (\inst6|tap\(0))))) # (!\inst6|tap\(5) & (\inst6|tap\(1) & (\inst6|tap\(0) & !\inst6|tap\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(4),
	combout => \inst6|Mux7~8_combout\);

-- Location: LCCOMB_X22_Y5_N2
\inst6|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux7~9_combout\ = (\inst6|tap\(3) & (((\inst6|tap\(2))))) # (!\inst6|tap\(3) & ((\inst6|tap\(2) & (!\inst6|Mux7~7_combout\)) # (!\inst6|tap\(2) & ((\inst6|Mux7~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux7~7_combout\,
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(2),
	datad => \inst6|Mux7~8_combout\,
	combout => \inst6|Mux7~9_combout\);

-- Location: LCCOMB_X22_Y5_N14
\inst6|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux7~11_combout\ = (\inst6|tap\(3) & ((\inst6|Mux7~9_combout\ & ((!\inst6|Mux7~10_combout\))) # (!\inst6|Mux7~9_combout\ & (!\inst6|Mux7~6_combout\)))) # (!\inst6|tap\(3) & (((\inst6|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux7~6_combout\,
	datab => \inst6|tap\(3),
	datac => \inst6|Mux7~10_combout\,
	datad => \inst6|Mux7~9_combout\,
	combout => \inst6|Mux7~11_combout\);

-- Location: LCCOMB_X22_Y6_N26
\inst6|Mux7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux7~12_combout\ = (\inst6|Mux0~16_combout\ & ((\inst6|Mux7~11_combout\) # ((!\inst6|tap\(6))))) # (!\inst6|Mux0~16_combout\ & (((\inst6|tap\(6) & \inst6|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux0~16_combout\,
	datab => \inst6|Mux7~11_combout\,
	datac => \inst6|tap\(6),
	datad => \inst6|Mux0~6_combout\,
	combout => \inst6|Mux7~12_combout\);

-- Location: LCCOMB_X19_Y3_N0
\inst6|Mux7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux7~13_combout\ = (\inst6|Mux23~0_combout\ & ((\inst6|Mux7~5_combout\) # ((!\inst6|tap\(8) & \inst6|Mux7~12_combout\)))) # (!\inst6|Mux23~0_combout\ & (((!\inst6|tap\(8) & \inst6|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux23~0_combout\,
	datab => \inst6|Mux7~5_combout\,
	datac => \inst6|tap\(8),
	datad => \inst6|Mux7~12_combout\,
	combout => \inst6|Mux7~13_combout\);

-- Location: FF_X19_Y3_N1
\inst6|filtk[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux7~13_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(16));

-- Location: LCCOMB_X22_Y6_N12
\inst6|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux6~6_combout\ = (!\inst6|tap\(1) & (!\inst6|tap\(3) & (\inst6|tap\(5) & !\inst6|tap\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux6~6_combout\);

-- Location: LCCOMB_X22_Y6_N18
\inst6|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux6~9_combout\ = (\inst6|tap\(3) & (((\inst6|tap\(1) & \inst6|tap\(0))) # (!\inst6|tap\(5)))) # (!\inst6|tap\(3) & (\inst6|tap\(5) & ((\inst6|tap\(1)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux6~9_combout\);

-- Location: LCCOMB_X22_Y6_N14
\inst6|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux6~7_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(1) & (!\inst6|tap\(5) & \inst6|tap\(0))) # (!\inst6|tap\(1) & (\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux6~7_combout\);

-- Location: LCCOMB_X22_Y6_N16
\inst6|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux6~8_combout\ = (\inst6|tap\(2) & (((\inst6|tap\(4))) # (!\inst6|Mux6~7_combout\))) # (!\inst6|tap\(2) & (((!\inst6|tap\(4) & \inst6|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|Mux6~7_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|Mux0~18_combout\,
	combout => \inst6|Mux6~8_combout\);

-- Location: LCCOMB_X22_Y6_N28
\inst6|Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux6~10_combout\ = (\inst6|tap\(4) & ((\inst6|Mux6~8_combout\ & ((\inst6|Mux6~9_combout\))) # (!\inst6|Mux6~8_combout\ & (\inst6|Mux6~6_combout\)))) # (!\inst6|tap\(4) & (((\inst6|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux6~6_combout\,
	datab => \inst6|Mux6~9_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|Mux6~8_combout\,
	combout => \inst6|Mux6~10_combout\);

-- Location: LCCOMB_X22_Y6_N22
\inst6|Mux6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux6~11_combout\ = (\inst6|Mux0~16_combout\ & ((\inst6|Mux6~10_combout\) # ((!\inst6|tap\(6))))) # (!\inst6|Mux0~16_combout\ & (((\inst6|tap\(6) & \inst6|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux0~16_combout\,
	datab => \inst6|Mux6~10_combout\,
	datac => \inst6|tap\(6),
	datad => \inst6|Mux0~6_combout\,
	combout => \inst6|Mux6~11_combout\);

-- Location: LCCOMB_X19_Y3_N28
\inst6|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux6~4_combout\ = (\inst6|tap\(4) & (\inst6|tap\(0) & ((\inst6|tap\(5)) # (\inst6|tap\(3))))) # (!\inst6|tap\(4) & (!\inst6|tap\(3) & (\inst6|tap\(5) $ (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux6~4_combout\);

-- Location: LCCOMB_X19_Y3_N14
\inst6|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux6~1_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(4) & ((!\inst6|tap\(0)))) # (!\inst6|tap\(4) & (\inst6|tap\(3) & \inst6|tap\(0))))) # (!\inst6|tap\(5) & (\inst6|tap\(4) $ ((\inst6|tap\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux6~1_combout\);

-- Location: LCCOMB_X19_Y3_N24
\inst6|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux6~2_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(4)) # ((!\inst6|tap\(3))))) # (!\inst6|tap\(5) & ((\inst6|tap\(4) & ((!\inst6|tap\(0)))) # (!\inst6|tap\(4) & ((\inst6|tap\(3)) # (\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux6~2_combout\);

-- Location: LCCOMB_X19_Y3_N26
\inst6|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux6~3_combout\ = (\inst6|tap\(2) & (\inst6|tap\(1))) # (!\inst6|tap\(2) & ((\inst6|tap\(1) & (\inst6|Mux6~1_combout\)) # (!\inst6|tap\(1) & ((!\inst6|Mux6~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|Mux6~1_combout\,
	datad => \inst6|Mux6~2_combout\,
	combout => \inst6|Mux6~3_combout\);

-- Location: LCCOMB_X19_Y3_N20
\inst6|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux6~0_combout\ = (\inst6|tap\(4) & ((\inst6|tap\(3) & ((\inst6|tap\(0)))) # (!\inst6|tap\(3) & (!\inst6|tap\(5))))) # (!\inst6|tap\(4) & (\inst6|tap\(3) $ (((\inst6|tap\(5) & \inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux6~0_combout\);

-- Location: LCCOMB_X19_Y3_N6
\inst6|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux6~5_combout\ = (\inst6|tap\(2) & ((\inst6|Mux6~3_combout\ & (!\inst6|Mux6~4_combout\)) # (!\inst6|Mux6~3_combout\ & ((!\inst6|Mux6~0_combout\))))) # (!\inst6|tap\(2) & (((\inst6|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|Mux6~4_combout\,
	datac => \inst6|Mux6~3_combout\,
	datad => \inst6|Mux6~0_combout\,
	combout => \inst6|Mux6~5_combout\);

-- Location: LCCOMB_X19_Y3_N10
\inst6|Mux6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux6~12_combout\ = (\inst6|Mux23~0_combout\ & ((\inst6|Mux6~5_combout\) # ((\inst6|Mux6~11_combout\ & !\inst6|tap\(8))))) # (!\inst6|Mux23~0_combout\ & (\inst6|Mux6~11_combout\ & (!\inst6|tap\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux23~0_combout\,
	datab => \inst6|Mux6~11_combout\,
	datac => \inst6|tap\(8),
	datad => \inst6|Mux6~5_combout\,
	combout => \inst6|Mux6~12_combout\);

-- Location: FF_X19_Y3_N11
\inst6|filtk[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux6~12_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(17));

-- Location: LCCOMB_X11_Y8_N30
\inst6|Mux23~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~19_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(6) $ (\inst6|tap\(3))) # (!\inst6|tap\(0)))) # (!\inst6|tap\(1) & (\inst6|tap\(3) $ (((\inst6|tap\(6)) # (\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~19_combout\);

-- Location: LCCOMB_X11_Y8_N22
\inst6|Mux23~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~23_combout\ = (\inst6|tap\(0) & (\inst6|tap\(1) $ (((!\inst6|tap\(6) & !\inst6|tap\(3)))))) # (!\inst6|tap\(0) & ((\inst6|tap\(1)) # (\inst6|tap\(6) $ (\inst6|tap\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~23_combout\);

-- Location: LCCOMB_X11_Y8_N18
\inst6|Mux23~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~21_combout\ = (\inst6|tap\(6) & (!\inst6|tap\(0) & (\inst6|tap\(3) $ (\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~21_combout\);

-- Location: LCCOMB_X11_Y8_N24
\inst6|Mux23~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~20_combout\ = (\inst6|tap\(6) & (!\inst6|tap\(3) & (\inst6|tap\(1) $ (!\inst6|tap\(0))))) # (!\inst6|tap\(6) & (\inst6|tap\(3) & ((\inst6|tap\(1)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~20_combout\);

-- Location: LCCOMB_X11_Y8_N12
\inst6|Mux23~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~22_combout\ = (\inst6|tap\(7) & (((\inst6|tap\(4))))) # (!\inst6|tap\(7) & ((\inst6|tap\(4) & ((\inst6|Mux23~20_combout\))) # (!\inst6|tap\(4) & (\inst6|Mux23~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|Mux23~21_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|Mux23~20_combout\,
	combout => \inst6|Mux23~22_combout\);

-- Location: LCCOMB_X11_Y8_N8
\inst6|Mux23~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~24_combout\ = (\inst6|tap\(7) & ((\inst6|Mux23~22_combout\ & ((\inst6|Mux23~23_combout\))) # (!\inst6|Mux23~22_combout\ & (!\inst6|Mux23~19_combout\)))) # (!\inst6|tap\(7) & (((\inst6|Mux23~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|Mux23~19_combout\,
	datac => \inst6|Mux23~23_combout\,
	datad => \inst6|Mux23~22_combout\,
	combout => \inst6|Mux23~24_combout\);

-- Location: LCCOMB_X11_Y4_N24
\inst6|Mux23~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~13_combout\ = (\inst6|tap\(0) & ((\inst6|tap\(1) & ((!\inst6|tap\(4)) # (!\inst6|tap\(7)))) # (!\inst6|tap\(1) & ((\inst6|tap\(4)))))) # (!\inst6|tap\(0) & ((\inst6|tap\(7)) # ((\inst6|tap\(1) & \inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~13_combout\);

-- Location: LCCOMB_X11_Y8_N16
\inst6|Mux23~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~14_combout\ = (\inst6|tap\(7) & (\inst6|tap\(1) & (!\inst6|tap\(4) & \inst6|tap\(0)))) # (!\inst6|tap\(7) & (\inst6|tap\(4) & ((!\inst6|tap\(0)) # (!\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~14_combout\);

-- Location: LCCOMB_X11_Y8_N10
\inst6|Mux23~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~15_combout\ = (\inst6|tap\(7) & (\inst6|tap\(4) & \inst6|tap\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~15_combout\);

-- Location: LCCOMB_X11_Y8_N4
\inst6|Mux23~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~16_combout\ = (\inst6|tap\(6) & (((\inst6|tap\(3))))) # (!\inst6|tap\(6) & ((\inst6|tap\(3) & (\inst6|Mux23~14_combout\)) # (!\inst6|tap\(3) & ((\inst6|Mux23~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|Mux23~14_combout\,
	datac => \inst6|tap\(3),
	datad => \inst6|Mux23~15_combout\,
	combout => \inst6|Mux23~16_combout\);

-- Location: LCCOMB_X13_Y8_N4
\inst6|Mux23~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~17_combout\ = (\inst6|tap\(4) & (((\inst6|tap\(0))))) # (!\inst6|tap\(4) & (\inst6|tap\(7) & ((\inst6|tap\(1)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(4),
	combout => \inst6|Mux23~17_combout\);

-- Location: LCCOMB_X12_Y8_N8
\inst6|Mux23~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~18_combout\ = (\inst6|tap\(6) & ((\inst6|Mux23~16_combout\ & ((!\inst6|Mux23~17_combout\))) # (!\inst6|Mux23~16_combout\ & (!\inst6|Mux23~13_combout\)))) # (!\inst6|tap\(6) & (((\inst6|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|Mux23~13_combout\,
	datac => \inst6|Mux23~16_combout\,
	datad => \inst6|Mux23~17_combout\,
	combout => \inst6|Mux23~18_combout\);

-- Location: LCCOMB_X13_Y8_N30
\inst6|Mux23~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~25_combout\ = (\inst6|tap\(2) & (((\inst6|tap\(5)) # (\inst6|Mux23~18_combout\)))) # (!\inst6|tap\(2) & (\inst6|Mux23~24_combout\ & (!\inst6|tap\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux23~24_combout\,
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(5),
	datad => \inst6|Mux23~18_combout\,
	combout => \inst6|Mux23~25_combout\);

-- Location: LCCOMB_X11_Y8_N26
\inst6|Mux23~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~26_combout\ = (\inst6|tap\(7) & ((\inst6|tap\(3) $ (!\inst6|tap\(0))))) # (!\inst6|tap\(7) & (\inst6|tap\(6) & (!\inst6|tap\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~26_combout\);

-- Location: LCCOMB_X11_Y8_N6
\inst6|Mux23~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~28_combout\ = (\inst6|tap\(6) & (\inst6|tap\(3) $ (((\inst6|tap\(0)) # (!\inst6|tap\(7)))))) # (!\inst6|tap\(6) & (!\inst6|tap\(7) & (\inst6|tap\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~28_combout\);

-- Location: LCCOMB_X11_Y8_N20
\inst6|Mux23~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~27_combout\ = (\inst6|tap\(6) & (\inst6|tap\(7) $ (((!\inst6|tap\(0)) # (!\inst6|tap\(3)))))) # (!\inst6|tap\(6) & (\inst6|tap\(7) & (!\inst6|tap\(3) & \inst6|tap\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~27_combout\);

-- Location: LCCOMB_X11_Y8_N0
\inst6|Mux23~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~29_combout\ = (\inst6|tap\(1) & (((\inst6|tap\(4)) # (!\inst6|Mux23~27_combout\)))) # (!\inst6|tap\(1) & (\inst6|Mux23~28_combout\ & (!\inst6|tap\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux23~28_combout\,
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(4),
	datad => \inst6|Mux23~27_combout\,
	combout => \inst6|Mux23~29_combout\);

-- Location: LCCOMB_X11_Y8_N2
\inst6|Mux23~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~30_combout\ = (\inst6|tap\(0) & (\inst6|tap\(6) $ (((\inst6|tap\(7) & \inst6|tap\(3)))))) # (!\inst6|tap\(0) & (\inst6|tap\(3) & ((\inst6|tap\(6)) # (!\inst6|tap\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~30_combout\);

-- Location: LCCOMB_X11_Y8_N28
\inst6|Mux23~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~31_combout\ = (\inst6|Mux23~29_combout\ & (((\inst6|Mux23~30_combout\) # (!\inst6|tap\(4))))) # (!\inst6|Mux23~29_combout\ & (\inst6|Mux23~26_combout\ & (\inst6|tap\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux23~26_combout\,
	datab => \inst6|Mux23~29_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|Mux23~30_combout\,
	combout => \inst6|Mux23~31_combout\);

-- Location: LCCOMB_X13_Y8_N16
\inst6|Mux23~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~11_combout\ = (\inst6|tap\(3) & (!\inst6|tap\(0) & (\inst6|tap\(1) $ (\inst6|tap\(7))))) # (!\inst6|tap\(3) & ((\inst6|tap\(7) & (\inst6|tap\(1))) # (!\inst6|tap\(7) & ((\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(7),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~11_combout\);

-- Location: LCCOMB_X13_Y8_N12
\inst6|Mux23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~9_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(1) & ((\inst6|tap\(7)) # (!\inst6|tap\(0)))) # (!\inst6|tap\(1) & (!\inst6|tap\(7))))) # (!\inst6|tap\(3) & ((\inst6|tap\(7) & ((\inst6|tap\(0)))) # (!\inst6|tap\(7) & (\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(7),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~9_combout\);

-- Location: LCCOMB_X13_Y8_N2
\inst6|Mux23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~8_combout\ = (\inst6|tap\(3) & (\inst6|tap\(0) & (\inst6|tap\(1) $ (!\inst6|tap\(7))))) # (!\inst6|tap\(3) & (\inst6|tap\(1) & (!\inst6|tap\(7) & !\inst6|tap\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(7),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~8_combout\);

-- Location: LCCOMB_X13_Y8_N22
\inst6|Mux23~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~10_combout\ = (\inst6|tap\(4) & (((\inst6|tap\(6)) # (!\inst6|Mux23~8_combout\)))) # (!\inst6|tap\(4) & (\inst6|Mux23~9_combout\ & (!\inst6|tap\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux23~9_combout\,
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(6),
	datad => \inst6|Mux23~8_combout\,
	combout => \inst6|Mux23~10_combout\);

-- Location: LCCOMB_X13_Y8_N24
\inst6|Mux23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~7_combout\ = (\inst6|tap\(0) & (\inst6|tap\(1) $ (((\inst6|tap\(7)) # (!\inst6|tap\(3)))))) # (!\inst6|tap\(0) & (\inst6|tap\(3) & ((\inst6|tap\(7)) # (!\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(7),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~7_combout\);

-- Location: LCCOMB_X13_Y8_N18
\inst6|Mux23~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~12_combout\ = (\inst6|tap\(6) & ((\inst6|Mux23~10_combout\ & (!\inst6|Mux23~11_combout\)) # (!\inst6|Mux23~10_combout\ & ((!\inst6|Mux23~7_combout\))))) # (!\inst6|tap\(6) & (((\inst6|Mux23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|Mux23~11_combout\,
	datac => \inst6|Mux23~10_combout\,
	datad => \inst6|Mux23~7_combout\,
	combout => \inst6|Mux23~12_combout\);

-- Location: LCCOMB_X13_Y8_N8
\inst6|Mux23~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~32_combout\ = (\inst6|Mux23~25_combout\ & ((\inst6|Mux23~31_combout\) # ((!\inst6|tap\(5))))) # (!\inst6|Mux23~25_combout\ & (((\inst6|tap\(5) & \inst6|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux23~25_combout\,
	datab => \inst6|Mux23~31_combout\,
	datac => \inst6|tap\(5),
	datad => \inst6|Mux23~12_combout\,
	combout => \inst6|Mux23~32_combout\);

-- Location: LCCOMB_X21_Y4_N22
\inst6|Mux23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~5_combout\ = (\inst6|tap\(1) & (!\inst6|tap\(2) & (\inst6|tap\(5) $ (!\inst6|tap\(0))))) # (!\inst6|tap\(1) & ((\inst6|tap\(2) & (\inst6|tap\(5))) # (!\inst6|tap\(2) & (!\inst6|tap\(5) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~5_combout\);

-- Location: LCCOMB_X21_Y4_N14
\inst6|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~1_combout\ = (\inst6|tap\(1) & (\inst6|tap\(2))) # (!\inst6|tap\(1) & (\inst6|tap\(0) & ((\inst6|tap\(5)) # (!\inst6|tap\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~1_combout\);

-- Location: LCCOMB_X21_Y4_N18
\inst6|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~3_combout\ = (\inst6|tap\(0) & (((\inst6|tap\(2)) # (!\inst6|tap\(5))))) # (!\inst6|tap\(0) & ((\inst6|tap\(1)) # (\inst6|tap\(2) $ (\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~3_combout\);

-- Location: LCCOMB_X21_Y4_N0
\inst6|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~2_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(2) & (\inst6|tap\(5) & \inst6|tap\(0))) # (!\inst6|tap\(2) & ((!\inst6|tap\(0)))))) # (!\inst6|tap\(1) & (\inst6|tap\(2) & (\inst6|tap\(5) $ (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux23~2_combout\);

-- Location: LCCOMB_X21_Y4_N20
\inst6|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~4_combout\ = (\inst6|tap\(3) & (((\inst6|tap\(4))))) # (!\inst6|tap\(3) & ((\inst6|tap\(4) & ((\inst6|Mux23~2_combout\))) # (!\inst6|tap\(4) & (!\inst6|Mux23~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|Mux23~3_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|Mux23~2_combout\,
	combout => \inst6|Mux23~4_combout\);

-- Location: LCCOMB_X21_Y4_N8
\inst6|Mux23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~6_combout\ = (\inst6|tap\(3) & ((\inst6|Mux23~4_combout\ & (!\inst6|Mux23~5_combout\)) # (!\inst6|Mux23~4_combout\ & ((\inst6|Mux23~1_combout\))))) # (!\inst6|tap\(3) & (((\inst6|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux23~5_combout\,
	datab => \inst6|tap\(3),
	datac => \inst6|Mux23~1_combout\,
	datad => \inst6|Mux23~4_combout\,
	combout => \inst6|Mux23~6_combout\);

-- Location: LCCOMB_X19_Y4_N0
\inst6|Mux23~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux23~33_combout\ = (\inst6|tap\(8) & (\inst6|Mux23~0_combout\ & ((\inst6|Mux23~6_combout\)))) # (!\inst6|tap\(8) & ((\inst6|Mux23~32_combout\) # ((\inst6|Mux23~0_combout\ & \inst6|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(8),
	datab => \inst6|Mux23~0_combout\,
	datac => \inst6|Mux23~32_combout\,
	datad => \inst6|Mux23~6_combout\,
	combout => \inst6|Mux23~33_combout\);

-- Location: FF_X19_Y4_N1
\inst6|filtk[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux23~33_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(0));

-- Location: LCCOMB_X21_Y5_N10
\inst6|Mux22~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~13_combout\ = (\inst6|tap\(4) & ((\inst6|tap\(0) $ (\inst6|tap\(1))))) # (!\inst6|tap\(4) & (\inst6|tap\(2) & (!\inst6|tap\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux22~13_combout\);

-- Location: LCCOMB_X21_Y5_N22
\inst6|Mux22~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~14_combout\ = (\inst6|tap\(7) & (\inst6|tap\(5))) # (!\inst6|tap\(7) & ((\inst6|tap\(5) & ((!\inst6|Mux22~13_combout\))) # (!\inst6|tap\(5) & (\inst6|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|tap\(5),
	datac => \inst6|Mux10~0_combout\,
	datad => \inst6|Mux22~13_combout\,
	combout => \inst6|Mux22~14_combout\);

-- Location: LCCOMB_X21_Y5_N16
\inst6|Mux22~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~15_combout\ = (\inst6|tap\(0) & (\inst6|tap\(1) $ (((\inst6|tap\(2)) # (\inst6|tap\(4)))))) # (!\inst6|tap\(0) & ((\inst6|tap\(4)) # ((\inst6|tap\(2) & \inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux22~15_combout\);

-- Location: LCCOMB_X21_Y5_N24
\inst6|Mux22~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~12_combout\ = (\inst6|tap\(2) & (((!\inst6|tap\(0))) # (!\inst6|tap\(4)))) # (!\inst6|tap\(2) & (\inst6|tap\(4) & (\inst6|tap\(0) & !\inst6|tap\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux22~12_combout\);

-- Location: LCCOMB_X21_Y5_N2
\inst6|Mux22~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~16_combout\ = (\inst6|Mux22~14_combout\ & (((!\inst6|tap\(7))) # (!\inst6|Mux22~15_combout\))) # (!\inst6|Mux22~14_combout\ & (((\inst6|tap\(7) & \inst6|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux22~14_combout\,
	datab => \inst6|Mux22~15_combout\,
	datac => \inst6|tap\(7),
	datad => \inst6|Mux22~12_combout\,
	combout => \inst6|Mux22~16_combout\);

-- Location: LCCOMB_X21_Y4_N2
\inst6|Mux22~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~18_combout\ = (\inst6|tap\(4) & ((\inst6|tap\(1) & ((!\inst6|tap\(0)))) # (!\inst6|tap\(1) & (!\inst6|tap\(2) & \inst6|tap\(0))))) # (!\inst6|tap\(4) & (((\inst6|tap\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux22~18_combout\);

-- Location: LCCOMB_X21_Y4_N4
\inst6|Mux22~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~19_combout\ = (\inst6|tap\(7) & (\inst6|tap\(4))) # (!\inst6|tap\(7) & (((\inst6|tap\(5) & \inst6|Mux22~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(5),
	datad => \inst6|Mux22~18_combout\,
	combout => \inst6|Mux22~19_combout\);

-- Location: LCCOMB_X21_Y5_N14
\inst6|Mux22~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~20_combout\ = (\inst6|tap\(5) & (((\inst6|tap\(0) & \inst6|tap\(1))))) # (!\inst6|tap\(5) & ((\inst6|tap\(2) & (!\inst6|tap\(0))) # (!\inst6|tap\(2) & (\inst6|tap\(0) & !\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux22~20_combout\);

-- Location: LCCOMB_X21_Y5_N12
\inst6|Mux22~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~17_combout\ = (\inst6|tap\(5) & (((\inst6|tap\(1)) # (!\inst6|tap\(0))))) # (!\inst6|tap\(5) & ((\inst6|tap\(2) & ((!\inst6|tap\(1)))) # (!\inst6|tap\(2) & (\inst6|tap\(0) & \inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux22~17_combout\);

-- Location: LCCOMB_X21_Y5_N0
\inst6|Mux22~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~21_combout\ = (\inst6|tap\(7) & ((\inst6|Mux22~19_combout\ & (\inst6|Mux22~20_combout\)) # (!\inst6|Mux22~19_combout\ & ((!\inst6|Mux22~17_combout\))))) # (!\inst6|tap\(7) & (\inst6|Mux22~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|Mux22~19_combout\,
	datac => \inst6|Mux22~20_combout\,
	datad => \inst6|Mux22~17_combout\,
	combout => \inst6|Mux22~21_combout\);

-- Location: LCCOMB_X21_Y5_N18
\inst6|Mux22~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~22_combout\ = (\inst6|tap\(6) & (((\inst6|tap\(3))))) # (!\inst6|tap\(6) & ((\inst6|tap\(3) & (\inst6|Mux22~16_combout\)) # (!\inst6|tap\(3) & ((\inst6|Mux22~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux22~16_combout\,
	datab => \inst6|Mux22~21_combout\,
	datac => \inst6|tap\(6),
	datad => \inst6|tap\(3),
	combout => \inst6|Mux22~22_combout\);

-- Location: LCCOMB_X21_Y3_N6
\inst6|Mux22~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~24_combout\ = (\inst6|tap\(2) & (\inst6|tap\(1) & (\inst6|tap\(4) $ (!\inst6|tap\(0))))) # (!\inst6|tap\(2) & (((\inst6|tap\(4)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux22~24_combout\);

-- Location: LCCOMB_X21_Y3_N16
\inst6|Mux22~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~25_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(1) & (\inst6|tap\(4))) # (!\inst6|tap\(1) & (!\inst6|tap\(4) & !\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux22~25_combout\);

-- Location: LCCOMB_X21_Y3_N26
\inst6|Mux22~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~26_combout\ = (\inst6|tap\(5) & (((\inst6|tap\(7))) # (!\inst6|Mux22~24_combout\))) # (!\inst6|tap\(5) & (((!\inst6|tap\(7) & !\inst6|Mux22~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux22~24_combout\,
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(7),
	datad => \inst6|Mux22~25_combout\,
	combout => \inst6|Mux22~26_combout\);

-- Location: LCCOMB_X21_Y3_N4
\inst6|Mux22~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~27_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(4) $ (\inst6|tap\(0))) # (!\inst6|tap\(1)))) # (!\inst6|tap\(2) & ((\inst6|tap\(4) & (\inst6|tap\(1))) # (!\inst6|tap\(4) & ((\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux22~27_combout\);

-- Location: LCCOMB_X21_Y3_N12
\inst6|Mux22~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~23_combout\ = (\inst6|tap\(2) & (\inst6|tap\(4) & ((!\inst6|tap\(0)) # (!\inst6|tap\(1))))) # (!\inst6|tap\(2) & ((\inst6|tap\(1)) # ((!\inst6|tap\(4) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux22~23_combout\);

-- Location: LCCOMB_X21_Y3_N30
\inst6|Mux22~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~28_combout\ = (\inst6|Mux22~26_combout\ & ((\inst6|Mux22~27_combout\) # ((!\inst6|tap\(7))))) # (!\inst6|Mux22~26_combout\ & (((\inst6|tap\(7) & \inst6|Mux22~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux22~26_combout\,
	datab => \inst6|Mux22~27_combout\,
	datac => \inst6|tap\(7),
	datad => \inst6|Mux22~23_combout\,
	combout => \inst6|Mux22~28_combout\);

-- Location: LCCOMB_X21_Y3_N28
\inst6|Mux22~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~8_combout\ = (\inst6|tap\(1) & (\inst6|tap\(5) & (\inst6|tap\(2) $ (!\inst6|tap\(0))))) # (!\inst6|tap\(1) & (\inst6|tap\(2) & ((\inst6|tap\(0)) # (!\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux22~8_combout\);

-- Location: LCCOMB_X21_Y3_N2
\inst6|Mux22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~7_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(5) & (\inst6|tap\(2))) # (!\inst6|tap\(5) & ((!\inst6|tap\(0)))))) # (!\inst6|tap\(1) & ((\inst6|tap\(5)) # ((\inst6|tap\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux22~7_combout\);

-- Location: LCCOMB_X21_Y3_N22
\inst6|Mux22~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~9_combout\ = (\inst6|tap\(4) & (((\inst6|tap\(7)) # (!\inst6|Mux22~7_combout\)))) # (!\inst6|tap\(4) & (\inst6|Mux22~8_combout\ & (!\inst6|tap\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|Mux22~8_combout\,
	datac => \inst6|tap\(7),
	datad => \inst6|Mux22~7_combout\,
	combout => \inst6|Mux22~9_combout\);

-- Location: LCCOMB_X21_Y3_N8
\inst6|Mux22~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~10_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(1)) # ((\inst6|tap\(5) & !\inst6|tap\(0))))) # (!\inst6|tap\(2) & (((!\inst6|tap\(5) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux22~10_combout\);

-- Location: LCCOMB_X21_Y3_N24
\inst6|Mux22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~6_combout\ = (\inst6|tap\(1) & (!\inst6|tap\(5) & (\inst6|tap\(2) $ (\inst6|tap\(0))))) # (!\inst6|tap\(1) & (\inst6|tap\(5) $ (((!\inst6|tap\(2) & \inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux22~6_combout\);

-- Location: LCCOMB_X21_Y3_N10
\inst6|Mux22~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~11_combout\ = (\inst6|Mux22~9_combout\ & (((!\inst6|tap\(7))) # (!\inst6|Mux22~10_combout\))) # (!\inst6|Mux22~9_combout\ & (((\inst6|tap\(7) & \inst6|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux22~9_combout\,
	datab => \inst6|Mux22~10_combout\,
	datac => \inst6|tap\(7),
	datad => \inst6|Mux22~6_combout\,
	combout => \inst6|Mux22~11_combout\);

-- Location: LCCOMB_X21_Y3_N0
\inst6|Mux22~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~29_combout\ = (\inst6|tap\(6) & ((\inst6|Mux22~22_combout\ & (\inst6|Mux22~28_combout\)) # (!\inst6|Mux22~22_combout\ & ((\inst6|Mux22~11_combout\))))) # (!\inst6|tap\(6) & (\inst6|Mux22~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|Mux22~22_combout\,
	datac => \inst6|Mux22~28_combout\,
	datad => \inst6|Mux22~11_combout\,
	combout => \inst6|Mux22~29_combout\);

-- Location: LCCOMB_X21_Y12_N0
\inst6|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~4_combout\ = (\inst6|tap\(4) & (\inst6|tap\(2) $ (((\inst6|tap\(5)))))) # (!\inst6|tap\(4) & (\inst6|tap\(1) $ (((\inst6|tap\(2) & !\inst6|tap\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux22~4_combout\);

-- Location: LCCOMB_X14_Y8_N0
\inst6|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~0_combout\ = (\inst6|tap\(4) & (!\inst6|tap\(2) & (\inst6|tap\(1) $ (\inst6|tap\(5))))) # (!\inst6|tap\(4) & (\inst6|tap\(2) $ (((\inst6|tap\(1) & !\inst6|tap\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(4),
	combout => \inst6|Mux22~0_combout\);

-- Location: LCCOMB_X17_Y11_N4
\inst6|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~1_combout\ = (\inst6|tap\(4) & (((!\inst6|tap\(1) & !\inst6|tap\(5))))) # (!\inst6|tap\(4) & (\inst6|tap\(2) & ((\inst6|tap\(1)) # (\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux22~1_combout\);

-- Location: LCCOMB_X17_Y11_N22
\inst6|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~2_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(4) & ((\inst6|tap\(5)))) # (!\inst6|tap\(4) & (\inst6|tap\(1))))) # (!\inst6|tap\(2) & (((\inst6|tap\(1)) # (\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux22~2_combout\);

-- Location: LCCOMB_X17_Y11_N16
\inst6|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~3_combout\ = (\inst6|tap\(0) & ((\inst6|Mux22~1_combout\) # ((\inst6|tap\(3))))) # (!\inst6|tap\(0) & (((!\inst6|tap\(3) & \inst6|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(0),
	datab => \inst6|Mux22~1_combout\,
	datac => \inst6|tap\(3),
	datad => \inst6|Mux22~2_combout\,
	combout => \inst6|Mux22~3_combout\);

-- Location: LCCOMB_X17_Y11_N26
\inst6|Mux22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~5_combout\ = (\inst6|tap\(3) & ((\inst6|Mux22~3_combout\ & (!\inst6|Mux22~4_combout\)) # (!\inst6|Mux22~3_combout\ & ((!\inst6|Mux22~0_combout\))))) # (!\inst6|tap\(3) & (((\inst6|Mux22~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|Mux22~4_combout\,
	datac => \inst6|Mux22~0_combout\,
	datad => \inst6|Mux22~3_combout\,
	combout => \inst6|Mux22~5_combout\);

-- Location: LCCOMB_X19_Y4_N26
\inst6|Mux22~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux22~30_combout\ = (\inst6|Mux22~29_combout\ & (((\inst6|Mux23~0_combout\ & \inst6|Mux22~5_combout\)) # (!\inst6|tap\(8)))) # (!\inst6|Mux22~29_combout\ & (\inst6|Mux23~0_combout\ & (\inst6|Mux22~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux22~29_combout\,
	datab => \inst6|Mux23~0_combout\,
	datac => \inst6|Mux22~5_combout\,
	datad => \inst6|tap\(8),
	combout => \inst6|Mux22~30_combout\);

-- Location: FF_X19_Y4_N27
\inst6|filtk[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux22~30_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(1));

-- Location: LCCOMB_X11_Y4_N2
\inst6|Mux21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~7_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(3) & ((!\inst6|tap\(2)))) # (!\inst6|tap\(3) & (!\inst6|tap\(5) & \inst6|tap\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(2),
	combout => \inst6|Mux21~7_combout\);

-- Location: LCCOMB_X11_Y4_N20
\inst6|Mux21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~8_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(2)) # (\inst6|tap\(3) $ (!\inst6|tap\(5))))) # (!\inst6|tap\(1) & ((\inst6|tap\(5) & (\inst6|tap\(3))) # (!\inst6|tap\(5) & ((\inst6|tap\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(2),
	combout => \inst6|Mux21~8_combout\);

-- Location: LCCOMB_X11_Y4_N14
\inst6|Mux21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~9_combout\ = (\inst6|tap\(7) & (((\inst6|tap\(0))))) # (!\inst6|tap\(7) & ((\inst6|tap\(0) & (!\inst6|Mux21~7_combout\)) # (!\inst6|tap\(0) & ((!\inst6|Mux21~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux21~7_combout\,
	datab => \inst6|Mux21~8_combout\,
	datac => \inst6|tap\(7),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux21~9_combout\);

-- Location: LCCOMB_X16_Y8_N28
\inst6|Mux21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~10_combout\ = (\inst6|tap\(1) & (\inst6|tap\(2) $ (((!\inst6|tap\(5) & !\inst6|tap\(3)))))) # (!\inst6|tap\(1) & (\inst6|tap\(5) $ (((\inst6|tap\(2) & !\inst6|tap\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(3),
	combout => \inst6|Mux21~10_combout\);

-- Location: LCCOMB_X16_Y8_N10
\inst6|Mux21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~6_combout\ = (\inst6|tap\(3) & (\inst6|tap\(1) $ (((!\inst6|tap\(5) & !\inst6|tap\(2)))))) # (!\inst6|tap\(3) & ((\inst6|tap\(5) & ((\inst6|tap\(2)))) # (!\inst6|tap\(5) & (\inst6|tap\(1) & !\inst6|tap\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(3),
	combout => \inst6|Mux21~6_combout\);

-- Location: LCCOMB_X16_Y8_N6
\inst6|Mux21~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~11_combout\ = (\inst6|Mux21~9_combout\ & (((!\inst6|tap\(7))) # (!\inst6|Mux21~10_combout\))) # (!\inst6|Mux21~9_combout\ & (((\inst6|tap\(7) & \inst6|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux21~9_combout\,
	datab => \inst6|Mux21~10_combout\,
	datac => \inst6|tap\(7),
	datad => \inst6|Mux21~6_combout\,
	combout => \inst6|Mux21~11_combout\);

-- Location: LCCOMB_X16_Y8_N26
\inst6|Mux21~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~22_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(7) & ((\inst6|tap\(1)) # (!\inst6|tap\(2)))) # (!\inst6|tap\(7) & ((!\inst6|tap\(1)))))) # (!\inst6|tap\(5) & (\inst6|tap\(2) $ (((\inst6|tap\(7) & \inst6|tap\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux21~22_combout\);

-- Location: LCCOMB_X16_Y8_N30
\inst6|Mux21~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~24_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(5) & (\inst6|tap\(7) & !\inst6|tap\(1))) # (!\inst6|tap\(5) & ((\inst6|tap\(1)))))) # (!\inst6|tap\(2) & (((\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux21~24_combout\);

-- Location: LCCOMB_X16_Y8_N12
\inst6|Mux21~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~23_combout\ = (\inst6|tap\(2) & (!\inst6|tap\(7) & (\inst6|tap\(5) & !\inst6|tap\(1)))) # (!\inst6|tap\(2) & (\inst6|tap\(1) & (\inst6|tap\(7) $ (\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux21~23_combout\);

-- Location: LCCOMB_X16_Y8_N16
\inst6|Mux21~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~25_combout\ = (\inst6|tap\(0) & (((\inst6|tap\(3)) # (!\inst6|Mux21~23_combout\)))) # (!\inst6|tap\(0) & (\inst6|Mux21~24_combout\ & (!\inst6|tap\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux21~24_combout\,
	datab => \inst6|tap\(0),
	datac => \inst6|tap\(3),
	datad => \inst6|Mux21~23_combout\,
	combout => \inst6|Mux21~25_combout\);

-- Location: LCCOMB_X16_Y8_N2
\inst6|Mux21~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~26_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(5) & (!\inst6|tap\(7) & !\inst6|tap\(1))) # (!\inst6|tap\(5) & ((\inst6|tap\(1)))))) # (!\inst6|tap\(2) & (\inst6|tap\(7) & ((\inst6|tap\(1)) # (!\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux21~26_combout\);

-- Location: LCCOMB_X16_Y8_N20
\inst6|Mux21~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~27_combout\ = (\inst6|Mux21~25_combout\ & (((\inst6|Mux21~26_combout\) # (!\inst6|tap\(3))))) # (!\inst6|Mux21~25_combout\ & (!\inst6|Mux21~22_combout\ & (\inst6|tap\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux21~22_combout\,
	datab => \inst6|Mux21~25_combout\,
	datac => \inst6|tap\(3),
	datad => \inst6|Mux21~26_combout\,
	combout => \inst6|Mux21~27_combout\);

-- Location: LCCOMB_X21_Y12_N30
\inst6|Mux21~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~19_combout\ = (\inst6|tap\(0) & (((\inst6|tap\(5) & !\inst6|tap\(1))) # (!\inst6|tap\(2)))) # (!\inst6|tap\(0) & (\inst6|tap\(2) $ (\inst6|tap\(5) $ (\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux21~19_combout\);

-- Location: LCCOMB_X21_Y12_N18
\inst6|Mux21~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~17_combout\ = (\inst6|tap\(2) & (\inst6|tap\(5) & (\inst6|tap\(1) $ (\inst6|tap\(0))))) # (!\inst6|tap\(2) & (\inst6|tap\(1) & (\inst6|tap\(5) $ (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux21~17_combout\);

-- Location: LCCOMB_X21_Y12_N12
\inst6|Mux21~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~18_combout\ = (\inst6|Mux21~17_combout\ & ((\inst6|tap\(3) & (!\inst6|tap\(7) & \inst6|tap\(2))) # (!\inst6|tap\(3) & (\inst6|tap\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(2),
	datad => \inst6|Mux21~17_combout\,
	combout => \inst6|Mux21~18_combout\);

-- Location: LCCOMB_X21_Y12_N8
\inst6|Mux21~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~20_combout\ = (\inst6|Mux21~18_combout\) # ((\inst6|tap\(3) & (\inst6|tap\(7) & !\inst6|Mux21~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(7),
	datac => \inst6|Mux21~19_combout\,
	datad => \inst6|Mux21~18_combout\,
	combout => \inst6|Mux21~20_combout\);

-- Location: LCCOMB_X13_Y9_N22
\inst6|Mux21~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~15_combout\ = (\inst6|tap\(0) & (\inst6|tap\(2) & ((\inst6|tap\(3)) # (\inst6|tap\(1))))) # (!\inst6|tap\(0) & (\inst6|tap\(3) $ (\inst6|tap\(2) $ (\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux21~15_combout\);

-- Location: LCCOMB_X13_Y9_N26
\inst6|Mux21~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~13_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(1) & ((!\inst6|tap\(0)))) # (!\inst6|tap\(1) & (!\inst6|tap\(3))))) # (!\inst6|tap\(2) & ((\inst6|tap\(0) & (!\inst6|tap\(3))) # (!\inst6|tap\(0) & ((\inst6|tap\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux21~13_combout\);

-- Location: LCCOMB_X13_Y9_N28
\inst6|Mux21~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~14_combout\ = (\inst6|tap\(7) & (((\inst6|tap\(5))))) # (!\inst6|tap\(7) & ((\inst6|tap\(5) & (\inst6|Mux21~13_combout\)) # (!\inst6|tap\(5) & ((\inst6|Mux0~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux21~13_combout\,
	datab => \inst6|tap\(7),
	datac => \inst6|Mux0~7_combout\,
	datad => \inst6|tap\(5),
	combout => \inst6|Mux21~14_combout\);

-- Location: LCCOMB_X13_Y9_N8
\inst6|Mux21~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~12_combout\ = (!\inst6|tap\(1) & ((\inst6|tap\(2) & ((!\inst6|tap\(0)))) # (!\inst6|tap\(2) & (\inst6|tap\(3) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux21~12_combout\);

-- Location: LCCOMB_X13_Y9_N16
\inst6|Mux21~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~16_combout\ = (\inst6|Mux21~14_combout\ & ((\inst6|Mux21~15_combout\) # ((!\inst6|tap\(7))))) # (!\inst6|Mux21~14_combout\ & (((\inst6|Mux21~12_combout\ & \inst6|tap\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux21~15_combout\,
	datab => \inst6|Mux21~14_combout\,
	datac => \inst6|Mux21~12_combout\,
	datad => \inst6|tap\(7),
	combout => \inst6|Mux21~16_combout\);

-- Location: LCCOMB_X16_Y8_N24
\inst6|Mux21~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~21_combout\ = (\inst6|tap\(6) & (((\inst6|tap\(4))))) # (!\inst6|tap\(6) & ((\inst6|tap\(4) & ((\inst6|Mux21~16_combout\))) # (!\inst6|tap\(4) & (\inst6|Mux21~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux21~20_combout\,
	datab => \inst6|tap\(6),
	datac => \inst6|Mux21~16_combout\,
	datad => \inst6|tap\(4),
	combout => \inst6|Mux21~21_combout\);

-- Location: LCCOMB_X16_Y8_N14
\inst6|Mux21~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~28_combout\ = (\inst6|tap\(6) & ((\inst6|Mux21~21_combout\ & ((\inst6|Mux21~27_combout\))) # (!\inst6|Mux21~21_combout\ & (\inst6|Mux21~11_combout\)))) # (!\inst6|tap\(6) & (((\inst6|Mux21~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux21~11_combout\,
	datab => \inst6|Mux21~27_combout\,
	datac => \inst6|tap\(6),
	datad => \inst6|Mux21~21_combout\,
	combout => \inst6|Mux21~28_combout\);

-- Location: LCCOMB_X16_Y8_N22
\inst6|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~4_combout\ = (\inst6|tap\(1) & (((!\inst6|tap\(3))) # (!\inst6|tap\(5)))) # (!\inst6|tap\(1) & ((\inst6|tap\(2) & ((!\inst6|tap\(3)))) # (!\inst6|tap\(2) & (\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(3),
	combout => \inst6|Mux21~4_combout\);

-- Location: LCCOMB_X16_Y8_N8
\inst6|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~0_combout\ = (\inst6|tap\(1) & (\inst6|tap\(5) $ (((\inst6|tap\(2)) # (!\inst6|tap\(3)))))) # (!\inst6|tap\(1) & (\inst6|tap\(3) & ((!\inst6|tap\(2)) # (!\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(3),
	combout => \inst6|Mux21~0_combout\);

-- Location: LCCOMB_X21_Y4_N6
\inst6|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~2_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(2) $ (\inst6|tap\(5))) # (!\inst6|tap\(3)))) # (!\inst6|tap\(1) & ((\inst6|tap\(2)) # ((\inst6|tap\(5) & !\inst6|tap\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(3),
	combout => \inst6|Mux21~2_combout\);

-- Location: LCCOMB_X16_Y8_N18
\inst6|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~1_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(2) $ (!\inst6|tap\(3))))) # (!\inst6|tap\(5) & (\inst6|tap\(1) & ((!\inst6|tap\(3)) # (!\inst6|tap\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(3),
	combout => \inst6|Mux21~1_combout\);

-- Location: LCCOMB_X16_Y8_N4
\inst6|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~3_combout\ = (\inst6|tap\(4) & (((\inst6|tap\(0))))) # (!\inst6|tap\(4) & ((\inst6|tap\(0) & ((\inst6|Mux21~1_combout\))) # (!\inst6|tap\(0) & (\inst6|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux21~2_combout\,
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(0),
	datad => \inst6|Mux21~1_combout\,
	combout => \inst6|Mux21~3_combout\);

-- Location: LCCOMB_X16_Y8_N0
\inst6|Mux21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~5_combout\ = (\inst6|tap\(4) & ((\inst6|Mux21~3_combout\ & (!\inst6|Mux21~4_combout\)) # (!\inst6|Mux21~3_combout\ & ((\inst6|Mux21~0_combout\))))) # (!\inst6|tap\(4) & (((\inst6|Mux21~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux21~4_combout\,
	datab => \inst6|tap\(4),
	datac => \inst6|Mux21~0_combout\,
	datad => \inst6|Mux21~3_combout\,
	combout => \inst6|Mux21~5_combout\);

-- Location: LCCOMB_X19_Y4_N28
\inst6|Mux21~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux21~29_combout\ = (\inst6|Mux21~28_combout\ & (((\inst6|Mux21~5_combout\ & \inst6|Mux23~0_combout\)) # (!\inst6|tap\(8)))) # (!\inst6|Mux21~28_combout\ & (((\inst6|Mux21~5_combout\ & \inst6|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux21~28_combout\,
	datab => \inst6|tap\(8),
	datac => \inst6|Mux21~5_combout\,
	datad => \inst6|Mux23~0_combout\,
	combout => \inst6|Mux21~29_combout\);

-- Location: FF_X19_Y4_N29
\inst6|filtk[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux21~29_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(2));

-- Location: LCCOMB_X11_Y5_N20
\inst6|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~2_combout\ = (\inst6|tap\(0) & (!\inst6|tap\(2) & ((\inst6|tap\(3)) # (!\inst6|tap\(5))))) # (!\inst6|tap\(0) & (((!\inst6|tap\(5) & \inst6|tap\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux20~2_combout\);

-- Location: LCCOMB_X11_Y5_N2
\inst6|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~1_combout\ = (\inst6|tap\(3) & (\inst6|tap\(2) $ ((\inst6|tap\(5))))) # (!\inst6|tap\(3) & (((\inst6|tap\(5)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux20~1_combout\);

-- Location: LCCOMB_X11_Y5_N22
\inst6|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~3_combout\ = (\inst6|tap\(4) & (((\inst6|tap\(1))))) # (!\inst6|tap\(4) & ((\inst6|tap\(1) & ((!\inst6|Mux20~1_combout\))) # (!\inst6|tap\(1) & (!\inst6|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|Mux20~2_combout\,
	datac => \inst6|tap\(1),
	datad => \inst6|Mux20~1_combout\,
	combout => \inst6|Mux20~3_combout\);

-- Location: LCCOMB_X11_Y5_N8
\inst6|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~4_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(3) & (\inst6|tap\(5) & \inst6|tap\(0))) # (!\inst6|tap\(3) & ((!\inst6|tap\(0)))))) # (!\inst6|tap\(2) & ((\inst6|tap\(5) & (\inst6|tap\(3) & !\inst6|tap\(0))) # (!\inst6|tap\(5) & 
-- ((\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux20~4_combout\);

-- Location: LCCOMB_X11_Y5_N24
\inst6|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~0_combout\ = (\inst6|tap\(2) & (((!\inst6|tap\(5) & \inst6|tap\(0))) # (!\inst6|tap\(3)))) # (!\inst6|tap\(2) & ((\inst6|tap\(3) & ((!\inst6|tap\(0)))) # (!\inst6|tap\(3) & (!\inst6|tap\(5) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux20~0_combout\);

-- Location: LCCOMB_X11_Y5_N18
\inst6|Mux20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~5_combout\ = (\inst6|Mux20~3_combout\ & (((\inst6|Mux20~4_combout\)) # (!\inst6|tap\(4)))) # (!\inst6|Mux20~3_combout\ & (\inst6|tap\(4) & ((!\inst6|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux20~3_combout\,
	datab => \inst6|tap\(4),
	datac => \inst6|Mux20~4_combout\,
	datad => \inst6|Mux20~0_combout\,
	combout => \inst6|Mux20~5_combout\);

-- Location: LCCOMB_X21_Y12_N26
\inst6|Mux20~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~16_combout\ = (\inst6|tap\(6) & (\inst6|tap\(0) & ((!\inst6|tap\(1)) # (!\inst6|tap\(5))))) # (!\inst6|tap\(6) & ((\inst6|tap\(1) & ((\inst6|tap\(0)))) # (!\inst6|tap\(1) & (\inst6|tap\(5) & !\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux20~16_combout\);

-- Location: LCCOMB_X21_Y12_N14
\inst6|Mux20~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~14_combout\ = (\inst6|tap\(6) & ((\inst6|tap\(5) & (!\inst6|tap\(1) & !\inst6|tap\(0))) # (!\inst6|tap\(5) & (\inst6|tap\(1) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux20~14_combout\);

-- Location: LCCOMB_X21_Y12_N20
\inst6|Mux20~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~13_combout\ = (\inst6|tap\(5) & (((\inst6|tap\(1)) # (\inst6|tap\(0))))) # (!\inst6|tap\(5) & (\inst6|tap\(6) & ((\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux20~13_combout\);

-- Location: LCCOMB_X21_Y12_N16
\inst6|Mux20~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~15_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(4)) # ((\inst6|Mux20~13_combout\)))) # (!\inst6|tap\(2) & (!\inst6|tap\(4) & (\inst6|Mux20~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|Mux20~14_combout\,
	datad => \inst6|Mux20~13_combout\,
	combout => \inst6|Mux20~15_combout\);

-- Location: LCCOMB_X21_Y12_N10
\inst6|Mux20~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~12_combout\ = (\inst6|tap\(1) & (\inst6|tap\(6) $ (((\inst6|tap\(0)) # (!\inst6|tap\(5)))))) # (!\inst6|tap\(1) & (\inst6|tap\(5) $ (((\inst6|tap\(6)) # (\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux20~12_combout\);

-- Location: LCCOMB_X21_Y12_N4
\inst6|Mux20~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~17_combout\ = (\inst6|tap\(4) & ((\inst6|Mux20~15_combout\ & (!\inst6|Mux20~16_combout\)) # (!\inst6|Mux20~15_combout\ & ((\inst6|Mux20~12_combout\))))) # (!\inst6|tap\(4) & (((\inst6|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux20~16_combout\,
	datab => \inst6|tap\(4),
	datac => \inst6|Mux20~15_combout\,
	datad => \inst6|Mux20~12_combout\,
	combout => \inst6|Mux20~17_combout\);

-- Location: LCCOMB_X12_Y12_N24
\inst6|Mux20~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~18_combout\ = (\inst6|tap\(2) & (\inst6|tap\(1) & ((\inst6|tap\(5)) # (!\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux20~18_combout\);

-- Location: LCCOMB_X12_Y12_N12
\inst6|Mux20~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~30_combout\ = (\inst6|tap\(4) & (\inst6|tap\(5) & (\inst6|tap\(2) $ (!\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux20~30_combout\);

-- Location: LCCOMB_X12_Y12_N22
\inst6|Mux20~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~31_combout\ = (\inst6|tap\(6) & (\inst6|tap\(0))) # (!\inst6|tap\(6) & (\inst6|Mux20~30_combout\ & (\inst6|tap\(0) $ (!\inst6|tap\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(0),
	datac => \inst6|tap\(2),
	datad => \inst6|Mux20~30_combout\,
	combout => \inst6|Mux20~31_combout\);

-- Location: LCCOMB_X12_Y12_N2
\inst6|Mux20~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~19_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(2) & (!\inst6|tap\(1))) # (!\inst6|tap\(2) & ((\inst6|tap\(4)))))) # (!\inst6|tap\(5) & ((\inst6|tap\(1) $ (\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux20~19_combout\);

-- Location: LCCOMB_X12_Y12_N28
\inst6|Mux20~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~20_combout\ = (\inst6|tap\(6) & ((\inst6|Mux20~31_combout\ & ((\inst6|Mux20~19_combout\))) # (!\inst6|Mux20~31_combout\ & (\inst6|Mux20~18_combout\)))) # (!\inst6|tap\(6) & (((\inst6|Mux20~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|Mux20~18_combout\,
	datac => \inst6|Mux20~31_combout\,
	datad => \inst6|Mux20~19_combout\,
	combout => \inst6|Mux20~20_combout\);

-- Location: LCCOMB_X21_Y12_N6
\inst6|Mux20~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~21_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(7)) # ((\inst6|Mux20~17_combout\)))) # (!\inst6|tap\(3) & (!\inst6|tap\(7) & ((\inst6|Mux20~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(7),
	datac => \inst6|Mux20~17_combout\,
	datad => \inst6|Mux20~20_combout\,
	combout => \inst6|Mux20~21_combout\);

-- Location: LCCOMB_X17_Y12_N16
\inst6|Mux20~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~10_combout\ = (\inst6|tap\(0) & (\inst6|tap\(5) $ (\inst6|tap\(2) $ (\inst6|tap\(4))))) # (!\inst6|tap\(0) & (\inst6|tap\(5) & ((\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(0),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(4),
	combout => \inst6|Mux20~10_combout\);

-- Location: LCCOMB_X17_Y12_N18
\inst6|Mux20~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~7_combout\ = (\inst6|tap\(2) & (!\inst6|tap\(5) & ((\inst6|tap\(0)) # (!\inst6|tap\(4))))) # (!\inst6|tap\(2) & (((\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(0),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(4),
	combout => \inst6|Mux20~7_combout\);

-- Location: LCCOMB_X17_Y12_N12
\inst6|Mux20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~8_combout\ = (\inst6|tap\(2) & (\inst6|tap\(5) $ (((\inst6|tap\(4)))))) # (!\inst6|tap\(2) & (\inst6|tap\(5) & (!\inst6|tap\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(0),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(4),
	combout => \inst6|Mux20~8_combout\);

-- Location: LCCOMB_X17_Y12_N30
\inst6|Mux20~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~9_combout\ = (\inst6|tap\(6) & (((\inst6|tap\(1))))) # (!\inst6|tap\(6) & ((\inst6|tap\(1) & (\inst6|Mux20~7_combout\)) # (!\inst6|tap\(1) & ((\inst6|Mux20~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|Mux20~7_combout\,
	datac => \inst6|tap\(1),
	datad => \inst6|Mux20~8_combout\,
	combout => \inst6|Mux20~9_combout\);

-- Location: LCCOMB_X17_Y12_N24
\inst6|Mux20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~6_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(0) & ((!\inst6|tap\(4)))) # (!\inst6|tap\(0) & (!\inst6|tap\(2))))) # (!\inst6|tap\(5) & (\inst6|tap\(0) & ((\inst6|tap\(2)) # (\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(0),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(4),
	combout => \inst6|Mux20~6_combout\);

-- Location: LCCOMB_X17_Y12_N26
\inst6|Mux20~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~11_combout\ = (\inst6|tap\(6) & ((\inst6|Mux20~9_combout\ & (!\inst6|Mux20~10_combout\)) # (!\inst6|Mux20~9_combout\ & ((\inst6|Mux20~6_combout\))))) # (!\inst6|tap\(6) & (((\inst6|Mux20~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|Mux20~10_combout\,
	datac => \inst6|Mux20~9_combout\,
	datad => \inst6|Mux20~6_combout\,
	combout => \inst6|Mux20~11_combout\);

-- Location: LCCOMB_X21_Y12_N2
\inst6|Mux20~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~26_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(2) & ((!\inst6|tap\(1)) # (!\inst6|tap\(4)))) # (!\inst6|tap\(2) & (\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux20~26_combout\);

-- Location: LCCOMB_X17_Y12_N14
\inst6|Mux20~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~24_combout\ = (\inst6|tap\(4) & (\inst6|tap\(1) & (\inst6|tap\(2) & \inst6|tap\(5)))) # (!\inst6|tap\(4) & (\inst6|tap\(1) $ ((\inst6|tap\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux20~24_combout\);

-- Location: LCCOMB_X17_Y12_N20
\inst6|Mux20~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~23_combout\ = (\inst6|tap\(1) & (((\inst6|tap\(2)) # (\inst6|tap\(5))))) # (!\inst6|tap\(1) & ((\inst6|tap\(4)) # ((!\inst6|tap\(2) & \inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux20~23_combout\);

-- Location: LCCOMB_X17_Y12_N8
\inst6|Mux20~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~25_combout\ = (\inst6|tap\(6) & (\inst6|tap\(0))) # (!\inst6|tap\(6) & ((\inst6|tap\(0) & ((!\inst6|Mux20~23_combout\))) # (!\inst6|tap\(0) & (!\inst6|Mux20~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(0),
	datac => \inst6|Mux20~24_combout\,
	datad => \inst6|Mux20~23_combout\,
	combout => \inst6|Mux20~25_combout\);

-- Location: LCCOMB_X21_Y12_N24
\inst6|Mux20~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~22_combout\ = \inst6|tap\(5) $ (((\inst6|tap\(2) & (!\inst6|tap\(4) & !\inst6|tap\(1))) # (!\inst6|tap\(2) & (\inst6|tap\(4) & \inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux20~22_combout\);

-- Location: LCCOMB_X21_Y12_N28
\inst6|Mux20~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~27_combout\ = (\inst6|tap\(6) & ((\inst6|Mux20~25_combout\ & (\inst6|Mux20~26_combout\)) # (!\inst6|Mux20~25_combout\ & ((!\inst6|Mux20~22_combout\))))) # (!\inst6|tap\(6) & (((\inst6|Mux20~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|Mux20~26_combout\,
	datac => \inst6|Mux20~25_combout\,
	datad => \inst6|Mux20~22_combout\,
	combout => \inst6|Mux20~27_combout\);

-- Location: LCCOMB_X21_Y12_N22
\inst6|Mux20~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~28_combout\ = (\inst6|Mux20~21_combout\ & (((\inst6|Mux20~27_combout\)) # (!\inst6|tap\(7)))) # (!\inst6|Mux20~21_combout\ & (\inst6|tap\(7) & (\inst6|Mux20~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux20~21_combout\,
	datab => \inst6|tap\(7),
	datac => \inst6|Mux20~11_combout\,
	datad => \inst6|Mux20~27_combout\,
	combout => \inst6|Mux20~28_combout\);

-- Location: LCCOMB_X19_Y4_N30
\inst6|Mux20~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux20~29_combout\ = (\inst6|tap\(8) & (\inst6|Mux20~5_combout\ & ((\inst6|Mux23~0_combout\)))) # (!\inst6|tap\(8) & ((\inst6|Mux20~28_combout\) # ((\inst6|Mux20~5_combout\ & \inst6|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(8),
	datab => \inst6|Mux20~5_combout\,
	datac => \inst6|Mux20~28_combout\,
	datad => \inst6|Mux23~0_combout\,
	combout => \inst6|Mux20~29_combout\);

-- Location: FF_X19_Y4_N31
\inst6|filtk[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux20~29_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(3));

-- Location: LCCOMB_X11_Y5_N14
\inst6|Mux19~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~13_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(2) & ((!\inst6|tap\(0)))) # (!\inst6|tap\(2) & (!\inst6|tap\(5))))) # (!\inst6|tap\(3) & (((\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux19~13_combout\);

-- Location: LCCOMB_X11_Y5_N16
\inst6|Mux19~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~14_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(2)) # (\inst6|tap\(5) $ (\inst6|tap\(0))))) # (!\inst6|tap\(3) & (((\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux19~14_combout\);

-- Location: LCCOMB_X11_Y5_N26
\inst6|Mux19~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~15_combout\ = (\inst6|tap\(7) & (((\inst6|tap\(1))))) # (!\inst6|tap\(7) & ((\inst6|tap\(1) & (\inst6|Mux19~13_combout\)) # (!\inst6|tap\(1) & ((\inst6|Mux19~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|Mux19~13_combout\,
	datac => \inst6|tap\(1),
	datad => \inst6|Mux19~14_combout\,
	combout => \inst6|Mux19~15_combout\);

-- Location: LCCOMB_X11_Y5_N28
\inst6|Mux19~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~16_combout\ = (!\inst6|tap\(3) & ((\inst6|tap\(2) & (!\inst6|tap\(5) & \inst6|tap\(0))) # (!\inst6|tap\(2) & (\inst6|tap\(5) & !\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux19~16_combout\);

-- Location: LCCOMB_X11_Y5_N12
\inst6|Mux19~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~12_combout\ = (\inst6|tap\(0) & ((\inst6|tap\(5) & (\inst6|tap\(2) & !\inst6|tap\(3))) # (!\inst6|tap\(5) & ((\inst6|tap\(3)))))) # (!\inst6|tap\(0) & ((\inst6|tap\(2)) # ((\inst6|tap\(5) & !\inst6|tap\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux19~12_combout\);

-- Location: LCCOMB_X11_Y5_N30
\inst6|Mux19~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~17_combout\ = (\inst6|Mux19~15_combout\ & ((\inst6|Mux19~16_combout\) # ((!\inst6|tap\(7))))) # (!\inst6|Mux19~15_combout\ & (((\inst6|tap\(7) & !\inst6|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux19~15_combout\,
	datab => \inst6|Mux19~16_combout\,
	datac => \inst6|tap\(7),
	datad => \inst6|Mux19~12_combout\,
	combout => \inst6|Mux19~17_combout\);

-- Location: LCCOMB_X9_Y6_N30
\inst6|Mux19~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~19_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(3) & ((!\inst6|tap\(0)))) # (!\inst6|tap\(3) & (\inst6|tap\(5))))) # (!\inst6|tap\(2) & (\inst6|tap\(0) & ((\inst6|tap\(3)) # (!\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux19~19_combout\);

-- Location: LCCOMB_X9_Y6_N18
\inst6|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~0_combout\ = (\inst6|tap\(2) & (\inst6|tap\(3) & \inst6|tap\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux17~0_combout\);

-- Location: LCCOMB_X9_Y6_N28
\inst6|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~1_combout\ = (\inst6|tap\(7) & (((\inst6|tap\(1))))) # (!\inst6|tap\(7) & (\inst6|Mux17~0_combout\ & ((\inst6|tap\(0)) # (\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(0),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|Mux17~0_combout\,
	combout => \inst6|Mux17~1_combout\);

-- Location: LCCOMB_X9_Y6_N24
\inst6|Mux19~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~18_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(2) & (\inst6|tap\(5))) # (!\inst6|tap\(2) & (!\inst6|tap\(5) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux19~18_combout\);

-- Location: LCCOMB_X9_Y6_N16
\inst6|Mux19~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~20_combout\ = (\inst6|Mux17~1_combout\ & (((!\inst6|tap\(7))) # (!\inst6|Mux19~19_combout\))) # (!\inst6|Mux17~1_combout\ & (((\inst6|tap\(7) & \inst6|Mux19~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux19~19_combout\,
	datab => \inst6|Mux17~1_combout\,
	datac => \inst6|tap\(7),
	datad => \inst6|Mux19~18_combout\,
	combout => \inst6|Mux19~20_combout\);

-- Location: LCCOMB_X9_Y6_N26
\inst6|Mux19~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~21_combout\ = (\inst6|tap\(4) & ((\inst6|tap\(6)) # ((\inst6|Mux19~17_combout\)))) # (!\inst6|tap\(4) & (!\inst6|tap\(6) & ((\inst6|Mux19~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(6),
	datac => \inst6|Mux19~17_combout\,
	datad => \inst6|Mux19~20_combout\,
	combout => \inst6|Mux19~21_combout\);

-- Location: LCCOMB_X13_Y9_N14
\inst6|Mux19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~8_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(2) & (\inst6|tap\(1))) # (!\inst6|tap\(2) & ((!\inst6|tap\(7)))))) # (!\inst6|tap\(5) & (\inst6|tap\(2) $ (((!\inst6|tap\(1) & \inst6|tap\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(7),
	combout => \inst6|Mux19~8_combout\);

-- Location: LCCOMB_X13_Y9_N4
\inst6|Mux19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~7_combout\ = (\inst6|tap\(1) & (\inst6|tap\(5) $ ((!\inst6|tap\(2))))) # (!\inst6|tap\(1) & ((\inst6|tap\(5) & ((!\inst6|tap\(7)) # (!\inst6|tap\(2)))) # (!\inst6|tap\(5) & ((\inst6|tap\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(7),
	combout => \inst6|Mux19~7_combout\);

-- Location: LCCOMB_X13_Y9_N0
\inst6|Mux19~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~9_combout\ = (\inst6|tap\(3) & (((\inst6|tap\(0))))) # (!\inst6|tap\(3) & ((\inst6|tap\(0) & ((\inst6|Mux19~7_combout\))) # (!\inst6|tap\(0) & (\inst6|Mux19~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|Mux19~8_combout\,
	datac => \inst6|Mux19~7_combout\,
	datad => \inst6|tap\(0),
	combout => \inst6|Mux19~9_combout\);

-- Location: LCCOMB_X13_Y9_N2
\inst6|Mux19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~6_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(2) & (!\inst6|tap\(1))) # (!\inst6|tap\(2) & ((\inst6|tap\(7)))))) # (!\inst6|tap\(5) & (\inst6|tap\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(7),
	combout => \inst6|Mux19~6_combout\);

-- Location: LCCOMB_X17_Y12_N2
\inst6|Mux19~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~10_combout\ = (\inst6|tap\(2) & (!\inst6|tap\(1) & !\inst6|tap\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux19~10_combout\);

-- Location: LCCOMB_X13_Y9_N18
\inst6|Mux19~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~11_combout\ = (\inst6|tap\(3) & ((\inst6|Mux19~9_combout\ & ((\inst6|Mux19~10_combout\))) # (!\inst6|Mux19~9_combout\ & (!\inst6|Mux19~6_combout\)))) # (!\inst6|tap\(3) & (\inst6|Mux19~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|Mux19~9_combout\,
	datac => \inst6|Mux19~6_combout\,
	datad => \inst6|Mux19~10_combout\,
	combout => \inst6|Mux19~11_combout\);

-- Location: LCCOMB_X9_Y6_N20
\inst6|Mux19~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~22_combout\ = (\inst6|tap\(3) & (\inst6|tap\(1) $ (\inst6|tap\(7) $ (\inst6|tap\(0))))) # (!\inst6|tap\(3) & ((\inst6|tap\(1) & (!\inst6|tap\(7))) # (!\inst6|tap\(1) & (\inst6|tap\(7) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux19~22_combout\);

-- Location: LCCOMB_X9_Y6_N4
\inst6|Mux19~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~26_combout\ = (\inst6|tap\(0) & (\inst6|tap\(3) & (\inst6|tap\(1) $ (!\inst6|tap\(7))))) # (!\inst6|tap\(0) & (\inst6|tap\(7) & (\inst6|tap\(1) $ (!\inst6|tap\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux19~26_combout\);

-- Location: LCCOMB_X9_Y6_N6
\inst6|Mux19~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~23_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(7) $ (!\inst6|tap\(0))))) # (!\inst6|tap\(3) & ((\inst6|tap\(1) & ((!\inst6|tap\(0)) # (!\inst6|tap\(7)))) # (!\inst6|tap\(1) & (\inst6|tap\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux19~23_combout\);

-- Location: LCCOMB_X9_Y6_N0
\inst6|Mux19~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~24_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(7)) # ((\inst6|tap\(3) & \inst6|tap\(0))))) # (!\inst6|tap\(1) & (\inst6|tap\(3) $ (((\inst6|tap\(7)) # (\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux19~24_combout\);

-- Location: LCCOMB_X9_Y6_N2
\inst6|Mux19~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~25_combout\ = (\inst6|tap\(5) & (((\inst6|tap\(2))))) # (!\inst6|tap\(5) & ((\inst6|tap\(2) & (!\inst6|Mux19~23_combout\)) # (!\inst6|tap\(2) & ((\inst6|Mux19~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux19~23_combout\,
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(2),
	datad => \inst6|Mux19~24_combout\,
	combout => \inst6|Mux19~25_combout\);

-- Location: LCCOMB_X9_Y6_N22
\inst6|Mux19~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~27_combout\ = (\inst6|tap\(5) & ((\inst6|Mux19~25_combout\ & ((!\inst6|Mux19~26_combout\))) # (!\inst6|Mux19~25_combout\ & (\inst6|Mux19~22_combout\)))) # (!\inst6|tap\(5) & (((\inst6|Mux19~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|Mux19~22_combout\,
	datac => \inst6|Mux19~26_combout\,
	datad => \inst6|Mux19~25_combout\,
	combout => \inst6|Mux19~27_combout\);

-- Location: LCCOMB_X9_Y6_N8
\inst6|Mux19~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~28_combout\ = (\inst6|Mux19~21_combout\ & (((\inst6|Mux19~27_combout\)) # (!\inst6|tap\(6)))) # (!\inst6|Mux19~21_combout\ & (\inst6|tap\(6) & (\inst6|Mux19~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux19~21_combout\,
	datab => \inst6|tap\(6),
	datac => \inst6|Mux19~11_combout\,
	datad => \inst6|Mux19~27_combout\,
	combout => \inst6|Mux19~28_combout\);

-- Location: LCCOMB_X16_Y2_N26
\inst6|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~4_combout\ = (\inst6|tap\(5) & (\inst6|tap\(0) $ (((\inst6|tap\(1) & \inst6|tap\(3)))))) # (!\inst6|tap\(5) & (\inst6|tap\(1) & (\inst6|tap\(3) & \inst6|tap\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux19~4_combout\);

-- Location: LCCOMB_X16_Y2_N14
\inst6|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~2_combout\ = (\inst6|tap\(3) & (((\inst6|tap\(0)) # (!\inst6|tap\(5))))) # (!\inst6|tap\(3) & ((\inst6|tap\(5) & (\inst6|tap\(1))) # (!\inst6|tap\(5) & ((\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux19~2_combout\);

-- Location: LCCOMB_X16_Y2_N12
\inst6|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~1_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(5) & (\inst6|tap\(1))) # (!\inst6|tap\(5) & ((\inst6|tap\(0)))))) # (!\inst6|tap\(3) & ((\inst6|tap\(5) & ((\inst6|tap\(0)))) # (!\inst6|tap\(5) & (\inst6|tap\(1) & !\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux19~1_combout\);

-- Location: LCCOMB_X16_Y2_N0
\inst6|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~3_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(4)) # ((\inst6|Mux19~1_combout\)))) # (!\inst6|tap\(2) & (!\inst6|tap\(4) & (!\inst6|Mux19~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|Mux19~2_combout\,
	datad => \inst6|Mux19~1_combout\,
	combout => \inst6|Mux19~3_combout\);

-- Location: LCCOMB_X16_Y2_N10
\inst6|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~0_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(1) & (\inst6|tap\(5))) # (!\inst6|tap\(1) & ((\inst6|tap\(0)))))) # (!\inst6|tap\(3) & (!\inst6|tap\(5) & (\inst6|tap\(1) $ (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux19~0_combout\);

-- Location: LCCOMB_X16_Y2_N4
\inst6|Mux19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~5_combout\ = (\inst6|Mux19~3_combout\ & (((!\inst6|tap\(4))) # (!\inst6|Mux19~4_combout\))) # (!\inst6|Mux19~3_combout\ & (((\inst6|tap\(4) & \inst6|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux19~4_combout\,
	datab => \inst6|Mux19~3_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|Mux19~0_combout\,
	combout => \inst6|Mux19~5_combout\);

-- Location: LCCOMB_X19_Y4_N8
\inst6|Mux19~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux19~29_combout\ = (\inst6|Mux19~28_combout\ & (((\inst6|Mux19~5_combout\ & \inst6|Mux23~0_combout\)) # (!\inst6|tap\(8)))) # (!\inst6|Mux19~28_combout\ & (((\inst6|Mux19~5_combout\ & \inst6|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux19~28_combout\,
	datab => \inst6|tap\(8),
	datac => \inst6|Mux19~5_combout\,
	datad => \inst6|Mux23~0_combout\,
	combout => \inst6|Mux19~29_combout\);

-- Location: FF_X19_Y4_N9
\inst6|filtk[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux19~29_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(4));

-- Location: LCCOMB_X18_Y4_N16
\inst6|Mux18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~6_combout\ = (\inst6|tap\(1) & (\inst6|tap\(0) & ((\inst6|tap\(7)) # (\inst6|tap\(6))))) # (!\inst6|tap\(1) & (\inst6|tap\(7) $ (((\inst6|tap\(0) & \inst6|tap\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(6),
	combout => \inst6|Mux18~6_combout\);

-- Location: LCCOMB_X18_Y4_N2
\inst6|Mux18~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~7_combout\ = (\inst6|tap\(7) & ((\inst6|tap\(0)) # ((!\inst6|tap\(1) & \inst6|tap\(6))))) # (!\inst6|tap\(7) & (\inst6|tap\(6) & (\inst6|tap\(1) $ (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(6),
	combout => \inst6|Mux18~7_combout\);

-- Location: LCCOMB_X18_Y4_N20
\inst6|Mux18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~8_combout\ = (\inst6|tap\(7) & (((!\inst6|tap\(1) & !\inst6|tap\(0))) # (!\inst6|tap\(6)))) # (!\inst6|tap\(7) & (\inst6|tap\(1) & (\inst6|tap\(0) & \inst6|tap\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(6),
	combout => \inst6|Mux18~8_combout\);

-- Location: LCCOMB_X18_Y4_N22
\inst6|Mux18~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~9_combout\ = (\inst6|tap\(5) & (((\inst6|tap\(2))))) # (!\inst6|tap\(5) & ((\inst6|tap\(2) & (\inst6|Mux18~7_combout\)) # (!\inst6|tap\(2) & ((\inst6|Mux18~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|Mux18~7_combout\,
	datac => \inst6|tap\(2),
	datad => \inst6|Mux18~8_combout\,
	combout => \inst6|Mux18~9_combout\);

-- Location: LCCOMB_X18_Y4_N24
\inst6|Mux18~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~10_combout\ = (\inst6|tap\(7) & (\inst6|tap\(1) $ (((!\inst6|tap\(0) & \inst6|tap\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(6),
	combout => \inst6|Mux18~10_combout\);

-- Location: LCCOMB_X18_Y4_N18
\inst6|Mux18~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~11_combout\ = (\inst6|tap\(5) & ((\inst6|Mux18~9_combout\ & ((!\inst6|Mux18~10_combout\))) # (!\inst6|Mux18~9_combout\ & (!\inst6|Mux18~6_combout\)))) # (!\inst6|tap\(5) & (((\inst6|Mux18~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|Mux18~6_combout\,
	datac => \inst6|Mux18~9_combout\,
	datad => \inst6|Mux18~10_combout\,
	combout => \inst6|Mux18~11_combout\);

-- Location: LCCOMB_X18_Y4_N6
\inst6|Mux18~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~22_combout\ = (\inst6|tap\(0) & (\inst6|tap\(6) & ((\inst6|tap\(1)) # (!\inst6|tap\(5))))) # (!\inst6|tap\(0) & (((\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(6),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux18~22_combout\);

-- Location: LCCOMB_X17_Y7_N6
\inst6|Mux18~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~26_combout\ = (\inst6|tap\(0) & (!\inst6|tap\(6) & ((\inst6|tap\(5))))) # (!\inst6|tap\(0) & ((\inst6|tap\(6) & (!\inst6|tap\(1) & \inst6|tap\(5))) # (!\inst6|tap\(6) & (\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(0),
	datab => \inst6|tap\(6),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux18~26_combout\);

-- Location: LCCOMB_X18_Y4_N26
\inst6|Mux18~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~24_combout\ = (\inst6|tap\(1) & (\inst6|tap\(5) $ (((!\inst6|tap\(0)) # (!\inst6|tap\(6)))))) # (!\inst6|tap\(1) & (\inst6|tap\(0) $ (((!\inst6|tap\(6) & \inst6|tap\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(6),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux18~24_combout\);

-- Location: LCCOMB_X18_Y4_N0
\inst6|Mux18~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~23_combout\ = (\inst6|tap\(0) & (\inst6|tap\(1) $ (((!\inst6|tap\(6) & \inst6|tap\(5)))))) # (!\inst6|tap\(0) & (((\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(6),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux18~23_combout\);

-- Location: LCCOMB_X18_Y4_N12
\inst6|Mux18~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~25_combout\ = (\inst6|tap\(7) & (((\inst6|tap\(2))))) # (!\inst6|tap\(7) & ((\inst6|tap\(2) & ((!\inst6|Mux18~23_combout\))) # (!\inst6|tap\(2) & (\inst6|Mux18~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux18~24_combout\,
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(2),
	datad => \inst6|Mux18~23_combout\,
	combout => \inst6|Mux18~25_combout\);

-- Location: LCCOMB_X18_Y4_N30
\inst6|Mux18~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~27_combout\ = (\inst6|tap\(7) & ((\inst6|Mux18~25_combout\ & ((\inst6|Mux18~26_combout\))) # (!\inst6|Mux18~25_combout\ & (\inst6|Mux18~22_combout\)))) # (!\inst6|tap\(7) & (((\inst6|Mux18~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux18~22_combout\,
	datab => \inst6|tap\(7),
	datac => \inst6|Mux18~26_combout\,
	datad => \inst6|Mux18~25_combout\,
	combout => \inst6|Mux18~27_combout\);

-- Location: LCCOMB_X12_Y8_N4
\inst6|Mux18~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~19_combout\ = (\inst6|tap\(0) & (!\inst6|tap\(7) & (\inst6|tap\(1) $ (\inst6|tap\(5))))) # (!\inst6|tap\(0) & ((\inst6|tap\(5) & (!\inst6|tap\(7))) # (!\inst6|tap\(5) & ((\inst6|tap\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux18~19_combout\);

-- Location: LCCOMB_X12_Y8_N28
\inst6|Mux18~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~30_combout\ = (\inst6|tap\(7) & ((\inst6|tap\(2) & ((\inst6|tap\(0)))) # (!\inst6|tap\(2) & ((\inst6|tap\(1)) # (!\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(7),
	combout => \inst6|Mux18~30_combout\);

-- Location: LCCOMB_X12_Y8_N22
\inst6|Mux18~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~31_combout\ = (\inst6|tap\(6) & (\inst6|tap\(2))) # (!\inst6|tap\(6) & ((\inst6|Mux18~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datac => \inst6|tap\(2),
	datad => \inst6|Mux18~30_combout\,
	combout => \inst6|Mux18~31_combout\);

-- Location: LCCOMB_X12_Y8_N18
\inst6|Mux18~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~18_combout\ = (\inst6|tap\(7) & ((\inst6|tap\(1) & (\inst6|tap\(0) & \inst6|tap\(5))) # (!\inst6|tap\(1) & (!\inst6|tap\(0))))) # (!\inst6|tap\(7) & (\inst6|tap\(0) & (\inst6|tap\(1) $ (\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux18~18_combout\);

-- Location: LCCOMB_X11_Y8_N14
\inst6|Mux18~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~20_combout\ = (\inst6|Mux18~31_combout\ & ((\inst6|Mux18~19_combout\) # ((!\inst6|tap\(6))))) # (!\inst6|Mux18~31_combout\ & (((\inst6|tap\(6) & !\inst6|Mux18~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux18~19_combout\,
	datab => \inst6|Mux18~31_combout\,
	datac => \inst6|tap\(6),
	datad => \inst6|Mux18~18_combout\,
	combout => \inst6|Mux18~20_combout\);

-- Location: LCCOMB_X9_Y3_N8
\inst6|Mux18~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~13_combout\ = (\inst6|tap\(6) & (!\inst6|tap\(5) & ((!\inst6|tap\(0)) # (!\inst6|tap\(7))))) # (!\inst6|tap\(6) & (\inst6|tap\(7) & ((!\inst6|tap\(0)) # (!\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(6),
	datac => \inst6|tap\(7),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux18~13_combout\);

-- Location: LCCOMB_X9_Y3_N10
\inst6|Mux18~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~14_combout\ = (\inst6|tap\(5) & (\inst6|tap\(6) & (\inst6|tap\(7) & \inst6|tap\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(6),
	datac => \inst6|tap\(7),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux18~14_combout\);

-- Location: LCCOMB_X9_Y3_N4
\inst6|Mux18~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~15_combout\ = (\inst6|tap\(2) & (((\inst6|tap\(1))))) # (!\inst6|tap\(2) & ((\inst6|tap\(1) & (\inst6|Mux18~13_combout\)) # (!\inst6|tap\(1) & ((\inst6|Mux18~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|Mux18~13_combout\,
	datac => \inst6|tap\(1),
	datad => \inst6|Mux18~14_combout\,
	combout => \inst6|Mux18~15_combout\);

-- Location: LCCOMB_X21_Y3_N20
\inst6|Mux18~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~16_combout\ = (\inst6|tap\(7) & (!\inst6|tap\(0) & ((!\inst6|tap\(5)) # (!\inst6|tap\(6))))) # (!\inst6|tap\(7) & (\inst6|tap\(6) $ ((\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(7),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux18~16_combout\);

-- Location: LCCOMB_X21_Y3_N18
\inst6|Mux18~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~12_combout\ = (\inst6|tap\(7) & (\inst6|tap\(6) $ (\inst6|tap\(5) $ (!\inst6|tap\(0))))) # (!\inst6|tap\(7) & ((\inst6|tap\(6) & (!\inst6|tap\(5) & !\inst6|tap\(0))) # (!\inst6|tap\(6) & (\inst6|tap\(5) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(7),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux18~12_combout\);

-- Location: LCCOMB_X21_Y3_N14
\inst6|Mux18~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~17_combout\ = (\inst6|Mux18~15_combout\ & ((\inst6|Mux18~16_combout\) # ((!\inst6|tap\(2))))) # (!\inst6|Mux18~15_combout\ & (((\inst6|tap\(2) & \inst6|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux18~15_combout\,
	datab => \inst6|Mux18~16_combout\,
	datac => \inst6|tap\(2),
	datad => \inst6|Mux18~12_combout\,
	combout => \inst6|Mux18~17_combout\);

-- Location: LCCOMB_X18_Y4_N28
\inst6|Mux18~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~21_combout\ = (\inst6|tap\(4) & (((\inst6|tap\(3))))) # (!\inst6|tap\(4) & ((\inst6|tap\(3) & ((\inst6|Mux18~17_combout\))) # (!\inst6|tap\(3) & (\inst6|Mux18~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|Mux18~20_combout\,
	datac => \inst6|tap\(3),
	datad => \inst6|Mux18~17_combout\,
	combout => \inst6|Mux18~21_combout\);

-- Location: LCCOMB_X18_Y4_N8
\inst6|Mux18~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~28_combout\ = (\inst6|tap\(4) & ((\inst6|Mux18~21_combout\ & ((\inst6|Mux18~27_combout\))) # (!\inst6|Mux18~21_combout\ & (\inst6|Mux18~11_combout\)))) # (!\inst6|tap\(4) & (((\inst6|Mux18~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|Mux18~11_combout\,
	datac => \inst6|Mux18~27_combout\,
	datad => \inst6|Mux18~21_combout\,
	combout => \inst6|Mux18~28_combout\);

-- Location: LCCOMB_X21_Y6_N2
\inst6|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~1_combout\ = (\inst6|tap\(2) & (!\inst6|tap\(1) & ((\inst6|tap\(0)) # (!\inst6|tap\(3))))) # (!\inst6|tap\(2) & ((\inst6|tap\(0) & (\inst6|tap\(1))) # (!\inst6|tap\(0) & ((\inst6|tap\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux18~1_combout\);

-- Location: LCCOMB_X21_Y6_N4
\inst6|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~2_combout\ = (\inst6|tap\(1) & (\inst6|tap\(2) $ (((\inst6|tap\(0)) # (!\inst6|tap\(3)))))) # (!\inst6|tap\(1) & ((\inst6|tap\(3) & (\inst6|tap\(2))) # (!\inst6|tap\(3) & ((\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux18~2_combout\);

-- Location: LCCOMB_X21_Y6_N22
\inst6|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~3_combout\ = (\inst6|tap\(5) & (((\inst6|tap\(4))) # (!\inst6|Mux18~1_combout\))) # (!\inst6|tap\(5) & (((!\inst6|Mux18~2_combout\ & !\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|Mux18~1_combout\,
	datac => \inst6|Mux18~2_combout\,
	datad => \inst6|tap\(4),
	combout => \inst6|Mux18~3_combout\);

-- Location: LCCOMB_X21_Y6_N8
\inst6|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~4_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(2) & (\inst6|tap\(1) & \inst6|tap\(0))) # (!\inst6|tap\(2) & (!\inst6|tap\(1) & !\inst6|tap\(0))))) # (!\inst6|tap\(3) & (\inst6|tap\(2) $ (((\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010100011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux18~4_combout\);

-- Location: LCCOMB_X21_Y6_N24
\inst6|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~0_combout\ = (\inst6|tap\(3) & (!\inst6|tap\(2) & (\inst6|tap\(1) $ (!\inst6|tap\(0))))) # (!\inst6|tap\(3) & ((\inst6|tap\(1) & (\inst6|tap\(2) & !\inst6|tap\(0))) # (!\inst6|tap\(1) & ((\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux18~0_combout\);

-- Location: LCCOMB_X21_Y6_N10
\inst6|Mux18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~5_combout\ = (\inst6|Mux18~3_combout\ & (((!\inst6|tap\(4))) # (!\inst6|Mux18~4_combout\))) # (!\inst6|Mux18~3_combout\ & (((\inst6|tap\(4) & \inst6|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux18~3_combout\,
	datab => \inst6|Mux18~4_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|Mux18~0_combout\,
	combout => \inst6|Mux18~5_combout\);

-- Location: LCCOMB_X19_Y4_N18
\inst6|Mux18~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux18~29_combout\ = (\inst6|Mux18~28_combout\ & (((\inst6|Mux23~0_combout\ & \inst6|Mux18~5_combout\)) # (!\inst6|tap\(8)))) # (!\inst6|Mux18~28_combout\ & (\inst6|Mux23~0_combout\ & ((\inst6|Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux18~28_combout\,
	datab => \inst6|Mux23~0_combout\,
	datac => \inst6|tap\(8),
	datad => \inst6|Mux18~5_combout\,
	combout => \inst6|Mux18~29_combout\);

-- Location: FF_X19_Y4_N19
\inst6|filtk[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux18~29_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(5));

-- Location: LCCOMB_X12_Y9_N18
\inst6|Mux17~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~15_combout\ = (\inst6|tap\(3) & (!\inst6|tap\(5) & ((!\inst6|tap\(0)) # (!\inst6|tap\(1))))) # (!\inst6|tap\(3) & (((\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux17~15_combout\);

-- Location: LCCOMB_X12_Y9_N28
\inst6|Mux17~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~16_combout\ = \inst6|tap\(5) $ (((\inst6|tap\(3) & ((\inst6|tap\(1)) # (\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux17~16_combout\);

-- Location: LCCOMB_X12_Y9_N6
\inst6|Mux17~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~17_combout\ = (\inst6|tap\(7) & (((\inst6|tap\(2))))) # (!\inst6|tap\(7) & ((\inst6|tap\(2) & (\inst6|Mux17~15_combout\)) # (!\inst6|tap\(2) & ((\inst6|Mux17~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux17~15_combout\,
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(2),
	datad => \inst6|Mux17~16_combout\,
	combout => \inst6|Mux17~17_combout\);

-- Location: LCCOMB_X12_Y9_N0
\inst6|Mux17~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~18_combout\ = (\inst6|tap\(5) & (\inst6|tap\(3) & (!\inst6|tap\(1)))) # (!\inst6|tap\(5) & (\inst6|tap\(3) $ (((\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux17~18_combout\);

-- Location: LCCOMB_X12_Y9_N8
\inst6|Mux17~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~14_combout\ = (\inst6|tap\(3) & (!\inst6|tap\(1))) # (!\inst6|tap\(3) & ((\inst6|tap\(1) & (\inst6|tap\(0) $ (!\inst6|tap\(5)))) # (!\inst6|tap\(1) & (!\inst6|tap\(0) & \inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux17~14_combout\);

-- Location: LCCOMB_X12_Y9_N26
\inst6|Mux17~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~19_combout\ = (\inst6|Mux17~17_combout\ & ((\inst6|Mux17~18_combout\) # ((!\inst6|tap\(7))))) # (!\inst6|Mux17~17_combout\ & (((!\inst6|Mux17~14_combout\ & \inst6|tap\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux17~17_combout\,
	datab => \inst6|Mux17~18_combout\,
	datac => \inst6|Mux17~14_combout\,
	datad => \inst6|tap\(7),
	combout => \inst6|Mux17~19_combout\);

-- Location: LCCOMB_X9_Y6_N10
\inst6|Mux17~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~20_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(2)) # (\inst6|tap\(3) $ (!\inst6|tap\(0))))) # (!\inst6|tap\(5) & (\inst6|tap\(2) $ (((!\inst6|tap\(3) & \inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux17~20_combout\);

-- Location: LCCOMB_X9_Y6_N12
\inst6|Mux17~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~21_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(0)) # ((\inst6|tap\(2) & !\inst6|tap\(3))))) # (!\inst6|tap\(5) & (\inst6|tap\(2) $ (((!\inst6|tap\(3) & \inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux17~21_combout\);

-- Location: LCCOMB_X9_Y6_N14
\inst6|Mux17~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~22_combout\ = (\inst6|Mux17~1_combout\ & (((\inst6|Mux17~21_combout\) # (!\inst6|tap\(7))))) # (!\inst6|Mux17~1_combout\ & (!\inst6|Mux17~20_combout\ & (\inst6|tap\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux17~20_combout\,
	datab => \inst6|Mux17~1_combout\,
	datac => \inst6|tap\(7),
	datad => \inst6|Mux17~21_combout\,
	combout => \inst6|Mux17~22_combout\);

-- Location: LCCOMB_X12_Y6_N16
\inst6|Mux17~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~23_combout\ = (\inst6|tap\(6) & (((\inst6|tap\(4))))) # (!\inst6|tap\(6) & ((\inst6|tap\(4) & (\inst6|Mux17~19_combout\)) # (!\inst6|tap\(4) & ((\inst6|Mux17~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux17~19_combout\,
	datab => \inst6|tap\(6),
	datac => \inst6|Mux17~22_combout\,
	datad => \inst6|tap\(4),
	combout => \inst6|Mux17~23_combout\);

-- Location: LCCOMB_X12_Y6_N22
\inst6|Mux17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~9_combout\ = (\inst6|tap\(5) & (\inst6|tap\(0) $ (((\inst6|tap\(3)) # (\inst6|tap\(1)))))) # (!\inst6|tap\(5) & (!\inst6|tap\(3) & (\inst6|tap\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux17~9_combout\);

-- Location: LCCOMB_X12_Y6_N24
\inst6|Mux17~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~10_combout\ = (\inst6|tap\(3) & (((\inst6|tap\(5) & !\inst6|tap\(0))) # (!\inst6|tap\(1)))) # (!\inst6|tap\(3) & (\inst6|tap\(5) & (\inst6|tap\(1) $ (!\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux17~10_combout\);

-- Location: LCCOMB_X12_Y6_N18
\inst6|Mux17~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~11_combout\ = (\inst6|tap\(7) & (((\inst6|tap\(2))))) # (!\inst6|tap\(7) & ((\inst6|tap\(2) & (\inst6|Mux17~9_combout\)) # (!\inst6|tap\(2) & ((\inst6|Mux17~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|Mux17~9_combout\,
	datac => \inst6|tap\(2),
	datad => \inst6|Mux17~10_combout\,
	combout => \inst6|Mux17~11_combout\);

-- Location: LCCOMB_X12_Y6_N4
\inst6|Mux17~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~12_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(1) $ (!\inst6|tap\(0))) # (!\inst6|tap\(5)))) # (!\inst6|tap\(3) & (\inst6|tap\(5) $ (((!\inst6|tap\(1) & \inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux17~12_combout\);

-- Location: LCCOMB_X12_Y6_N28
\inst6|Mux17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~8_combout\ = (\inst6|tap\(3) & (!\inst6|tap\(0) & ((\inst6|tap\(5)) # (!\inst6|tap\(1))))) # (!\inst6|tap\(3) & (\inst6|tap\(5) & ((\inst6|tap\(0)) # (!\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux17~8_combout\);

-- Location: LCCOMB_X12_Y6_N30
\inst6|Mux17~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~13_combout\ = (\inst6|tap\(7) & ((\inst6|Mux17~11_combout\ & (!\inst6|Mux17~12_combout\)) # (!\inst6|Mux17~11_combout\ & ((!\inst6|Mux17~8_combout\))))) # (!\inst6|tap\(7) & (\inst6|Mux17~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|Mux17~11_combout\,
	datac => \inst6|Mux17~12_combout\,
	datad => \inst6|Mux17~8_combout\,
	combout => \inst6|Mux17~13_combout\);

-- Location: LCCOMB_X12_Y6_N26
\inst6|Mux17~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~28_combout\ = (\inst6|tap\(2) & (\inst6|tap\(7) & ((!\inst6|tap\(1)) # (!\inst6|tap\(0))))) # (!\inst6|tap\(2) & ((\inst6|tap\(0)) # ((\inst6|tap\(1) & !\inst6|tap\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(0),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(7),
	combout => \inst6|Mux17~28_combout\);

-- Location: LCCOMB_X12_Y6_N2
\inst6|Mux17~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~24_combout\ = (\inst6|tap\(2) & (!\inst6|tap\(0) & ((!\inst6|tap\(7)) # (!\inst6|tap\(1))))) # (!\inst6|tap\(2) & (\inst6|tap\(0) & (\inst6|tap\(1) & \inst6|tap\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(0),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(7),
	combout => \inst6|Mux17~24_combout\);

-- Location: LCCOMB_X12_Y6_N14
\inst6|Mux17~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~26_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(1) & (!\inst6|tap\(0))) # (!\inst6|tap\(1) & ((\inst6|tap\(7)))))) # (!\inst6|tap\(2) & (\inst6|tap\(1) $ (((!\inst6|tap\(0) & \inst6|tap\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(0),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(7),
	combout => \inst6|Mux17~26_combout\);

-- Location: LCCOMB_X12_Y6_N12
\inst6|Mux17~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~25_combout\ = (\inst6|tap\(2) & (\inst6|tap\(1) $ (((\inst6|tap\(0)) # (\inst6|tap\(7)))))) # (!\inst6|tap\(2) & (\inst6|tap\(0) & (\inst6|tap\(1) & \inst6|tap\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(0),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(7),
	combout => \inst6|Mux17~25_combout\);

-- Location: LCCOMB_X12_Y6_N0
\inst6|Mux17~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~27_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(3)) # ((\inst6|Mux17~25_combout\)))) # (!\inst6|tap\(5) & (!\inst6|tap\(3) & (!\inst6|Mux17~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(3),
	datac => \inst6|Mux17~26_combout\,
	datad => \inst6|Mux17~25_combout\,
	combout => \inst6|Mux17~27_combout\);

-- Location: LCCOMB_X12_Y6_N20
\inst6|Mux17~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~29_combout\ = (\inst6|tap\(3) & ((\inst6|Mux17~27_combout\ & (!\inst6|Mux17~28_combout\)) # (!\inst6|Mux17~27_combout\ & ((!\inst6|Mux17~24_combout\))))) # (!\inst6|tap\(3) & (((\inst6|Mux17~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux17~28_combout\,
	datab => \inst6|Mux17~24_combout\,
	datac => \inst6|tap\(3),
	datad => \inst6|Mux17~27_combout\,
	combout => \inst6|Mux17~29_combout\);

-- Location: LCCOMB_X12_Y6_N6
\inst6|Mux17~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~30_combout\ = (\inst6|tap\(6) & ((\inst6|Mux17~23_combout\ & ((\inst6|Mux17~29_combout\))) # (!\inst6|Mux17~23_combout\ & (\inst6|Mux17~13_combout\)))) # (!\inst6|tap\(6) & (\inst6|Mux17~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|Mux17~23_combout\,
	datac => \inst6|Mux17~13_combout\,
	datad => \inst6|Mux17~29_combout\,
	combout => \inst6|Mux17~30_combout\);

-- Location: LCCOMB_X21_Y6_N16
\inst6|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~4_combout\ = \inst6|tap\(4) $ (\inst6|tap\(0) $ (((\inst6|tap\(2) & !\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux17~4_combout\);

-- Location: LCCOMB_X21_Y6_N6
\inst6|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~3_combout\ = (\inst6|tap\(1) & (((!\inst6|tap\(2) & !\inst6|tap\(0))) # (!\inst6|tap\(4)))) # (!\inst6|tap\(1) & (((\inst6|tap\(4)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux17~3_combout\);

-- Location: LCCOMB_X21_Y6_N26
\inst6|Mux17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~5_combout\ = (\inst6|tap\(5) & (((\inst6|tap\(3)) # (\inst6|Mux17~3_combout\)))) # (!\inst6|tap\(5) & (!\inst6|Mux17~4_combout\ & (!\inst6|tap\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|Mux17~4_combout\,
	datac => \inst6|tap\(3),
	datad => \inst6|Mux17~3_combout\,
	combout => \inst6|Mux17~5_combout\);

-- Location: LCCOMB_X21_Y6_N28
\inst6|Mux17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~6_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(4) & (\inst6|tap\(2))) # (!\inst6|tap\(4) & ((!\inst6|tap\(0)))))) # (!\inst6|tap\(1) & (\inst6|tap\(0) & ((\inst6|tap\(2)) # (\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux17~6_combout\);

-- Location: LCCOMB_X21_Y6_N12
\inst6|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~2_combout\ = (\inst6|tap\(0) & ((\inst6|tap\(1) & (!\inst6|tap\(2))) # (!\inst6|tap\(1) & ((\inst6|tap\(4)))))) # (!\inst6|tap\(0) & (\inst6|tap\(2) & (\inst6|tap\(1) $ (!\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux17~2_combout\);

-- Location: LCCOMB_X21_Y6_N30
\inst6|Mux17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~7_combout\ = (\inst6|Mux17~5_combout\ & ((\inst6|Mux17~6_combout\) # ((!\inst6|tap\(3))))) # (!\inst6|Mux17~5_combout\ & (((\inst6|tap\(3) & \inst6|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux17~5_combout\,
	datab => \inst6|Mux17~6_combout\,
	datac => \inst6|tap\(3),
	datad => \inst6|Mux17~2_combout\,
	combout => \inst6|Mux17~7_combout\);

-- Location: LCCOMB_X19_Y4_N20
\inst6|Mux17~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux17~31_combout\ = (\inst6|tap\(8) & (\inst6|Mux23~0_combout\ & ((\inst6|Mux17~7_combout\)))) # (!\inst6|tap\(8) & ((\inst6|Mux17~30_combout\) # ((\inst6|Mux23~0_combout\ & \inst6|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(8),
	datab => \inst6|Mux23~0_combout\,
	datac => \inst6|Mux17~30_combout\,
	datad => \inst6|Mux17~7_combout\,
	combout => \inst6|Mux17~31_combout\);

-- Location: FF_X19_Y4_N21
\inst6|filtk[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux17~31_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(6));

-- Location: LCCOMB_X18_Y4_N10
\inst6|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~0_combout\ = \inst6|tap\(0) $ (((\inst6|tap\(3) & (\inst6|tap\(2) & \inst6|tap\(5))) # (!\inst6|tap\(3) & (\inst6|tap\(2) $ (\inst6|tap\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux16~0_combout\);

-- Location: LCCOMB_X18_Y4_N4
\inst6|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~4_combout\ = (\inst6|tap\(3) & (!\inst6|tap\(5) & ((\inst6|tap\(0)) # (!\inst6|tap\(2))))) # (!\inst6|tap\(3) & (\inst6|tap\(5) & ((!\inst6|tap\(0)) # (!\inst6|tap\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux16~4_combout\);

-- Location: LCCOMB_X19_Y3_N30
\inst6|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~2_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(5) & (\inst6|tap\(3) $ (\inst6|tap\(0)))) # (!\inst6|tap\(5) & (!\inst6|tap\(3) & !\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux16~2_combout\);

-- Location: LCCOMB_X19_Y3_N4
\inst6|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~1_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(2) & ((\inst6|tap\(3)) # (\inst6|tap\(0)))) # (!\inst6|tap\(2) & ((!\inst6|tap\(0)))))) # (!\inst6|tap\(5) & (\inst6|tap\(3) $ (((\inst6|tap\(2) & !\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux16~1_combout\);

-- Location: LCCOMB_X19_Y3_N16
\inst6|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~3_combout\ = (\inst6|tap\(1) & (((\inst6|Mux16~1_combout\) # (\inst6|tap\(4))))) # (!\inst6|tap\(1) & (\inst6|Mux16~2_combout\ & ((!\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux16~2_combout\,
	datab => \inst6|tap\(1),
	datac => \inst6|Mux16~1_combout\,
	datad => \inst6|tap\(4),
	combout => \inst6|Mux16~3_combout\);

-- Location: LCCOMB_X18_Y4_N14
\inst6|Mux16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~5_combout\ = (\inst6|tap\(4) & ((\inst6|Mux16~3_combout\ & ((!\inst6|Mux16~4_combout\))) # (!\inst6|Mux16~3_combout\ & (!\inst6|Mux16~0_combout\)))) # (!\inst6|tap\(4) & (((\inst6|Mux16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux16~0_combout\,
	datab => \inst6|Mux16~4_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|Mux16~3_combout\,
	combout => \inst6|Mux16~5_combout\);

-- Location: LCCOMB_X12_Y5_N26
\inst6|Mux16~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~19_combout\ = (\inst6|tap\(4) & ((\inst6|tap\(2) $ (\inst6|tap\(1))) # (!\inst6|tap\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux16~19_combout\);

-- Location: LCCOMB_X12_Y5_N6
\inst6|Mux16~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~17_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(2)) # (\inst6|tap\(0) $ (\inst6|tap\(1))))) # (!\inst6|tap\(5) & ((\inst6|tap\(1) & (\inst6|tap\(2))) # (!\inst6|tap\(1) & ((\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux16~17_combout\);

-- Location: LCCOMB_X12_Y5_N16
\inst6|Mux16~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~18_combout\ = (\inst6|tap\(4) & (((\inst6|tap\(5))))) # (!\inst6|tap\(4) & (\inst6|tap\(7) & (\inst6|Mux16~17_combout\ $ (\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux16~17_combout\,
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(7),
	combout => \inst6|Mux16~18_combout\);

-- Location: LCCOMB_X12_Y5_N12
\inst6|Mux16~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~20_combout\ = (\inst6|Mux16~19_combout\ & ((\inst6|Mux16~18_combout\ & ((!\inst6|tap\(7)))) # (!\inst6|Mux16~18_combout\ & (\inst6|tap\(0) & \inst6|tap\(7))))) # (!\inst6|Mux16~19_combout\ & (\inst6|Mux16~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux16~19_combout\,
	datab => \inst6|Mux16~18_combout\,
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(7),
	combout => \inst6|Mux16~20_combout\);

-- Location: LCCOMB_X12_Y5_N10
\inst6|Mux16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~15_combout\ = (\inst6|tap\(2) & (!\inst6|tap\(5) & (\inst6|tap\(0)))) # (!\inst6|tap\(2) & (!\inst6|tap\(0) & (\inst6|tap\(5) $ (\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux16~15_combout\);

-- Location: LCCOMB_X12_Y5_N18
\inst6|Mux16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~12_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(1)) # (\inst6|tap\(2) $ (!\inst6|tap\(0))))) # (!\inst6|tap\(5) & ((\inst6|tap\(2) & (\inst6|tap\(0) $ (!\inst6|tap\(1)))) # (!\inst6|tap\(2) & (!\inst6|tap\(0) & \inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux16~12_combout\);

-- Location: LCCOMB_X12_Y5_N14
\inst6|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~0_combout\ = (\inst6|tap\(2) & (\inst6|tap\(5) & ((\inst6|tap\(0)) # (\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux13~0_combout\);

-- Location: LCCOMB_X12_Y5_N4
\inst6|Mux16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~13_combout\ = (\inst6|tap\(2) & (!\inst6|tap\(5) & ((!\inst6|tap\(1)) # (!\inst6|tap\(0))))) # (!\inst6|tap\(2) & (\inst6|tap\(5) $ (((\inst6|tap\(0)) # (\inst6|tap\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux16~13_combout\);

-- Location: LCCOMB_X12_Y5_N8
\inst6|Mux16~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~14_combout\ = (\inst6|tap\(4) & (((\inst6|Mux16~13_combout\) # (\inst6|tap\(7))))) # (!\inst6|tap\(4) & (\inst6|Mux13~0_combout\ & ((!\inst6|tap\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|Mux13~0_combout\,
	datac => \inst6|Mux16~13_combout\,
	datad => \inst6|tap\(7),
	combout => \inst6|Mux16~14_combout\);

-- Location: LCCOMB_X12_Y5_N20
\inst6|Mux16~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~16_combout\ = (\inst6|Mux16~14_combout\ & (((!\inst6|tap\(7))) # (!\inst6|Mux16~15_combout\))) # (!\inst6|Mux16~14_combout\ & (((\inst6|Mux16~12_combout\ & \inst6|tap\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux16~15_combout\,
	datab => \inst6|Mux16~12_combout\,
	datac => \inst6|Mux16~14_combout\,
	datad => \inst6|tap\(7),
	combout => \inst6|Mux16~16_combout\);

-- Location: LCCOMB_X12_Y5_N30
\inst6|Mux16~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~21_combout\ = (\inst6|tap\(6) & (((\inst6|tap\(3))))) # (!\inst6|tap\(6) & ((\inst6|tap\(3) & ((\inst6|Mux16~16_combout\))) # (!\inst6|tap\(3) & (\inst6|Mux16~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux16~20_combout\,
	datab => \inst6|tap\(6),
	datac => \inst6|tap\(3),
	datad => \inst6|Mux16~16_combout\,
	combout => \inst6|Mux16~21_combout\);

-- Location: LCCOMB_X9_Y3_N14
\inst6|Mux16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~10_combout\ = (\inst6|tap\(2) & (\inst6|tap\(7) & (\inst6|tap\(1)))) # (!\inst6|tap\(2) & (!\inst6|tap\(7) & ((\inst6|tap\(1)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux16~10_combout\);

-- Location: LCCOMB_X9_Y3_N22
\inst6|Mux16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~6_combout\ = (\inst6|tap\(2) & (\inst6|tap\(1) $ (((!\inst6|tap\(0)) # (!\inst6|tap\(7)))))) # (!\inst6|tap\(2) & ((\inst6|tap\(1)) # ((\inst6|tap\(7) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux16~6_combout\);

-- Location: LCCOMB_X9_Y3_N18
\inst6|Mux16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~8_combout\ = (\inst6|tap\(7) & (\inst6|tap\(0) & (\inst6|tap\(2) $ (\inst6|tap\(1))))) # (!\inst6|tap\(7) & (\inst6|tap\(2) & (\inst6|tap\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux16~8_combout\);

-- Location: LCCOMB_X9_Y3_N24
\inst6|Mux16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~7_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(7) $ (!\inst6|tap\(0))))) # (!\inst6|tap\(1) & ((\inst6|tap\(0) & (\inst6|tap\(2))) # (!\inst6|tap\(0) & ((\inst6|tap\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux16~7_combout\);

-- Location: LCCOMB_X9_Y3_N28
\inst6|Mux16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~9_combout\ = (\inst6|tap\(4) & (((\inst6|tap\(5))))) # (!\inst6|tap\(4) & ((\inst6|tap\(5) & ((\inst6|Mux16~7_combout\))) # (!\inst6|tap\(5) & (\inst6|Mux16~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|Mux16~8_combout\,
	datac => \inst6|tap\(5),
	datad => \inst6|Mux16~7_combout\,
	combout => \inst6|Mux16~9_combout\);

-- Location: LCCOMB_X9_Y3_N16
\inst6|Mux16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~11_combout\ = (\inst6|tap\(4) & ((\inst6|Mux16~9_combout\ & (!\inst6|Mux16~10_combout\)) # (!\inst6|Mux16~9_combout\ & ((!\inst6|Mux16~6_combout\))))) # (!\inst6|tap\(4) & (((\inst6|Mux16~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|Mux16~10_combout\,
	datac => \inst6|Mux16~6_combout\,
	datad => \inst6|Mux16~9_combout\,
	combout => \inst6|Mux16~11_combout\);

-- Location: LCCOMB_X9_Y3_N26
\inst6|Mux16~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~26_combout\ = (\inst6|tap\(1) & (\inst6|tap\(4) $ (((\inst6|tap\(2)) # (!\inst6|tap\(7)))))) # (!\inst6|tap\(1) & (\inst6|tap\(4) & (!\inst6|tap\(7) & \inst6|tap\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(2),
	combout => \inst6|Mux16~26_combout\);

-- Location: LCCOMB_X9_Y3_N30
\inst6|Mux16~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~24_combout\ = (\inst6|tap\(2) & (\inst6|tap\(4) & ((\inst6|tap\(7)) # (\inst6|tap\(1))))) # (!\inst6|tap\(2) & (((\inst6|tap\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(2),
	combout => \inst6|Mux16~24_combout\);

-- Location: LCCOMB_X9_Y3_N12
\inst6|Mux16~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~23_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(4) & ((!\inst6|tap\(1)))) # (!\inst6|tap\(4) & (\inst6|tap\(7) & \inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(2),
	combout => \inst6|Mux16~23_combout\);

-- Location: LCCOMB_X9_Y3_N0
\inst6|Mux16~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~25_combout\ = (\inst6|tap\(0) & (((\inst6|tap\(5)) # (!\inst6|Mux16~23_combout\)))) # (!\inst6|tap\(0) & (!\inst6|Mux16~24_combout\ & (!\inst6|tap\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux16~24_combout\,
	datab => \inst6|tap\(0),
	datac => \inst6|tap\(5),
	datad => \inst6|Mux16~23_combout\,
	combout => \inst6|Mux16~25_combout\);

-- Location: LCCOMB_X9_Y3_N2
\inst6|Mux16~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~22_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(4) & ((\inst6|tap\(7)) # (\inst6|tap\(1)))) # (!\inst6|tap\(4) & ((!\inst6|tap\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(7),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(2),
	combout => \inst6|Mux16~22_combout\);

-- Location: LCCOMB_X9_Y3_N20
\inst6|Mux16~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~27_combout\ = (\inst6|Mux16~25_combout\ & (((!\inst6|tap\(5))) # (!\inst6|Mux16~26_combout\))) # (!\inst6|Mux16~25_combout\ & (((\inst6|tap\(5) & \inst6|Mux16~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux16~26_combout\,
	datab => \inst6|Mux16~25_combout\,
	datac => \inst6|tap\(5),
	datad => \inst6|Mux16~22_combout\,
	combout => \inst6|Mux16~27_combout\);

-- Location: LCCOMB_X9_Y3_N6
\inst6|Mux16~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~28_combout\ = (\inst6|Mux16~21_combout\ & (((\inst6|Mux16~27_combout\) # (!\inst6|tap\(6))))) # (!\inst6|Mux16~21_combout\ & (\inst6|Mux16~11_combout\ & (\inst6|tap\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux16~21_combout\,
	datab => \inst6|Mux16~11_combout\,
	datac => \inst6|tap\(6),
	datad => \inst6|Mux16~27_combout\,
	combout => \inst6|Mux16~28_combout\);

-- Location: LCCOMB_X19_Y4_N14
\inst6|Mux16~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux16~29_combout\ = (\inst6|Mux16~5_combout\ & ((\inst6|Mux23~0_combout\) # ((!\inst6|tap\(8) & \inst6|Mux16~28_combout\)))) # (!\inst6|Mux16~5_combout\ & (!\inst6|tap\(8) & (\inst6|Mux16~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux16~5_combout\,
	datab => \inst6|tap\(8),
	datac => \inst6|Mux16~28_combout\,
	datad => \inst6|Mux23~0_combout\,
	combout => \inst6|Mux16~29_combout\);

-- Location: FF_X19_Y4_N15
\inst6|filtk[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux16~29_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(7));

-- Location: LCCOMB_X18_Y6_N14
\inst6|Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~7_combout\ = (\inst6|tap\(5) & ((\inst6|tap\(2) & (!\inst6|tap\(0))) # (!\inst6|tap\(2) & ((\inst6|tap\(0)) # (!\inst6|tap\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux15~7_combout\);

-- Location: LCCOMB_X18_Y6_N24
\inst6|Mux15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~8_combout\ = (\inst6|tap\(2) & (\inst6|tap\(1) $ (((\inst6|tap\(5) & \inst6|tap\(0)))))) # (!\inst6|tap\(2) & (\inst6|tap\(5) & ((!\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux15~8_combout\);

-- Location: LCCOMB_X18_Y6_N10
\inst6|Mux15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~9_combout\ = (\inst6|tap\(4) & (\inst6|tap\(3))) # (!\inst6|tap\(4) & ((\inst6|tap\(3) & (!\inst6|Mux15~7_combout\)) # (!\inst6|tap\(3) & ((\inst6|Mux15~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(3),
	datac => \inst6|Mux15~7_combout\,
	datad => \inst6|Mux15~8_combout\,
	combout => \inst6|Mux15~9_combout\);

-- Location: LCCOMB_X18_Y6_N4
\inst6|Mux15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~10_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(0) & ((\inst6|tap\(1)))) # (!\inst6|tap\(0) & (\inst6|tap\(5))))) # (!\inst6|tap\(2) & (\inst6|tap\(5) & ((!\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux15~10_combout\);

-- Location: LCCOMB_X18_Y6_N12
\inst6|Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~6_combout\ = (\inst6|tap\(2) & (((\inst6|tap\(0))) # (!\inst6|tap\(5)))) # (!\inst6|tap\(2) & ((\inst6|tap\(1)) # ((\inst6|tap\(5) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux15~6_combout\);

-- Location: LCCOMB_X18_Y6_N22
\inst6|Mux15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~11_combout\ = (\inst6|Mux15~9_combout\ & (((\inst6|Mux15~10_combout\)) # (!\inst6|tap\(4)))) # (!\inst6|Mux15~9_combout\ & (\inst6|tap\(4) & ((!\inst6|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux15~9_combout\,
	datab => \inst6|tap\(4),
	datac => \inst6|Mux15~10_combout\,
	datad => \inst6|Mux15~6_combout\,
	combout => \inst6|Mux15~11_combout\);

-- Location: LCCOMB_X18_Y6_N26
\inst6|Mux15~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~19_combout\ = (\inst6|tap\(2) & (\inst6|tap\(1) $ ((!\inst6|tap\(3))))) # (!\inst6|tap\(2) & ((\inst6|tap\(1) & (!\inst6|tap\(3) & \inst6|tap\(5))) # (!\inst6|tap\(1) & (\inst6|tap\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux15~19_combout\);

-- Location: LCCOMB_X18_Y6_N30
\inst6|Mux15~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~21_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(3) & (!\inst6|tap\(2))) # (!\inst6|tap\(3) & ((!\inst6|tap\(5)))))) # (!\inst6|tap\(1) & ((\inst6|tap\(3) & ((!\inst6|tap\(5)))) # (!\inst6|tap\(3) & ((\inst6|tap\(2)) # (\inst6|tap\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux15~21_combout\);

-- Location: LCCOMB_X18_Y6_N20
\inst6|Mux15~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~20_combout\ = (\inst6|tap\(1) & (\inst6|tap\(2) & (\inst6|tap\(3) $ (\inst6|tap\(5))))) # (!\inst6|tap\(1) & (\inst6|tap\(3) & (\inst6|tap\(2) $ (!\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux15~20_combout\);

-- Location: LCCOMB_X18_Y6_N16
\inst6|Mux15~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~22_combout\ = (\inst6|tap\(4) & (((\inst6|tap\(0))))) # (!\inst6|tap\(4) & ((\inst6|tap\(0) & ((!\inst6|Mux15~20_combout\))) # (!\inst6|tap\(0) & (\inst6|Mux15~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux15~21_combout\,
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(0),
	datad => \inst6|Mux15~20_combout\,
	combout => \inst6|Mux15~22_combout\);

-- Location: LCCOMB_X17_Y8_N0
\inst6|Mux15~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~23_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(3) & ((\inst6|tap\(5)))) # (!\inst6|tap\(3) & (!\inst6|tap\(1) & !\inst6|tap\(5))))) # (!\inst6|tap\(2) & (\inst6|tap\(5) $ (((\inst6|tap\(1)) # (\inst6|tap\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(3),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux15~23_combout\);

-- Location: LCCOMB_X17_Y8_N18
\inst6|Mux15~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~24_combout\ = (\inst6|Mux15~22_combout\ & (((!\inst6|Mux15~23_combout\) # (!\inst6|tap\(4))))) # (!\inst6|Mux15~22_combout\ & (\inst6|Mux15~19_combout\ & (\inst6|tap\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux15~19_combout\,
	datab => \inst6|Mux15~22_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|Mux15~23_combout\,
	combout => \inst6|Mux15~24_combout\);

-- Location: LCCOMB_X19_Y6_N10
\inst6|Mux15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~12_combout\ = (\inst6|tap\(3) & (\inst6|tap\(4) $ (((\inst6|tap\(5)) # (\inst6|tap\(0)))))) # (!\inst6|tap\(3) & (\inst6|tap\(5) $ (((\inst6|tap\(4) & \inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux15~12_combout\);

-- Location: LCCOMB_X19_Y6_N26
\inst6|Mux15~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~16_combout\ = (\inst6|tap\(4) & (\inst6|tap\(3) $ (((\inst6|tap\(5) & !\inst6|tap\(0)))))) # (!\inst6|tap\(4) & ((\inst6|tap\(3)) # ((\inst6|tap\(5)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux15~16_combout\);

-- Location: LCCOMB_X19_Y6_N14
\inst6|Mux15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~14_combout\ = (\inst6|tap\(3)) # ((\inst6|tap\(5) & (\inst6|tap\(4))) # (!\inst6|tap\(5) & ((\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux15~14_combout\);

-- Location: LCCOMB_X19_Y6_N12
\inst6|Mux15~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~13_combout\ = (\inst6|tap\(3) & (\inst6|tap\(0) $ (((\inst6|tap\(5)) # (!\inst6|tap\(4)))))) # (!\inst6|tap\(3) & (\inst6|tap\(4) $ (((\inst6|tap\(5) & !\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101011010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux15~13_combout\);

-- Location: LCCOMB_X19_Y6_N0
\inst6|Mux15~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~15_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(2)) # ((!\inst6|Mux15~13_combout\)))) # (!\inst6|tap\(1) & (!\inst6|tap\(2) & (\inst6|Mux15~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|Mux15~14_combout\,
	datad => \inst6|Mux15~13_combout\,
	combout => \inst6|Mux15~15_combout\);

-- Location: LCCOMB_X19_Y6_N4
\inst6|Mux15~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~17_combout\ = (\inst6|tap\(2) & ((\inst6|Mux15~15_combout\ & ((!\inst6|Mux15~16_combout\))) # (!\inst6|Mux15~15_combout\ & (\inst6|Mux15~12_combout\)))) # (!\inst6|tap\(2) & (((\inst6|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux15~12_combout\,
	datab => \inst6|tap\(2),
	datac => \inst6|Mux15~16_combout\,
	datad => \inst6|Mux15~15_combout\,
	combout => \inst6|Mux15~17_combout\);

-- Location: LCCOMB_X18_Y6_N8
\inst6|Mux15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~18_combout\ = (\inst6|tap\(6) & (((\inst6|tap\(7))))) # (!\inst6|tap\(6) & ((\inst6|tap\(7) & ((\inst6|Mux15~17_combout\))) # (!\inst6|tap\(7) & (\inst6|Mux0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux0~11_combout\,
	datab => \inst6|tap\(6),
	datac => \inst6|tap\(7),
	datad => \inst6|Mux15~17_combout\,
	combout => \inst6|Mux15~18_combout\);

-- Location: LCCOMB_X18_Y6_N18
\inst6|Mux15~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~25_combout\ = (\inst6|Mux15~18_combout\ & (((\inst6|Mux15~24_combout\) # (!\inst6|tap\(6))))) # (!\inst6|Mux15~18_combout\ & (\inst6|Mux15~11_combout\ & ((\inst6|tap\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux15~11_combout\,
	datab => \inst6|Mux15~24_combout\,
	datac => \inst6|Mux15~18_combout\,
	datad => \inst6|tap\(6),
	combout => \inst6|Mux15~25_combout\);

-- Location: LCCOMB_X19_Y6_N22
\inst6|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~4_combout\ = (\inst6|tap\(3) & (!\inst6|tap\(1) & ((\inst6|tap\(4)) # (!\inst6|tap\(0))))) # (!\inst6|tap\(3) & (\inst6|tap\(0) & (\inst6|tap\(4) $ (\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux15~4_combout\);

-- Location: LCCOMB_X19_Y6_N18
\inst6|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~2_combout\ = (\inst6|tap\(4) & (!\inst6|tap\(0) & (\inst6|tap\(3) $ (\inst6|tap\(1))))) # (!\inst6|tap\(4) & (\inst6|tap\(0) & (\inst6|tap\(3) $ (\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux15~2_combout\);

-- Location: LCCOMB_X19_Y6_N16
\inst6|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~1_combout\ = (\inst6|tap\(4) & (((\inst6|tap\(3) & \inst6|tap\(0))) # (!\inst6|tap\(1)))) # (!\inst6|tap\(4) & (((\inst6|tap\(1) & !\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux15~1_combout\);

-- Location: LCCOMB_X19_Y6_N28
\inst6|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~3_combout\ = (\inst6|tap\(2) & (((\inst6|tap\(5)) # (\inst6|Mux15~1_combout\)))) # (!\inst6|tap\(2) & (\inst6|Mux15~2_combout\ & (!\inst6|tap\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|Mux15~2_combout\,
	datac => \inst6|tap\(5),
	datad => \inst6|Mux15~1_combout\,
	combout => \inst6|Mux15~3_combout\);

-- Location: LCCOMB_X19_Y6_N6
\inst6|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~0_combout\ = (\inst6|tap\(4) & (\inst6|tap\(1) & ((\inst6|tap\(3)) # (!\inst6|tap\(0))))) # (!\inst6|tap\(4) & (\inst6|tap\(0) & (\inst6|tap\(3) $ (\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux15~0_combout\);

-- Location: LCCOMB_X19_Y6_N8
\inst6|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~5_combout\ = (\inst6|Mux15~3_combout\ & (((!\inst6|tap\(5))) # (!\inst6|Mux15~4_combout\))) # (!\inst6|Mux15~3_combout\ & (((\inst6|tap\(5) & \inst6|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux15~4_combout\,
	datab => \inst6|Mux15~3_combout\,
	datac => \inst6|tap\(5),
	datad => \inst6|Mux15~0_combout\,
	combout => \inst6|Mux15~5_combout\);

-- Location: LCCOMB_X19_Y4_N24
\inst6|Mux15~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux15~26_combout\ = (\inst6|Mux15~25_combout\ & (((\inst6|Mux15~5_combout\ & \inst6|Mux23~0_combout\)) # (!\inst6|tap\(8)))) # (!\inst6|Mux15~25_combout\ & (((\inst6|Mux15~5_combout\ & \inst6|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux15~25_combout\,
	datab => \inst6|tap\(8),
	datac => \inst6|Mux15~5_combout\,
	datad => \inst6|Mux23~0_combout\,
	combout => \inst6|Mux15~26_combout\);

-- Location: FF_X19_Y4_N25
\inst6|filtk[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux15~26_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(8));

-- Location: LCCOMB_X16_Y2_N30
\inst6|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~4_combout\ = (\inst6|tap\(1) & (((!\inst6|tap\(0))))) # (!\inst6|tap\(1) & ((\inst6|tap\(5) & ((!\inst6|tap\(0)) # (!\inst6|tap\(3)))) # (!\inst6|tap\(5) & ((\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux14~4_combout\);

-- Location: LCCOMB_X16_Y2_N8
\inst6|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~1_combout\ = (\inst6|tap\(1) & (\inst6|tap\(3) $ (((\inst6|tap\(5)) # (\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux14~1_combout\);

-- Location: LCCOMB_X16_Y2_N18
\inst6|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~2_combout\ = (\inst6|tap\(1) & (\inst6|tap\(3) & (!\inst6|tap\(5)))) # (!\inst6|tap\(1) & ((\inst6|tap\(5) $ (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux14~2_combout\);

-- Location: LCCOMB_X16_Y2_N28
\inst6|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~3_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(4)) # ((!\inst6|Mux14~1_combout\)))) # (!\inst6|tap\(2) & (!\inst6|tap\(4) & ((!\inst6|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|Mux14~1_combout\,
	datad => \inst6|Mux14~2_combout\,
	combout => \inst6|Mux14~3_combout\);

-- Location: LCCOMB_X16_Y2_N6
\inst6|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~0_combout\ = (\inst6|tap\(0) & (!\inst6|tap\(1) & (!\inst6|tap\(3) & \inst6|tap\(5)))) # (!\inst6|tap\(0) & (\inst6|tap\(1) $ (\inst6|tap\(3) $ (\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(5),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux14~0_combout\);

-- Location: LCCOMB_X16_Y2_N24
\inst6|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~5_combout\ = (\inst6|Mux14~3_combout\ & (((!\inst6|tap\(4))) # (!\inst6|Mux14~4_combout\))) # (!\inst6|Mux14~3_combout\ & (((\inst6|tap\(4) & \inst6|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux14~4_combout\,
	datab => \inst6|Mux14~3_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|Mux14~0_combout\,
	combout => \inst6|Mux14~5_combout\);

-- Location: LCCOMB_X13_Y5_N12
\inst6|Mux14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~14_combout\ = (\inst6|tap\(1) & (!\inst6|tap\(2) & (\inst6|tap\(4) $ (\inst6|tap\(0))))) # (!\inst6|tap\(1) & ((\inst6|tap\(2)) # ((\inst6|tap\(4) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux14~14_combout\);

-- Location: LCCOMB_X13_Y5_N22
\inst6|Mux14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~12_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(4)) # ((\inst6|tap\(2) & !\inst6|tap\(0))))) # (!\inst6|tap\(1) & (\inst6|tap\(0) & (\inst6|tap\(2) $ (\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux14~12_combout\);

-- Location: LCCOMB_X13_Y5_N24
\inst6|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~0_combout\ = (\inst6|tap\(2) & (!\inst6|tap\(4) & ((\inst6|tap\(1)) # (\inst6|tap\(0))))) # (!\inst6|tap\(2) & (!\inst6|tap\(1) & (\inst6|tap\(4) & !\inst6|tap\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux12~0_combout\);

-- Location: LCCOMB_X13_Y5_N18
\inst6|Mux14~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~13_combout\ = (\inst6|tap\(6) & (((\inst6|tap\(3))))) # (!\inst6|tap\(6) & ((\inst6|tap\(3) & ((\inst6|Mux12~0_combout\))) # (!\inst6|tap\(3) & (\inst6|tap\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(6),
	datac => \inst6|tap\(3),
	datad => \inst6|Mux12~0_combout\,
	combout => \inst6|Mux14~13_combout\);

-- Location: LCCOMB_X13_Y5_N6
\inst6|Mux14~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~15_combout\ = (\inst6|tap\(6) & ((\inst6|Mux14~13_combout\ & (!\inst6|Mux14~14_combout\)) # (!\inst6|Mux14~13_combout\ & ((!\inst6|Mux14~12_combout\))))) # (!\inst6|tap\(6) & (((\inst6|Mux14~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux14~14_combout\,
	datab => \inst6|tap\(6),
	datac => \inst6|Mux14~12_combout\,
	datad => \inst6|Mux14~13_combout\,
	combout => \inst6|Mux14~15_combout\);

-- Location: LCCOMB_X13_Y5_N30
\inst6|Mux14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~16_combout\ = (\inst6|tap\(5) & (((\inst6|tap\(7)) # (\inst6|Mux14~15_combout\)))) # (!\inst6|tap\(5) & (\inst6|Mux10~4_combout\ & (!\inst6|tap\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|Mux10~4_combout\,
	datac => \inst6|tap\(7),
	datad => \inst6|Mux14~15_combout\,
	combout => \inst6|Mux14~16_combout\);

-- Location: LCCOMB_X13_Y5_N2
\inst6|Mux14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~10_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(0) & ((\inst6|tap\(4)))) # (!\inst6|tap\(0) & (!\inst6|tap\(2))))) # (!\inst6|tap\(1) & ((\inst6|tap\(4) & ((\inst6|tap\(0)))) # (!\inst6|tap\(4) & (\inst6|tap\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux14~10_combout\);

-- Location: LCCOMB_X14_Y8_N28
\inst6|Mux14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~8_combout\ = (\inst6|tap\(4) & (\inst6|tap\(0) $ (((\inst6|tap\(2)) # (!\inst6|tap\(1)))))) # (!\inst6|tap\(4) & ((\inst6|tap\(2) & (!\inst6|tap\(1) & \inst6|tap\(0))) # (!\inst6|tap\(2) & (\inst6|tap\(1) & !\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux14~8_combout\);

-- Location: LCCOMB_X14_Y8_N10
\inst6|Mux14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~7_combout\ = (\inst6|tap\(4) & (\inst6|tap\(2) $ (\inst6|tap\(1) $ (!\inst6|tap\(0))))) # (!\inst6|tap\(4) & (((!\inst6|tap\(1) & \inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux14~7_combout\);

-- Location: LCCOMB_X14_Y8_N30
\inst6|Mux14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~9_combout\ = (\inst6|tap\(6) & (((\inst6|tap\(3))))) # (!\inst6|tap\(6) & ((\inst6|tap\(3) & ((!\inst6|Mux14~7_combout\))) # (!\inst6|tap\(3) & (\inst6|Mux14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|Mux14~8_combout\,
	datac => \inst6|tap\(3),
	datad => \inst6|Mux14~7_combout\,
	combout => \inst6|Mux14~9_combout\);

-- Location: LCCOMB_X13_Y5_N0
\inst6|Mux14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~6_combout\ = (\inst6|tap\(1) & (\inst6|tap\(2) & ((\inst6|tap\(0))))) # (!\inst6|tap\(1) & (!\inst6|tap\(2) & (\inst6|tap\(4) & !\inst6|tap\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux14~6_combout\);

-- Location: LCCOMB_X13_Y5_N28
\inst6|Mux14~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~11_combout\ = (\inst6|tap\(6) & ((\inst6|Mux14~9_combout\ & (\inst6|Mux14~10_combout\)) # (!\inst6|Mux14~9_combout\ & ((\inst6|Mux14~6_combout\))))) # (!\inst6|tap\(6) & (((\inst6|Mux14~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|Mux14~10_combout\,
	datac => \inst6|Mux14~9_combout\,
	datad => \inst6|Mux14~6_combout\,
	combout => \inst6|Mux14~11_combout\);

-- Location: LCCOMB_X12_Y12_N14
\inst6|Mux14~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~17_combout\ = (\inst6|tap\(4) & (\inst6|tap\(0) $ (((\inst6|tap\(2) & !\inst6|tap\(6)))))) # (!\inst6|tap\(4) & ((\inst6|tap\(0) & (\inst6|tap\(2))) # (!\inst6|tap\(0) & ((\inst6|tap\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101101101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(0),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(6),
	combout => \inst6|Mux14~17_combout\);

-- Location: LCCOMB_X12_Y12_N0
\inst6|Mux14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~18_combout\ = (\inst6|tap\(0) & ((\inst6|tap\(2) $ (\inst6|tap\(6))) # (!\inst6|tap\(4)))) # (!\inst6|tap\(0) & (\inst6|tap\(2) & (!\inst6|tap\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(0),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(6),
	combout => \inst6|Mux14~18_combout\);

-- Location: LCCOMB_X12_Y12_N18
\inst6|Mux14~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~19_combout\ = (\inst6|tap\(0) & (\inst6|tap\(6) & (\inst6|tap\(2) $ (!\inst6|tap\(4))))) # (!\inst6|tap\(0) & (\inst6|tap\(2) & (!\inst6|tap\(4) & !\inst6|tap\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(0),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(6),
	combout => \inst6|Mux14~19_combout\);

-- Location: LCCOMB_X12_Y12_N4
\inst6|Mux14~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~20_combout\ = (\inst6|tap\(3) & (((\inst6|tap\(1))))) # (!\inst6|tap\(3) & ((\inst6|tap\(1) & (\inst6|Mux14~18_combout\)) # (!\inst6|tap\(1) & ((!\inst6|Mux14~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|Mux14~18_combout\,
	datac => \inst6|tap\(1),
	datad => \inst6|Mux14~19_combout\,
	combout => \inst6|Mux14~20_combout\);

-- Location: LCCOMB_X12_Y12_N6
\inst6|Mux14~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~21_combout\ = (\inst6|tap\(4) & ((\inst6|tap\(2) & ((\inst6|tap\(6)))) # (!\inst6|tap\(2) & (\inst6|tap\(0))))) # (!\inst6|tap\(4) & (\inst6|tap\(2) $ (((!\inst6|tap\(0) & \inst6|tap\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(0),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(6),
	combout => \inst6|Mux14~21_combout\);

-- Location: LCCOMB_X12_Y12_N8
\inst6|Mux14~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~22_combout\ = (\inst6|tap\(3) & ((\inst6|Mux14~20_combout\ & ((\inst6|Mux14~21_combout\))) # (!\inst6|Mux14~20_combout\ & (!\inst6|Mux14~17_combout\)))) # (!\inst6|tap\(3) & (((\inst6|Mux14~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|Mux14~17_combout\,
	datac => \inst6|Mux14~20_combout\,
	datad => \inst6|Mux14~21_combout\,
	combout => \inst6|Mux14~22_combout\);

-- Location: LCCOMB_X13_Y5_N8
\inst6|Mux14~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~23_combout\ = (\inst6|Mux14~16_combout\ & (((\inst6|Mux14~22_combout\) # (!\inst6|tap\(7))))) # (!\inst6|Mux14~16_combout\ & (\inst6|Mux14~11_combout\ & (\inst6|tap\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux14~16_combout\,
	datab => \inst6|Mux14~11_combout\,
	datac => \inst6|tap\(7),
	datad => \inst6|Mux14~22_combout\,
	combout => \inst6|Mux14~23_combout\);

-- Location: LCCOMB_X19_Y4_N2
\inst6|Mux14~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux14~24_combout\ = (\inst6|Mux14~5_combout\ & ((\inst6|Mux23~0_combout\) # ((!\inst6|tap\(8) & \inst6|Mux14~23_combout\)))) # (!\inst6|Mux14~5_combout\ & (!\inst6|tap\(8) & (\inst6|Mux14~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux14~5_combout\,
	datab => \inst6|tap\(8),
	datac => \inst6|Mux14~23_combout\,
	datad => \inst6|Mux23~0_combout\,
	combout => \inst6|Mux14~24_combout\);

-- Location: FF_X19_Y4_N3
\inst6|filtk[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux14~24_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(9));

-- Location: LCCOMB_X13_Y9_N12
\inst6|Mux13~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~11_combout\ = (\inst6|tap\(0) & ((\inst6|tap\(7) & ((\inst6|tap\(2)))) # (!\inst6|tap\(7) & (\inst6|tap\(3))))) # (!\inst6|tap\(0) & (\inst6|tap\(3) & (\inst6|tap\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(7),
	combout => \inst6|Mux13~11_combout\);

-- Location: LCCOMB_X13_Y9_N20
\inst6|Mux13~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~15_combout\ = \inst6|tap\(3) $ (((\inst6|tap\(7) & (\inst6|tap\(2) $ (\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(7),
	combout => \inst6|Mux13~15_combout\);

-- Location: LCCOMB_X13_Y9_N30
\inst6|Mux13~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~12_combout\ = (\inst6|tap\(3) & (!\inst6|tap\(7) & ((!\inst6|tap\(0)) # (!\inst6|tap\(2))))) # (!\inst6|tap\(3) & (\inst6|tap\(2) & ((\inst6|tap\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(7),
	combout => \inst6|Mux13~12_combout\);

-- Location: LCCOMB_X13_Y9_N24
\inst6|Mux13~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~13_combout\ = (\inst6|tap\(7) & ((\inst6|tap\(2) & ((!\inst6|tap\(0)))) # (!\inst6|tap\(2) & ((\inst6|tap\(3)) # (\inst6|tap\(0)))))) # (!\inst6|tap\(7) & (\inst6|tap\(3) & ((\inst6|tap\(2)) # (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(7),
	combout => \inst6|Mux13~13_combout\);

-- Location: LCCOMB_X13_Y9_N10
\inst6|Mux13~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~14_combout\ = (\inst6|tap\(1) & ((\inst6|Mux13~12_combout\) # ((\inst6|tap\(5))))) # (!\inst6|tap\(1) & (((!\inst6|tap\(5) & \inst6|Mux13~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux13~12_combout\,
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(5),
	datad => \inst6|Mux13~13_combout\,
	combout => \inst6|Mux13~14_combout\);

-- Location: LCCOMB_X13_Y9_N6
\inst6|Mux13~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~16_combout\ = (\inst6|tap\(5) & ((\inst6|Mux13~14_combout\ & ((!\inst6|Mux13~15_combout\))) # (!\inst6|Mux13~14_combout\ & (!\inst6|Mux13~11_combout\)))) # (!\inst6|tap\(5) & (((\inst6|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux13~11_combout\,
	datab => \inst6|Mux13~15_combout\,
	datac => \inst6|tap\(5),
	datad => \inst6|Mux13~14_combout\,
	combout => \inst6|Mux13~16_combout\);

-- Location: LCCOMB_X12_Y5_N24
\inst6|Mux13~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~17_combout\ = (\inst6|tap\(5) & (\inst6|tap\(2) & ((\inst6|tap\(1)) # (!\inst6|tap\(0))))) # (!\inst6|tap\(5) & (\inst6|tap\(1) & (\inst6|tap\(2) $ (\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux13~17_combout\);

-- Location: LCCOMB_X12_Y5_N2
\inst6|Mux13~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~18_combout\ = (\inst6|tap\(7) & (((!\inst6|tap\(3) & \inst6|Mux13~17_combout\)))) # (!\inst6|tap\(7) & (\inst6|Mux13~0_combout\ & (\inst6|tap\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|Mux13~0_combout\,
	datac => \inst6|tap\(3),
	datad => \inst6|Mux13~17_combout\,
	combout => \inst6|Mux13~18_combout\);

-- Location: LCCOMB_X12_Y5_N28
\inst6|Mux13~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~19_combout\ = (\inst6|tap\(5) & (((\inst6|tap\(0) & !\inst6|tap\(1))))) # (!\inst6|tap\(5) & ((\inst6|tap\(0)) # (\inst6|tap\(2) $ (\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(1),
	combout => \inst6|Mux13~19_combout\);

-- Location: LCCOMB_X12_Y5_N22
\inst6|Mux13~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~20_combout\ = (\inst6|Mux13~18_combout\) # ((\inst6|tap\(7) & (\inst6|tap\(3) & \inst6|Mux13~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(7),
	datab => \inst6|Mux13~18_combout\,
	datac => \inst6|tap\(3),
	datad => \inst6|Mux13~19_combout\,
	combout => \inst6|Mux13~20_combout\);

-- Location: LCCOMB_X10_Y5_N10
\inst6|Mux13~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~21_combout\ = (\inst6|tap\(4) & ((\inst6|Mux13~16_combout\) # ((\inst6|tap\(6))))) # (!\inst6|tap\(4) & (((\inst6|Mux13~20_combout\ & !\inst6|tap\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|Mux13~16_combout\,
	datac => \inst6|Mux13~20_combout\,
	datad => \inst6|tap\(6),
	combout => \inst6|Mux13~21_combout\);

-- Location: LCCOMB_X10_Y5_N12
\inst6|Mux13~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~22_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(3) & ((\inst6|tap\(2)))) # (!\inst6|tap\(3) & (!\inst6|tap\(0) & !\inst6|tap\(2))))) # (!\inst6|tap\(1) & (\inst6|tap\(3) $ (((\inst6|tap\(0) & \inst6|tap\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(2),
	combout => \inst6|Mux13~22_combout\);

-- Location: LCCOMB_X10_Y5_N14
\inst6|Mux13~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~26_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(0) & ((\inst6|tap\(2)))) # (!\inst6|tap\(0) & (\inst6|tap\(1))))) # (!\inst6|tap\(3) & (!\inst6|tap\(1) & ((\inst6|tap\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(2),
	combout => \inst6|Mux13~26_combout\);

-- Location: LCCOMB_X11_Y5_N10
\inst6|Mux13~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~24_combout\ = (\inst6|tap\(2) & (((!\inst6|tap\(0)) # (!\inst6|tap\(1))) # (!\inst6|tap\(3)))) # (!\inst6|tap\(2) & ((\inst6|tap\(3)) # ((\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux13~24_combout\);

-- Location: LCCOMB_X11_Y5_N0
\inst6|Mux13~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~23_combout\ = (\inst6|tap\(2) & (\inst6|tap\(3) & (\inst6|tap\(1)))) # (!\inst6|tap\(2) & ((\inst6|tap\(3) & ((!\inst6|tap\(0)) # (!\inst6|tap\(1)))) # (!\inst6|tap\(3) & ((\inst6|tap\(1)) # (\inst6|tap\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(3),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux13~23_combout\);

-- Location: LCCOMB_X11_Y5_N4
\inst6|Mux13~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~25_combout\ = (\inst6|tap\(5) & (((\inst6|tap\(7)) # (\inst6|Mux13~23_combout\)))) # (!\inst6|tap\(5) & (!\inst6|Mux13~24_combout\ & (!\inst6|tap\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux13~24_combout\,
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(7),
	datad => \inst6|Mux13~23_combout\,
	combout => \inst6|Mux13~25_combout\);

-- Location: LCCOMB_X10_Y5_N8
\inst6|Mux13~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~27_combout\ = (\inst6|tap\(7) & ((\inst6|Mux13~25_combout\ & ((\inst6|Mux13~26_combout\))) # (!\inst6|Mux13~25_combout\ & (!\inst6|Mux13~22_combout\)))) # (!\inst6|tap\(7) & (((\inst6|Mux13~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux13~22_combout\,
	datab => \inst6|tap\(7),
	datac => \inst6|Mux13~26_combout\,
	datad => \inst6|Mux13~25_combout\,
	combout => \inst6|Mux13~27_combout\);

-- Location: LCCOMB_X10_Y5_N0
\inst6|Mux13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~6_combout\ = (\inst6|tap\(3) & ((\inst6|tap\(1) & (\inst6|tap\(0))) # (!\inst6|tap\(1) & ((\inst6|tap\(7)))))) # (!\inst6|tap\(3) & (\inst6|tap\(1) & ((!\inst6|tap\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(7),
	combout => \inst6|Mux13~6_combout\);

-- Location: LCCOMB_X10_Y5_N18
\inst6|Mux13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~7_combout\ = (\inst6|tap\(7) & ((\inst6|tap\(1) $ (\inst6|tap\(0))))) # (!\inst6|tap\(7) & (\inst6|tap\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(7),
	combout => \inst6|Mux13~7_combout\);

-- Location: LCCOMB_X10_Y5_N22
\inst6|Mux13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~9_combout\ = (\inst6|tap\(5) & ((\inst6|Mux13~7_combout\))) # (!\inst6|tap\(5) & (\inst6|tap\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(7),
	datad => \inst6|Mux13~7_combout\,
	combout => \inst6|Mux13~9_combout\);

-- Location: LCCOMB_X10_Y5_N20
\inst6|Mux13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~8_combout\ = (\inst6|tap\(5) & (!\inst6|tap\(7) & !\inst6|Mux13~7_combout\)) # (!\inst6|tap\(5) & ((\inst6|Mux13~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|tap\(7),
	datad => \inst6|Mux13~7_combout\,
	combout => \inst6|Mux13~8_combout\);

-- Location: LCCOMB_X10_Y5_N16
\inst6|Mux13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~10_combout\ = (\inst6|tap\(2) & ((\inst6|Mux13~8_combout\) # ((\inst6|Mux13~6_combout\ & !\inst6|Mux13~9_combout\)))) # (!\inst6|tap\(2) & ((\inst6|Mux13~9_combout\ & (!\inst6|Mux13~6_combout\ & !\inst6|Mux13~8_combout\)) # 
-- (!\inst6|Mux13~9_combout\ & ((\inst6|Mux13~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|Mux13~6_combout\,
	datac => \inst6|Mux13~9_combout\,
	datad => \inst6|Mux13~8_combout\,
	combout => \inst6|Mux13~10_combout\);

-- Location: LCCOMB_X10_Y5_N26
\inst6|Mux13~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~28_combout\ = (\inst6|Mux13~21_combout\ & (((\inst6|Mux13~27_combout\)) # (!\inst6|tap\(6)))) # (!\inst6|Mux13~21_combout\ & (\inst6|tap\(6) & ((\inst6|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux13~21_combout\,
	datab => \inst6|tap\(6),
	datac => \inst6|Mux13~27_combout\,
	datad => \inst6|Mux13~10_combout\,
	combout => \inst6|Mux13~28_combout\);

-- Location: LCCOMB_X12_Y12_N20
\inst6|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~2_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(0)) # ((!\inst6|tap\(5) & \inst6|tap\(3))))) # (!\inst6|tap\(2) & ((\inst6|tap\(3) & ((\inst6|tap\(0)))) # (!\inst6|tap\(3) & (\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(3),
	combout => \inst6|Mux13~2_combout\);

-- Location: LCCOMB_X12_Y12_N30
\inst6|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~3_combout\ = (\inst6|tap\(4) & (((\inst6|tap\(0))))) # (!\inst6|tap\(4) & (\inst6|Mux13~2_combout\ & (\inst6|tap\(1) $ (!\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|Mux13~2_combout\,
	combout => \inst6|Mux13~3_combout\);

-- Location: LCCOMB_X12_Y12_N16
\inst6|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~4_combout\ = (\inst6|tap\(2) & (\inst6|tap\(1) & (\inst6|tap\(3) $ (!\inst6|tap\(5))))) # (!\inst6|tap\(2) & (((\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux13~4_combout\);

-- Location: LCCOMB_X12_Y12_N10
\inst6|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~1_combout\ = (\inst6|tap\(1) & (!\inst6|tap\(3) & (!\inst6|tap\(2) & !\inst6|tap\(5)))) # (!\inst6|tap\(1) & (((\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(3),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux13~1_combout\);

-- Location: LCCOMB_X12_Y12_N26
\inst6|Mux13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~5_combout\ = (\inst6|Mux13~3_combout\ & (((!\inst6|tap\(4))) # (!\inst6|Mux13~4_combout\))) # (!\inst6|Mux13~3_combout\ & (((\inst6|tap\(4) & \inst6|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux13~3_combout\,
	datab => \inst6|Mux13~4_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|Mux13~1_combout\,
	combout => \inst6|Mux13~5_combout\);

-- Location: LCCOMB_X19_Y4_N12
\inst6|Mux13~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux13~29_combout\ = (\inst6|Mux13~28_combout\ & (((\inst6|Mux13~5_combout\ & \inst6|Mux23~0_combout\)) # (!\inst6|tap\(8)))) # (!\inst6|Mux13~28_combout\ & (((\inst6|Mux13~5_combout\ & \inst6|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux13~28_combout\,
	datab => \inst6|tap\(8),
	datac => \inst6|Mux13~5_combout\,
	datad => \inst6|Mux23~0_combout\,
	combout => \inst6|Mux13~29_combout\);

-- Location: FF_X19_Y4_N13
\inst6|filtk[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux13~29_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(10));

-- Location: LCCOMB_X12_Y9_N12
\inst6|Mux12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~7_combout\ = (\inst6|tap\(1) & (((\inst6|tap\(2) & \inst6|tap\(5))) # (!\inst6|tap\(0)))) # (!\inst6|tap\(1) & (((\inst6|tap\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux12~7_combout\);

-- Location: LCCOMB_X12_Y9_N24
\inst6|Mux12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~9_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(1) & (!\inst6|tap\(0))) # (!\inst6|tap\(1) & ((!\inst6|tap\(5)))))) # (!\inst6|tap\(2) & (!\inst6|tap\(1) & (\inst6|tap\(0) & \inst6|tap\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux12~9_combout\);

-- Location: LCCOMB_X12_Y9_N22
\inst6|Mux12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~8_combout\ = (\inst6|tap\(2) & (!\inst6|tap\(1) & ((\inst6|tap\(0)) # (!\inst6|tap\(5))))) # (!\inst6|tap\(2) & (\inst6|tap\(1) $ (((\inst6|tap\(0) & !\inst6|tap\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux12~8_combout\);

-- Location: LCCOMB_X12_Y9_N2
\inst6|Mux12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~10_combout\ = (\inst6|tap\(4) & (((\inst6|Mux12~8_combout\) # (\inst6|tap\(6))))) # (!\inst6|tap\(4) & (!\inst6|Mux12~9_combout\ & ((!\inst6|tap\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|Mux12~9_combout\,
	datac => \inst6|Mux12~8_combout\,
	datad => \inst6|tap\(6),
	combout => \inst6|Mux12~10_combout\);

-- Location: LCCOMB_X12_Y9_N4
\inst6|Mux12~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~11_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(5)) # ((!\inst6|tap\(1) & !\inst6|tap\(0))))) # (!\inst6|tap\(2) & (((\inst6|tap\(0) & !\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux12~11_combout\);

-- Location: LCCOMB_X12_Y9_N14
\inst6|Mux12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~12_combout\ = (\inst6|Mux12~10_combout\ & (((\inst6|Mux12~11_combout\) # (!\inst6|tap\(6))))) # (!\inst6|Mux12~10_combout\ & (!\inst6|Mux12~7_combout\ & ((\inst6|tap\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux12~7_combout\,
	datab => \inst6|Mux12~10_combout\,
	datac => \inst6|Mux12~11_combout\,
	datad => \inst6|tap\(6),
	combout => \inst6|Mux12~12_combout\);

-- Location: LCCOMB_X17_Y12_N28
\inst6|Mux12~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~23_combout\ = (\inst6|tap\(4) & ((\inst6|tap\(5)) # ((!\inst6|tap\(1) & !\inst6|tap\(2))))) # (!\inst6|tap\(4) & (\inst6|tap\(2) & (\inst6|tap\(1) $ (!\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux12~23_combout\);

-- Location: LCCOMB_X17_Y12_N4
\inst6|Mux12~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~19_combout\ = (!\inst6|tap\(4) & (!\inst6|tap\(2) & ((\inst6|tap\(1)) # (\inst6|tap\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux12~19_combout\);

-- Location: LCCOMB_X17_Y12_N6
\inst6|Mux12~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~20_combout\ = (\inst6|tap\(4)) # ((\inst6|tap\(1) & (\inst6|tap\(2) & !\inst6|tap\(5))) # (!\inst6|tap\(1) & (!\inst6|tap\(2) & \inst6|tap\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux12~20_combout\);

-- Location: LCCOMB_X17_Y12_N0
\inst6|Mux12~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~21_combout\ = (\inst6|tap\(4) & (!\inst6|tap\(1) & ((\inst6|tap\(2)) # (!\inst6|tap\(5))))) # (!\inst6|tap\(4) & (\inst6|tap\(5) & (\inst6|tap\(1) $ (!\inst6|tap\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(4),
	datab => \inst6|tap\(1),
	datac => \inst6|tap\(2),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux12~21_combout\);

-- Location: LCCOMB_X17_Y12_N10
\inst6|Mux12~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~22_combout\ = (\inst6|tap\(0) & (((\inst6|tap\(6))) # (!\inst6|Mux12~20_combout\))) # (!\inst6|tap\(0) & (((!\inst6|Mux12~21_combout\ & !\inst6|tap\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux12~20_combout\,
	datab => \inst6|Mux12~21_combout\,
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(6),
	combout => \inst6|Mux12~22_combout\);

-- Location: LCCOMB_X17_Y12_N22
\inst6|Mux12~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~24_combout\ = (\inst6|tap\(6) & ((\inst6|Mux12~22_combout\ & (\inst6|Mux12~23_combout\)) # (!\inst6|Mux12~22_combout\ & ((!\inst6|Mux12~19_combout\))))) # (!\inst6|tap\(6) & (((\inst6|Mux12~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|Mux12~23_combout\,
	datac => \inst6|Mux12~19_combout\,
	datad => \inst6|Mux12~22_combout\,
	combout => \inst6|Mux12~24_combout\);

-- Location: LCCOMB_X12_Y9_N16
\inst6|Mux12~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~16_combout\ = (\inst6|tap\(6) & ((\inst6|tap\(2) & (!\inst6|tap\(4) & \inst6|tap\(1))) # (!\inst6|tap\(2) & (\inst6|tap\(4) & !\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(1),
	datad => \inst6|tap\(6),
	combout => \inst6|Mux12~16_combout\);

-- Location: LCCOMB_X12_Y9_N10
\inst6|Mux12~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~17_combout\ = (\inst6|tap\(5) & (\inst6|tap\(6) $ (((\inst6|tap\(4)))))) # (!\inst6|tap\(5) & (((\inst6|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(6),
	datab => \inst6|Mux12~16_combout\,
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(5),
	combout => \inst6|Mux12~17_combout\);

-- Location: LCCOMB_X13_Y5_N10
\inst6|Mux12~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~13_combout\ = (\inst6|tap\(5) & ((\inst6|Mux12~0_combout\) # ((\inst6|tap\(6))))) # (!\inst6|tap\(5) & (((!\inst6|tap\(6) & \inst6|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(5),
	datab => \inst6|Mux12~0_combout\,
	datac => \inst6|tap\(6),
	datad => \inst6|Mux10~0_combout\,
	combout => \inst6|Mux12~13_combout\);

-- Location: LCCOMB_X13_Y5_N20
\inst6|Mux12~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~14_combout\ = (\inst6|tap\(1) & ((\inst6|tap\(2)) # ((!\inst6|tap\(4) & \inst6|tap\(0))))) # (!\inst6|tap\(1) & (\inst6|tap\(2) & (!\inst6|tap\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(2),
	datac => \inst6|tap\(4),
	datad => \inst6|tap\(0),
	combout => \inst6|Mux12~14_combout\);

-- Location: LCCOMB_X13_Y5_N14
\inst6|Mux12~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~15_combout\ = (\inst6|Mux12~13_combout\ & (((!\inst6|tap\(6))) # (!\inst6|Mux12~14_combout\))) # (!\inst6|Mux12~13_combout\ & (((\inst6|tap\(6) & !\inst6|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux12~13_combout\,
	datab => \inst6|Mux12~14_combout\,
	datac => \inst6|tap\(6),
	datad => \inst6|Mux10~1_combout\,
	combout => \inst6|Mux12~15_combout\);

-- Location: LCCOMB_X12_Y9_N20
\inst6|Mux12~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~18_combout\ = (\inst6|tap\(7) & (((\inst6|tap\(3))))) # (!\inst6|tap\(7) & ((\inst6|tap\(3) & ((\inst6|Mux12~15_combout\))) # (!\inst6|tap\(3) & (\inst6|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux12~17_combout\,
	datab => \inst6|tap\(7),
	datac => \inst6|Mux12~15_combout\,
	datad => \inst6|tap\(3),
	combout => \inst6|Mux12~18_combout\);

-- Location: LCCOMB_X12_Y9_N30
\inst6|Mux12~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~25_combout\ = (\inst6|tap\(7) & ((\inst6|Mux12~18_combout\ & ((\inst6|Mux12~24_combout\))) # (!\inst6|Mux12~18_combout\ & (\inst6|Mux12~12_combout\)))) # (!\inst6|tap\(7) & (((\inst6|Mux12~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux12~12_combout\,
	datab => \inst6|tap\(7),
	datac => \inst6|Mux12~24_combout\,
	datad => \inst6|Mux12~18_combout\,
	combout => \inst6|Mux12~25_combout\);

-- Location: LCCOMB_X21_Y5_N8
\inst6|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~3_combout\ = (\inst6|tap\(1) & (\inst6|tap\(3) $ (((\inst6|tap\(4)) # (!\inst6|tap\(0)))))) # (!\inst6|tap\(1) & ((\inst6|tap\(4) & (\inst6|tap\(0))) # (!\inst6|tap\(4) & (!\inst6|tap\(0) & \inst6|tap\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(3),
	combout => \inst6|Mux12~3_combout\);

-- Location: LCCOMB_X21_Y5_N6
\inst6|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~2_combout\ = (\inst6|tap\(4) & (\inst6|tap\(0) $ (((\inst6|tap\(1)) # (!\inst6|tap\(3)))))) # (!\inst6|tap\(4) & (\inst6|tap\(0) & ((\inst6|tap\(3)) # (!\inst6|tap\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(3),
	combout => \inst6|Mux12~2_combout\);

-- Location: LCCOMB_X21_Y5_N26
\inst6|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~4_combout\ = (\inst6|tap\(2) & ((\inst6|tap\(5)) # ((!\inst6|Mux12~2_combout\)))) # (!\inst6|tap\(2) & (!\inst6|tap\(5) & (\inst6|Mux12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(2),
	datab => \inst6|tap\(5),
	datac => \inst6|Mux12~3_combout\,
	datad => \inst6|Mux12~2_combout\,
	combout => \inst6|Mux12~4_combout\);

-- Location: LCCOMB_X21_Y5_N20
\inst6|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~5_combout\ = (\inst6|tap\(4) & (\inst6|tap\(0) $ (((!\inst6|tap\(1) & !\inst6|tap\(3)))))) # (!\inst6|tap\(4) & (\inst6|tap\(1) & (!\inst6|tap\(0) & !\inst6|tap\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(3),
	combout => \inst6|Mux12~5_combout\);

-- Location: LCCOMB_X21_Y5_N28
\inst6|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~1_combout\ = (\inst6|tap\(0) & (\inst6|tap\(3) $ (((!\inst6|tap\(1) & !\inst6|tap\(4)))))) # (!\inst6|tap\(0) & ((\inst6|tap\(4)) # ((!\inst6|tap\(1) & \inst6|tap\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|tap\(1),
	datab => \inst6|tap\(4),
	datac => \inst6|tap\(0),
	datad => \inst6|tap\(3),
	combout => \inst6|Mux12~1_combout\);

-- Location: LCCOMB_X21_Y5_N30
\inst6|Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~6_combout\ = (\inst6|Mux12~4_combout\ & (((!\inst6|tap\(5))) # (!\inst6|Mux12~5_combout\))) # (!\inst6|Mux12~4_combout\ & (((\inst6|tap\(5) & \inst6|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux12~4_combout\,
	datab => \inst6|Mux12~5_combout\,
	datac => \inst6|tap\(5),
	datad => \inst6|Mux12~1_combout\,
	combout => \inst6|Mux12~6_combout\);

-- Location: LCCOMB_X19_Y4_N6
\inst6|Mux12~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mux12~26_combout\ = (\inst6|Mux12~25_combout\ & (((\inst6|Mux12~6_combout\ & \inst6|Mux23~0_combout\)) # (!\inst6|tap\(8)))) # (!\inst6|Mux12~25_combout\ & (((\inst6|Mux12~6_combout\ & \inst6|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mux12~25_combout\,
	datab => \inst6|tap\(8),
	datac => \inst6|Mux12~6_combout\,
	datad => \inst6|Mux23~0_combout\,
	combout => \inst6|Mux12~26_combout\);

-- Location: FF_X19_Y4_N7
\inst6|filtk[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Mux12~26_combout\,
	ena => \inst6|n~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|filtk\(11));

-- Location: DSPMULT_X20_Y4_N0
\inst6|Mult0|auto_generated|mac_mult5\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	aclr => GND,
	ena => \inst6|sample_data[23]~64_combout\,
	dataa => \inst6|Mult0|auto_generated|mac_mult5_DATAA_bus\,
	datab => \inst6|Mult0|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult0|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y4_N2
\inst6|Mult0|auto_generated|mac_out6\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult0|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: FF_X16_Y4_N9
\inst6|Qa_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(19));

-- Location: FF_X14_Y4_N9
\inst6|Ia_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(19));

-- Location: LCCOMB_X14_Y4_N0
\inst6|sample_data~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~28_combout\ = (\inst6|sample_data[23]~2_combout\ & (((\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data[23]~2_combout\ & ((\inst6|sample_data[23]~15_combout\ & ((\inst6|Ia_rtl_0_bypass\(19)))) # 
-- (!\inst6|sample_data[23]~15_combout\ & (\inst6|Ia_rtl_0|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datab => \inst6|sample_data[23]~2_combout\,
	datac => \inst6|Ia_rtl_0_bypass\(19),
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~28_combout\);

-- Location: LCCOMB_X16_Y4_N0
\inst6|sample_data~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~29_combout\ = (\inst6|sample_data[23]~2_combout\ & ((\inst6|sample_data~28_combout\ & (\inst6|Qa_rtl_0_bypass\(19))) # (!\inst6|sample_data~28_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a0~portbdataout\))))) # 
-- (!\inst6|sample_data[23]~2_combout\ & (((\inst6|sample_data~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sample_data[23]~2_combout\,
	datab => \inst6|Qa_rtl_0_bypass\(19),
	datac => \inst6|sample_data~28_combout\,
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \inst6|sample_data~29_combout\);

-- Location: LCCOMB_X16_Y4_N2
\inst6|sample_data~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~30_combout\ = (\inst6|sample_data[23]~15_combout\ & (((\inst6|sample_data[23]~2_combout\)))) # (!\inst6|sample_data[23]~15_combout\ & ((\inst6|sample_data[23]~2_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a1\))) # 
-- (!\inst6|sample_data[23]~2_combout\ & (\inst6|Ia_rtl_0|auto_generated|ram_block1a1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sample_data[23]~15_combout\,
	datab => \inst6|Ia_rtl_0|auto_generated|ram_block1a1\,
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a1\,
	combout => \inst6|sample_data~30_combout\);

-- Location: FF_X14_Y4_N11
\inst6|Ia_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(20));

-- Location: FF_X16_Y4_N11
\inst6|Qa_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(20));

-- Location: LCCOMB_X17_Y4_N2
\inst6|sample_data~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~31_combout\ = (\inst6|sample_data~30_combout\ & (((\inst6|Qa_rtl_0_bypass\(20))) # (!\inst6|sample_data[23]~15_combout\))) # (!\inst6|sample_data~30_combout\ & (\inst6|sample_data[23]~15_combout\ & (\inst6|Ia_rtl_0_bypass\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sample_data~30_combout\,
	datab => \inst6|sample_data[23]~15_combout\,
	datac => \inst6|Ia_rtl_0_bypass\(20),
	datad => \inst6|Qa_rtl_0_bypass\(20),
	combout => \inst6|sample_data~31_combout\);

-- Location: FF_X16_Y4_N13
\inst6|Qa_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(21));

-- Location: FF_X14_Y4_N13
\inst6|Ia_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(21));

-- Location: LCCOMB_X13_Y4_N16
\inst6|sample_data~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~32_combout\ = (\inst6|sample_data[23]~2_combout\ & (((\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data[23]~2_combout\ & ((\inst6|sample_data[23]~15_combout\ & ((\inst6|Ia_rtl_0_bypass\(21)))) # 
-- (!\inst6|sample_data[23]~15_combout\ & (\inst6|Ia_rtl_0|auto_generated|ram_block1a2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0|auto_generated|ram_block1a2\,
	datab => \inst6|sample_data[23]~2_combout\,
	datac => \inst6|Ia_rtl_0_bypass\(21),
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~32_combout\);

-- Location: LCCOMB_X16_Y4_N4
\inst6|sample_data~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~33_combout\ = (\inst6|sample_data[23]~2_combout\ & ((\inst6|sample_data~32_combout\ & (\inst6|Qa_rtl_0_bypass\(21))) # (!\inst6|sample_data~32_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a2\))))) # 
-- (!\inst6|sample_data[23]~2_combout\ & (((\inst6|sample_data~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(21),
	datab => \inst6|Qa_rtl_0|auto_generated|ram_block1a2\,
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|sample_data~32_combout\,
	combout => \inst6|sample_data~33_combout\);

-- Location: FF_X16_Y4_N15
\inst6|Qa_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(22));

-- Location: FF_X14_Y4_N15
\inst6|Ia_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(22));

-- Location: LCCOMB_X16_Y5_N8
\inst6|sample_data~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~34_combout\ = (\inst6|sample_data[23]~2_combout\ & (((\inst6|Qa_rtl_0|auto_generated|ram_block1a3\) # (\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data[23]~2_combout\ & (\inst6|Ia_rtl_0|auto_generated|ram_block1a3\ & 
-- ((!\inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0|auto_generated|ram_block1a3\,
	datab => \inst6|Qa_rtl_0|auto_generated|ram_block1a3\,
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~34_combout\);

-- Location: LCCOMB_X17_Y4_N28
\inst6|sample_data~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~35_combout\ = (\inst6|sample_data[23]~15_combout\ & ((\inst6|sample_data~34_combout\ & (\inst6|Qa_rtl_0_bypass\(22))) # (!\inst6|sample_data~34_combout\ & ((\inst6|Ia_rtl_0_bypass\(22)))))) # (!\inst6|sample_data[23]~15_combout\ & 
-- (((\inst6|sample_data~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(22),
	datab => \inst6|sample_data[23]~15_combout\,
	datac => \inst6|Ia_rtl_0_bypass\(22),
	datad => \inst6|sample_data~34_combout\,
	combout => \inst6|sample_data~35_combout\);

-- Location: FF_X16_Y4_N17
\inst6|Qa_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(23));

-- Location: FF_X14_Y4_N17
\inst6|Ia_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(23));

-- Location: LCCOMB_X14_Y4_N2
\inst6|sample_data~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~36_combout\ = (\inst6|sample_data[23]~2_combout\ & (((\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data[23]~2_combout\ & ((\inst6|sample_data[23]~15_combout\ & ((\inst6|Ia_rtl_0_bypass\(23)))) # 
-- (!\inst6|sample_data[23]~15_combout\ & (\inst6|Ia_rtl_0|auto_generated|ram_block1a4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0|auto_generated|ram_block1a4\,
	datab => \inst6|Ia_rtl_0_bypass\(23),
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~36_combout\);

-- Location: LCCOMB_X17_Y4_N30
\inst6|sample_data~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~37_combout\ = (\inst6|sample_data~36_combout\ & ((\inst6|Qa_rtl_0_bypass\(23)) # ((!\inst6|sample_data[23]~2_combout\)))) # (!\inst6|sample_data~36_combout\ & (((\inst6|Qa_rtl_0|auto_generated|ram_block1a4\ & 
-- \inst6|sample_data[23]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(23),
	datab => \inst6|Qa_rtl_0|auto_generated|ram_block1a4\,
	datac => \inst6|sample_data~36_combout\,
	datad => \inst6|sample_data[23]~2_combout\,
	combout => \inst6|sample_data~37_combout\);

-- Location: LCCOMB_X14_Y4_N4
\inst6|sample_data~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~38_combout\ = (\inst6|sample_data[23]~2_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a5\) # ((\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data[23]~2_combout\ & (((\inst6|Ia_rtl_0|auto_generated|ram_block1a5\ & 
-- !\inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0|auto_generated|ram_block1a5\,
	datab => \inst6|Ia_rtl_0|auto_generated|ram_block1a5\,
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~38_combout\);

-- Location: FF_X14_Y4_N19
\inst6|Ia_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(24));

-- Location: FF_X16_Y4_N19
\inst6|Qa_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(24));

-- Location: LCCOMB_X13_Y4_N18
\inst6|sample_data~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~39_combout\ = (\inst6|sample_data~38_combout\ & (((\inst6|Qa_rtl_0_bypass\(24)) # (!\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data~38_combout\ & (\inst6|Ia_rtl_0_bypass\(24) & ((\inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sample_data~38_combout\,
	datab => \inst6|Ia_rtl_0_bypass\(24),
	datac => \inst6|Qa_rtl_0_bypass\(24),
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~39_combout\);

-- Location: FF_X14_Y4_N21
\inst6|Ia_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(25));

-- Location: LCCOMB_X13_Y4_N4
\inst6|sample_data~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~40_combout\ = (\inst6|sample_data[23]~2_combout\ & (((\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data[23]~2_combout\ & ((\inst6|sample_data[23]~15_combout\ & (\inst6|Ia_rtl_0_bypass\(25))) # 
-- (!\inst6|sample_data[23]~15_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a6\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0_bypass\(25),
	datab => \inst6|Ia_rtl_0|auto_generated|ram_block1a6\,
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~40_combout\);

-- Location: FF_X16_Y4_N21
\inst6|Qa_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(25));

-- Location: LCCOMB_X13_Y4_N30
\inst6|sample_data~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~41_combout\ = (\inst6|sample_data~40_combout\ & (((\inst6|Qa_rtl_0_bypass\(25)) # (!\inst6|sample_data[23]~2_combout\)))) # (!\inst6|sample_data~40_combout\ & (\inst6|Qa_rtl_0|auto_generated|ram_block1a6\ & 
-- (\inst6|sample_data[23]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0|auto_generated|ram_block1a6\,
	datab => \inst6|sample_data~40_combout\,
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|Qa_rtl_0_bypass\(25),
	combout => \inst6|sample_data~41_combout\);

-- Location: FF_X16_Y4_N23
\inst6|Qa_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(26));

-- Location: FF_X14_Y4_N23
\inst6|Ia_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(26));

-- Location: LCCOMB_X13_Y4_N8
\inst6|sample_data~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~42_combout\ = (\inst6|sample_data[23]~15_combout\ & (((\inst6|sample_data[23]~2_combout\)))) # (!\inst6|sample_data[23]~15_combout\ & ((\inst6|sample_data[23]~2_combout\ & (\inst6|Qa_rtl_0|auto_generated|ram_block1a7\)) # 
-- (!\inst6|sample_data[23]~2_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a7\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0|auto_generated|ram_block1a7\,
	datab => \inst6|sample_data[23]~15_combout\,
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|Ia_rtl_0|auto_generated|ram_block1a7\,
	combout => \inst6|sample_data~42_combout\);

-- Location: LCCOMB_X13_Y4_N26
\inst6|sample_data~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~43_combout\ = (\inst6|sample_data~42_combout\ & ((\inst6|Qa_rtl_0_bypass\(26)) # ((!\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data~42_combout\ & (((\inst6|Ia_rtl_0_bypass\(26) & \inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(26),
	datab => \inst6|Ia_rtl_0_bypass\(26),
	datac => \inst6|sample_data~42_combout\,
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~43_combout\);

-- Location: FF_X14_Y4_N25
\inst6|Ia_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(27));

-- Location: LCCOMB_X14_Y4_N6
\inst6|sample_data~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~44_combout\ = (\inst6|sample_data[23]~2_combout\ & (((\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data[23]~2_combout\ & ((\inst6|sample_data[23]~15_combout\ & ((\inst6|Ia_rtl_0_bypass\(27)))) # 
-- (!\inst6|sample_data[23]~15_combout\ & (\inst6|Ia_rtl_0|auto_generated|ram_block1a8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0|auto_generated|ram_block1a8\,
	datab => \inst6|Ia_rtl_0_bypass\(27),
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~44_combout\);

-- Location: FF_X16_Y4_N25
\inst6|Qa_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(27));

-- Location: LCCOMB_X16_Y4_N6
\inst6|sample_data~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~45_combout\ = (\inst6|sample_data~44_combout\ & ((\inst6|Qa_rtl_0_bypass\(27)) # ((!\inst6|sample_data[23]~2_combout\)))) # (!\inst6|sample_data~44_combout\ & (((\inst6|sample_data[23]~2_combout\ & 
-- \inst6|Qa_rtl_0|auto_generated|ram_block1a8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sample_data~44_combout\,
	datab => \inst6|Qa_rtl_0_bypass\(27),
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a8\,
	combout => \inst6|sample_data~45_combout\);

-- Location: FF_X14_Y4_N27
\inst6|Ia_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(28));

-- Location: LCCOMB_X16_Y5_N18
\inst6|sample_data~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~46_combout\ = (\inst6|sample_data[23]~2_combout\ & (((\inst6|Qa_rtl_0|auto_generated|ram_block1a9\) # (\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data[23]~2_combout\ & (\inst6|Ia_rtl_0|auto_generated|ram_block1a9\ & 
-- ((!\inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0|auto_generated|ram_block1a9\,
	datab => \inst6|Qa_rtl_0|auto_generated|ram_block1a9\,
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~46_combout\);

-- Location: FF_X16_Y4_N27
\inst6|Qa_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(28));

-- Location: LCCOMB_X16_Y5_N12
\inst6|sample_data~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~47_combout\ = (\inst6|sample_data~46_combout\ & (((\inst6|Qa_rtl_0_bypass\(28)) # (!\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data~46_combout\ & (\inst6|Ia_rtl_0_bypass\(28) & ((\inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0_bypass\(28),
	datab => \inst6|sample_data~46_combout\,
	datac => \inst6|Qa_rtl_0_bypass\(28),
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~47_combout\);

-- Location: FF_X16_Y4_N29
\inst6|Qa_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(29));

-- Location: FF_X14_Y4_N29
\inst6|Ia_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(29));

-- Location: LCCOMB_X16_Y5_N6
\inst6|sample_data~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~48_combout\ = (\inst6|sample_data[23]~2_combout\ & (((\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data[23]~2_combout\ & ((\inst6|sample_data[23]~15_combout\ & (\inst6|Ia_rtl_0_bypass\(29))) # 
-- (!\inst6|sample_data[23]~15_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a10\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0_bypass\(29),
	datab => \inst6|Ia_rtl_0|auto_generated|ram_block1a10\,
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~48_combout\);

-- Location: LCCOMB_X16_Y5_N16
\inst6|sample_data~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~49_combout\ = (\inst6|sample_data[23]~2_combout\ & ((\inst6|sample_data~48_combout\ & (\inst6|Qa_rtl_0_bypass\(29))) # (!\inst6|sample_data~48_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a10\))))) # 
-- (!\inst6|sample_data[23]~2_combout\ & (((\inst6|sample_data~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(29),
	datab => \inst6|Qa_rtl_0|auto_generated|ram_block1a10\,
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|sample_data~48_combout\,
	combout => \inst6|sample_data~49_combout\);

-- Location: LCCOMB_X13_Y4_N12
\inst6|sample_data~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~50_combout\ = (\inst6|sample_data[23]~2_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a11\) # ((\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data[23]~2_combout\ & (((\inst6|Ia_rtl_0|auto_generated|ram_block1a11\ & 
-- !\inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sample_data[23]~2_combout\,
	datab => \inst6|Qa_rtl_0|auto_generated|ram_block1a11\,
	datac => \inst6|Ia_rtl_0|auto_generated|ram_block1a11\,
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~50_combout\);

-- Location: FF_X16_Y4_N31
\inst6|Qa_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(30));

-- Location: FF_X14_Y4_N31
\inst6|Ia_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(30));

-- Location: LCCOMB_X13_Y4_N14
\inst6|sample_data~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~51_combout\ = (\inst6|sample_data~50_combout\ & ((\inst6|Qa_rtl_0_bypass\(30)) # ((!\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data~50_combout\ & (((\inst6|Ia_rtl_0_bypass\(30) & \inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sample_data~50_combout\,
	datab => \inst6|Qa_rtl_0_bypass\(30),
	datac => \inst6|Ia_rtl_0_bypass\(30),
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~51_combout\);

-- Location: FF_X14_Y3_N1
\inst6|Ia_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(31));

-- Location: M9K_X15_Y5_N0
\inst6|Ia_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "down_dec_7:inst6|altsyncram:Ia_rtl_0|altsyncram_8gc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 360,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 360,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|Ia~35_combout\,
	portbre => VCC,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \inst6|Ia~35_combout\,
	portadatain => \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|Ia_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y5_N10
\inst6|sample_data~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~52_combout\ = (\inst6|sample_data[23]~2_combout\ & (((\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data[23]~2_combout\ & ((\inst6|sample_data[23]~15_combout\ & (\inst6|Ia_rtl_0_bypass\(31))) # 
-- (!\inst6|sample_data[23]~15_combout\ & ((\inst6|Ia_rtl_0|auto_generated|ram_block1a12~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0_bypass\(31),
	datab => \inst6|Ia_rtl_0|auto_generated|ram_block1a12~portbdataout\,
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~52_combout\);

-- Location: M9K_X15_Y6_N0
\inst6|Qa_rtl_0|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "down_dec_7:inst6|altsyncram:Qa_rtl_0|altsyncram_8gc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 360,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 360,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst6|Qa~34_combout\,
	portbre => VCC,
	clk0 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \inst6|Qa~34_combout\,
	portadatain => \inst6|Qa_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst6|Qa_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \inst6|Qa_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst6|Qa_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: FF_X16_Y3_N1
\inst6|Qa_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(31));

-- Location: LCCOMB_X16_Y5_N28
\inst6|sample_data~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~53_combout\ = (\inst6|sample_data~52_combout\ & (((\inst6|Qa_rtl_0_bypass\(31)) # (!\inst6|sample_data[23]~2_combout\)))) # (!\inst6|sample_data~52_combout\ & (\inst6|Qa_rtl_0|auto_generated|ram_block1a12~portbdataout\ & 
-- (\inst6|sample_data[23]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sample_data~52_combout\,
	datab => \inst6|Qa_rtl_0|auto_generated|ram_block1a12~portbdataout\,
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|Qa_rtl_0_bypass\(31),
	combout => \inst6|sample_data~53_combout\);

-- Location: LCCOMB_X16_Y5_N22
\inst6|sample_data~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~54_combout\ = (\inst6|sample_data[23]~2_combout\ & ((\inst6|Qa_rtl_0|auto_generated|ram_block1a13\) # ((\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data[23]~2_combout\ & (((\inst6|Ia_rtl_0|auto_generated|ram_block1a13\ & 
-- !\inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0|auto_generated|ram_block1a13\,
	datab => \inst6|sample_data[23]~2_combout\,
	datac => \inst6|Ia_rtl_0|auto_generated|ram_block1a13\,
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~54_combout\);

-- Location: FF_X16_Y3_N3
\inst6|Qa_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(32));

-- Location: FF_X14_Y3_N3
\inst6|Ia_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(32));

-- Location: LCCOMB_X16_Y5_N24
\inst6|sample_data~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~55_combout\ = (\inst6|sample_data~54_combout\ & ((\inst6|Qa_rtl_0_bypass\(32)) # ((!\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data~54_combout\ & (((\inst6|Ia_rtl_0_bypass\(32) & \inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sample_data~54_combout\,
	datab => \inst6|Qa_rtl_0_bypass\(32),
	datac => \inst6|Ia_rtl_0_bypass\(32),
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~55_combout\);

-- Location: FF_X16_Y3_N5
\inst6|Qa_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(33));

-- Location: FF_X14_Y3_N5
\inst6|Ia_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(33));

-- Location: LCCOMB_X13_Y4_N0
\inst6|sample_data~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~56_combout\ = (\inst6|sample_data[23]~2_combout\ & (((\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data[23]~2_combout\ & ((\inst6|sample_data[23]~15_combout\ & ((\inst6|Ia_rtl_0_bypass\(33)))) # 
-- (!\inst6|sample_data[23]~15_combout\ & (\inst6|Ia_rtl_0|auto_generated|ram_block1a14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0|auto_generated|ram_block1a14\,
	datab => \inst6|Ia_rtl_0_bypass\(33),
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~56_combout\);

-- Location: LCCOMB_X13_Y4_N2
\inst6|sample_data~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~57_combout\ = (\inst6|sample_data~56_combout\ & ((\inst6|Qa_rtl_0_bypass\(33)) # ((!\inst6|sample_data[23]~2_combout\)))) # (!\inst6|sample_data~56_combout\ & (((\inst6|sample_data[23]~2_combout\ & 
-- \inst6|Qa_rtl_0|auto_generated|ram_block1a14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(33),
	datab => \inst6|sample_data~56_combout\,
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|Qa_rtl_0|auto_generated|ram_block1a14\,
	combout => \inst6|sample_data~57_combout\);

-- Location: LCCOMB_X16_Y5_N26
\inst6|sample_data~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~58_combout\ = (\inst6|sample_data[23]~2_combout\ & (((\inst6|Qa_rtl_0|auto_generated|ram_block1a15\) # (\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data[23]~2_combout\ & (\inst6|Ia_rtl_0|auto_generated|ram_block1a15\ & 
-- ((!\inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0|auto_generated|ram_block1a15\,
	datab => \inst6|Qa_rtl_0|auto_generated|ram_block1a15\,
	datac => \inst6|sample_data[23]~2_combout\,
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~58_combout\);

-- Location: FF_X16_Y3_N7
\inst6|Qa_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(34));

-- Location: FF_X14_Y3_N7
\inst6|Ia_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(34));

-- Location: LCCOMB_X16_Y5_N4
\inst6|sample_data~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~59_combout\ = (\inst6|sample_data~58_combout\ & ((\inst6|Qa_rtl_0_bypass\(34)) # ((!\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data~58_combout\ & (((\inst6|Ia_rtl_0_bypass\(34) & \inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sample_data~58_combout\,
	datab => \inst6|Qa_rtl_0_bypass\(34),
	datac => \inst6|Ia_rtl_0_bypass\(34),
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~59_combout\);

-- Location: FF_X14_Y3_N9
\inst6|Ia_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(35));

-- Location: LCCOMB_X14_Y3_N30
\inst6|sample_data~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~60_combout\ = (\inst6|sample_data[23]~15_combout\ & ((\inst6|Ia_rtl_0_bypass\(35)) # ((\inst6|sample_data[23]~2_combout\)))) # (!\inst6|sample_data[23]~15_combout\ & (((\inst6|Ia_rtl_0|auto_generated|ram_block1a16\ & 
-- !\inst6|sample_data[23]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|sample_data[23]~15_combout\,
	datab => \inst6|Ia_rtl_0_bypass\(35),
	datac => \inst6|Ia_rtl_0|auto_generated|ram_block1a16\,
	datad => \inst6|sample_data[23]~2_combout\,
	combout => \inst6|sample_data~60_combout\);

-- Location: FF_X16_Y3_N9
\inst6|Qa_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(35));

-- Location: LCCOMB_X16_Y3_N30
\inst6|sample_data~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~61_combout\ = (\inst6|sample_data~60_combout\ & (((\inst6|Qa_rtl_0_bypass\(35)) # (!\inst6|sample_data[23]~2_combout\)))) # (!\inst6|sample_data~60_combout\ & (\inst6|Qa_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\inst6|sample_data[23]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0|auto_generated|ram_block1a16\,
	datab => \inst6|sample_data~60_combout\,
	datac => \inst6|Qa_rtl_0_bypass\(35),
	datad => \inst6|sample_data[23]~2_combout\,
	combout => \inst6|sample_data~61_combout\);

-- Location: FF_X16_Y3_N11
\inst6|Qa_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Qa_rtl_0_bypass\(36));

-- Location: FF_X14_Y3_N11
\inst6|Ia_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Add0~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Ia_rtl_0_bypass\(36));

-- Location: LCCOMB_X16_Y5_N30
\inst6|sample_data~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~62_combout\ = (\inst6|sample_data[23]~2_combout\ & (((\inst6|Qa_rtl_0|auto_generated|ram_block1a17\) # (\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data[23]~2_combout\ & (\inst6|Ia_rtl_0|auto_generated|ram_block1a17\ & 
-- ((!\inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Ia_rtl_0|auto_generated|ram_block1a17\,
	datab => \inst6|sample_data[23]~2_combout\,
	datac => \inst6|Qa_rtl_0|auto_generated|ram_block1a17\,
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~62_combout\);

-- Location: LCCOMB_X16_Y5_N0
\inst6|sample_data~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|sample_data~63_combout\ = (\inst6|sample_data~62_combout\ & ((\inst6|Qa_rtl_0_bypass\(36)) # ((!\inst6|sample_data[23]~15_combout\)))) # (!\inst6|sample_data~62_combout\ & (((\inst6|Ia_rtl_0_bypass\(36) & \inst6|sample_data[23]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Qa_rtl_0_bypass\(36),
	datab => \inst6|Ia_rtl_0_bypass\(36),
	datac => \inst6|sample_data~62_combout\,
	datad => \inst6|sample_data[23]~15_combout\,
	combout => \inst6|sample_data~63_combout\);

-- Location: DSPMULT_X20_Y2_N0
\inst6|Mult0|auto_generated|mac_mult3\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	aclr => GND,
	ena => \inst6|sample_data[23]~64_combout\,
	dataa => \inst6|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \inst6|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y2_N2
\inst6|Mult0|auto_generated|mac_out4\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y2_N2
\inst6|Mult0|auto_generated|add9_result[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[0]~0_combout\ = (\inst6|Mult0|auto_generated|mac_out4~dataout\ & (\inst6|Mult0|auto_generated|mac_out6~dataout\ $ (VCC))) # (!\inst6|Mult0|auto_generated|mac_out4~dataout\ & 
-- (\inst6|Mult0|auto_generated|mac_out6~dataout\ & VCC))
-- \inst6|Mult0|auto_generated|add9_result[0]~1\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~dataout\ & \inst6|Mult0|auto_generated|mac_out6~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~dataout\,
	datab => \inst6|Mult0|auto_generated|mac_out6~dataout\,
	datad => VCC,
	combout => \inst6|Mult0|auto_generated|add9_result[0]~0_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X19_Y2_N4
\inst6|Mult0|auto_generated|add9_result[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[1]~2_combout\ = (\inst6|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT1\ & (\inst6|Mult0|auto_generated|add9_result[0]~1\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT1\ & (!\inst6|Mult0|auto_generated|add9_result[0]~1\)))) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT1\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[0]~1\)) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\inst6|Mult0|auto_generated|add9_result[0]~1\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[1]~3\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT1\ & !\inst6|Mult0|auto_generated|add9_result[0]~1\)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT1\ 
-- & ((!\inst6|Mult0|auto_generated|add9_result[0]~1\) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datab => \inst6|Mult0|auto_generated|mac_out6~DATAOUT1\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[0]~1\,
	combout => \inst6|Mult0|auto_generated|add9_result[1]~2_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X19_Y2_N6
\inst6|Mult0|auto_generated|add9_result[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[2]~4_combout\ = ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (\inst6|Mult0|auto_generated|mac_out6~DATAOUT2\ $ (!\inst6|Mult0|auto_generated|add9_result[1]~3\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[2]~5\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT2\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT2\) # (!\inst6|Mult0|auto_generated|add9_result[1]~3\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT2\ & (\inst6|Mult0|auto_generated|mac_out6~DATAOUT2\ & !\inst6|Mult0|auto_generated|add9_result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datab => \inst6|Mult0|auto_generated|mac_out6~DATAOUT2\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[1]~3\,
	combout => \inst6|Mult0|auto_generated|add9_result[2]~4_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X19_Y2_N8
\inst6|Mult0|auto_generated|add9_result[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[3]~6_combout\ = (\inst6|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT3\ & (\inst6|Mult0|auto_generated|add9_result[2]~5\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\inst6|Mult0|auto_generated|add9_result[2]~5\)))) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[2]~5\)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\inst6|Mult0|auto_generated|add9_result[2]~5\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[3]~7\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT3\ & (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT3\ & !\inst6|Mult0|auto_generated|add9_result[2]~5\)) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT3\ 
-- & ((!\inst6|Mult0|auto_generated|add9_result[2]~5\) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT3\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[2]~5\,
	combout => \inst6|Mult0|auto_generated|add9_result[3]~6_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X19_Y2_N10
\inst6|Mult0|auto_generated|add9_result[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[4]~8_combout\ = ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT4\ $ (\inst6|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (!\inst6|Mult0|auto_generated|add9_result[3]~7\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[4]~9\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT4\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT4\) # (!\inst6|Mult0|auto_generated|add9_result[3]~7\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT4\ & (\inst6|Mult0|auto_generated|mac_out4~DATAOUT4\ & !\inst6|Mult0|auto_generated|add9_result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT4\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[3]~7\,
	combout => \inst6|Mult0|auto_generated|add9_result[4]~8_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X19_Y2_N12
\inst6|Mult0|auto_generated|add9_result[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[5]~10_combout\ = (\inst6|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT5\ & (\inst6|Mult0|auto_generated|add9_result[4]~9\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\inst6|Mult0|auto_generated|add9_result[4]~9\)))) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[4]~9\)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\inst6|Mult0|auto_generated|add9_result[4]~9\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[5]~11\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT5\ & (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT5\ & !\inst6|Mult0|auto_generated|add9_result[4]~9\)) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT5\ 
-- & ((!\inst6|Mult0|auto_generated|add9_result[4]~9\) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT5\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[4]~9\,
	combout => \inst6|Mult0|auto_generated|add9_result[5]~10_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[5]~11\);

-- Location: LCCOMB_X19_Y2_N14
\inst6|Mult0|auto_generated|add9_result[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[6]~12_combout\ = ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT6\ $ (\inst6|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (!\inst6|Mult0|auto_generated|add9_result[5]~11\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[6]~13\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT6\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT6\) # (!\inst6|Mult0|auto_generated|add9_result[5]~11\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT6\ & (\inst6|Mult0|auto_generated|mac_out4~DATAOUT6\ & !\inst6|Mult0|auto_generated|add9_result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT6\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[5]~11\,
	combout => \inst6|Mult0|auto_generated|add9_result[6]~12_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[6]~13\);

-- Location: LCCOMB_X19_Y2_N16
\inst6|Mult0|auto_generated|add9_result[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[7]~14_combout\ = (\inst6|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT7\ & (\inst6|Mult0|auto_generated|add9_result[6]~13\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\inst6|Mult0|auto_generated|add9_result[6]~13\)))) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[6]~13\)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\inst6|Mult0|auto_generated|add9_result[6]~13\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[7]~15\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT7\ & (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT7\ & !\inst6|Mult0|auto_generated|add9_result[6]~13\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((!\inst6|Mult0|auto_generated|add9_result[6]~13\) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT7\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[6]~13\,
	combout => \inst6|Mult0|auto_generated|add9_result[7]~14_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X19_Y2_N18
\inst6|Mult0|auto_generated|add9_result[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[8]~16_combout\ = ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT8\ $ (\inst6|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (!\inst6|Mult0|auto_generated|add9_result[7]~15\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[8]~17\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT8\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT8\) # (!\inst6|Mult0|auto_generated|add9_result[7]~15\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT8\ & (\inst6|Mult0|auto_generated|mac_out4~DATAOUT8\ & !\inst6|Mult0|auto_generated|add9_result[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT8\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[7]~15\,
	combout => \inst6|Mult0|auto_generated|add9_result[8]~16_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X19_Y2_N20
\inst6|Mult0|auto_generated|add9_result[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[9]~18_combout\ = (\inst6|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT9\ & (\inst6|Mult0|auto_generated|add9_result[8]~17\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\inst6|Mult0|auto_generated|add9_result[8]~17\)))) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT9\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[8]~17\)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\inst6|Mult0|auto_generated|add9_result[8]~17\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[9]~19\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT9\ & (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT9\ & !\inst6|Mult0|auto_generated|add9_result[8]~17\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((!\inst6|Mult0|auto_generated|add9_result[8]~17\) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT9\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[8]~17\,
	combout => \inst6|Mult0|auto_generated|add9_result[9]~18_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[9]~19\);

-- Location: LCCOMB_X19_Y2_N22
\inst6|Mult0|auto_generated|add9_result[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[10]~20_combout\ = ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT10\ $ (\inst6|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (!\inst6|Mult0|auto_generated|add9_result[9]~19\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[10]~21\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT10\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT10\) # (!\inst6|Mult0|auto_generated|add9_result[9]~19\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT10\ & (\inst6|Mult0|auto_generated|mac_out4~DATAOUT10\ & !\inst6|Mult0|auto_generated|add9_result[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT10\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[9]~19\,
	combout => \inst6|Mult0|auto_generated|add9_result[10]~20_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[10]~21\);

-- Location: LCCOMB_X19_Y2_N24
\inst6|Mult0|auto_generated|add9_result[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[11]~22_combout\ = (\inst6|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT11\ & (\inst6|Mult0|auto_generated|add9_result[10]~21\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\inst6|Mult0|auto_generated|add9_result[10]~21\)))) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[10]~21\)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\inst6|Mult0|auto_generated|add9_result[10]~21\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[11]~23\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT11\ & (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT11\ & !\inst6|Mult0|auto_generated|add9_result[10]~21\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((!\inst6|Mult0|auto_generated|add9_result[10]~21\) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT11\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[10]~21\,
	combout => \inst6|Mult0|auto_generated|add9_result[11]~22_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[11]~23\);

-- Location: LCCOMB_X19_Y2_N26
\inst6|Mult0|auto_generated|add9_result[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[12]~24_combout\ = ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (\inst6|Mult0|auto_generated|mac_out6~DATAOUT12\ $ (!\inst6|Mult0|auto_generated|add9_result[11]~23\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[12]~25\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT12\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT12\) # (!\inst6|Mult0|auto_generated|add9_result[11]~23\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT12\ & (\inst6|Mult0|auto_generated|mac_out6~DATAOUT12\ & !\inst6|Mult0|auto_generated|add9_result[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datab => \inst6|Mult0|auto_generated|mac_out6~DATAOUT12\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[11]~23\,
	combout => \inst6|Mult0|auto_generated|add9_result[12]~24_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[12]~25\);

-- Location: LCCOMB_X19_Y2_N28
\inst6|Mult0|auto_generated|add9_result[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[13]~26_combout\ = (\inst6|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT13\ & (\inst6|Mult0|auto_generated|add9_result[12]~25\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT13\ & (!\inst6|Mult0|auto_generated|add9_result[12]~25\)))) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT13\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[12]~25\)) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((\inst6|Mult0|auto_generated|add9_result[12]~25\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[13]~27\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT13\ & (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT13\ & !\inst6|Mult0|auto_generated|add9_result[12]~25\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((!\inst6|Mult0|auto_generated|add9_result[12]~25\) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datab => \inst6|Mult0|auto_generated|mac_out6~DATAOUT13\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[12]~25\,
	combout => \inst6|Mult0|auto_generated|add9_result[13]~26_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[13]~27\);

-- Location: LCCOMB_X19_Y2_N30
\inst6|Mult0|auto_generated|add9_result[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[14]~28_combout\ = ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT14\ $ (\inst6|Mult0|auto_generated|mac_out4~DATAOUT14\ $ (!\inst6|Mult0|auto_generated|add9_result[13]~27\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[14]~29\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT14\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT14\) # (!\inst6|Mult0|auto_generated|add9_result[13]~27\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT14\ & (\inst6|Mult0|auto_generated|mac_out4~DATAOUT14\ & !\inst6|Mult0|auto_generated|add9_result[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT14\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[13]~27\,
	combout => \inst6|Mult0|auto_generated|add9_result[14]~28_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[14]~29\);

-- Location: LCCOMB_X19_Y1_N0
\inst6|Mult0|auto_generated|add9_result[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[15]~30_combout\ = (\inst6|Mult0|auto_generated|mac_out4~DATAOUT15\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT15\ & (\inst6|Mult0|auto_generated|add9_result[14]~29\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT15\ & (!\inst6|Mult0|auto_generated|add9_result[14]~29\)))) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT15\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT15\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[14]~29\)) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\inst6|Mult0|auto_generated|add9_result[14]~29\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[15]~31\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT15\ & (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT15\ & !\inst6|Mult0|auto_generated|add9_result[14]~29\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT15\ & ((!\inst6|Mult0|auto_generated|add9_result[14]~29\) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT15\,
	datab => \inst6|Mult0|auto_generated|mac_out6~DATAOUT15\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[14]~29\,
	combout => \inst6|Mult0|auto_generated|add9_result[15]~30_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[15]~31\);

-- Location: LCCOMB_X19_Y1_N2
\inst6|Mult0|auto_generated|add9_result[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[16]~32_combout\ = ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT16\ $ (\inst6|Mult0|auto_generated|mac_out6~DATAOUT16\ $ (!\inst6|Mult0|auto_generated|add9_result[15]~31\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[16]~33\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT16\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT16\) # (!\inst6|Mult0|auto_generated|add9_result[15]~31\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT16\ & (\inst6|Mult0|auto_generated|mac_out6~DATAOUT16\ & !\inst6|Mult0|auto_generated|add9_result[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT16\,
	datab => \inst6|Mult0|auto_generated|mac_out6~DATAOUT16\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[15]~31\,
	combout => \inst6|Mult0|auto_generated|add9_result[16]~32_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[16]~33\);

-- Location: LCCOMB_X19_Y1_N4
\inst6|Mult0|auto_generated|add9_result[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[17]~34_combout\ = (\inst6|Mult0|auto_generated|mac_out6~DATAOUT17\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT17\ & (\inst6|Mult0|auto_generated|add9_result[16]~33\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT17\ & (!\inst6|Mult0|auto_generated|add9_result[16]~33\)))) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT17\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT17\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[16]~33\)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\inst6|Mult0|auto_generated|add9_result[16]~33\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[17]~35\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT17\ & (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT17\ & !\inst6|Mult0|auto_generated|add9_result[16]~33\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT17\ & ((!\inst6|Mult0|auto_generated|add9_result[16]~33\) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT17\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT17\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[16]~33\,
	combout => \inst6|Mult0|auto_generated|add9_result[17]~34_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[17]~35\);

-- Location: LCCOMB_X19_Y1_N6
\inst6|Mult0|auto_generated|add9_result[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[18]~36_combout\ = ((\inst6|Mult0|auto_generated|mac_out8~dataout\ $ (\inst6|Mult0|auto_generated|mac_out6~DATAOUT18\ $ (!\inst6|Mult0|auto_generated|add9_result[17]~35\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[18]~37\ = CARRY((\inst6|Mult0|auto_generated|mac_out8~dataout\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT18\) # (!\inst6|Mult0|auto_generated|add9_result[17]~35\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out8~dataout\ & (\inst6|Mult0|auto_generated|mac_out6~DATAOUT18\ & !\inst6|Mult0|auto_generated|add9_result[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out8~dataout\,
	datab => \inst6|Mult0|auto_generated|mac_out6~DATAOUT18\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[17]~35\,
	combout => \inst6|Mult0|auto_generated|add9_result[18]~36_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[18]~37\);

-- Location: LCCOMB_X19_Y1_N8
\inst6|Mult0|auto_generated|add9_result[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[19]~38_combout\ = (\inst6|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT19\ & (\inst6|Mult0|auto_generated|add9_result[18]~37\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT19\ & (!\inst6|Mult0|auto_generated|add9_result[18]~37\)))) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT19\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[18]~37\)) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((\inst6|Mult0|auto_generated|add9_result[18]~37\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[19]~39\ = CARRY((\inst6|Mult0|auto_generated|mac_out8~DATAOUT1\ & (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT19\ & !\inst6|Mult0|auto_generated|add9_result[18]~37\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((!\inst6|Mult0|auto_generated|add9_result[18]~37\) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out8~DATAOUT1\,
	datab => \inst6|Mult0|auto_generated|mac_out6~DATAOUT19\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[18]~37\,
	combout => \inst6|Mult0|auto_generated|add9_result[19]~38_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[19]~39\);

-- Location: LCCOMB_X19_Y1_N10
\inst6|Mult0|auto_generated|add9_result[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[20]~40_combout\ = ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT20\ $ (\inst6|Mult0|auto_generated|mac_out8~DATAOUT2\ $ (!\inst6|Mult0|auto_generated|add9_result[19]~39\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[20]~41\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT20\ & ((\inst6|Mult0|auto_generated|mac_out8~DATAOUT2\) # (!\inst6|Mult0|auto_generated|add9_result[19]~39\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT20\ & (\inst6|Mult0|auto_generated|mac_out8~DATAOUT2\ & !\inst6|Mult0|auto_generated|add9_result[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT20\,
	datab => \inst6|Mult0|auto_generated|mac_out8~DATAOUT2\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[19]~39\,
	combout => \inst6|Mult0|auto_generated|add9_result[20]~40_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[20]~41\);

-- Location: LCCOMB_X19_Y1_N12
\inst6|Mult0|auto_generated|add9_result[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[21]~42_combout\ = (\inst6|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT21\ & (\inst6|Mult0|auto_generated|add9_result[20]~41\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT21\ & (!\inst6|Mult0|auto_generated|add9_result[20]~41\)))) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT21\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[20]~41\)) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((\inst6|Mult0|auto_generated|add9_result[20]~41\) # (GND)))))
-- \inst6|Mult0|auto_generated|add9_result[21]~43\ = CARRY((\inst6|Mult0|auto_generated|mac_out8~DATAOUT3\ & (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT21\ & !\inst6|Mult0|auto_generated|add9_result[20]~41\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((!\inst6|Mult0|auto_generated|add9_result[20]~41\) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out8~DATAOUT3\,
	datab => \inst6|Mult0|auto_generated|mac_out6~DATAOUT21\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[20]~41\,
	combout => \inst6|Mult0|auto_generated|add9_result[21]~42_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[21]~43\);

-- Location: LCCOMB_X19_Y1_N14
\inst6|Mult0|auto_generated|add9_result[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[22]~44_combout\ = ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT22\ $ (\inst6|Mult0|auto_generated|mac_out8~DATAOUT4\ $ (!\inst6|Mult0|auto_generated|add9_result[21]~43\)))) # (GND)
-- \inst6|Mult0|auto_generated|add9_result[22]~45\ = CARRY((\inst6|Mult0|auto_generated|mac_out6~DATAOUT22\ & ((\inst6|Mult0|auto_generated|mac_out8~DATAOUT4\) # (!\inst6|Mult0|auto_generated|add9_result[21]~43\))) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT22\ & (\inst6|Mult0|auto_generated|mac_out8~DATAOUT4\ & !\inst6|Mult0|auto_generated|add9_result[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out6~DATAOUT22\,
	datab => \inst6|Mult0|auto_generated|mac_out8~DATAOUT4\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[21]~43\,
	combout => \inst6|Mult0|auto_generated|add9_result[22]~44_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[22]~45\);

-- Location: LCCOMB_X19_Y1_N16
\inst6|Mult0|auto_generated|add9_result[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[23]~46_combout\ = (\inst6|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT23\ & (!\inst6|Mult0|auto_generated|add9_result[22]~45\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT23\ & (\inst6|Mult0|auto_generated|add9_result[22]~45\ & VCC)))) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT23\ & 
-- ((\inst6|Mult0|auto_generated|add9_result[22]~45\) # (GND))) # (!\inst6|Mult0|auto_generated|mac_out6~DATAOUT23\ & (!\inst6|Mult0|auto_generated|add9_result[22]~45\))))
-- \inst6|Mult0|auto_generated|add9_result[23]~47\ = CARRY((\inst6|Mult0|auto_generated|mac_out8~DATAOUT5\ & (\inst6|Mult0|auto_generated|mac_out6~DATAOUT23\ & !\inst6|Mult0|auto_generated|add9_result[22]~45\)) # 
-- (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\inst6|Mult0|auto_generated|mac_out6~DATAOUT23\) # (!\inst6|Mult0|auto_generated|add9_result[22]~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out8~DATAOUT5\,
	datab => \inst6|Mult0|auto_generated|mac_out6~DATAOUT23\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[22]~45\,
	combout => \inst6|Mult0|auto_generated|add9_result[23]~46_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[23]~47\);

-- Location: LCCOMB_X19_Y1_N18
\inst6|Mult0|auto_generated|add9_result[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[24]~48_combout\ = (\inst6|Mult0|auto_generated|mac_out8~DATAOUT6\ & (\inst6|Mult0|auto_generated|add9_result[23]~47\ $ (GND))) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT6\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[23]~47\ & VCC))
-- \inst6|Mult0|auto_generated|add9_result[24]~49\ = CARRY((\inst6|Mult0|auto_generated|mac_out8~DATAOUT6\ & !\inst6|Mult0|auto_generated|add9_result[23]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out8~DATAOUT6\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[23]~47\,
	combout => \inst6|Mult0|auto_generated|add9_result[24]~48_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[24]~49\);

-- Location: LCCOMB_X19_Y1_N20
\inst6|Mult0|auto_generated|add9_result[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[25]~50_combout\ = (\inst6|Mult0|auto_generated|mac_out8~DATAOUT7\ & (!\inst6|Mult0|auto_generated|add9_result[24]~49\)) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT7\ & 
-- ((\inst6|Mult0|auto_generated|add9_result[24]~49\) # (GND)))
-- \inst6|Mult0|auto_generated|add9_result[25]~51\ = CARRY((!\inst6|Mult0|auto_generated|add9_result[24]~49\) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult0|auto_generated|mac_out8~DATAOUT7\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[24]~49\,
	combout => \inst6|Mult0|auto_generated|add9_result[25]~50_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[25]~51\);

-- Location: LCCOMB_X19_Y1_N22
\inst6|Mult0|auto_generated|add9_result[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[26]~52_combout\ = (\inst6|Mult0|auto_generated|mac_out8~DATAOUT8\ & (\inst6|Mult0|auto_generated|add9_result[25]~51\ $ (GND))) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT8\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[25]~51\ & VCC))
-- \inst6|Mult0|auto_generated|add9_result[26]~53\ = CARRY((\inst6|Mult0|auto_generated|mac_out8~DATAOUT8\ & !\inst6|Mult0|auto_generated|add9_result[25]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out8~DATAOUT8\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[25]~51\,
	combout => \inst6|Mult0|auto_generated|add9_result[26]~52_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[26]~53\);

-- Location: LCCOMB_X19_Y1_N24
\inst6|Mult0|auto_generated|add9_result[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[27]~54_combout\ = (\inst6|Mult0|auto_generated|mac_out8~DATAOUT9\ & (!\inst6|Mult0|auto_generated|add9_result[26]~53\)) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT9\ & 
-- ((\inst6|Mult0|auto_generated|add9_result[26]~53\) # (GND)))
-- \inst6|Mult0|auto_generated|add9_result[27]~55\ = CARRY((!\inst6|Mult0|auto_generated|add9_result[26]~53\) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out8~DATAOUT9\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[26]~53\,
	combout => \inst6|Mult0|auto_generated|add9_result[27]~54_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[27]~55\);

-- Location: LCCOMB_X19_Y1_N26
\inst6|Mult0|auto_generated|add9_result[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[28]~56_combout\ = (\inst6|Mult0|auto_generated|mac_out8~DATAOUT10\ & (\inst6|Mult0|auto_generated|add9_result[27]~55\ $ (GND))) # (!\inst6|Mult0|auto_generated|mac_out8~DATAOUT10\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[27]~55\ & VCC))
-- \inst6|Mult0|auto_generated|add9_result[28]~57\ = CARRY((\inst6|Mult0|auto_generated|mac_out8~DATAOUT10\ & !\inst6|Mult0|auto_generated|add9_result[27]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult0|auto_generated|mac_out8~DATAOUT10\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|add9_result[27]~55\,
	combout => \inst6|Mult0|auto_generated|add9_result[28]~56_combout\,
	cout => \inst6|Mult0|auto_generated|add9_result[28]~57\);

-- Location: LCCOMB_X19_Y1_N28
\inst6|Mult0|auto_generated|add9_result[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|add9_result[29]~58_combout\ = \inst6|Mult0|auto_generated|add9_result[28]~57\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst6|Mult0|auto_generated|add9_result[28]~57\,
	combout => \inst6|Mult0|auto_generated|add9_result[29]~58_combout\);

-- Location: DSPMULT_X20_Y3_N0
\inst6|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	aclr => GND,
	ena => \inst6|sample_data[23]~64_combout\,
	dataa => \inst6|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst6|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y3_N2
\inst6|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst6|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X18_Y2_N2
\inst6|Mult0|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~0_combout\ = (\inst6|Mult0|auto_generated|add9_result[0]~0_combout\ & (\inst6|Mult0|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\inst6|Mult0|auto_generated|add9_result[0]~0_combout\ & 
-- (\inst6|Mult0|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \inst6|Mult0|auto_generated|op_1~1\ = CARRY((\inst6|Mult0|auto_generated|add9_result[0]~0_combout\ & \inst6|Mult0|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[0]~0_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \inst6|Mult0|auto_generated|op_1~0_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X18_Y2_N4
\inst6|Mult0|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~2_combout\ = (\inst6|Mult0|auto_generated|add9_result[1]~2_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT19\ & (\inst6|Mult0|auto_generated|op_1~1\ & VCC)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- (!\inst6|Mult0|auto_generated|op_1~1\)))) # (!\inst6|Mult0|auto_generated|add9_result[1]~2_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\inst6|Mult0|auto_generated|op_1~1\)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- ((\inst6|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~3\ = CARRY((\inst6|Mult0|auto_generated|add9_result[1]~2_combout\ & (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT19\ & !\inst6|Mult0|auto_generated|op_1~1\)) # (!\inst6|Mult0|auto_generated|add9_result[1]~2_combout\ & 
-- ((!\inst6|Mult0|auto_generated|op_1~1\) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[1]~2_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~1\,
	combout => \inst6|Mult0|auto_generated|op_1~2_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X18_Y2_N6
\inst6|Mult0|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~4_combout\ = ((\inst6|Mult0|auto_generated|add9_result[2]~4_combout\ $ (\inst6|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (!\inst6|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~5\ = CARRY((\inst6|Mult0|auto_generated|add9_result[2]~4_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT20\) # (!\inst6|Mult0|auto_generated|op_1~3\))) # (!\inst6|Mult0|auto_generated|add9_result[2]~4_combout\ & 
-- (\inst6|Mult0|auto_generated|mac_out2~DATAOUT20\ & !\inst6|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[2]~4_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~3\,
	combout => \inst6|Mult0|auto_generated|op_1~4_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X18_Y2_N8
\inst6|Mult0|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~6_combout\ = (\inst6|Mult0|auto_generated|add9_result[3]~6_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT21\ & (\inst6|Mult0|auto_generated|op_1~5\ & VCC)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- (!\inst6|Mult0|auto_generated|op_1~5\)))) # (!\inst6|Mult0|auto_generated|add9_result[3]~6_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\inst6|Mult0|auto_generated|op_1~5\)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- ((\inst6|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~7\ = CARRY((\inst6|Mult0|auto_generated|add9_result[3]~6_combout\ & (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\inst6|Mult0|auto_generated|op_1~5\)) # (!\inst6|Mult0|auto_generated|add9_result[3]~6_combout\ & 
-- ((!\inst6|Mult0|auto_generated|op_1~5\) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[3]~6_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~5\,
	combout => \inst6|Mult0|auto_generated|op_1~6_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X18_Y2_N10
\inst6|Mult0|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~8_combout\ = ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (\inst6|Mult0|auto_generated|add9_result[4]~8_combout\ $ (!\inst6|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~9\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\inst6|Mult0|auto_generated|add9_result[4]~8_combout\) # (!\inst6|Mult0|auto_generated|op_1~7\))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT22\ & 
-- (\inst6|Mult0|auto_generated|add9_result[4]~8_combout\ & !\inst6|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \inst6|Mult0|auto_generated|add9_result[4]~8_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~7\,
	combout => \inst6|Mult0|auto_generated|op_1~8_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X18_Y2_N12
\inst6|Mult0|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~10_combout\ = (\inst6|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\inst6|Mult0|auto_generated|add9_result[5]~10_combout\ & (\inst6|Mult0|auto_generated|op_1~9\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|add9_result[5]~10_combout\ & (!\inst6|Mult0|auto_generated|op_1~9\)))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\inst6|Mult0|auto_generated|add9_result[5]~10_combout\ & (!\inst6|Mult0|auto_generated|op_1~9\)) # 
-- (!\inst6|Mult0|auto_generated|add9_result[5]~10_combout\ & ((\inst6|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~11\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\inst6|Mult0|auto_generated|add9_result[5]~10_combout\ & !\inst6|Mult0|auto_generated|op_1~9\)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- ((!\inst6|Mult0|auto_generated|op_1~9\) # (!\inst6|Mult0|auto_generated|add9_result[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \inst6|Mult0|auto_generated|add9_result[5]~10_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~9\,
	combout => \inst6|Mult0|auto_generated|op_1~10_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X18_Y2_N14
\inst6|Mult0|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~12_combout\ = ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\inst6|Mult0|auto_generated|add9_result[6]~12_combout\ $ (!\inst6|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~13\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\inst6|Mult0|auto_generated|add9_result[6]~12_combout\) # (!\inst6|Mult0|auto_generated|op_1~11\))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT24\ & 
-- (\inst6|Mult0|auto_generated|add9_result[6]~12_combout\ & !\inst6|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \inst6|Mult0|auto_generated|add9_result[6]~12_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~11\,
	combout => \inst6|Mult0|auto_generated|op_1~12_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X18_Y2_N16
\inst6|Mult0|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~14_combout\ = (\inst6|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\inst6|Mult0|auto_generated|add9_result[7]~14_combout\ & (\inst6|Mult0|auto_generated|op_1~13\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|add9_result[7]~14_combout\ & (!\inst6|Mult0|auto_generated|op_1~13\)))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\inst6|Mult0|auto_generated|add9_result[7]~14_combout\ & (!\inst6|Mult0|auto_generated|op_1~13\)) 
-- # (!\inst6|Mult0|auto_generated|add9_result[7]~14_combout\ & ((\inst6|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~15\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\inst6|Mult0|auto_generated|add9_result[7]~14_combout\ & !\inst6|Mult0|auto_generated|op_1~13\)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- ((!\inst6|Mult0|auto_generated|op_1~13\) # (!\inst6|Mult0|auto_generated|add9_result[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \inst6|Mult0|auto_generated|add9_result[7]~14_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~13\,
	combout => \inst6|Mult0|auto_generated|op_1~14_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X18_Y2_N18
\inst6|Mult0|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~16_combout\ = ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\inst6|Mult0|auto_generated|add9_result[8]~16_combout\ $ (!\inst6|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~17\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\inst6|Mult0|auto_generated|add9_result[8]~16_combout\) # (!\inst6|Mult0|auto_generated|op_1~15\))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT26\ & 
-- (\inst6|Mult0|auto_generated|add9_result[8]~16_combout\ & !\inst6|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \inst6|Mult0|auto_generated|add9_result[8]~16_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~15\,
	combout => \inst6|Mult0|auto_generated|op_1~16_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X18_Y2_N20
\inst6|Mult0|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~18_combout\ = (\inst6|Mult0|auto_generated|add9_result[9]~18_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT27\ & (\inst6|Mult0|auto_generated|op_1~17\ & VCC)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT27\ 
-- & (!\inst6|Mult0|auto_generated|op_1~17\)))) # (!\inst6|Mult0|auto_generated|add9_result[9]~18_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\inst6|Mult0|auto_generated|op_1~17\)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT27\ & 
-- ((\inst6|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~19\ = CARRY((\inst6|Mult0|auto_generated|add9_result[9]~18_combout\ & (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT27\ & !\inst6|Mult0|auto_generated|op_1~17\)) # (!\inst6|Mult0|auto_generated|add9_result[9]~18_combout\ & 
-- ((!\inst6|Mult0|auto_generated|op_1~17\) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[9]~18_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~17\,
	combout => \inst6|Mult0|auto_generated|op_1~18_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X18_Y2_N22
\inst6|Mult0|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~20_combout\ = ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (\inst6|Mult0|auto_generated|add9_result[10]~20_combout\ $ (!\inst6|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~21\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT28\ & ((\inst6|Mult0|auto_generated|add9_result[10]~20_combout\) # (!\inst6|Mult0|auto_generated|op_1~19\))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT28\ & 
-- (\inst6|Mult0|auto_generated|add9_result[10]~20_combout\ & !\inst6|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \inst6|Mult0|auto_generated|add9_result[10]~20_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~19\,
	combout => \inst6|Mult0|auto_generated|op_1~20_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X18_Y2_N24
\inst6|Mult0|auto_generated|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~22_combout\ = (\inst6|Mult0|auto_generated|add9_result[11]~22_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT29\ & (\inst6|Mult0|auto_generated|op_1~21\ & VCC)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT29\ 
-- & (!\inst6|Mult0|auto_generated|op_1~21\)))) # (!\inst6|Mult0|auto_generated|add9_result[11]~22_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\inst6|Mult0|auto_generated|op_1~21\)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT29\ & 
-- ((\inst6|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~23\ = CARRY((\inst6|Mult0|auto_generated|add9_result[11]~22_combout\ & (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT29\ & !\inst6|Mult0|auto_generated|op_1~21\)) # (!\inst6|Mult0|auto_generated|add9_result[11]~22_combout\ 
-- & ((!\inst6|Mult0|auto_generated|op_1~21\) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[11]~22_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~21\,
	combout => \inst6|Mult0|auto_generated|op_1~22_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X18_Y2_N26
\inst6|Mult0|auto_generated|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~24_combout\ = ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (\inst6|Mult0|auto_generated|add9_result[12]~24_combout\ $ (!\inst6|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~25\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT30\ & ((\inst6|Mult0|auto_generated|add9_result[12]~24_combout\) # (!\inst6|Mult0|auto_generated|op_1~23\))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT30\ & 
-- (\inst6|Mult0|auto_generated|add9_result[12]~24_combout\ & !\inst6|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \inst6|Mult0|auto_generated|add9_result[12]~24_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~23\,
	combout => \inst6|Mult0|auto_generated|op_1~24_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X18_Y2_N28
\inst6|Mult0|auto_generated|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~26_combout\ = (\inst6|Mult0|auto_generated|add9_result[13]~26_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT31\ & (\inst6|Mult0|auto_generated|op_1~25\ & VCC)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT31\ 
-- & (!\inst6|Mult0|auto_generated|op_1~25\)))) # (!\inst6|Mult0|auto_generated|add9_result[13]~26_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\inst6|Mult0|auto_generated|op_1~25\)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT31\ & 
-- ((\inst6|Mult0|auto_generated|op_1~25\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~27\ = CARRY((\inst6|Mult0|auto_generated|add9_result[13]~26_combout\ & (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT31\ & !\inst6|Mult0|auto_generated|op_1~25\)) # (!\inst6|Mult0|auto_generated|add9_result[13]~26_combout\ 
-- & ((!\inst6|Mult0|auto_generated|op_1~25\) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[13]~26_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~25\,
	combout => \inst6|Mult0|auto_generated|op_1~26_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~27\);

-- Location: LCCOMB_X18_Y2_N30
\inst6|Mult0|auto_generated|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~28_combout\ = ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT32\ $ (\inst6|Mult0|auto_generated|add9_result[14]~28_combout\ $ (!\inst6|Mult0|auto_generated|op_1~27\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~29\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT32\ & ((\inst6|Mult0|auto_generated|add9_result[14]~28_combout\) # (!\inst6|Mult0|auto_generated|op_1~27\))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT32\ & 
-- (\inst6|Mult0|auto_generated|add9_result[14]~28_combout\ & !\inst6|Mult0|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT32\,
	datab => \inst6|Mult0|auto_generated|add9_result[14]~28_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~27\,
	combout => \inst6|Mult0|auto_generated|op_1~28_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~29\);

-- Location: LCCOMB_X18_Y1_N0
\inst6|Mult0|auto_generated|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~30_combout\ = (\inst6|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\inst6|Mult0|auto_generated|add9_result[15]~30_combout\ & (\inst6|Mult0|auto_generated|op_1~29\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|add9_result[15]~30_combout\ & (!\inst6|Mult0|auto_generated|op_1~29\)))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\inst6|Mult0|auto_generated|add9_result[15]~30_combout\ & 
-- (!\inst6|Mult0|auto_generated|op_1~29\)) # (!\inst6|Mult0|auto_generated|add9_result[15]~30_combout\ & ((\inst6|Mult0|auto_generated|op_1~29\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~31\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT33\ & (!\inst6|Mult0|auto_generated|add9_result[15]~30_combout\ & !\inst6|Mult0|auto_generated|op_1~29\)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT33\ & 
-- ((!\inst6|Mult0|auto_generated|op_1~29\) # (!\inst6|Mult0|auto_generated|add9_result[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT33\,
	datab => \inst6|Mult0|auto_generated|add9_result[15]~30_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~29\,
	combout => \inst6|Mult0|auto_generated|op_1~30_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~31\);

-- Location: LCCOMB_X18_Y1_N2
\inst6|Mult0|auto_generated|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~32_combout\ = ((\inst6|Mult0|auto_generated|add9_result[16]~32_combout\ $ (\inst6|Mult0|auto_generated|mac_out2~DATAOUT34\ $ (!\inst6|Mult0|auto_generated|op_1~31\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~33\ = CARRY((\inst6|Mult0|auto_generated|add9_result[16]~32_combout\ & ((\inst6|Mult0|auto_generated|mac_out2~DATAOUT34\) # (!\inst6|Mult0|auto_generated|op_1~31\))) # 
-- (!\inst6|Mult0|auto_generated|add9_result[16]~32_combout\ & (\inst6|Mult0|auto_generated|mac_out2~DATAOUT34\ & !\inst6|Mult0|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[16]~32_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out2~DATAOUT34\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~31\,
	combout => \inst6|Mult0|auto_generated|op_1~32_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~33\);

-- Location: LCCOMB_X18_Y1_N4
\inst6|Mult0|auto_generated|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~34_combout\ = (\inst6|Mult0|auto_generated|mac_out2~DATAOUT35\ & ((\inst6|Mult0|auto_generated|add9_result[17]~34_combout\ & (\inst6|Mult0|auto_generated|op_1~33\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|add9_result[17]~34_combout\ & (!\inst6|Mult0|auto_generated|op_1~33\)))) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT35\ & ((\inst6|Mult0|auto_generated|add9_result[17]~34_combout\ & 
-- (!\inst6|Mult0|auto_generated|op_1~33\)) # (!\inst6|Mult0|auto_generated|add9_result[17]~34_combout\ & ((\inst6|Mult0|auto_generated|op_1~33\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~35\ = CARRY((\inst6|Mult0|auto_generated|mac_out2~DATAOUT35\ & (!\inst6|Mult0|auto_generated|add9_result[17]~34_combout\ & !\inst6|Mult0|auto_generated|op_1~33\)) # (!\inst6|Mult0|auto_generated|mac_out2~DATAOUT35\ & 
-- ((!\inst6|Mult0|auto_generated|op_1~33\) # (!\inst6|Mult0|auto_generated|add9_result[17]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out2~DATAOUT35\,
	datab => \inst6|Mult0|auto_generated|add9_result[17]~34_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~33\,
	combout => \inst6|Mult0|auto_generated|op_1~34_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~35\);

-- Location: LCCOMB_X18_Y1_N6
\inst6|Mult0|auto_generated|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~36_combout\ = ((\inst6|Mult0|auto_generated|add9_result[18]~36_combout\ $ (\inst6|Mult0|auto_generated|mac_out4~DATAOUT18\ $ (!\inst6|Mult0|auto_generated|op_1~35\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~37\ = CARRY((\inst6|Mult0|auto_generated|add9_result[18]~36_combout\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT18\) # (!\inst6|Mult0|auto_generated|op_1~35\))) # 
-- (!\inst6|Mult0|auto_generated|add9_result[18]~36_combout\ & (\inst6|Mult0|auto_generated|mac_out4~DATAOUT18\ & !\inst6|Mult0|auto_generated|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[18]~36_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT18\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~35\,
	combout => \inst6|Mult0|auto_generated|op_1~36_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~37\);

-- Location: LCCOMB_X18_Y1_N8
\inst6|Mult0|auto_generated|op_1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~38_combout\ = (\inst6|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((\inst6|Mult0|auto_generated|add9_result[19]~38_combout\ & (\inst6|Mult0|auto_generated|op_1~37\ & VCC)) # 
-- (!\inst6|Mult0|auto_generated|add9_result[19]~38_combout\ & (!\inst6|Mult0|auto_generated|op_1~37\)))) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((\inst6|Mult0|auto_generated|add9_result[19]~38_combout\ & 
-- (!\inst6|Mult0|auto_generated|op_1~37\)) # (!\inst6|Mult0|auto_generated|add9_result[19]~38_combout\ & ((\inst6|Mult0|auto_generated|op_1~37\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~39\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT19\ & (!\inst6|Mult0|auto_generated|add9_result[19]~38_combout\ & !\inst6|Mult0|auto_generated|op_1~37\)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT19\ & 
-- ((!\inst6|Mult0|auto_generated|op_1~37\) # (!\inst6|Mult0|auto_generated|add9_result[19]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT19\,
	datab => \inst6|Mult0|auto_generated|add9_result[19]~38_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~37\,
	combout => \inst6|Mult0|auto_generated|op_1~38_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~39\);

-- Location: LCCOMB_X18_Y1_N10
\inst6|Mult0|auto_generated|op_1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~40_combout\ = ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT20\ $ (\inst6|Mult0|auto_generated|add9_result[20]~40_combout\ $ (!\inst6|Mult0|auto_generated|op_1~39\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~41\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT20\ & ((\inst6|Mult0|auto_generated|add9_result[20]~40_combout\) # (!\inst6|Mult0|auto_generated|op_1~39\))) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT20\ & 
-- (\inst6|Mult0|auto_generated|add9_result[20]~40_combout\ & !\inst6|Mult0|auto_generated|op_1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT20\,
	datab => \inst6|Mult0|auto_generated|add9_result[20]~40_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~39\,
	combout => \inst6|Mult0|auto_generated|op_1~40_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~41\);

-- Location: LCCOMB_X18_Y1_N12
\inst6|Mult0|auto_generated|op_1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~42_combout\ = (\inst6|Mult0|auto_generated|add9_result[21]~42_combout\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT21\ & (\inst6|Mult0|auto_generated|op_1~41\ & VCC)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT21\ 
-- & (!\inst6|Mult0|auto_generated|op_1~41\)))) # (!\inst6|Mult0|auto_generated|add9_result[21]~42_combout\ & ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT21\ & (!\inst6|Mult0|auto_generated|op_1~41\)) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT21\ & 
-- ((\inst6|Mult0|auto_generated|op_1~41\) # (GND)))))
-- \inst6|Mult0|auto_generated|op_1~43\ = CARRY((\inst6|Mult0|auto_generated|add9_result[21]~42_combout\ & (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT21\ & !\inst6|Mult0|auto_generated|op_1~41\)) # (!\inst6|Mult0|auto_generated|add9_result[21]~42_combout\ 
-- & ((!\inst6|Mult0|auto_generated|op_1~41\) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[21]~42_combout\,
	datab => \inst6|Mult0|auto_generated|mac_out4~DATAOUT21\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~41\,
	combout => \inst6|Mult0|auto_generated|op_1~42_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~43\);

-- Location: LCCOMB_X18_Y1_N14
\inst6|Mult0|auto_generated|op_1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~44_combout\ = ((\inst6|Mult0|auto_generated|mac_out4~DATAOUT22\ $ (\inst6|Mult0|auto_generated|add9_result[22]~44_combout\ $ (!\inst6|Mult0|auto_generated|op_1~43\)))) # (GND)
-- \inst6|Mult0|auto_generated|op_1~45\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT22\ & ((\inst6|Mult0|auto_generated|add9_result[22]~44_combout\) # (!\inst6|Mult0|auto_generated|op_1~43\))) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT22\ & 
-- (\inst6|Mult0|auto_generated|add9_result[22]~44_combout\ & !\inst6|Mult0|auto_generated|op_1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT22\,
	datab => \inst6|Mult0|auto_generated|add9_result[22]~44_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~43\,
	combout => \inst6|Mult0|auto_generated|op_1~44_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~45\);

-- Location: LCCOMB_X18_Y1_N16
\inst6|Mult0|auto_generated|op_1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~46_combout\ = (\inst6|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((\inst6|Mult0|auto_generated|add9_result[23]~46_combout\ & (!\inst6|Mult0|auto_generated|op_1~45\)) # 
-- (!\inst6|Mult0|auto_generated|add9_result[23]~46_combout\ & ((\inst6|Mult0|auto_generated|op_1~45\) # (GND))))) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((\inst6|Mult0|auto_generated|add9_result[23]~46_combout\ & 
-- (\inst6|Mult0|auto_generated|op_1~45\ & VCC)) # (!\inst6|Mult0|auto_generated|add9_result[23]~46_combout\ & (!\inst6|Mult0|auto_generated|op_1~45\))))
-- \inst6|Mult0|auto_generated|op_1~47\ = CARRY((\inst6|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((!\inst6|Mult0|auto_generated|op_1~45\) # (!\inst6|Mult0|auto_generated|add9_result[23]~46_combout\))) # (!\inst6|Mult0|auto_generated|mac_out4~DATAOUT23\ & 
-- (!\inst6|Mult0|auto_generated|add9_result[23]~46_combout\ & !\inst6|Mult0|auto_generated|op_1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out4~DATAOUT23\,
	datab => \inst6|Mult0|auto_generated|add9_result[23]~46_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~45\,
	combout => \inst6|Mult0|auto_generated|op_1~46_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~47\);

-- Location: LCCOMB_X18_Y1_N18
\inst6|Mult0|auto_generated|op_1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~48_combout\ = (\inst6|Mult0|auto_generated|add9_result[24]~48_combout\ & ((GND) # (!\inst6|Mult0|auto_generated|op_1~47\))) # (!\inst6|Mult0|auto_generated|add9_result[24]~48_combout\ & 
-- (\inst6|Mult0|auto_generated|op_1~47\ $ (GND)))
-- \inst6|Mult0|auto_generated|op_1~49\ = CARRY((\inst6|Mult0|auto_generated|add9_result[24]~48_combout\) # (!\inst6|Mult0|auto_generated|op_1~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult0|auto_generated|add9_result[24]~48_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~47\,
	combout => \inst6|Mult0|auto_generated|op_1~48_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~49\);

-- Location: LCCOMB_X18_Y1_N20
\inst6|Mult0|auto_generated|op_1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~50_combout\ = (\inst6|Mult0|auto_generated|add9_result[25]~50_combout\ & (\inst6|Mult0|auto_generated|op_1~49\ & VCC)) # (!\inst6|Mult0|auto_generated|add9_result[25]~50_combout\ & (!\inst6|Mult0|auto_generated|op_1~49\))
-- \inst6|Mult0|auto_generated|op_1~51\ = CARRY((!\inst6|Mult0|auto_generated|add9_result[25]~50_combout\ & !\inst6|Mult0|auto_generated|op_1~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|add9_result[25]~50_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~49\,
	combout => \inst6|Mult0|auto_generated|op_1~50_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~51\);

-- Location: LCCOMB_X18_Y1_N22
\inst6|Mult0|auto_generated|op_1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~52_combout\ = (\inst6|Mult0|auto_generated|add9_result[26]~52_combout\ & ((GND) # (!\inst6|Mult0|auto_generated|op_1~51\))) # (!\inst6|Mult0|auto_generated|add9_result[26]~52_combout\ & 
-- (\inst6|Mult0|auto_generated|op_1~51\ $ (GND)))
-- \inst6|Mult0|auto_generated|op_1~53\ = CARRY((\inst6|Mult0|auto_generated|add9_result[26]~52_combout\) # (!\inst6|Mult0|auto_generated|op_1~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult0|auto_generated|add9_result[26]~52_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~51\,
	combout => \inst6|Mult0|auto_generated|op_1~52_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~53\);

-- Location: LCCOMB_X18_Y1_N24
\inst6|Mult0|auto_generated|op_1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~54_combout\ = (\inst6|Mult0|auto_generated|add9_result[27]~54_combout\ & (\inst6|Mult0|auto_generated|op_1~53\ & VCC)) # (!\inst6|Mult0|auto_generated|add9_result[27]~54_combout\ & (!\inst6|Mult0|auto_generated|op_1~53\))
-- \inst6|Mult0|auto_generated|op_1~55\ = CARRY((!\inst6|Mult0|auto_generated|add9_result[27]~54_combout\ & !\inst6|Mult0|auto_generated|op_1~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult0|auto_generated|add9_result[27]~54_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~53\,
	combout => \inst6|Mult0|auto_generated|op_1~54_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~55\);

-- Location: LCCOMB_X18_Y1_N26
\inst6|Mult0|auto_generated|op_1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~56_combout\ = (\inst6|Mult0|auto_generated|add9_result[28]~56_combout\ & ((GND) # (!\inst6|Mult0|auto_generated|op_1~55\))) # (!\inst6|Mult0|auto_generated|add9_result[28]~56_combout\ & 
-- (\inst6|Mult0|auto_generated|op_1~55\ $ (GND)))
-- \inst6|Mult0|auto_generated|op_1~57\ = CARRY((\inst6|Mult0|auto_generated|add9_result[28]~56_combout\) # (!\inst6|Mult0|auto_generated|op_1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Mult0|auto_generated|add9_result[28]~56_combout\,
	datad => VCC,
	cin => \inst6|Mult0|auto_generated|op_1~55\,
	combout => \inst6|Mult0|auto_generated|op_1~56_combout\,
	cout => \inst6|Mult0|auto_generated|op_1~57\);

-- Location: LCCOMB_X18_Y1_N28
\inst6|Mult0|auto_generated|op_1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Mult0|auto_generated|op_1~58_combout\ = \inst6|Mult0|auto_generated|mac_out8~DATAOUT11\ $ (\inst6|Mult0|auto_generated|op_1~57\ $ (!\inst6|Mult0|auto_generated|add9_result[29]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|mac_out8~DATAOUT11\,
	datad => \inst6|Mult0|auto_generated|add9_result[29]~58_combout\,
	cin => \inst6|Mult0|auto_generated|op_1~57\,
	combout => \inst6|Mult0|auto_generated|op_1~58_combout\);

-- Location: LCCOMB_X17_Y1_N24
\inst6|prod~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~0_combout\ = (\inst6|mac_Q~51_combout\ & \inst6|Mult0|auto_generated|op_1~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_Q~51_combout\,
	datad => \inst6|Mult0|auto_generated|op_1~58_combout\,
	combout => \inst6|prod~0_combout\);

-- Location: LCCOMB_X19_Y7_N22
\inst6|prod[43]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod[43]~1_combout\ = ((\inst6|LessThan4~4_combout\ & (\inst6|LessThan3~4_combout\ & !\inst6|downconversion~1_combout\))) # (!\inst6|deb~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|LessThan3~4_combout\,
	datac => \inst6|downconversion~1_combout\,
	datad => \inst6|deb~2_combout\,
	combout => \inst6|prod[43]~1_combout\);

-- Location: FF_X17_Y1_N25
\inst6|prod[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~0_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(47));

-- Location: LCCOMB_X18_Y1_N30
\inst6|prod~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~2_combout\ = (\inst6|Mult0|auto_generated|op_1~56_combout\ & \inst6|mac_Q~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Mult0|auto_generated|op_1~56_combout\,
	datad => \inst6|mac_Q~51_combout\,
	combout => \inst6|prod~2_combout\);

-- Location: FF_X18_Y1_N31
\inst6|prod[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~2_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(46));

-- Location: LCCOMB_X18_Y5_N0
\inst6|prod~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~3_combout\ = (\inst6|mac_Q~51_combout\ & \inst6|Mult0|auto_generated|op_1~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|mac_Q~51_combout\,
	datad => \inst6|Mult0|auto_generated|op_1~54_combout\,
	combout => \inst6|prod~3_combout\);

-- Location: FF_X18_Y5_N1
\inst6|prod[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~3_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(45));

-- Location: LCCOMB_X18_Y5_N2
\inst6|prod~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~4_combout\ = (\inst6|mac_Q~51_combout\ & \inst6|Mult0|auto_generated|op_1~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|mac_Q~51_combout\,
	datad => \inst6|Mult0|auto_generated|op_1~52_combout\,
	combout => \inst6|prod~4_combout\);

-- Location: FF_X18_Y5_N3
\inst6|prod[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~4_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(44));

-- Location: LCCOMB_X18_Y5_N4
\inst6|prod~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~5_combout\ = (\inst6|mac_Q~51_combout\ & \inst6|Mult0|auto_generated|op_1~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|mac_Q~51_combout\,
	datad => \inst6|Mult0|auto_generated|op_1~50_combout\,
	combout => \inst6|prod~5_combout\);

-- Location: FF_X18_Y5_N5
\inst6|prod[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~5_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(43));

-- Location: LCCOMB_X18_Y5_N22
\inst6|prod~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~6_combout\ = (\inst6|mac_Q~51_combout\ & \inst6|Mult0|auto_generated|op_1~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q~51_combout\,
	datac => \inst6|Mult0|auto_generated|op_1~48_combout\,
	combout => \inst6|prod~6_combout\);

-- Location: FF_X18_Y5_N23
\inst6|prod[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~6_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(42));

-- Location: LCCOMB_X19_Y1_N30
\inst6|prod~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~7_combout\ = (\inst6|Mult0|auto_generated|op_1~46_combout\ & \inst6|mac_Q~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Mult0|auto_generated|op_1~46_combout\,
	datad => \inst6|mac_Q~51_combout\,
	combout => \inst6|prod~7_combout\);

-- Location: FF_X19_Y1_N31
\inst6|prod[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~7_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(41));

-- Location: LCCOMB_X18_Y5_N24
\inst6|prod~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~8_combout\ = (\inst6|mac_Q~51_combout\ & \inst6|Mult0|auto_generated|op_1~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q~51_combout\,
	datac => \inst6|Mult0|auto_generated|op_1~44_combout\,
	combout => \inst6|prod~8_combout\);

-- Location: FF_X18_Y5_N25
\inst6|prod[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~8_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(40));

-- Location: LCCOMB_X17_Y1_N10
\inst6|prod~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~9_combout\ = (\inst6|Mult0|auto_generated|op_1~42_combout\ & \inst6|mac_Q~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|Mult0|auto_generated|op_1~42_combout\,
	datad => \inst6|mac_Q~51_combout\,
	combout => \inst6|prod~9_combout\);

-- Location: FF_X17_Y1_N11
\inst6|prod[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~9_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(39));

-- Location: LCCOMB_X18_Y5_N10
\inst6|prod~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~10_combout\ = (\inst6|mac_Q~51_combout\ & \inst6|Mult0|auto_generated|op_1~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q~51_combout\,
	datac => \inst6|Mult0|auto_generated|op_1~40_combout\,
	combout => \inst6|prod~10_combout\);

-- Location: FF_X18_Y5_N11
\inst6|prod[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~10_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(38));

-- Location: LCCOMB_X19_Y5_N8
\inst6|prod~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~11_combout\ = (\inst6|LessThan4~4_combout\ & (\inst6|Mult0|auto_generated|op_1~38_combout\ & (\inst6|LessThan3~4_combout\ & !\inst6|downconversion~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|Mult0|auto_generated|op_1~38_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|downconversion~1_combout\,
	combout => \inst6|prod~11_combout\);

-- Location: FF_X19_Y5_N9
\inst6|prod[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~11_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(37));

-- Location: LCCOMB_X17_Y1_N20
\inst6|prod~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~12_combout\ = (\inst6|LessThan3~4_combout\ & (\inst6|LessThan4~4_combout\ & (!\inst6|downconversion~1_combout\ & \inst6|Mult0|auto_generated|op_1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|LessThan4~4_combout\,
	datac => \inst6|downconversion~1_combout\,
	datad => \inst6|Mult0|auto_generated|op_1~36_combout\,
	combout => \inst6|prod~12_combout\);

-- Location: FF_X17_Y1_N21
\inst6|prod[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~12_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(36));

-- Location: LCCOMB_X17_Y1_N14
\inst6|prod~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~13_combout\ = (\inst6|LessThan3~4_combout\ & (\inst6|LessThan4~4_combout\ & (!\inst6|downconversion~1_combout\ & \inst6|Mult0|auto_generated|op_1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|LessThan4~4_combout\,
	datac => \inst6|downconversion~1_combout\,
	datad => \inst6|Mult0|auto_generated|op_1~34_combout\,
	combout => \inst6|prod~13_combout\);

-- Location: FF_X17_Y1_N15
\inst6|prod[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~13_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(35));

-- Location: LCCOMB_X19_Y5_N18
\inst6|prod~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~14_combout\ = (\inst6|LessThan4~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|LessThan3~4_combout\ & \inst6|Mult0|auto_generated|op_1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|Mult0|auto_generated|op_1~32_combout\,
	combout => \inst6|prod~14_combout\);

-- Location: FF_X19_Y5_N19
\inst6|prod[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~14_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(34));

-- Location: LCCOMB_X19_Y5_N4
\inst6|prod~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~15_combout\ = (\inst6|LessThan4~4_combout\ & (\inst6|Mult0|auto_generated|op_1~30_combout\ & (\inst6|LessThan3~4_combout\ & !\inst6|downconversion~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|Mult0|auto_generated|op_1~30_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|downconversion~1_combout\,
	combout => \inst6|prod~15_combout\);

-- Location: FF_X19_Y5_N5
\inst6|prod[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~15_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(33));

-- Location: LCCOMB_X17_Y2_N8
\inst6|prod~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~16_combout\ = (\inst6|LessThan3~4_combout\ & (\inst6|LessThan4~4_combout\ & (\inst6|Mult0|auto_generated|op_1~28_combout\ & !\inst6|downconversion~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|LessThan4~4_combout\,
	datac => \inst6|Mult0|auto_generated|op_1~28_combout\,
	datad => \inst6|downconversion~1_combout\,
	combout => \inst6|prod~16_combout\);

-- Location: FF_X17_Y2_N9
\inst6|prod[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~16_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(32));

-- Location: LCCOMB_X17_Y2_N26
\inst6|prod~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~17_combout\ = (\inst6|LessThan3~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|LessThan4~4_combout\ & \inst6|Mult0|auto_generated|op_1~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan4~4_combout\,
	datad => \inst6|Mult0|auto_generated|op_1~26_combout\,
	combout => \inst6|prod~17_combout\);

-- Location: FF_X17_Y2_N27
\inst6|prod[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~17_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(31));

-- Location: LCCOMB_X17_Y2_N4
\inst6|prod~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~18_combout\ = (\inst6|LessThan3~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|LessThan4~4_combout\ & \inst6|Mult0|auto_generated|op_1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan4~4_combout\,
	datad => \inst6|Mult0|auto_generated|op_1~24_combout\,
	combout => \inst6|prod~18_combout\);

-- Location: FF_X17_Y2_N5
\inst6|prod[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~18_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(30));

-- Location: LCCOMB_X17_Y2_N30
\inst6|prod~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~19_combout\ = (\inst6|LessThan3~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|LessThan4~4_combout\ & \inst6|Mult0|auto_generated|op_1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan4~4_combout\,
	datad => \inst6|Mult0|auto_generated|op_1~22_combout\,
	combout => \inst6|prod~19_combout\);

-- Location: FF_X17_Y2_N31
\inst6|prod[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~19_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(29));

-- Location: LCCOMB_X18_Y2_N0
\inst6|prod~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~20_combout\ = (\inst6|LessThan4~4_combout\ & (\inst6|LessThan3~4_combout\ & (\inst6|Mult0|auto_generated|op_1~20_combout\ & !\inst6|downconversion~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|LessThan3~4_combout\,
	datac => \inst6|Mult0|auto_generated|op_1~20_combout\,
	datad => \inst6|downconversion~1_combout\,
	combout => \inst6|prod~20_combout\);

-- Location: FF_X18_Y2_N1
\inst6|prod[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~20_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(28));

-- Location: LCCOMB_X17_Y2_N0
\inst6|prod~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~21_combout\ = (\inst6|LessThan3~4_combout\ & (\inst6|LessThan4~4_combout\ & (\inst6|Mult0|auto_generated|op_1~18_combout\ & !\inst6|downconversion~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|LessThan4~4_combout\,
	datac => \inst6|Mult0|auto_generated|op_1~18_combout\,
	datad => \inst6|downconversion~1_combout\,
	combout => \inst6|prod~21_combout\);

-- Location: FF_X17_Y2_N1
\inst6|prod[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~21_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(27));

-- Location: LCCOMB_X17_Y2_N10
\inst6|prod~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~22_combout\ = (\inst6|LessThan3~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|LessThan4~4_combout\ & \inst6|Mult0|auto_generated|op_1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan4~4_combout\,
	datad => \inst6|Mult0|auto_generated|op_1~16_combout\,
	combout => \inst6|prod~22_combout\);

-- Location: FF_X17_Y2_N11
\inst6|prod[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~22_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(26));

-- Location: LCCOMB_X17_Y2_N28
\inst6|prod~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~23_combout\ = (\inst6|LessThan3~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|LessThan4~4_combout\ & \inst6|Mult0|auto_generated|op_1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan4~4_combout\,
	datad => \inst6|Mult0|auto_generated|op_1~14_combout\,
	combout => \inst6|prod~23_combout\);

-- Location: FF_X17_Y2_N29
\inst6|prod[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~23_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(25));

-- Location: LCCOMB_X17_Y2_N14
\inst6|prod~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~24_combout\ = (\inst6|LessThan3~4_combout\ & (\inst6|LessThan4~4_combout\ & (\inst6|Mult0|auto_generated|op_1~12_combout\ & !\inst6|downconversion~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|LessThan4~4_combout\,
	datac => \inst6|Mult0|auto_generated|op_1~12_combout\,
	datad => \inst6|downconversion~1_combout\,
	combout => \inst6|prod~24_combout\);

-- Location: FF_X17_Y2_N15
\inst6|prod[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~24_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(24));

-- Location: LCCOMB_X19_Y5_N30
\inst6|prod~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~25_combout\ = (\inst6|LessThan4~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|LessThan3~4_combout\ & \inst6|Mult0|auto_generated|op_1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|Mult0|auto_generated|op_1~10_combout\,
	combout => \inst6|prod~25_combout\);

-- Location: FF_X19_Y5_N31
\inst6|prod[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~25_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(23));

-- Location: LCCOMB_X17_Y2_N24
\inst6|prod~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~26_combout\ = (\inst6|LessThan3~4_combout\ & (\inst6|LessThan4~4_combout\ & (\inst6|Mult0|auto_generated|op_1~8_combout\ & !\inst6|downconversion~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|LessThan4~4_combout\,
	datac => \inst6|Mult0|auto_generated|op_1~8_combout\,
	datad => \inst6|downconversion~1_combout\,
	combout => \inst6|prod~26_combout\);

-- Location: FF_X17_Y2_N25
\inst6|prod[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~26_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(22));

-- Location: LCCOMB_X17_Y2_N18
\inst6|prod~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~27_combout\ = (\inst6|LessThan3~4_combout\ & (\inst6|LessThan4~4_combout\ & (\inst6|Mult0|auto_generated|op_1~6_combout\ & !\inst6|downconversion~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|LessThan4~4_combout\,
	datac => \inst6|Mult0|auto_generated|op_1~6_combout\,
	datad => \inst6|downconversion~1_combout\,
	combout => \inst6|prod~27_combout\);

-- Location: FF_X17_Y2_N19
\inst6|prod[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~27_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(21));

-- Location: LCCOMB_X17_Y2_N12
\inst6|prod~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~28_combout\ = (\inst6|LessThan3~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|LessThan4~4_combout\ & \inst6|Mult0|auto_generated|op_1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan4~4_combout\,
	datad => \inst6|Mult0|auto_generated|op_1~4_combout\,
	combout => \inst6|prod~28_combout\);

-- Location: FF_X17_Y2_N13
\inst6|prod[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~28_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(20));

-- Location: LCCOMB_X19_Y5_N16
\inst6|prod~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~29_combout\ = (\inst6|LessThan4~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|LessThan3~4_combout\ & \inst6|Mult0|auto_generated|op_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|Mult0|auto_generated|op_1~2_combout\,
	combout => \inst6|prod~29_combout\);

-- Location: FF_X19_Y5_N17
\inst6|prod[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~29_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(19));

-- Location: LCCOMB_X17_Y2_N22
\inst6|prod~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~30_combout\ = (\inst6|LessThan3~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|LessThan4~4_combout\ & \inst6|Mult0|auto_generated|op_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan4~4_combout\,
	datad => \inst6|Mult0|auto_generated|op_1~0_combout\,
	combout => \inst6|prod~30_combout\);

-- Location: FF_X17_Y2_N23
\inst6|prod[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~30_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(18));

-- Location: LCCOMB_X19_Y11_N0
\inst6|prod~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~31_combout\ = (\inst6|Mult0|auto_generated|w409w\(17) & (!\inst6|downconversion~1_combout\ & (\inst6|LessThan4~4_combout\ & \inst6|LessThan3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Mult0|auto_generated|w409w\(17),
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan4~4_combout\,
	datad => \inst6|LessThan3~4_combout\,
	combout => \inst6|prod~31_combout\);

-- Location: FF_X19_Y11_N1
\inst6|prod[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~31_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(17));

-- Location: LCCOMB_X19_Y5_N10
\inst6|prod~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~32_combout\ = (\inst6|LessThan4~4_combout\ & (\inst6|Mult0|auto_generated|w409w\(16) & (\inst6|LessThan3~4_combout\ & !\inst6|downconversion~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|Mult0|auto_generated|w409w\(16),
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|downconversion~1_combout\,
	combout => \inst6|prod~32_combout\);

-- Location: FF_X19_Y5_N11
\inst6|prod[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~32_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(16));

-- Location: LCCOMB_X19_Y5_N12
\inst6|prod~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~33_combout\ = (\inst6|LessThan4~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|LessThan3~4_combout\ & \inst6|Mult0|auto_generated|w409w\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|Mult0|auto_generated|w409w\(15),
	combout => \inst6|prod~33_combout\);

-- Location: FF_X19_Y5_N13
\inst6|prod[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~33_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(15));

-- Location: LCCOMB_X19_Y5_N22
\inst6|prod~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~34_combout\ = (\inst6|LessThan4~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|LessThan3~4_combout\ & \inst6|Mult0|auto_generated|w409w\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|Mult0|auto_generated|w409w\(14),
	combout => \inst6|prod~34_combout\);

-- Location: FF_X19_Y5_N23
\inst6|prod[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~34_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(14));

-- Location: LCCOMB_X19_Y5_N0
\inst6|prod~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~35_combout\ = (\inst6|LessThan4~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|LessThan3~4_combout\ & \inst6|Mult0|auto_generated|w409w\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|Mult0|auto_generated|w409w\(13),
	combout => \inst6|prod~35_combout\);

-- Location: FF_X19_Y5_N1
\inst6|prod[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~35_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(13));

-- Location: LCCOMB_X19_Y5_N2
\inst6|prod~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~36_combout\ = (\inst6|LessThan4~4_combout\ & (\inst6|Mult0|auto_generated|w409w\(12) & (\inst6|LessThan3~4_combout\ & !\inst6|downconversion~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|Mult0|auto_generated|w409w\(12),
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|downconversion~1_combout\,
	combout => \inst6|prod~36_combout\);

-- Location: FF_X19_Y5_N3
\inst6|prod[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~36_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(12));

-- Location: LCCOMB_X18_Y10_N14
\inst6|prod~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~37_combout\ = (\inst6|LessThan3~4_combout\ & (\inst6|LessThan4~4_combout\ & (!\inst6|downconversion~1_combout\ & \inst6|Mult0|auto_generated|w409w\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|LessThan4~4_combout\,
	datac => \inst6|downconversion~1_combout\,
	datad => \inst6|Mult0|auto_generated|w409w\(11),
	combout => \inst6|prod~37_combout\);

-- Location: FF_X18_Y10_N15
\inst6|prod[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~37_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(11));

-- Location: LCCOMB_X19_Y5_N28
\inst6|prod~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~38_combout\ = (\inst6|LessThan4~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|LessThan3~4_combout\ & \inst6|Mult0|auto_generated|w409w\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|Mult0|auto_generated|w409w\(10),
	combout => \inst6|prod~38_combout\);

-- Location: FF_X19_Y5_N29
\inst6|prod[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~38_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(10));

-- Location: LCCOMB_X19_Y5_N6
\inst6|prod~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~39_combout\ = (\inst6|LessThan4~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|LessThan3~4_combout\ & \inst6|Mult0|auto_generated|w409w\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|Mult0|auto_generated|w409w\(9),
	combout => \inst6|prod~39_combout\);

-- Location: FF_X19_Y5_N7
\inst6|prod[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~39_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(9));

-- Location: LCCOMB_X19_Y5_N24
\inst6|prod~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~40_combout\ = (\inst6|LessThan4~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|Mult0|auto_generated|w409w\(8) & \inst6|LessThan3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|Mult0|auto_generated|w409w\(8),
	datad => \inst6|LessThan3~4_combout\,
	combout => \inst6|prod~40_combout\);

-- Location: FF_X19_Y5_N25
\inst6|prod[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~40_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(8));

-- Location: LCCOMB_X19_Y11_N2
\inst6|prod~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~41_combout\ = (\inst6|LessThan3~4_combout\ & (\inst6|LessThan4~4_combout\ & (\inst6|Mult0|auto_generated|w409w\(7) & !\inst6|downconversion~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|LessThan4~4_combout\,
	datac => \inst6|Mult0|auto_generated|w409w\(7),
	datad => \inst6|downconversion~1_combout\,
	combout => \inst6|prod~41_combout\);

-- Location: FF_X19_Y11_N3
\inst6|prod[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~41_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(7));

-- Location: LCCOMB_X19_Y11_N4
\inst6|prod~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~42_combout\ = (\inst6|LessThan3~4_combout\ & (\inst6|LessThan4~4_combout\ & (\inst6|Mult0|auto_generated|w409w\(6) & !\inst6|downconversion~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|LessThan4~4_combout\,
	datac => \inst6|Mult0|auto_generated|w409w\(6),
	datad => \inst6|downconversion~1_combout\,
	combout => \inst6|prod~42_combout\);

-- Location: FF_X19_Y11_N5
\inst6|prod[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~42_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(6));

-- Location: LCCOMB_X19_Y11_N6
\inst6|prod~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~43_combout\ = (\inst6|LessThan3~4_combout\ & (\inst6|LessThan4~4_combout\ & (\inst6|Mult0|auto_generated|w409w\(5) & !\inst6|downconversion~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|LessThan4~4_combout\,
	datac => \inst6|Mult0|auto_generated|w409w\(5),
	datad => \inst6|downconversion~1_combout\,
	combout => \inst6|prod~43_combout\);

-- Location: FF_X19_Y11_N7
\inst6|prod[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~43_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(5));

-- Location: LCCOMB_X19_Y5_N26
\inst6|prod~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~44_combout\ = (\inst6|LessThan4~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|LessThan3~4_combout\ & \inst6|Mult0|auto_generated|w409w\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|Mult0|auto_generated|w409w\(4),
	combout => \inst6|prod~44_combout\);

-- Location: FF_X19_Y5_N27
\inst6|prod[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~44_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(4));

-- Location: LCCOMB_X19_Y11_N8
\inst6|prod~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~45_combout\ = (\inst6|LessThan3~4_combout\ & (\inst6|LessThan4~4_combout\ & (\inst6|Mult0|auto_generated|w409w\(3) & !\inst6|downconversion~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|LessThan4~4_combout\,
	datac => \inst6|Mult0|auto_generated|w409w\(3),
	datad => \inst6|downconversion~1_combout\,
	combout => \inst6|prod~45_combout\);

-- Location: FF_X19_Y11_N9
\inst6|prod[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~45_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(3));

-- Location: LCCOMB_X19_Y5_N20
\inst6|prod~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~46_combout\ = (\inst6|LessThan4~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|LessThan3~4_combout\ & \inst6|Mult0|auto_generated|w409w\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|Mult0|auto_generated|w409w\(2),
	combout => \inst6|prod~46_combout\);

-- Location: FF_X19_Y5_N21
\inst6|prod[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~46_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(2));

-- Location: LCCOMB_X19_Y11_N10
\inst6|prod~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~47_combout\ = (\inst6|LessThan3~4_combout\ & (\inst6|LessThan4~4_combout\ & (\inst6|Mult0|auto_generated|w409w\(1) & !\inst6|downconversion~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan3~4_combout\,
	datab => \inst6|LessThan4~4_combout\,
	datac => \inst6|Mult0|auto_generated|w409w\(1),
	datad => \inst6|downconversion~1_combout\,
	combout => \inst6|prod~47_combout\);

-- Location: FF_X19_Y11_N11
\inst6|prod[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~47_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(1));

-- Location: LCCOMB_X19_Y11_N12
\inst6|prod~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|prod~48_combout\ = (\inst6|LessThan4~4_combout\ & (!\inst6|downconversion~1_combout\ & (\inst6|Mult0|auto_generated|w409w\(0) & \inst6|LessThan3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|LessThan4~4_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|Mult0|auto_generated|w409w\(0),
	datad => \inst6|LessThan3~4_combout\,
	combout => \inst6|prod~48_combout\);

-- Location: FF_X19_Y11_N13
\inst6|prod[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|prod~48_combout\,
	ena => \inst6|prod[43]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|prod\(0));

-- Location: LCCOMB_X19_Y11_N14
\inst6|mac_Q[0]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[0]~52_combout\ = (\inst6|prod\(0) & (\inst6|mac_Q\(0) $ (VCC))) # (!\inst6|prod\(0) & (\inst6|mac_Q\(0) & VCC))
-- \inst6|mac_Q[0]~53\ = CARRY((\inst6|prod\(0) & \inst6|mac_Q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(0),
	datab => \inst6|mac_Q\(0),
	datad => VCC,
	combout => \inst6|mac_Q[0]~52_combout\,
	cout => \inst6|mac_Q[0]~53\);

-- Location: LCCOMB_X19_Y7_N26
\inst6|downconversion~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|downconversion~2_combout\ = (!\inst6|LessThan4~4_combout\) # (!\inst6|LessThan3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|LessThan4~4_combout\,
	combout => \inst6|downconversion~2_combout\);

-- Location: LCCOMB_X19_Y7_N4
\inst6|mac_Q[9]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[9]~155_combout\ = ((!\inst6|downconversion~1_combout\ & (!\inst6|downconversion~2_combout\ & \inst6|ns~0_combout\))) # (!\inst6|deb~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|downconversion~1_combout\,
	datab => \inst6|deb~2_combout\,
	datac => \inst6|downconversion~2_combout\,
	datad => \inst6|ns~0_combout\,
	combout => \inst6|mac_Q[9]~155_combout\);

-- Location: FF_X19_Y11_N15
\inst6|mac_Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[0]~52_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(0));

-- Location: LCCOMB_X19_Y11_N16
\inst6|mac_Q[1]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[1]~54_combout\ = (\inst6|prod\(1) & ((\inst6|mac_Q\(1) & (\inst6|mac_Q[0]~53\ & VCC)) # (!\inst6|mac_Q\(1) & (!\inst6|mac_Q[0]~53\)))) # (!\inst6|prod\(1) & ((\inst6|mac_Q\(1) & (!\inst6|mac_Q[0]~53\)) # (!\inst6|mac_Q\(1) & 
-- ((\inst6|mac_Q[0]~53\) # (GND)))))
-- \inst6|mac_Q[1]~55\ = CARRY((\inst6|prod\(1) & (!\inst6|mac_Q\(1) & !\inst6|mac_Q[0]~53\)) # (!\inst6|prod\(1) & ((!\inst6|mac_Q[0]~53\) # (!\inst6|mac_Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(1),
	datab => \inst6|mac_Q\(1),
	datad => VCC,
	cin => \inst6|mac_Q[0]~53\,
	combout => \inst6|mac_Q[1]~54_combout\,
	cout => \inst6|mac_Q[1]~55\);

-- Location: FF_X19_Y11_N17
\inst6|mac_Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[1]~54_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(1));

-- Location: LCCOMB_X19_Y11_N18
\inst6|mac_Q[2]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[2]~56_combout\ = ((\inst6|prod\(2) $ (\inst6|mac_Q\(2) $ (!\inst6|mac_Q[1]~55\)))) # (GND)
-- \inst6|mac_Q[2]~57\ = CARRY((\inst6|prod\(2) & ((\inst6|mac_Q\(2)) # (!\inst6|mac_Q[1]~55\))) # (!\inst6|prod\(2) & (\inst6|mac_Q\(2) & !\inst6|mac_Q[1]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(2),
	datab => \inst6|mac_Q\(2),
	datad => VCC,
	cin => \inst6|mac_Q[1]~55\,
	combout => \inst6|mac_Q[2]~56_combout\,
	cout => \inst6|mac_Q[2]~57\);

-- Location: FF_X19_Y11_N19
\inst6|mac_Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[2]~56_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(2));

-- Location: LCCOMB_X19_Y11_N20
\inst6|mac_Q[3]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[3]~58_combout\ = (\inst6|mac_Q\(3) & ((\inst6|prod\(3) & (\inst6|mac_Q[2]~57\ & VCC)) # (!\inst6|prod\(3) & (!\inst6|mac_Q[2]~57\)))) # (!\inst6|mac_Q\(3) & ((\inst6|prod\(3) & (!\inst6|mac_Q[2]~57\)) # (!\inst6|prod\(3) & 
-- ((\inst6|mac_Q[2]~57\) # (GND)))))
-- \inst6|mac_Q[3]~59\ = CARRY((\inst6|mac_Q\(3) & (!\inst6|prod\(3) & !\inst6|mac_Q[2]~57\)) # (!\inst6|mac_Q\(3) & ((!\inst6|mac_Q[2]~57\) # (!\inst6|prod\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(3),
	datab => \inst6|prod\(3),
	datad => VCC,
	cin => \inst6|mac_Q[2]~57\,
	combout => \inst6|mac_Q[3]~58_combout\,
	cout => \inst6|mac_Q[3]~59\);

-- Location: FF_X19_Y11_N21
\inst6|mac_Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[3]~58_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(3));

-- Location: LCCOMB_X19_Y11_N22
\inst6|mac_Q[4]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[4]~60_combout\ = ((\inst6|mac_Q\(4) $ (\inst6|prod\(4) $ (!\inst6|mac_Q[3]~59\)))) # (GND)
-- \inst6|mac_Q[4]~61\ = CARRY((\inst6|mac_Q\(4) & ((\inst6|prod\(4)) # (!\inst6|mac_Q[3]~59\))) # (!\inst6|mac_Q\(4) & (\inst6|prod\(4) & !\inst6|mac_Q[3]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(4),
	datab => \inst6|prod\(4),
	datad => VCC,
	cin => \inst6|mac_Q[3]~59\,
	combout => \inst6|mac_Q[4]~60_combout\,
	cout => \inst6|mac_Q[4]~61\);

-- Location: FF_X19_Y11_N23
\inst6|mac_Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[4]~60_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(4));

-- Location: LCCOMB_X19_Y11_N24
\inst6|mac_Q[5]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[5]~62_combout\ = (\inst6|prod\(5) & ((\inst6|mac_Q\(5) & (\inst6|mac_Q[4]~61\ & VCC)) # (!\inst6|mac_Q\(5) & (!\inst6|mac_Q[4]~61\)))) # (!\inst6|prod\(5) & ((\inst6|mac_Q\(5) & (!\inst6|mac_Q[4]~61\)) # (!\inst6|mac_Q\(5) & 
-- ((\inst6|mac_Q[4]~61\) # (GND)))))
-- \inst6|mac_Q[5]~63\ = CARRY((\inst6|prod\(5) & (!\inst6|mac_Q\(5) & !\inst6|mac_Q[4]~61\)) # (!\inst6|prod\(5) & ((!\inst6|mac_Q[4]~61\) # (!\inst6|mac_Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(5),
	datab => \inst6|mac_Q\(5),
	datad => VCC,
	cin => \inst6|mac_Q[4]~61\,
	combout => \inst6|mac_Q[5]~62_combout\,
	cout => \inst6|mac_Q[5]~63\);

-- Location: FF_X19_Y11_N25
\inst6|mac_Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[5]~62_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(5));

-- Location: LCCOMB_X19_Y11_N26
\inst6|mac_Q[6]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[6]~64_combout\ = ((\inst6|mac_Q\(6) $ (\inst6|prod\(6) $ (!\inst6|mac_Q[5]~63\)))) # (GND)
-- \inst6|mac_Q[6]~65\ = CARRY((\inst6|mac_Q\(6) & ((\inst6|prod\(6)) # (!\inst6|mac_Q[5]~63\))) # (!\inst6|mac_Q\(6) & (\inst6|prod\(6) & !\inst6|mac_Q[5]~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(6),
	datab => \inst6|prod\(6),
	datad => VCC,
	cin => \inst6|mac_Q[5]~63\,
	combout => \inst6|mac_Q[6]~64_combout\,
	cout => \inst6|mac_Q[6]~65\);

-- Location: FF_X19_Y11_N27
\inst6|mac_Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[6]~64_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(6));

-- Location: LCCOMB_X19_Y11_N28
\inst6|mac_Q[7]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[7]~66_combout\ = (\inst6|prod\(7) & ((\inst6|mac_Q\(7) & (\inst6|mac_Q[6]~65\ & VCC)) # (!\inst6|mac_Q\(7) & (!\inst6|mac_Q[6]~65\)))) # (!\inst6|prod\(7) & ((\inst6|mac_Q\(7) & (!\inst6|mac_Q[6]~65\)) # (!\inst6|mac_Q\(7) & 
-- ((\inst6|mac_Q[6]~65\) # (GND)))))
-- \inst6|mac_Q[7]~67\ = CARRY((\inst6|prod\(7) & (!\inst6|mac_Q\(7) & !\inst6|mac_Q[6]~65\)) # (!\inst6|prod\(7) & ((!\inst6|mac_Q[6]~65\) # (!\inst6|mac_Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(7),
	datab => \inst6|mac_Q\(7),
	datad => VCC,
	cin => \inst6|mac_Q[6]~65\,
	combout => \inst6|mac_Q[7]~66_combout\,
	cout => \inst6|mac_Q[7]~67\);

-- Location: FF_X19_Y11_N29
\inst6|mac_Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[7]~66_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(7));

-- Location: LCCOMB_X19_Y11_N30
\inst6|mac_Q[8]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[8]~68_combout\ = ((\inst6|mac_Q\(8) $ (\inst6|prod\(8) $ (!\inst6|mac_Q[7]~67\)))) # (GND)
-- \inst6|mac_Q[8]~69\ = CARRY((\inst6|mac_Q\(8) & ((\inst6|prod\(8)) # (!\inst6|mac_Q[7]~67\))) # (!\inst6|mac_Q\(8) & (\inst6|prod\(8) & !\inst6|mac_Q[7]~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(8),
	datab => \inst6|prod\(8),
	datad => VCC,
	cin => \inst6|mac_Q[7]~67\,
	combout => \inst6|mac_Q[8]~68_combout\,
	cout => \inst6|mac_Q[8]~69\);

-- Location: FF_X19_Y11_N31
\inst6|mac_Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[8]~68_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(8));

-- Location: LCCOMB_X19_Y10_N0
\inst6|mac_Q[9]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[9]~70_combout\ = (\inst6|prod\(9) & ((\inst6|mac_Q\(9) & (\inst6|mac_Q[8]~69\ & VCC)) # (!\inst6|mac_Q\(9) & (!\inst6|mac_Q[8]~69\)))) # (!\inst6|prod\(9) & ((\inst6|mac_Q\(9) & (!\inst6|mac_Q[8]~69\)) # (!\inst6|mac_Q\(9) & 
-- ((\inst6|mac_Q[8]~69\) # (GND)))))
-- \inst6|mac_Q[9]~71\ = CARRY((\inst6|prod\(9) & (!\inst6|mac_Q\(9) & !\inst6|mac_Q[8]~69\)) # (!\inst6|prod\(9) & ((!\inst6|mac_Q[8]~69\) # (!\inst6|mac_Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(9),
	datab => \inst6|mac_Q\(9),
	datad => VCC,
	cin => \inst6|mac_Q[8]~69\,
	combout => \inst6|mac_Q[9]~70_combout\,
	cout => \inst6|mac_Q[9]~71\);

-- Location: FF_X19_Y10_N1
\inst6|mac_Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[9]~70_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(9));

-- Location: LCCOMB_X19_Y10_N2
\inst6|mac_Q[10]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[10]~72_combout\ = ((\inst6|prod\(10) $ (\inst6|mac_Q\(10) $ (!\inst6|mac_Q[9]~71\)))) # (GND)
-- \inst6|mac_Q[10]~73\ = CARRY((\inst6|prod\(10) & ((\inst6|mac_Q\(10)) # (!\inst6|mac_Q[9]~71\))) # (!\inst6|prod\(10) & (\inst6|mac_Q\(10) & !\inst6|mac_Q[9]~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(10),
	datab => \inst6|mac_Q\(10),
	datad => VCC,
	cin => \inst6|mac_Q[9]~71\,
	combout => \inst6|mac_Q[10]~72_combout\,
	cout => \inst6|mac_Q[10]~73\);

-- Location: FF_X19_Y10_N3
\inst6|mac_Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[10]~72_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(10));

-- Location: LCCOMB_X19_Y10_N4
\inst6|mac_Q[11]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[11]~74_combout\ = (\inst6|prod\(11) & ((\inst6|mac_Q\(11) & (\inst6|mac_Q[10]~73\ & VCC)) # (!\inst6|mac_Q\(11) & (!\inst6|mac_Q[10]~73\)))) # (!\inst6|prod\(11) & ((\inst6|mac_Q\(11) & (!\inst6|mac_Q[10]~73\)) # (!\inst6|mac_Q\(11) & 
-- ((\inst6|mac_Q[10]~73\) # (GND)))))
-- \inst6|mac_Q[11]~75\ = CARRY((\inst6|prod\(11) & (!\inst6|mac_Q\(11) & !\inst6|mac_Q[10]~73\)) # (!\inst6|prod\(11) & ((!\inst6|mac_Q[10]~73\) # (!\inst6|mac_Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(11),
	datab => \inst6|mac_Q\(11),
	datad => VCC,
	cin => \inst6|mac_Q[10]~73\,
	combout => \inst6|mac_Q[11]~74_combout\,
	cout => \inst6|mac_Q[11]~75\);

-- Location: FF_X19_Y10_N5
\inst6|mac_Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[11]~74_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(11));

-- Location: LCCOMB_X19_Y10_N6
\inst6|mac_Q[12]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[12]~76_combout\ = ((\inst6|mac_Q\(12) $ (\inst6|prod\(12) $ (!\inst6|mac_Q[11]~75\)))) # (GND)
-- \inst6|mac_Q[12]~77\ = CARRY((\inst6|mac_Q\(12) & ((\inst6|prod\(12)) # (!\inst6|mac_Q[11]~75\))) # (!\inst6|mac_Q\(12) & (\inst6|prod\(12) & !\inst6|mac_Q[11]~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(12),
	datab => \inst6|prod\(12),
	datad => VCC,
	cin => \inst6|mac_Q[11]~75\,
	combout => \inst6|mac_Q[12]~76_combout\,
	cout => \inst6|mac_Q[12]~77\);

-- Location: FF_X19_Y10_N7
\inst6|mac_Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[12]~76_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(12));

-- Location: LCCOMB_X19_Y10_N8
\inst6|mac_Q[13]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[13]~78_combout\ = (\inst6|prod\(13) & ((\inst6|mac_Q\(13) & (\inst6|mac_Q[12]~77\ & VCC)) # (!\inst6|mac_Q\(13) & (!\inst6|mac_Q[12]~77\)))) # (!\inst6|prod\(13) & ((\inst6|mac_Q\(13) & (!\inst6|mac_Q[12]~77\)) # (!\inst6|mac_Q\(13) & 
-- ((\inst6|mac_Q[12]~77\) # (GND)))))
-- \inst6|mac_Q[13]~79\ = CARRY((\inst6|prod\(13) & (!\inst6|mac_Q\(13) & !\inst6|mac_Q[12]~77\)) # (!\inst6|prod\(13) & ((!\inst6|mac_Q[12]~77\) # (!\inst6|mac_Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(13),
	datab => \inst6|mac_Q\(13),
	datad => VCC,
	cin => \inst6|mac_Q[12]~77\,
	combout => \inst6|mac_Q[13]~78_combout\,
	cout => \inst6|mac_Q[13]~79\);

-- Location: FF_X19_Y10_N9
\inst6|mac_Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[13]~78_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(13));

-- Location: LCCOMB_X19_Y10_N10
\inst6|mac_Q[14]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[14]~80_combout\ = ((\inst6|mac_Q\(14) $ (\inst6|prod\(14) $ (!\inst6|mac_Q[13]~79\)))) # (GND)
-- \inst6|mac_Q[14]~81\ = CARRY((\inst6|mac_Q\(14) & ((\inst6|prod\(14)) # (!\inst6|mac_Q[13]~79\))) # (!\inst6|mac_Q\(14) & (\inst6|prod\(14) & !\inst6|mac_Q[13]~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(14),
	datab => \inst6|prod\(14),
	datad => VCC,
	cin => \inst6|mac_Q[13]~79\,
	combout => \inst6|mac_Q[14]~80_combout\,
	cout => \inst6|mac_Q[14]~81\);

-- Location: FF_X19_Y10_N11
\inst6|mac_Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[14]~80_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(14));

-- Location: LCCOMB_X19_Y10_N12
\inst6|mac_Q[15]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[15]~82_combout\ = (\inst6|mac_Q\(15) & ((\inst6|prod\(15) & (\inst6|mac_Q[14]~81\ & VCC)) # (!\inst6|prod\(15) & (!\inst6|mac_Q[14]~81\)))) # (!\inst6|mac_Q\(15) & ((\inst6|prod\(15) & (!\inst6|mac_Q[14]~81\)) # (!\inst6|prod\(15) & 
-- ((\inst6|mac_Q[14]~81\) # (GND)))))
-- \inst6|mac_Q[15]~83\ = CARRY((\inst6|mac_Q\(15) & (!\inst6|prod\(15) & !\inst6|mac_Q[14]~81\)) # (!\inst6|mac_Q\(15) & ((!\inst6|mac_Q[14]~81\) # (!\inst6|prod\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(15),
	datab => \inst6|prod\(15),
	datad => VCC,
	cin => \inst6|mac_Q[14]~81\,
	combout => \inst6|mac_Q[15]~82_combout\,
	cout => \inst6|mac_Q[15]~83\);

-- Location: FF_X19_Y10_N13
\inst6|mac_Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[15]~82_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(15));

-- Location: LCCOMB_X19_Y10_N14
\inst6|mac_Q[16]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[16]~84_combout\ = ((\inst6|prod\(16) $ (\inst6|mac_Q\(16) $ (!\inst6|mac_Q[15]~83\)))) # (GND)
-- \inst6|mac_Q[16]~85\ = CARRY((\inst6|prod\(16) & ((\inst6|mac_Q\(16)) # (!\inst6|mac_Q[15]~83\))) # (!\inst6|prod\(16) & (\inst6|mac_Q\(16) & !\inst6|mac_Q[15]~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(16),
	datab => \inst6|mac_Q\(16),
	datad => VCC,
	cin => \inst6|mac_Q[15]~83\,
	combout => \inst6|mac_Q[16]~84_combout\,
	cout => \inst6|mac_Q[16]~85\);

-- Location: FF_X19_Y10_N15
\inst6|mac_Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[16]~84_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(16));

-- Location: LCCOMB_X19_Y10_N16
\inst6|mac_Q[17]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[17]~86_combout\ = (\inst6|prod\(17) & ((\inst6|mac_Q\(17) & (\inst6|mac_Q[16]~85\ & VCC)) # (!\inst6|mac_Q\(17) & (!\inst6|mac_Q[16]~85\)))) # (!\inst6|prod\(17) & ((\inst6|mac_Q\(17) & (!\inst6|mac_Q[16]~85\)) # (!\inst6|mac_Q\(17) & 
-- ((\inst6|mac_Q[16]~85\) # (GND)))))
-- \inst6|mac_Q[17]~87\ = CARRY((\inst6|prod\(17) & (!\inst6|mac_Q\(17) & !\inst6|mac_Q[16]~85\)) # (!\inst6|prod\(17) & ((!\inst6|mac_Q[16]~85\) # (!\inst6|mac_Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(17),
	datab => \inst6|mac_Q\(17),
	datad => VCC,
	cin => \inst6|mac_Q[16]~85\,
	combout => \inst6|mac_Q[17]~86_combout\,
	cout => \inst6|mac_Q[17]~87\);

-- Location: FF_X19_Y10_N17
\inst6|mac_Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[17]~86_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(17));

-- Location: LCCOMB_X19_Y10_N18
\inst6|mac_Q[18]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[18]~88_combout\ = ((\inst6|prod\(18) $ (\inst6|mac_Q\(18) $ (!\inst6|mac_Q[17]~87\)))) # (GND)
-- \inst6|mac_Q[18]~89\ = CARRY((\inst6|prod\(18) & ((\inst6|mac_Q\(18)) # (!\inst6|mac_Q[17]~87\))) # (!\inst6|prod\(18) & (\inst6|mac_Q\(18) & !\inst6|mac_Q[17]~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(18),
	datab => \inst6|mac_Q\(18),
	datad => VCC,
	cin => \inst6|mac_Q[17]~87\,
	combout => \inst6|mac_Q[18]~88_combout\,
	cout => \inst6|mac_Q[18]~89\);

-- Location: FF_X19_Y10_N19
\inst6|mac_Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[18]~88_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(18));

-- Location: LCCOMB_X19_Y10_N20
\inst6|mac_Q[19]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[19]~90_combout\ = (\inst6|prod\(19) & ((\inst6|mac_Q\(19) & (\inst6|mac_Q[18]~89\ & VCC)) # (!\inst6|mac_Q\(19) & (!\inst6|mac_Q[18]~89\)))) # (!\inst6|prod\(19) & ((\inst6|mac_Q\(19) & (!\inst6|mac_Q[18]~89\)) # (!\inst6|mac_Q\(19) & 
-- ((\inst6|mac_Q[18]~89\) # (GND)))))
-- \inst6|mac_Q[19]~91\ = CARRY((\inst6|prod\(19) & (!\inst6|mac_Q\(19) & !\inst6|mac_Q[18]~89\)) # (!\inst6|prod\(19) & ((!\inst6|mac_Q[18]~89\) # (!\inst6|mac_Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(19),
	datab => \inst6|mac_Q\(19),
	datad => VCC,
	cin => \inst6|mac_Q[18]~89\,
	combout => \inst6|mac_Q[19]~90_combout\,
	cout => \inst6|mac_Q[19]~91\);

-- Location: FF_X19_Y10_N21
\inst6|mac_Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[19]~90_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(19));

-- Location: LCCOMB_X19_Y10_N22
\inst6|mac_Q[20]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[20]~92_combout\ = ((\inst6|mac_Q\(20) $ (\inst6|prod\(20) $ (!\inst6|mac_Q[19]~91\)))) # (GND)
-- \inst6|mac_Q[20]~93\ = CARRY((\inst6|mac_Q\(20) & ((\inst6|prod\(20)) # (!\inst6|mac_Q[19]~91\))) # (!\inst6|mac_Q\(20) & (\inst6|prod\(20) & !\inst6|mac_Q[19]~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(20),
	datab => \inst6|prod\(20),
	datad => VCC,
	cin => \inst6|mac_Q[19]~91\,
	combout => \inst6|mac_Q[20]~92_combout\,
	cout => \inst6|mac_Q[20]~93\);

-- Location: FF_X19_Y10_N23
\inst6|mac_Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[20]~92_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(20));

-- Location: LCCOMB_X19_Y10_N24
\inst6|mac_Q[21]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[21]~94_combout\ = (\inst6|prod\(21) & ((\inst6|mac_Q\(21) & (\inst6|mac_Q[20]~93\ & VCC)) # (!\inst6|mac_Q\(21) & (!\inst6|mac_Q[20]~93\)))) # (!\inst6|prod\(21) & ((\inst6|mac_Q\(21) & (!\inst6|mac_Q[20]~93\)) # (!\inst6|mac_Q\(21) & 
-- ((\inst6|mac_Q[20]~93\) # (GND)))))
-- \inst6|mac_Q[21]~95\ = CARRY((\inst6|prod\(21) & (!\inst6|mac_Q\(21) & !\inst6|mac_Q[20]~93\)) # (!\inst6|prod\(21) & ((!\inst6|mac_Q[20]~93\) # (!\inst6|mac_Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(21),
	datab => \inst6|mac_Q\(21),
	datad => VCC,
	cin => \inst6|mac_Q[20]~93\,
	combout => \inst6|mac_Q[21]~94_combout\,
	cout => \inst6|mac_Q[21]~95\);

-- Location: FF_X19_Y10_N25
\inst6|mac_Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[21]~94_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(21));

-- Location: LCCOMB_X19_Y10_N26
\inst6|mac_Q[22]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[22]~96_combout\ = ((\inst6|prod\(22) $ (\inst6|mac_Q\(22) $ (!\inst6|mac_Q[21]~95\)))) # (GND)
-- \inst6|mac_Q[22]~97\ = CARRY((\inst6|prod\(22) & ((\inst6|mac_Q\(22)) # (!\inst6|mac_Q[21]~95\))) # (!\inst6|prod\(22) & (\inst6|mac_Q\(22) & !\inst6|mac_Q[21]~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(22),
	datab => \inst6|mac_Q\(22),
	datad => VCC,
	cin => \inst6|mac_Q[21]~95\,
	combout => \inst6|mac_Q[22]~96_combout\,
	cout => \inst6|mac_Q[22]~97\);

-- Location: FF_X19_Y10_N27
\inst6|mac_Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[22]~96_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(22));

-- Location: LCCOMB_X19_Y10_N28
\inst6|mac_Q[23]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[23]~98_combout\ = (\inst6|prod\(23) & ((\inst6|mac_Q\(23) & (\inst6|mac_Q[22]~97\ & VCC)) # (!\inst6|mac_Q\(23) & (!\inst6|mac_Q[22]~97\)))) # (!\inst6|prod\(23) & ((\inst6|mac_Q\(23) & (!\inst6|mac_Q[22]~97\)) # (!\inst6|mac_Q\(23) & 
-- ((\inst6|mac_Q[22]~97\) # (GND)))))
-- \inst6|mac_Q[23]~99\ = CARRY((\inst6|prod\(23) & (!\inst6|mac_Q\(23) & !\inst6|mac_Q[22]~97\)) # (!\inst6|prod\(23) & ((!\inst6|mac_Q[22]~97\) # (!\inst6|mac_Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(23),
	datab => \inst6|mac_Q\(23),
	datad => VCC,
	cin => \inst6|mac_Q[22]~97\,
	combout => \inst6|mac_Q[23]~98_combout\,
	cout => \inst6|mac_Q[23]~99\);

-- Location: FF_X19_Y10_N29
\inst6|mac_Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[23]~98_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(23));

-- Location: LCCOMB_X19_Y10_N30
\inst6|mac_Q[24]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[24]~100_combout\ = ((\inst6|mac_Q\(24) $ (\inst6|prod\(24) $ (!\inst6|mac_Q[23]~99\)))) # (GND)
-- \inst6|mac_Q[24]~101\ = CARRY((\inst6|mac_Q\(24) & ((\inst6|prod\(24)) # (!\inst6|mac_Q[23]~99\))) # (!\inst6|mac_Q\(24) & (\inst6|prod\(24) & !\inst6|mac_Q[23]~99\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(24),
	datab => \inst6|prod\(24),
	datad => VCC,
	cin => \inst6|mac_Q[23]~99\,
	combout => \inst6|mac_Q[24]~100_combout\,
	cout => \inst6|mac_Q[24]~101\);

-- Location: FF_X19_Y10_N31
\inst6|mac_Q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[24]~100_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(24));

-- Location: LCCOMB_X19_Y9_N0
\inst6|mac_Q[25]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[25]~102_combout\ = (\inst6|prod\(25) & ((\inst6|mac_Q\(25) & (\inst6|mac_Q[24]~101\ & VCC)) # (!\inst6|mac_Q\(25) & (!\inst6|mac_Q[24]~101\)))) # (!\inst6|prod\(25) & ((\inst6|mac_Q\(25) & (!\inst6|mac_Q[24]~101\)) # (!\inst6|mac_Q\(25) & 
-- ((\inst6|mac_Q[24]~101\) # (GND)))))
-- \inst6|mac_Q[25]~103\ = CARRY((\inst6|prod\(25) & (!\inst6|mac_Q\(25) & !\inst6|mac_Q[24]~101\)) # (!\inst6|prod\(25) & ((!\inst6|mac_Q[24]~101\) # (!\inst6|mac_Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(25),
	datab => \inst6|mac_Q\(25),
	datad => VCC,
	cin => \inst6|mac_Q[24]~101\,
	combout => \inst6|mac_Q[25]~102_combout\,
	cout => \inst6|mac_Q[25]~103\);

-- Location: FF_X19_Y9_N1
\inst6|mac_Q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[25]~102_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(25));

-- Location: LCCOMB_X19_Y9_N2
\inst6|mac_Q[26]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[26]~104_combout\ = ((\inst6|prod\(26) $ (\inst6|mac_Q\(26) $ (!\inst6|mac_Q[25]~103\)))) # (GND)
-- \inst6|mac_Q[26]~105\ = CARRY((\inst6|prod\(26) & ((\inst6|mac_Q\(26)) # (!\inst6|mac_Q[25]~103\))) # (!\inst6|prod\(26) & (\inst6|mac_Q\(26) & !\inst6|mac_Q[25]~103\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(26),
	datab => \inst6|mac_Q\(26),
	datad => VCC,
	cin => \inst6|mac_Q[25]~103\,
	combout => \inst6|mac_Q[26]~104_combout\,
	cout => \inst6|mac_Q[26]~105\);

-- Location: FF_X19_Y9_N3
\inst6|mac_Q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[26]~104_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(26));

-- Location: LCCOMB_X19_Y9_N4
\inst6|mac_Q[27]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[27]~106_combout\ = (\inst6|prod\(27) & ((\inst6|mac_Q\(27) & (\inst6|mac_Q[26]~105\ & VCC)) # (!\inst6|mac_Q\(27) & (!\inst6|mac_Q[26]~105\)))) # (!\inst6|prod\(27) & ((\inst6|mac_Q\(27) & (!\inst6|mac_Q[26]~105\)) # (!\inst6|mac_Q\(27) & 
-- ((\inst6|mac_Q[26]~105\) # (GND)))))
-- \inst6|mac_Q[27]~107\ = CARRY((\inst6|prod\(27) & (!\inst6|mac_Q\(27) & !\inst6|mac_Q[26]~105\)) # (!\inst6|prod\(27) & ((!\inst6|mac_Q[26]~105\) # (!\inst6|mac_Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(27),
	datab => \inst6|mac_Q\(27),
	datad => VCC,
	cin => \inst6|mac_Q[26]~105\,
	combout => \inst6|mac_Q[27]~106_combout\,
	cout => \inst6|mac_Q[27]~107\);

-- Location: FF_X19_Y9_N5
\inst6|mac_Q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[27]~106_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(27));

-- Location: LCCOMB_X19_Y9_N6
\inst6|mac_Q[28]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[28]~108_combout\ = ((\inst6|mac_Q\(28) $ (\inst6|prod\(28) $ (!\inst6|mac_Q[27]~107\)))) # (GND)
-- \inst6|mac_Q[28]~109\ = CARRY((\inst6|mac_Q\(28) & ((\inst6|prod\(28)) # (!\inst6|mac_Q[27]~107\))) # (!\inst6|mac_Q\(28) & (\inst6|prod\(28) & !\inst6|mac_Q[27]~107\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(28),
	datab => \inst6|prod\(28),
	datad => VCC,
	cin => \inst6|mac_Q[27]~107\,
	combout => \inst6|mac_Q[28]~108_combout\,
	cout => \inst6|mac_Q[28]~109\);

-- Location: FF_X19_Y9_N7
\inst6|mac_Q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[28]~108_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(28));

-- Location: LCCOMB_X19_Y9_N8
\inst6|mac_Q[29]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[29]~110_combout\ = (\inst6|prod\(29) & ((\inst6|mac_Q\(29) & (\inst6|mac_Q[28]~109\ & VCC)) # (!\inst6|mac_Q\(29) & (!\inst6|mac_Q[28]~109\)))) # (!\inst6|prod\(29) & ((\inst6|mac_Q\(29) & (!\inst6|mac_Q[28]~109\)) # (!\inst6|mac_Q\(29) & 
-- ((\inst6|mac_Q[28]~109\) # (GND)))))
-- \inst6|mac_Q[29]~111\ = CARRY((\inst6|prod\(29) & (!\inst6|mac_Q\(29) & !\inst6|mac_Q[28]~109\)) # (!\inst6|prod\(29) & ((!\inst6|mac_Q[28]~109\) # (!\inst6|mac_Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(29),
	datab => \inst6|mac_Q\(29),
	datad => VCC,
	cin => \inst6|mac_Q[28]~109\,
	combout => \inst6|mac_Q[29]~110_combout\,
	cout => \inst6|mac_Q[29]~111\);

-- Location: FF_X19_Y9_N9
\inst6|mac_Q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[29]~110_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(29));

-- Location: LCCOMB_X19_Y9_N10
\inst6|mac_Q[30]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[30]~112_combout\ = ((\inst6|mac_Q\(30) $ (\inst6|prod\(30) $ (!\inst6|mac_Q[29]~111\)))) # (GND)
-- \inst6|mac_Q[30]~113\ = CARRY((\inst6|mac_Q\(30) & ((\inst6|prod\(30)) # (!\inst6|mac_Q[29]~111\))) # (!\inst6|mac_Q\(30) & (\inst6|prod\(30) & !\inst6|mac_Q[29]~111\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(30),
	datab => \inst6|prod\(30),
	datad => VCC,
	cin => \inst6|mac_Q[29]~111\,
	combout => \inst6|mac_Q[30]~112_combout\,
	cout => \inst6|mac_Q[30]~113\);

-- Location: FF_X19_Y9_N11
\inst6|mac_Q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[30]~112_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(30));

-- Location: LCCOMB_X19_Y9_N12
\inst6|mac_Q[31]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[31]~114_combout\ = (\inst6|prod\(31) & ((\inst6|mac_Q\(31) & (\inst6|mac_Q[30]~113\ & VCC)) # (!\inst6|mac_Q\(31) & (!\inst6|mac_Q[30]~113\)))) # (!\inst6|prod\(31) & ((\inst6|mac_Q\(31) & (!\inst6|mac_Q[30]~113\)) # (!\inst6|mac_Q\(31) & 
-- ((\inst6|mac_Q[30]~113\) # (GND)))))
-- \inst6|mac_Q[31]~115\ = CARRY((\inst6|prod\(31) & (!\inst6|mac_Q\(31) & !\inst6|mac_Q[30]~113\)) # (!\inst6|prod\(31) & ((!\inst6|mac_Q[30]~113\) # (!\inst6|mac_Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(31),
	datab => \inst6|mac_Q\(31),
	datad => VCC,
	cin => \inst6|mac_Q[30]~113\,
	combout => \inst6|mac_Q[31]~114_combout\,
	cout => \inst6|mac_Q[31]~115\);

-- Location: FF_X19_Y9_N13
\inst6|mac_Q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[31]~114_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(31));

-- Location: LCCOMB_X19_Y9_N14
\inst6|mac_Q[32]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[32]~116_combout\ = ((\inst6|mac_Q\(32) $ (\inst6|prod\(32) $ (!\inst6|mac_Q[31]~115\)))) # (GND)
-- \inst6|mac_Q[32]~117\ = CARRY((\inst6|mac_Q\(32) & ((\inst6|prod\(32)) # (!\inst6|mac_Q[31]~115\))) # (!\inst6|mac_Q\(32) & (\inst6|prod\(32) & !\inst6|mac_Q[31]~115\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(32),
	datab => \inst6|prod\(32),
	datad => VCC,
	cin => \inst6|mac_Q[31]~115\,
	combout => \inst6|mac_Q[32]~116_combout\,
	cout => \inst6|mac_Q[32]~117\);

-- Location: FF_X19_Y9_N15
\inst6|mac_Q[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[32]~116_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(32));

-- Location: LCCOMB_X19_Y9_N16
\inst6|mac_Q[33]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[33]~118_combout\ = (\inst6|prod\(33) & ((\inst6|mac_Q\(33) & (\inst6|mac_Q[32]~117\ & VCC)) # (!\inst6|mac_Q\(33) & (!\inst6|mac_Q[32]~117\)))) # (!\inst6|prod\(33) & ((\inst6|mac_Q\(33) & (!\inst6|mac_Q[32]~117\)) # (!\inst6|mac_Q\(33) & 
-- ((\inst6|mac_Q[32]~117\) # (GND)))))
-- \inst6|mac_Q[33]~119\ = CARRY((\inst6|prod\(33) & (!\inst6|mac_Q\(33) & !\inst6|mac_Q[32]~117\)) # (!\inst6|prod\(33) & ((!\inst6|mac_Q[32]~117\) # (!\inst6|mac_Q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(33),
	datab => \inst6|mac_Q\(33),
	datad => VCC,
	cin => \inst6|mac_Q[32]~117\,
	combout => \inst6|mac_Q[33]~118_combout\,
	cout => \inst6|mac_Q[33]~119\);

-- Location: FF_X19_Y9_N17
\inst6|mac_Q[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[33]~118_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(33));

-- Location: LCCOMB_X19_Y9_N18
\inst6|mac_Q[34]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[34]~120_combout\ = ((\inst6|mac_Q\(34) $ (\inst6|prod\(34) $ (!\inst6|mac_Q[33]~119\)))) # (GND)
-- \inst6|mac_Q[34]~121\ = CARRY((\inst6|mac_Q\(34) & ((\inst6|prod\(34)) # (!\inst6|mac_Q[33]~119\))) # (!\inst6|mac_Q\(34) & (\inst6|prod\(34) & !\inst6|mac_Q[33]~119\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(34),
	datab => \inst6|prod\(34),
	datad => VCC,
	cin => \inst6|mac_Q[33]~119\,
	combout => \inst6|mac_Q[34]~120_combout\,
	cout => \inst6|mac_Q[34]~121\);

-- Location: FF_X19_Y9_N19
\inst6|mac_Q[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[34]~120_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(34));

-- Location: LCCOMB_X19_Y9_N20
\inst6|mac_Q[35]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[35]~122_combout\ = (\inst6|prod\(35) & ((\inst6|mac_Q\(35) & (\inst6|mac_Q[34]~121\ & VCC)) # (!\inst6|mac_Q\(35) & (!\inst6|mac_Q[34]~121\)))) # (!\inst6|prod\(35) & ((\inst6|mac_Q\(35) & (!\inst6|mac_Q[34]~121\)) # (!\inst6|mac_Q\(35) & 
-- ((\inst6|mac_Q[34]~121\) # (GND)))))
-- \inst6|mac_Q[35]~123\ = CARRY((\inst6|prod\(35) & (!\inst6|mac_Q\(35) & !\inst6|mac_Q[34]~121\)) # (!\inst6|prod\(35) & ((!\inst6|mac_Q[34]~121\) # (!\inst6|mac_Q\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(35),
	datab => \inst6|mac_Q\(35),
	datad => VCC,
	cin => \inst6|mac_Q[34]~121\,
	combout => \inst6|mac_Q[35]~122_combout\,
	cout => \inst6|mac_Q[35]~123\);

-- Location: FF_X19_Y9_N21
\inst6|mac_Q[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[35]~122_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(35));

-- Location: LCCOMB_X19_Y9_N22
\inst6|mac_Q[36]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[36]~124_combout\ = ((\inst6|prod\(36) $ (\inst6|mac_Q\(36) $ (!\inst6|mac_Q[35]~123\)))) # (GND)
-- \inst6|mac_Q[36]~125\ = CARRY((\inst6|prod\(36) & ((\inst6|mac_Q\(36)) # (!\inst6|mac_Q[35]~123\))) # (!\inst6|prod\(36) & (\inst6|mac_Q\(36) & !\inst6|mac_Q[35]~123\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(36),
	datab => \inst6|mac_Q\(36),
	datad => VCC,
	cin => \inst6|mac_Q[35]~123\,
	combout => \inst6|mac_Q[36]~124_combout\,
	cout => \inst6|mac_Q[36]~125\);

-- Location: FF_X19_Y9_N23
\inst6|mac_Q[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[36]~124_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(36));

-- Location: LCCOMB_X19_Y9_N24
\inst6|mac_Q[37]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[37]~126_combout\ = (\inst6|prod\(37) & ((\inst6|mac_Q\(37) & (\inst6|mac_Q[36]~125\ & VCC)) # (!\inst6|mac_Q\(37) & (!\inst6|mac_Q[36]~125\)))) # (!\inst6|prod\(37) & ((\inst6|mac_Q\(37) & (!\inst6|mac_Q[36]~125\)) # (!\inst6|mac_Q\(37) & 
-- ((\inst6|mac_Q[36]~125\) # (GND)))))
-- \inst6|mac_Q[37]~127\ = CARRY((\inst6|prod\(37) & (!\inst6|mac_Q\(37) & !\inst6|mac_Q[36]~125\)) # (!\inst6|prod\(37) & ((!\inst6|mac_Q[36]~125\) # (!\inst6|mac_Q\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(37),
	datab => \inst6|mac_Q\(37),
	datad => VCC,
	cin => \inst6|mac_Q[36]~125\,
	combout => \inst6|mac_Q[37]~126_combout\,
	cout => \inst6|mac_Q[37]~127\);

-- Location: FF_X19_Y9_N25
\inst6|mac_Q[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[37]~126_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(37));

-- Location: LCCOMB_X19_Y9_N26
\inst6|mac_Q[38]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[38]~128_combout\ = ((\inst6|mac_Q\(38) $ (\inst6|prod\(38) $ (!\inst6|mac_Q[37]~127\)))) # (GND)
-- \inst6|mac_Q[38]~129\ = CARRY((\inst6|mac_Q\(38) & ((\inst6|prod\(38)) # (!\inst6|mac_Q[37]~127\))) # (!\inst6|mac_Q\(38) & (\inst6|prod\(38) & !\inst6|mac_Q[37]~127\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(38),
	datab => \inst6|prod\(38),
	datad => VCC,
	cin => \inst6|mac_Q[37]~127\,
	combout => \inst6|mac_Q[38]~128_combout\,
	cout => \inst6|mac_Q[38]~129\);

-- Location: FF_X19_Y9_N27
\inst6|mac_Q[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[38]~128_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(38));

-- Location: LCCOMB_X19_Y9_N28
\inst6|mac_Q[39]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[39]~130_combout\ = (\inst6|prod\(39) & ((\inst6|mac_Q\(39) & (\inst6|mac_Q[38]~129\ & VCC)) # (!\inst6|mac_Q\(39) & (!\inst6|mac_Q[38]~129\)))) # (!\inst6|prod\(39) & ((\inst6|mac_Q\(39) & (!\inst6|mac_Q[38]~129\)) # (!\inst6|mac_Q\(39) & 
-- ((\inst6|mac_Q[38]~129\) # (GND)))))
-- \inst6|mac_Q[39]~131\ = CARRY((\inst6|prod\(39) & (!\inst6|mac_Q\(39) & !\inst6|mac_Q[38]~129\)) # (!\inst6|prod\(39) & ((!\inst6|mac_Q[38]~129\) # (!\inst6|mac_Q\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(39),
	datab => \inst6|mac_Q\(39),
	datad => VCC,
	cin => \inst6|mac_Q[38]~129\,
	combout => \inst6|mac_Q[39]~130_combout\,
	cout => \inst6|mac_Q[39]~131\);

-- Location: FF_X19_Y9_N29
\inst6|mac_Q[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[39]~130_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(39));

-- Location: LCCOMB_X19_Y9_N30
\inst6|mac_Q[40]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[40]~132_combout\ = ((\inst6|mac_Q\(40) $ (\inst6|prod\(40) $ (!\inst6|mac_Q[39]~131\)))) # (GND)
-- \inst6|mac_Q[40]~133\ = CARRY((\inst6|mac_Q\(40) & ((\inst6|prod\(40)) # (!\inst6|mac_Q[39]~131\))) # (!\inst6|mac_Q\(40) & (\inst6|prod\(40) & !\inst6|mac_Q[39]~131\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(40),
	datab => \inst6|prod\(40),
	datad => VCC,
	cin => \inst6|mac_Q[39]~131\,
	combout => \inst6|mac_Q[40]~132_combout\,
	cout => \inst6|mac_Q[40]~133\);

-- Location: FF_X19_Y9_N31
\inst6|mac_Q[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[40]~132_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(40));

-- Location: LCCOMB_X19_Y8_N0
\inst6|mac_Q[41]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[41]~134_combout\ = (\inst6|prod\(41) & ((\inst6|mac_Q\(41) & (\inst6|mac_Q[40]~133\ & VCC)) # (!\inst6|mac_Q\(41) & (!\inst6|mac_Q[40]~133\)))) # (!\inst6|prod\(41) & ((\inst6|mac_Q\(41) & (!\inst6|mac_Q[40]~133\)) # (!\inst6|mac_Q\(41) & 
-- ((\inst6|mac_Q[40]~133\) # (GND)))))
-- \inst6|mac_Q[41]~135\ = CARRY((\inst6|prod\(41) & (!\inst6|mac_Q\(41) & !\inst6|mac_Q[40]~133\)) # (!\inst6|prod\(41) & ((!\inst6|mac_Q[40]~133\) # (!\inst6|mac_Q\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(41),
	datab => \inst6|mac_Q\(41),
	datad => VCC,
	cin => \inst6|mac_Q[40]~133\,
	combout => \inst6|mac_Q[41]~134_combout\,
	cout => \inst6|mac_Q[41]~135\);

-- Location: FF_X19_Y8_N1
\inst6|mac_Q[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[41]~134_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(41));

-- Location: LCCOMB_X19_Y8_N2
\inst6|mac_Q[42]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[42]~136_combout\ = ((\inst6|prod\(42) $ (\inst6|mac_Q\(42) $ (!\inst6|mac_Q[41]~135\)))) # (GND)
-- \inst6|mac_Q[42]~137\ = CARRY((\inst6|prod\(42) & ((\inst6|mac_Q\(42)) # (!\inst6|mac_Q[41]~135\))) # (!\inst6|prod\(42) & (\inst6|mac_Q\(42) & !\inst6|mac_Q[41]~135\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(42),
	datab => \inst6|mac_Q\(42),
	datad => VCC,
	cin => \inst6|mac_Q[41]~135\,
	combout => \inst6|mac_Q[42]~136_combout\,
	cout => \inst6|mac_Q[42]~137\);

-- Location: FF_X19_Y8_N3
\inst6|mac_Q[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[42]~136_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(42));

-- Location: LCCOMB_X19_Y8_N4
\inst6|mac_Q[43]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[43]~138_combout\ = (\inst6|prod\(43) & ((\inst6|mac_Q\(43) & (\inst6|mac_Q[42]~137\ & VCC)) # (!\inst6|mac_Q\(43) & (!\inst6|mac_Q[42]~137\)))) # (!\inst6|prod\(43) & ((\inst6|mac_Q\(43) & (!\inst6|mac_Q[42]~137\)) # (!\inst6|mac_Q\(43) & 
-- ((\inst6|mac_Q[42]~137\) # (GND)))))
-- \inst6|mac_Q[43]~139\ = CARRY((\inst6|prod\(43) & (!\inst6|mac_Q\(43) & !\inst6|mac_Q[42]~137\)) # (!\inst6|prod\(43) & ((!\inst6|mac_Q[42]~137\) # (!\inst6|mac_Q\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(43),
	datab => \inst6|mac_Q\(43),
	datad => VCC,
	cin => \inst6|mac_Q[42]~137\,
	combout => \inst6|mac_Q[43]~138_combout\,
	cout => \inst6|mac_Q[43]~139\);

-- Location: FF_X19_Y8_N5
\inst6|mac_Q[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[43]~138_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(43));

-- Location: LCCOMB_X19_Y8_N6
\inst6|mac_Q[44]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[44]~140_combout\ = ((\inst6|mac_Q\(44) $ (\inst6|prod\(44) $ (!\inst6|mac_Q[43]~139\)))) # (GND)
-- \inst6|mac_Q[44]~141\ = CARRY((\inst6|mac_Q\(44) & ((\inst6|prod\(44)) # (!\inst6|mac_Q[43]~139\))) # (!\inst6|mac_Q\(44) & (\inst6|prod\(44) & !\inst6|mac_Q[43]~139\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(44),
	datab => \inst6|prod\(44),
	datad => VCC,
	cin => \inst6|mac_Q[43]~139\,
	combout => \inst6|mac_Q[44]~140_combout\,
	cout => \inst6|mac_Q[44]~141\);

-- Location: FF_X19_Y8_N7
\inst6|mac_Q[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[44]~140_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(44));

-- Location: LCCOMB_X19_Y8_N8
\inst6|mac_Q[45]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[45]~142_combout\ = (\inst6|prod\(45) & ((\inst6|mac_Q\(45) & (\inst6|mac_Q[44]~141\ & VCC)) # (!\inst6|mac_Q\(45) & (!\inst6|mac_Q[44]~141\)))) # (!\inst6|prod\(45) & ((\inst6|mac_Q\(45) & (!\inst6|mac_Q[44]~141\)) # (!\inst6|mac_Q\(45) & 
-- ((\inst6|mac_Q[44]~141\) # (GND)))))
-- \inst6|mac_Q[45]~143\ = CARRY((\inst6|prod\(45) & (!\inst6|mac_Q\(45) & !\inst6|mac_Q[44]~141\)) # (!\inst6|prod\(45) & ((!\inst6|mac_Q[44]~141\) # (!\inst6|mac_Q\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(45),
	datab => \inst6|mac_Q\(45),
	datad => VCC,
	cin => \inst6|mac_Q[44]~141\,
	combout => \inst6|mac_Q[45]~142_combout\,
	cout => \inst6|mac_Q[45]~143\);

-- Location: FF_X19_Y8_N9
\inst6|mac_Q[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[45]~142_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(45));

-- Location: LCCOMB_X19_Y8_N10
\inst6|mac_Q[46]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[46]~144_combout\ = ((\inst6|mac_Q\(46) $ (\inst6|prod\(46) $ (!\inst6|mac_Q[45]~143\)))) # (GND)
-- \inst6|mac_Q[46]~145\ = CARRY((\inst6|mac_Q\(46) & ((\inst6|prod\(46)) # (!\inst6|mac_Q[45]~143\))) # (!\inst6|mac_Q\(46) & (\inst6|prod\(46) & !\inst6|mac_Q[45]~143\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(46),
	datab => \inst6|prod\(46),
	datad => VCC,
	cin => \inst6|mac_Q[45]~143\,
	combout => \inst6|mac_Q[46]~144_combout\,
	cout => \inst6|mac_Q[46]~145\);

-- Location: FF_X19_Y8_N11
\inst6|mac_Q[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[46]~144_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(46));

-- Location: LCCOMB_X19_Y8_N12
\inst6|mac_Q[47]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[47]~146_combout\ = (\inst6|mac_Q\(47) & ((\inst6|prod\(47) & (\inst6|mac_Q[46]~145\ & VCC)) # (!\inst6|prod\(47) & (!\inst6|mac_Q[46]~145\)))) # (!\inst6|mac_Q\(47) & ((\inst6|prod\(47) & (!\inst6|mac_Q[46]~145\)) # (!\inst6|prod\(47) & 
-- ((\inst6|mac_Q[46]~145\) # (GND)))))
-- \inst6|mac_Q[47]~147\ = CARRY((\inst6|mac_Q\(47) & (!\inst6|prod\(47) & !\inst6|mac_Q[46]~145\)) # (!\inst6|mac_Q\(47) & ((!\inst6|mac_Q[46]~145\) # (!\inst6|prod\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(47),
	datab => \inst6|prod\(47),
	datad => VCC,
	cin => \inst6|mac_Q[46]~145\,
	combout => \inst6|mac_Q[47]~146_combout\,
	cout => \inst6|mac_Q[47]~147\);

-- Location: FF_X19_Y8_N13
\inst6|mac_Q[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[47]~146_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(47));

-- Location: LCCOMB_X19_Y8_N14
\inst6|mac_Q[48]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[48]~148_combout\ = ((\inst6|prod\(47) $ (\inst6|mac_Q\(48) $ (!\inst6|mac_Q[47]~147\)))) # (GND)
-- \inst6|mac_Q[48]~149\ = CARRY((\inst6|prod\(47) & ((\inst6|mac_Q\(48)) # (!\inst6|mac_Q[47]~147\))) # (!\inst6|prod\(47) & (\inst6|mac_Q\(48) & !\inst6|mac_Q[47]~147\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(47),
	datab => \inst6|mac_Q\(48),
	datad => VCC,
	cin => \inst6|mac_Q[47]~147\,
	combout => \inst6|mac_Q[48]~148_combout\,
	cout => \inst6|mac_Q[48]~149\);

-- Location: FF_X19_Y8_N15
\inst6|mac_Q[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[48]~148_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(48));

-- Location: LCCOMB_X19_Y8_N22
\inst6|Add14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~1_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(48))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datac => \inst6|mac_Q\(48),
	datad => \inst6|mac_Q\(47),
	combout => \inst6|Add14~1_combout\);

-- Location: LCCOMB_X19_Y8_N16
\inst6|mac_Q[49]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[49]~150_combout\ = (\inst6|prod\(47) & ((\inst6|mac_Q\(49) & (\inst6|mac_Q[48]~149\ & VCC)) # (!\inst6|mac_Q\(49) & (!\inst6|mac_Q[48]~149\)))) # (!\inst6|prod\(47) & ((\inst6|mac_Q\(49) & (!\inst6|mac_Q[48]~149\)) # (!\inst6|mac_Q\(49) & 
-- ((\inst6|mac_Q[48]~149\) # (GND)))))
-- \inst6|mac_Q[49]~151\ = CARRY((\inst6|prod\(47) & (!\inst6|mac_Q\(49) & !\inst6|mac_Q[48]~149\)) # (!\inst6|prod\(47) & ((!\inst6|mac_Q[48]~149\) # (!\inst6|mac_Q\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(47),
	datab => \inst6|mac_Q\(49),
	datad => VCC,
	cin => \inst6|mac_Q[48]~149\,
	combout => \inst6|mac_Q[49]~150_combout\,
	cout => \inst6|mac_Q[49]~151\);

-- Location: FF_X19_Y8_N17
\inst6|mac_Q[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[49]~150_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(49));

-- Location: LCCOMB_X19_Y8_N18
\inst6|mac_Q[50]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_Q[50]~152_combout\ = \inst6|mac_Q\(50) $ (\inst6|mac_Q[49]~151\ $ (!\inst6|prod\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_Q\(50),
	datad => \inst6|prod\(47),
	cin => \inst6|mac_Q[49]~151\,
	combout => \inst6|mac_Q[50]~152_combout\);

-- Location: FF_X19_Y8_N19
\inst6|mac_Q[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_Q[50]~152_combout\,
	sclr => \inst6|mac_Q~154_combout\,
	ena => \inst6|mac_Q[9]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_Q\(50));

-- Location: FF_X28_Y10_N23
\inst11|inst2|Data_word[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[4]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(28));

-- Location: LCCOMB_X26_Y12_N28
\inst11|inst3|data[28]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[28]~0_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(32)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word\(28),
	datac => \JP1~input_o\,
	datad => \inst11|inst|indata\(32),
	combout => \inst11|inst3|data[28]~0_combout\);

-- Location: FF_X26_Y12_N29
\inst12|rx_att[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[28]~0_combout\,
	ena => \inst12|tx~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|rx_att\(1));

-- Location: LCCOMB_X19_Y8_N28
\inst6|Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~0_combout\ = (\inst12|rx_att\(1) & ((\inst12|rx_att\(0) & (\inst6|mac_Q\(50))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(49))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst6|mac_Q\(50),
	datac => \inst12|rx_att\(1),
	datad => \inst6|mac_Q\(49),
	combout => \inst6|Add14~0_combout\);

-- Location: LCCOMB_X17_Y9_N26
\inst6|Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~2_combout\ = (\inst6|Add14~0_combout\) # ((\inst6|Add14~1_combout\ & !\inst12|rx_att\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~1_combout\,
	datab => \inst6|Add14~0_combout\,
	datad => \inst12|rx_att\(1),
	combout => \inst6|Add14~2_combout\);

-- Location: LCCOMB_X19_Y8_N26
\inst6|Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~4_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(47))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(47),
	datac => \inst12|rx_att\(0),
	datad => \inst6|mac_Q\(46),
	combout => \inst6|Add14~4_combout\);

-- Location: LCCOMB_X19_Y8_N24
\inst6|Add14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~3_combout\ = (\inst12|rx_att\(1) & ((\inst12|rx_att\(0) & ((\inst6|mac_Q\(49)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst12|rx_att\(1),
	datac => \inst6|mac_Q\(48),
	datad => \inst6|mac_Q\(49),
	combout => \inst6|Add14~3_combout\);

-- Location: LCCOMB_X18_Y8_N8
\inst6|Add14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~5_combout\ = (\inst6|Add14~3_combout\) # ((!\inst12|rx_att\(1) & \inst6|Add14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(1),
	datab => \inst6|Add14~4_combout\,
	datad => \inst6|Add14~3_combout\,
	combout => \inst6|Add14~5_combout\);

-- Location: LCCOMB_X18_Y8_N18
\inst6|Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~6_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(46))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst6|mac_Q\(46),
	datac => \inst6|mac_Q\(45),
	combout => \inst6|Add14~6_combout\);

-- Location: LCCOMB_X17_Y9_N28
\inst6|Add14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~7_combout\ = (\inst12|rx_att\(1) & (\inst6|Add14~1_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add14~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~1_combout\,
	datab => \inst6|Add14~6_combout\,
	datad => \inst12|rx_att\(1),
	combout => \inst6|Add14~7_combout\);

-- Location: LCCOMB_X18_Y8_N20
\inst6|Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~8_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(45))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datac => \inst6|mac_Q\(45),
	datad => \inst6|mac_Q\(44),
	combout => \inst6|Add14~8_combout\);

-- Location: LCCOMB_X18_Y8_N22
\inst6|Add14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~9_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add14~4_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add14~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(1),
	datab => \inst6|Add14~8_combout\,
	datad => \inst6|Add14~4_combout\,
	combout => \inst6|Add14~9_combout\);

-- Location: LCCOMB_X18_Y8_N24
\inst6|Add14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~10_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(44))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(44),
	datac => \inst12|rx_att\(0),
	datad => \inst6|mac_Q\(43),
	combout => \inst6|Add14~10_combout\);

-- Location: LCCOMB_X17_Y9_N30
\inst6|Add14~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~11_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add14~6_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add14~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~10_combout\,
	datab => \inst6|Add14~6_combout\,
	datad => \inst12|rx_att\(1),
	combout => \inst6|Add14~11_combout\);

-- Location: LCCOMB_X18_Y8_N26
\inst6|Add14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~12_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(43))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(43),
	datac => \inst12|rx_att\(0),
	datad => \inst6|mac_Q\(42),
	combout => \inst6|Add14~12_combout\);

-- Location: LCCOMB_X18_Y8_N28
\inst6|Add14~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~13_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add14~8_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add14~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(1),
	datac => \inst6|Add14~12_combout\,
	datad => \inst6|Add14~8_combout\,
	combout => \inst6|Add14~13_combout\);

-- Location: LCCOMB_X18_Y8_N6
\inst6|Add14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~14_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(42)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datac => \inst6|mac_Q\(41),
	datad => \inst6|mac_Q\(42),
	combout => \inst6|Add14~14_combout\);

-- Location: LCCOMB_X18_Y8_N0
\inst6|Add14~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~15_combout\ = (\inst12|rx_att\(1) & (\inst6|Add14~10_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add14~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(1),
	datab => \inst6|Add14~10_combout\,
	datad => \inst6|Add14~14_combout\,
	combout => \inst6|Add14~15_combout\);

-- Location: LCCOMB_X18_Y8_N10
\inst6|Add14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~16_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(41)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst6|mac_Q\(40),
	datac => \inst6|mac_Q\(41),
	combout => \inst6|Add14~16_combout\);

-- Location: LCCOMB_X18_Y9_N16
\inst6|Add14~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~17_combout\ = (\inst12|rx_att\(1) & (\inst6|Add14~12_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add14~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(1),
	datab => \inst6|Add14~12_combout\,
	datad => \inst6|Add14~16_combout\,
	combout => \inst6|Add14~17_combout\);

-- Location: LCCOMB_X18_Y9_N18
\inst6|Add14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~18_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(40))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(0),
	datac => \inst6|mac_Q\(40),
	datad => \inst6|mac_Q\(39),
	combout => \inst6|Add14~18_combout\);

-- Location: LCCOMB_X18_Y8_N12
\inst6|Add14~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~19_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add14~14_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add14~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(1),
	datac => \inst6|Add14~18_combout\,
	datad => \inst6|Add14~14_combout\,
	combout => \inst6|Add14~19_combout\);

-- Location: LCCOMB_X18_Y9_N28
\inst6|Add14~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~20_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(39)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(38),
	datab => \inst6|mac_Q\(39),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add14~20_combout\);

-- Location: LCCOMB_X18_Y9_N30
\inst6|Add14~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~21_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add14~16_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add14~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(1),
	datab => \inst6|Add14~20_combout\,
	datad => \inst6|Add14~16_combout\,
	combout => \inst6|Add14~21_combout\);

-- Location: LCCOMB_X18_Y9_N8
\inst6|Add14~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~22_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(38))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(38),
	datab => \inst12|rx_att\(0),
	datad => \inst6|mac_Q\(37),
	combout => \inst6|Add14~22_combout\);

-- Location: LCCOMB_X18_Y9_N2
\inst6|Add14~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~23_combout\ = (\inst12|rx_att\(1) & (\inst6|Add14~18_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add14~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add14~18_combout\,
	datac => \inst6|Add14~22_combout\,
	datad => \inst12|rx_att\(1),
	combout => \inst6|Add14~23_combout\);

-- Location: LCCOMB_X18_Y9_N20
\inst6|Add14~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~24_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(37))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_Q\(37),
	datac => \inst6|mac_Q\(36),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add14~24_combout\);

-- Location: LCCOMB_X18_Y9_N6
\inst6|Add14~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~25_combout\ = (\inst12|rx_att\(1) & (\inst6|Add14~20_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add14~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add14~20_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add14~24_combout\,
	combout => \inst6|Add14~25_combout\);

-- Location: LCCOMB_X18_Y9_N24
\inst6|Add14~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~26_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(36)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(0),
	datac => \inst6|mac_Q\(35),
	datad => \inst6|mac_Q\(36),
	combout => \inst6|Add14~26_combout\);

-- Location: LCCOMB_X18_Y9_N10
\inst6|Add14~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~27_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add14~22_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add14~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add14~26_combout\,
	datac => \inst6|Add14~22_combout\,
	datad => \inst12|rx_att\(1),
	combout => \inst6|Add14~27_combout\);

-- Location: LCCOMB_X18_Y9_N12
\inst6|Add14~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~28_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(35))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(0),
	datac => \inst6|mac_Q\(35),
	datad => \inst6|mac_Q\(34),
	combout => \inst6|Add14~28_combout\);

-- Location: LCCOMB_X18_Y9_N22
\inst6|Add14~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~29_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add14~24_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add14~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~28_combout\,
	datab => \inst6|Add14~24_combout\,
	datad => \inst12|rx_att\(1),
	combout => \inst6|Add14~29_combout\);

-- Location: LCCOMB_X18_Y9_N0
\inst6|Add14~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~30_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(34)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(33),
	datab => \inst6|mac_Q\(34),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add14~30_combout\);

-- Location: LCCOMB_X18_Y9_N26
\inst6|Add14~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~31_combout\ = (\inst12|rx_att\(1) & (\inst6|Add14~26_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add14~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add14~26_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add14~30_combout\,
	combout => \inst6|Add14~31_combout\);

-- Location: LCCOMB_X18_Y9_N4
\inst6|Add14~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~32_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(33))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(33),
	datab => \inst6|mac_Q\(32),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add14~32_combout\);

-- Location: LCCOMB_X18_Y10_N24
\inst6|Add14~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~33_combout\ = (\inst12|rx_att\(1) & (\inst6|Add14~28_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add14~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~28_combout\,
	datab => \inst12|rx_att\(1),
	datad => \inst6|Add14~32_combout\,
	combout => \inst6|Add14~33_combout\);

-- Location: LCCOMB_X17_Y10_N0
\inst6|Add14~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~34_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(32)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datac => \inst6|mac_Q\(31),
	datad => \inst6|mac_Q\(32),
	combout => \inst6|Add14~34_combout\);

-- Location: LCCOMB_X17_Y10_N2
\inst6|Add14~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~35_combout\ = (\inst12|rx_att\(1) & (\inst6|Add14~30_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add14~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(1),
	datac => \inst6|Add14~30_combout\,
	datad => \inst6|Add14~34_combout\,
	combout => \inst6|Add14~35_combout\);

-- Location: LCCOMB_X18_Y10_N10
\inst6|Add14~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~36_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(31))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_Q\(31),
	datac => \inst6|mac_Q\(30),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add14~36_combout\);

-- Location: LCCOMB_X18_Y10_N28
\inst6|Add14~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~37_combout\ = (\inst12|rx_att\(1) & (\inst6|Add14~32_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add14~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~32_combout\,
	datab => \inst12|rx_att\(1),
	datad => \inst6|Add14~36_combout\,
	combout => \inst6|Add14~37_combout\);

-- Location: LCCOMB_X18_Y10_N6
\inst6|Add14~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~38_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(30)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(29),
	datac => \inst6|mac_Q\(30),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add14~38_combout\);

-- Location: LCCOMB_X17_Y10_N4
\inst6|Add14~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~39_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add14~34_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add14~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~38_combout\,
	datab => \inst12|rx_att\(1),
	datad => \inst6|Add14~34_combout\,
	combout => \inst6|Add14~39_combout\);

-- Location: LCCOMB_X18_Y10_N8
\inst6|Add14~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~40_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(29))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(29),
	datac => \inst6|mac_Q\(28),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add14~40_combout\);

-- Location: LCCOMB_X18_Y10_N2
\inst6|Add14~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~41_combout\ = (\inst12|rx_att\(1) & (\inst6|Add14~36_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add14~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~36_combout\,
	datac => \inst6|Add14~40_combout\,
	datad => \inst12|rx_att\(1),
	combout => \inst6|Add14~41_combout\);

-- Location: LCCOMB_X18_Y10_N12
\inst6|Add14~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~42_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(28)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_Q\(27),
	datac => \inst6|mac_Q\(28),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add14~42_combout\);

-- Location: LCCOMB_X17_Y10_N6
\inst6|Add14~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~43_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add14~38_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add14~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(1),
	datac => \inst6|Add14~42_combout\,
	datad => \inst6|Add14~38_combout\,
	combout => \inst6|Add14~43_combout\);

-- Location: LCCOMB_X18_Y10_N22
\inst6|Add14~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~44_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_Q\(27)))) # (!\inst12|rx_att\(0) & (\inst6|mac_Q\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(26),
	datac => \inst6|mac_Q\(27),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add14~44_combout\);

-- Location: LCCOMB_X18_Y10_N0
\inst6|Add14~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~45_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add14~40_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add14~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~44_combout\,
	datac => \inst6|Add14~40_combout\,
	datad => \inst12|rx_att\(1),
	combout => \inst6|Add14~45_combout\);

-- Location: LCCOMB_X18_Y10_N26
\inst6|Add14~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~46_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_Q\(26))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_Q\(26),
	datab => \inst6|mac_Q\(25),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add14~46_combout\);

-- Location: LCCOMB_X18_Y10_N20
\inst6|Add14~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~47_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add14~42_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add14~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(1),
	datac => \inst6|Add14~46_combout\,
	datad => \inst6|Add14~42_combout\,
	combout => \inst6|Add14~47_combout\);

-- Location: LCCOMB_X18_Y10_N18
\inst6|Add14~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~50_combout\ = (!\inst12|rx_att\(1) & ((\inst12|rx_att\(0) & (\inst6|mac_Q\(25))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst6|mac_Q\(25),
	datac => \inst6|mac_Q\(24),
	datad => \inst12|rx_att\(1),
	combout => \inst6|Add14~50_combout\);

-- Location: LCCOMB_X18_Y10_N4
\inst6|Add14~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~51_combout\ = (\inst6|Add14~50_combout\) # ((\inst12|rx_att\(1) & \inst6|Add14~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(1),
	datac => \inst6|Add14~44_combout\,
	datad => \inst6|Add14~50_combout\,
	combout => \inst6|Add14~51_combout\);

-- Location: LCCOMB_X18_Y10_N30
\inst6|Add14~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~48_combout\ = (!\inst12|rx_att\(1) & ((\inst12|rx_att\(0) & (\inst6|mac_Q\(24))) # (!\inst12|rx_att\(0) & ((\inst6|mac_Q\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst12|rx_att\(1),
	datac => \inst6|mac_Q\(24),
	datad => \inst6|mac_Q\(23),
	combout => \inst6|Add14~48_combout\);

-- Location: LCCOMB_X18_Y10_N16
\inst6|Add14~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add14~49_combout\ = (\inst6|Add14~48_combout\) # ((\inst6|Add14~46_combout\ & \inst12|rx_att\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~48_combout\,
	datac => \inst6|Add14~46_combout\,
	datad => \inst12|rx_att\(1),
	combout => \inst6|Add14~49_combout\);

-- Location: LCCOMB_X17_Y10_N8
\inst6|Data_out_Q[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[0]~24_combout\ = (\inst6|Add14~51_combout\ & (\inst6|Add14~49_combout\ $ (VCC))) # (!\inst6|Add14~51_combout\ & (\inst6|Add14~49_combout\ & VCC))
-- \inst6|Data_out_Q[0]~25\ = CARRY((\inst6|Add14~51_combout\ & \inst6|Add14~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~51_combout\,
	datab => \inst6|Add14~49_combout\,
	datad => VCC,
	combout => \inst6|Data_out_Q[0]~24_combout\,
	cout => \inst6|Data_out_Q[0]~25\);

-- Location: LCCOMB_X17_Y10_N10
\inst6|Data_out_Q[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[1]~26_combout\ = (\inst6|Add14~47_combout\ & (!\inst6|Data_out_Q[0]~25\)) # (!\inst6|Add14~47_combout\ & ((\inst6|Data_out_Q[0]~25\) # (GND)))
-- \inst6|Data_out_Q[1]~27\ = CARRY((!\inst6|Data_out_Q[0]~25\) # (!\inst6|Add14~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~47_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[0]~25\,
	combout => \inst6|Data_out_Q[1]~26_combout\,
	cout => \inst6|Data_out_Q[1]~27\);

-- Location: LCCOMB_X17_Y10_N12
\inst6|Data_out_Q[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[2]~28_combout\ = (\inst6|Add14~45_combout\ & (\inst6|Data_out_Q[1]~27\ $ (GND))) # (!\inst6|Add14~45_combout\ & (!\inst6|Data_out_Q[1]~27\ & VCC))
-- \inst6|Data_out_Q[2]~29\ = CARRY((\inst6|Add14~45_combout\ & !\inst6|Data_out_Q[1]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add14~45_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[1]~27\,
	combout => \inst6|Data_out_Q[2]~28_combout\,
	cout => \inst6|Data_out_Q[2]~29\);

-- Location: LCCOMB_X17_Y10_N14
\inst6|Data_out_Q[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[3]~30_combout\ = (\inst6|Add14~43_combout\ & (!\inst6|Data_out_Q[2]~29\)) # (!\inst6|Add14~43_combout\ & ((\inst6|Data_out_Q[2]~29\) # (GND)))
-- \inst6|Data_out_Q[3]~31\ = CARRY((!\inst6|Data_out_Q[2]~29\) # (!\inst6|Add14~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~43_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[2]~29\,
	combout => \inst6|Data_out_Q[3]~30_combout\,
	cout => \inst6|Data_out_Q[3]~31\);

-- Location: LCCOMB_X17_Y10_N16
\inst6|Data_out_Q[4]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[4]~32_combout\ = (\inst6|Add14~41_combout\ & (\inst6|Data_out_Q[3]~31\ $ (GND))) # (!\inst6|Add14~41_combout\ & (!\inst6|Data_out_Q[3]~31\ & VCC))
-- \inst6|Data_out_Q[4]~33\ = CARRY((\inst6|Add14~41_combout\ & !\inst6|Data_out_Q[3]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~41_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[3]~31\,
	combout => \inst6|Data_out_Q[4]~32_combout\,
	cout => \inst6|Data_out_Q[4]~33\);

-- Location: LCCOMB_X17_Y10_N18
\inst6|Data_out_Q[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[5]~34_combout\ = (\inst6|Add14~39_combout\ & (!\inst6|Data_out_Q[4]~33\)) # (!\inst6|Add14~39_combout\ & ((\inst6|Data_out_Q[4]~33\) # (GND)))
-- \inst6|Data_out_Q[5]~35\ = CARRY((!\inst6|Data_out_Q[4]~33\) # (!\inst6|Add14~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add14~39_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[4]~33\,
	combout => \inst6|Data_out_Q[5]~34_combout\,
	cout => \inst6|Data_out_Q[5]~35\);

-- Location: LCCOMB_X17_Y10_N20
\inst6|Data_out_Q[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[6]~36_combout\ = (\inst6|Add14~37_combout\ & (\inst6|Data_out_Q[5]~35\ $ (GND))) # (!\inst6|Add14~37_combout\ & (!\inst6|Data_out_Q[5]~35\ & VCC))
-- \inst6|Data_out_Q[6]~37\ = CARRY((\inst6|Add14~37_combout\ & !\inst6|Data_out_Q[5]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~37_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[5]~35\,
	combout => \inst6|Data_out_Q[6]~36_combout\,
	cout => \inst6|Data_out_Q[6]~37\);

-- Location: LCCOMB_X17_Y10_N22
\inst6|Data_out_Q[7]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[7]~38_combout\ = (\inst6|Add14~35_combout\ & (!\inst6|Data_out_Q[6]~37\)) # (!\inst6|Add14~35_combout\ & ((\inst6|Data_out_Q[6]~37\) # (GND)))
-- \inst6|Data_out_Q[7]~39\ = CARRY((!\inst6|Data_out_Q[6]~37\) # (!\inst6|Add14~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add14~35_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[6]~37\,
	combout => \inst6|Data_out_Q[7]~38_combout\,
	cout => \inst6|Data_out_Q[7]~39\);

-- Location: LCCOMB_X17_Y10_N24
\inst6|Data_out_Q[8]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[8]~40_combout\ = (\inst6|Add14~33_combout\ & (\inst6|Data_out_Q[7]~39\ $ (GND))) # (!\inst6|Add14~33_combout\ & (!\inst6|Data_out_Q[7]~39\ & VCC))
-- \inst6|Data_out_Q[8]~41\ = CARRY((\inst6|Add14~33_combout\ & !\inst6|Data_out_Q[7]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add14~33_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[7]~39\,
	combout => \inst6|Data_out_Q[8]~40_combout\,
	cout => \inst6|Data_out_Q[8]~41\);

-- Location: LCCOMB_X17_Y10_N26
\inst6|Data_out_Q[9]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[9]~42_combout\ = (\inst6|Add14~31_combout\ & (!\inst6|Data_out_Q[8]~41\)) # (!\inst6|Add14~31_combout\ & ((\inst6|Data_out_Q[8]~41\) # (GND)))
-- \inst6|Data_out_Q[9]~43\ = CARRY((!\inst6|Data_out_Q[8]~41\) # (!\inst6|Add14~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add14~31_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[8]~41\,
	combout => \inst6|Data_out_Q[9]~42_combout\,
	cout => \inst6|Data_out_Q[9]~43\);

-- Location: LCCOMB_X17_Y10_N28
\inst6|Data_out_Q[10]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[10]~44_combout\ = (\inst6|Add14~29_combout\ & (\inst6|Data_out_Q[9]~43\ $ (GND))) # (!\inst6|Add14~29_combout\ & (!\inst6|Data_out_Q[9]~43\ & VCC))
-- \inst6|Data_out_Q[10]~45\ = CARRY((\inst6|Add14~29_combout\ & !\inst6|Data_out_Q[9]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~29_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[9]~43\,
	combout => \inst6|Data_out_Q[10]~44_combout\,
	cout => \inst6|Data_out_Q[10]~45\);

-- Location: LCCOMB_X17_Y10_N30
\inst6|Data_out_Q[11]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[11]~46_combout\ = (\inst6|Add14~27_combout\ & (!\inst6|Data_out_Q[10]~45\)) # (!\inst6|Add14~27_combout\ & ((\inst6|Data_out_Q[10]~45\) # (GND)))
-- \inst6|Data_out_Q[11]~47\ = CARRY((!\inst6|Data_out_Q[10]~45\) # (!\inst6|Add14~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add14~27_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[10]~45\,
	combout => \inst6|Data_out_Q[11]~46_combout\,
	cout => \inst6|Data_out_Q[11]~47\);

-- Location: LCCOMB_X17_Y9_N0
\inst6|Data_out_Q[12]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[12]~48_combout\ = (\inst6|Add14~25_combout\ & (\inst6|Data_out_Q[11]~47\ $ (GND))) # (!\inst6|Add14~25_combout\ & (!\inst6|Data_out_Q[11]~47\ & VCC))
-- \inst6|Data_out_Q[12]~49\ = CARRY((\inst6|Add14~25_combout\ & !\inst6|Data_out_Q[11]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~25_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[11]~47\,
	combout => \inst6|Data_out_Q[12]~48_combout\,
	cout => \inst6|Data_out_Q[12]~49\);

-- Location: LCCOMB_X17_Y9_N2
\inst6|Data_out_Q[13]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[13]~50_combout\ = (\inst6|Add14~23_combout\ & (!\inst6|Data_out_Q[12]~49\)) # (!\inst6|Add14~23_combout\ & ((\inst6|Data_out_Q[12]~49\) # (GND)))
-- \inst6|Data_out_Q[13]~51\ = CARRY((!\inst6|Data_out_Q[12]~49\) # (!\inst6|Add14~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~23_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[12]~49\,
	combout => \inst6|Data_out_Q[13]~50_combout\,
	cout => \inst6|Data_out_Q[13]~51\);

-- Location: LCCOMB_X17_Y9_N4
\inst6|Data_out_Q[14]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[14]~52_combout\ = (\inst6|Add14~21_combout\ & (\inst6|Data_out_Q[13]~51\ $ (GND))) # (!\inst6|Add14~21_combout\ & (!\inst6|Data_out_Q[13]~51\ & VCC))
-- \inst6|Data_out_Q[14]~53\ = CARRY((\inst6|Add14~21_combout\ & !\inst6|Data_out_Q[13]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~21_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[13]~51\,
	combout => \inst6|Data_out_Q[14]~52_combout\,
	cout => \inst6|Data_out_Q[14]~53\);

-- Location: LCCOMB_X17_Y9_N6
\inst6|Data_out_Q[15]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[15]~54_combout\ = (\inst6|Add14~19_combout\ & (!\inst6|Data_out_Q[14]~53\)) # (!\inst6|Add14~19_combout\ & ((\inst6|Data_out_Q[14]~53\) # (GND)))
-- \inst6|Data_out_Q[15]~55\ = CARRY((!\inst6|Data_out_Q[14]~53\) # (!\inst6|Add14~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add14~19_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[14]~53\,
	combout => \inst6|Data_out_Q[15]~54_combout\,
	cout => \inst6|Data_out_Q[15]~55\);

-- Location: LCCOMB_X17_Y9_N8
\inst6|Data_out_Q[16]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[16]~56_combout\ = (\inst6|Add14~17_combout\ & (\inst6|Data_out_Q[15]~55\ $ (GND))) # (!\inst6|Add14~17_combout\ & (!\inst6|Data_out_Q[15]~55\ & VCC))
-- \inst6|Data_out_Q[16]~57\ = CARRY((\inst6|Add14~17_combout\ & !\inst6|Data_out_Q[15]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add14~17_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[15]~55\,
	combout => \inst6|Data_out_Q[16]~56_combout\,
	cout => \inst6|Data_out_Q[16]~57\);

-- Location: LCCOMB_X17_Y9_N10
\inst6|Data_out_Q[17]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[17]~58_combout\ = (\inst6|Add14~15_combout\ & (!\inst6|Data_out_Q[16]~57\)) # (!\inst6|Add14~15_combout\ & ((\inst6|Data_out_Q[16]~57\) # (GND)))
-- \inst6|Data_out_Q[17]~59\ = CARRY((!\inst6|Data_out_Q[16]~57\) # (!\inst6|Add14~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add14~15_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[16]~57\,
	combout => \inst6|Data_out_Q[17]~58_combout\,
	cout => \inst6|Data_out_Q[17]~59\);

-- Location: LCCOMB_X17_Y9_N12
\inst6|Data_out_Q[18]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[18]~60_combout\ = (\inst6|Add14~13_combout\ & (\inst6|Data_out_Q[17]~59\ $ (GND))) # (!\inst6|Add14~13_combout\ & (!\inst6|Data_out_Q[17]~59\ & VCC))
-- \inst6|Data_out_Q[18]~61\ = CARRY((\inst6|Add14~13_combout\ & !\inst6|Data_out_Q[17]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add14~13_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[17]~59\,
	combout => \inst6|Data_out_Q[18]~60_combout\,
	cout => \inst6|Data_out_Q[18]~61\);

-- Location: LCCOMB_X17_Y9_N14
\inst6|Data_out_Q[19]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[19]~62_combout\ = (\inst6|Add14~11_combout\ & (!\inst6|Data_out_Q[18]~61\)) # (!\inst6|Add14~11_combout\ & ((\inst6|Data_out_Q[18]~61\) # (GND)))
-- \inst6|Data_out_Q[19]~63\ = CARRY((!\inst6|Data_out_Q[18]~61\) # (!\inst6|Add14~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~11_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[18]~61\,
	combout => \inst6|Data_out_Q[19]~62_combout\,
	cout => \inst6|Data_out_Q[19]~63\);

-- Location: LCCOMB_X17_Y9_N16
\inst6|Data_out_Q[20]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[20]~64_combout\ = (\inst6|Add14~9_combout\ & (\inst6|Data_out_Q[19]~63\ $ (GND))) # (!\inst6|Add14~9_combout\ & (!\inst6|Data_out_Q[19]~63\ & VCC))
-- \inst6|Data_out_Q[20]~65\ = CARRY((\inst6|Add14~9_combout\ & !\inst6|Data_out_Q[19]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add14~9_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[19]~63\,
	combout => \inst6|Data_out_Q[20]~64_combout\,
	cout => \inst6|Data_out_Q[20]~65\);

-- Location: LCCOMB_X17_Y9_N18
\inst6|Data_out_Q[21]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[21]~66_combout\ = (\inst6|Add14~7_combout\ & (!\inst6|Data_out_Q[20]~65\)) # (!\inst6|Add14~7_combout\ & ((\inst6|Data_out_Q[20]~65\) # (GND)))
-- \inst6|Data_out_Q[21]~67\ = CARRY((!\inst6|Data_out_Q[20]~65\) # (!\inst6|Add14~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add14~7_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[20]~65\,
	combout => \inst6|Data_out_Q[21]~66_combout\,
	cout => \inst6|Data_out_Q[21]~67\);

-- Location: LCCOMB_X17_Y9_N20
\inst6|Data_out_Q[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[22]~68_combout\ = (\inst6|Add14~5_combout\ & (\inst6|Data_out_Q[21]~67\ $ (GND))) # (!\inst6|Add14~5_combout\ & (!\inst6|Data_out_Q[21]~67\ & VCC))
-- \inst6|Data_out_Q[22]~69\ = CARRY((\inst6|Add14~5_combout\ & !\inst6|Data_out_Q[21]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add14~5_combout\,
	datad => VCC,
	cin => \inst6|Data_out_Q[21]~67\,
	combout => \inst6|Data_out_Q[22]~68_combout\,
	cout => \inst6|Data_out_Q[22]~69\);

-- Location: LCCOMB_X17_Y9_N22
\inst6|Data_out_Q[23]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_Q[23]~70_combout\ = \inst6|Add14~2_combout\ $ (\inst6|Data_out_Q[22]~69\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add14~2_combout\,
	cin => \inst6|Data_out_Q[22]~69\,
	combout => \inst6|Data_out_Q[23]~70_combout\);

-- Location: LCCOMB_X19_Y7_N12
\inst6|deb~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|deb~4_combout\ = (!\inst6|Equal12~3_combout\ & (!\inst6|downconversion~1_combout\ & (!\inst6|LessThan3~4_combout\ & \inst6|LessThan4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Equal12~3_combout\,
	datab => \inst6|downconversion~1_combout\,
	datac => \inst6|LessThan3~4_combout\,
	datad => \inst6|LessThan4~4_combout\,
	combout => \inst6|deb~4_combout\);

-- Location: FF_X17_Y9_N23
\inst6|Data_out_Q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[23]~70_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(23));

-- Location: FF_X29_Y12_N11
\inst11|inst2|Data_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[0]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_addr\(0));

-- Location: LCCOMB_X29_Y12_N0
\inst11|inst3|addr[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|addr[0]~1_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(37))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_addr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JP1~input_o\,
	datab => \inst11|inst|indata\(37),
	datad => \inst11|inst2|Data_addr\(0),
	combout => \inst11|inst3|addr[0]~1_combout\);

-- Location: LCCOMB_X25_Y12_N22
\inst12|iqswap~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|iqswap~2_combout\ = (\inst11|inst3|addr\(6) & (\inst1|POR\(0) & (\inst11|inst3|addr\(7) & \inst1|POR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst3|addr\(6),
	datab => \inst1|POR\(0),
	datac => \inst11|inst3|addr\(7),
	datad => \inst1|POR\(1),
	combout => \inst12|iqswap~2_combout\);

-- Location: FF_X29_Y12_N1
\inst12|iqswap\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|addr[0]~1_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|iqswap~q\);

-- Location: LCCOMB_X19_Y12_N6
\inst9|data_reg_1[28]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1[28]~1_combout\ = \inst9|sample~q\ $ (((!\inst12|tx~q\ & (\PTTn~input_o\ & \inst12|iqswap~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|sample~q\,
	datab => \inst12|tx~q\,
	datac => \PTTn~input_o\,
	datad => \inst12|iqswap~q\,
	combout => \inst9|data_reg_1[28]~1_combout\);

-- Location: LCCOMB_X19_Y13_N22
\inst9|data_received_r[14]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_r[14]~0_combout\ = (\inst9|bitclk:bitcount[5]~q\ & (!\inst9|sample~q\ & (\inst9|Equal1~0_combout\ & \inst9|bitclk:bitcount[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|bitclk:bitcount[5]~q\,
	datab => \inst9|sample~q\,
	datac => \inst9|Equal1~0_combout\,
	datad => \inst9|bitclk:bitcount[0]~q\,
	combout => \inst9|data_received_r[14]~0_combout\);

-- Location: FF_X17_Y13_N1
\inst9|data_received_r[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(31),
	sload => VCC,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(31));

-- Location: LCCOMB_X17_Y13_N0
\inst9|data_reg_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~2_combout\ = (\inst9|data_reg_1[28]~1_combout\ & (((\inst15~combout\)))) # (!\inst9|data_reg_1[28]~1_combout\ & ((\inst15~combout\ & ((\inst9|data_received_r\(31)))) # (!\inst15~combout\ & (\inst6|Data_out_Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_Q\(23),
	datab => \inst9|data_reg_1[28]~1_combout\,
	datac => \inst9|data_received_r\(31),
	datad => \inst15~combout\,
	combout => \inst9|data_reg_1~2_combout\);

-- Location: LCCOMB_X21_Y11_N14
\inst6|mac_I[0]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[0]~51_combout\ = (\inst6|prod\(0) & (\inst6|mac_I\(0) $ (VCC))) # (!\inst6|prod\(0) & (\inst6|mac_I\(0) & VCC))
-- \inst6|mac_I[0]~52\ = CARRY((\inst6|prod\(0) & \inst6|mac_I\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(0),
	datab => \inst6|mac_I\(0),
	datad => VCC,
	combout => \inst6|mac_I[0]~51_combout\,
	cout => \inst6|mac_I[0]~52\);

-- Location: LCCOMB_X22_Y10_N18
\inst6|mac_I[17]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[17]~154_combout\ = ((!\inst6|downconversion:ns[0]~q\ & \inst6|mac_Q~51_combout\)) # (!\inst6|deb~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|deb~2_combout\,
	datab => \inst6|downconversion:ns[0]~q\,
	datad => \inst6|mac_Q~51_combout\,
	combout => \inst6|mac_I[17]~154_combout\);

-- Location: FF_X21_Y11_N15
\inst6|mac_I[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[0]~51_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(0));

-- Location: LCCOMB_X21_Y11_N16
\inst6|mac_I[1]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[1]~53_combout\ = (\inst6|prod\(1) & ((\inst6|mac_I\(1) & (\inst6|mac_I[0]~52\ & VCC)) # (!\inst6|mac_I\(1) & (!\inst6|mac_I[0]~52\)))) # (!\inst6|prod\(1) & ((\inst6|mac_I\(1) & (!\inst6|mac_I[0]~52\)) # (!\inst6|mac_I\(1) & 
-- ((\inst6|mac_I[0]~52\) # (GND)))))
-- \inst6|mac_I[1]~54\ = CARRY((\inst6|prod\(1) & (!\inst6|mac_I\(1) & !\inst6|mac_I[0]~52\)) # (!\inst6|prod\(1) & ((!\inst6|mac_I[0]~52\) # (!\inst6|mac_I\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(1),
	datab => \inst6|mac_I\(1),
	datad => VCC,
	cin => \inst6|mac_I[0]~52\,
	combout => \inst6|mac_I[1]~53_combout\,
	cout => \inst6|mac_I[1]~54\);

-- Location: FF_X21_Y11_N17
\inst6|mac_I[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[1]~53_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(1));

-- Location: LCCOMB_X21_Y11_N18
\inst6|mac_I[2]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[2]~55_combout\ = ((\inst6|prod\(2) $ (\inst6|mac_I\(2) $ (!\inst6|mac_I[1]~54\)))) # (GND)
-- \inst6|mac_I[2]~56\ = CARRY((\inst6|prod\(2) & ((\inst6|mac_I\(2)) # (!\inst6|mac_I[1]~54\))) # (!\inst6|prod\(2) & (\inst6|mac_I\(2) & !\inst6|mac_I[1]~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(2),
	datab => \inst6|mac_I\(2),
	datad => VCC,
	cin => \inst6|mac_I[1]~54\,
	combout => \inst6|mac_I[2]~55_combout\,
	cout => \inst6|mac_I[2]~56\);

-- Location: FF_X21_Y11_N19
\inst6|mac_I[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[2]~55_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(2));

-- Location: LCCOMB_X21_Y11_N20
\inst6|mac_I[3]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[3]~57_combout\ = (\inst6|prod\(3) & ((\inst6|mac_I\(3) & (\inst6|mac_I[2]~56\ & VCC)) # (!\inst6|mac_I\(3) & (!\inst6|mac_I[2]~56\)))) # (!\inst6|prod\(3) & ((\inst6|mac_I\(3) & (!\inst6|mac_I[2]~56\)) # (!\inst6|mac_I\(3) & 
-- ((\inst6|mac_I[2]~56\) # (GND)))))
-- \inst6|mac_I[3]~58\ = CARRY((\inst6|prod\(3) & (!\inst6|mac_I\(3) & !\inst6|mac_I[2]~56\)) # (!\inst6|prod\(3) & ((!\inst6|mac_I[2]~56\) # (!\inst6|mac_I\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(3),
	datab => \inst6|mac_I\(3),
	datad => VCC,
	cin => \inst6|mac_I[2]~56\,
	combout => \inst6|mac_I[3]~57_combout\,
	cout => \inst6|mac_I[3]~58\);

-- Location: FF_X21_Y11_N21
\inst6|mac_I[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[3]~57_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(3));

-- Location: LCCOMB_X21_Y11_N22
\inst6|mac_I[4]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[4]~59_combout\ = ((\inst6|mac_I\(4) $ (\inst6|prod\(4) $ (!\inst6|mac_I[3]~58\)))) # (GND)
-- \inst6|mac_I[4]~60\ = CARRY((\inst6|mac_I\(4) & ((\inst6|prod\(4)) # (!\inst6|mac_I[3]~58\))) # (!\inst6|mac_I\(4) & (\inst6|prod\(4) & !\inst6|mac_I[3]~58\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(4),
	datab => \inst6|prod\(4),
	datad => VCC,
	cin => \inst6|mac_I[3]~58\,
	combout => \inst6|mac_I[4]~59_combout\,
	cout => \inst6|mac_I[4]~60\);

-- Location: FF_X21_Y11_N23
\inst6|mac_I[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[4]~59_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(4));

-- Location: LCCOMB_X21_Y11_N24
\inst6|mac_I[5]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[5]~61_combout\ = (\inst6|prod\(5) & ((\inst6|mac_I\(5) & (\inst6|mac_I[4]~60\ & VCC)) # (!\inst6|mac_I\(5) & (!\inst6|mac_I[4]~60\)))) # (!\inst6|prod\(5) & ((\inst6|mac_I\(5) & (!\inst6|mac_I[4]~60\)) # (!\inst6|mac_I\(5) & 
-- ((\inst6|mac_I[4]~60\) # (GND)))))
-- \inst6|mac_I[5]~62\ = CARRY((\inst6|prod\(5) & (!\inst6|mac_I\(5) & !\inst6|mac_I[4]~60\)) # (!\inst6|prod\(5) & ((!\inst6|mac_I[4]~60\) # (!\inst6|mac_I\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(5),
	datab => \inst6|mac_I\(5),
	datad => VCC,
	cin => \inst6|mac_I[4]~60\,
	combout => \inst6|mac_I[5]~61_combout\,
	cout => \inst6|mac_I[5]~62\);

-- Location: FF_X21_Y11_N25
\inst6|mac_I[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[5]~61_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(5));

-- Location: LCCOMB_X21_Y11_N26
\inst6|mac_I[6]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[6]~63_combout\ = ((\inst6|mac_I\(6) $ (\inst6|prod\(6) $ (!\inst6|mac_I[5]~62\)))) # (GND)
-- \inst6|mac_I[6]~64\ = CARRY((\inst6|mac_I\(6) & ((\inst6|prod\(6)) # (!\inst6|mac_I[5]~62\))) # (!\inst6|mac_I\(6) & (\inst6|prod\(6) & !\inst6|mac_I[5]~62\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(6),
	datab => \inst6|prod\(6),
	datad => VCC,
	cin => \inst6|mac_I[5]~62\,
	combout => \inst6|mac_I[6]~63_combout\,
	cout => \inst6|mac_I[6]~64\);

-- Location: FF_X21_Y11_N27
\inst6|mac_I[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[6]~63_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(6));

-- Location: LCCOMB_X21_Y11_N28
\inst6|mac_I[7]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[7]~65_combout\ = (\inst6|prod\(7) & ((\inst6|mac_I\(7) & (\inst6|mac_I[6]~64\ & VCC)) # (!\inst6|mac_I\(7) & (!\inst6|mac_I[6]~64\)))) # (!\inst6|prod\(7) & ((\inst6|mac_I\(7) & (!\inst6|mac_I[6]~64\)) # (!\inst6|mac_I\(7) & 
-- ((\inst6|mac_I[6]~64\) # (GND)))))
-- \inst6|mac_I[7]~66\ = CARRY((\inst6|prod\(7) & (!\inst6|mac_I\(7) & !\inst6|mac_I[6]~64\)) # (!\inst6|prod\(7) & ((!\inst6|mac_I[6]~64\) # (!\inst6|mac_I\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(7),
	datab => \inst6|mac_I\(7),
	datad => VCC,
	cin => \inst6|mac_I[6]~64\,
	combout => \inst6|mac_I[7]~65_combout\,
	cout => \inst6|mac_I[7]~66\);

-- Location: FF_X21_Y11_N29
\inst6|mac_I[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[7]~65_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(7));

-- Location: LCCOMB_X21_Y11_N30
\inst6|mac_I[8]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[8]~67_combout\ = ((\inst6|mac_I\(8) $ (\inst6|prod\(8) $ (!\inst6|mac_I[7]~66\)))) # (GND)
-- \inst6|mac_I[8]~68\ = CARRY((\inst6|mac_I\(8) & ((\inst6|prod\(8)) # (!\inst6|mac_I[7]~66\))) # (!\inst6|mac_I\(8) & (\inst6|prod\(8) & !\inst6|mac_I[7]~66\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(8),
	datab => \inst6|prod\(8),
	datad => VCC,
	cin => \inst6|mac_I[7]~66\,
	combout => \inst6|mac_I[8]~67_combout\,
	cout => \inst6|mac_I[8]~68\);

-- Location: FF_X21_Y11_N31
\inst6|mac_I[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[8]~67_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(8));

-- Location: LCCOMB_X21_Y10_N0
\inst6|mac_I[9]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[9]~69_combout\ = (\inst6|prod\(9) & ((\inst6|mac_I\(9) & (\inst6|mac_I[8]~68\ & VCC)) # (!\inst6|mac_I\(9) & (!\inst6|mac_I[8]~68\)))) # (!\inst6|prod\(9) & ((\inst6|mac_I\(9) & (!\inst6|mac_I[8]~68\)) # (!\inst6|mac_I\(9) & 
-- ((\inst6|mac_I[8]~68\) # (GND)))))
-- \inst6|mac_I[9]~70\ = CARRY((\inst6|prod\(9) & (!\inst6|mac_I\(9) & !\inst6|mac_I[8]~68\)) # (!\inst6|prod\(9) & ((!\inst6|mac_I[8]~68\) # (!\inst6|mac_I\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(9),
	datab => \inst6|mac_I\(9),
	datad => VCC,
	cin => \inst6|mac_I[8]~68\,
	combout => \inst6|mac_I[9]~69_combout\,
	cout => \inst6|mac_I[9]~70\);

-- Location: FF_X21_Y10_N1
\inst6|mac_I[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[9]~69_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(9));

-- Location: LCCOMB_X21_Y10_N2
\inst6|mac_I[10]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[10]~71_combout\ = ((\inst6|prod\(10) $ (\inst6|mac_I\(10) $ (!\inst6|mac_I[9]~70\)))) # (GND)
-- \inst6|mac_I[10]~72\ = CARRY((\inst6|prod\(10) & ((\inst6|mac_I\(10)) # (!\inst6|mac_I[9]~70\))) # (!\inst6|prod\(10) & (\inst6|mac_I\(10) & !\inst6|mac_I[9]~70\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(10),
	datab => \inst6|mac_I\(10),
	datad => VCC,
	cin => \inst6|mac_I[9]~70\,
	combout => \inst6|mac_I[10]~71_combout\,
	cout => \inst6|mac_I[10]~72\);

-- Location: FF_X21_Y10_N3
\inst6|mac_I[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[10]~71_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(10));

-- Location: LCCOMB_X21_Y10_N4
\inst6|mac_I[11]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[11]~73_combout\ = (\inst6|prod\(11) & ((\inst6|mac_I\(11) & (\inst6|mac_I[10]~72\ & VCC)) # (!\inst6|mac_I\(11) & (!\inst6|mac_I[10]~72\)))) # (!\inst6|prod\(11) & ((\inst6|mac_I\(11) & (!\inst6|mac_I[10]~72\)) # (!\inst6|mac_I\(11) & 
-- ((\inst6|mac_I[10]~72\) # (GND)))))
-- \inst6|mac_I[11]~74\ = CARRY((\inst6|prod\(11) & (!\inst6|mac_I\(11) & !\inst6|mac_I[10]~72\)) # (!\inst6|prod\(11) & ((!\inst6|mac_I[10]~72\) # (!\inst6|mac_I\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(11),
	datab => \inst6|mac_I\(11),
	datad => VCC,
	cin => \inst6|mac_I[10]~72\,
	combout => \inst6|mac_I[11]~73_combout\,
	cout => \inst6|mac_I[11]~74\);

-- Location: FF_X21_Y10_N5
\inst6|mac_I[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[11]~73_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(11));

-- Location: LCCOMB_X21_Y10_N6
\inst6|mac_I[12]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[12]~75_combout\ = ((\inst6|mac_I\(12) $ (\inst6|prod\(12) $ (!\inst6|mac_I[11]~74\)))) # (GND)
-- \inst6|mac_I[12]~76\ = CARRY((\inst6|mac_I\(12) & ((\inst6|prod\(12)) # (!\inst6|mac_I[11]~74\))) # (!\inst6|mac_I\(12) & (\inst6|prod\(12) & !\inst6|mac_I[11]~74\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(12),
	datab => \inst6|prod\(12),
	datad => VCC,
	cin => \inst6|mac_I[11]~74\,
	combout => \inst6|mac_I[12]~75_combout\,
	cout => \inst6|mac_I[12]~76\);

-- Location: FF_X21_Y10_N7
\inst6|mac_I[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[12]~75_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(12));

-- Location: LCCOMB_X21_Y10_N8
\inst6|mac_I[13]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[13]~77_combout\ = (\inst6|prod\(13) & ((\inst6|mac_I\(13) & (\inst6|mac_I[12]~76\ & VCC)) # (!\inst6|mac_I\(13) & (!\inst6|mac_I[12]~76\)))) # (!\inst6|prod\(13) & ((\inst6|mac_I\(13) & (!\inst6|mac_I[12]~76\)) # (!\inst6|mac_I\(13) & 
-- ((\inst6|mac_I[12]~76\) # (GND)))))
-- \inst6|mac_I[13]~78\ = CARRY((\inst6|prod\(13) & (!\inst6|mac_I\(13) & !\inst6|mac_I[12]~76\)) # (!\inst6|prod\(13) & ((!\inst6|mac_I[12]~76\) # (!\inst6|mac_I\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(13),
	datab => \inst6|mac_I\(13),
	datad => VCC,
	cin => \inst6|mac_I[12]~76\,
	combout => \inst6|mac_I[13]~77_combout\,
	cout => \inst6|mac_I[13]~78\);

-- Location: FF_X21_Y10_N9
\inst6|mac_I[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[13]~77_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(13));

-- Location: LCCOMB_X21_Y10_N10
\inst6|mac_I[14]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[14]~79_combout\ = ((\inst6|mac_I\(14) $ (\inst6|prod\(14) $ (!\inst6|mac_I[13]~78\)))) # (GND)
-- \inst6|mac_I[14]~80\ = CARRY((\inst6|mac_I\(14) & ((\inst6|prod\(14)) # (!\inst6|mac_I[13]~78\))) # (!\inst6|mac_I\(14) & (\inst6|prod\(14) & !\inst6|mac_I[13]~78\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(14),
	datab => \inst6|prod\(14),
	datad => VCC,
	cin => \inst6|mac_I[13]~78\,
	combout => \inst6|mac_I[14]~79_combout\,
	cout => \inst6|mac_I[14]~80\);

-- Location: FF_X21_Y10_N11
\inst6|mac_I[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[14]~79_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(14));

-- Location: LCCOMB_X21_Y10_N12
\inst6|mac_I[15]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[15]~81_combout\ = (\inst6|mac_I\(15) & ((\inst6|prod\(15) & (\inst6|mac_I[14]~80\ & VCC)) # (!\inst6|prod\(15) & (!\inst6|mac_I[14]~80\)))) # (!\inst6|mac_I\(15) & ((\inst6|prod\(15) & (!\inst6|mac_I[14]~80\)) # (!\inst6|prod\(15) & 
-- ((\inst6|mac_I[14]~80\) # (GND)))))
-- \inst6|mac_I[15]~82\ = CARRY((\inst6|mac_I\(15) & (!\inst6|prod\(15) & !\inst6|mac_I[14]~80\)) # (!\inst6|mac_I\(15) & ((!\inst6|mac_I[14]~80\) # (!\inst6|prod\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(15),
	datab => \inst6|prod\(15),
	datad => VCC,
	cin => \inst6|mac_I[14]~80\,
	combout => \inst6|mac_I[15]~81_combout\,
	cout => \inst6|mac_I[15]~82\);

-- Location: FF_X21_Y10_N13
\inst6|mac_I[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[15]~81_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(15));

-- Location: LCCOMB_X21_Y10_N14
\inst6|mac_I[16]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[16]~83_combout\ = ((\inst6|prod\(16) $ (\inst6|mac_I\(16) $ (!\inst6|mac_I[15]~82\)))) # (GND)
-- \inst6|mac_I[16]~84\ = CARRY((\inst6|prod\(16) & ((\inst6|mac_I\(16)) # (!\inst6|mac_I[15]~82\))) # (!\inst6|prod\(16) & (\inst6|mac_I\(16) & !\inst6|mac_I[15]~82\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(16),
	datab => \inst6|mac_I\(16),
	datad => VCC,
	cin => \inst6|mac_I[15]~82\,
	combout => \inst6|mac_I[16]~83_combout\,
	cout => \inst6|mac_I[16]~84\);

-- Location: FF_X21_Y10_N15
\inst6|mac_I[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[16]~83_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(16));

-- Location: LCCOMB_X21_Y10_N16
\inst6|mac_I[17]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[17]~85_combout\ = (\inst6|prod\(17) & ((\inst6|mac_I\(17) & (\inst6|mac_I[16]~84\ & VCC)) # (!\inst6|mac_I\(17) & (!\inst6|mac_I[16]~84\)))) # (!\inst6|prod\(17) & ((\inst6|mac_I\(17) & (!\inst6|mac_I[16]~84\)) # (!\inst6|mac_I\(17) & 
-- ((\inst6|mac_I[16]~84\) # (GND)))))
-- \inst6|mac_I[17]~86\ = CARRY((\inst6|prod\(17) & (!\inst6|mac_I\(17) & !\inst6|mac_I[16]~84\)) # (!\inst6|prod\(17) & ((!\inst6|mac_I[16]~84\) # (!\inst6|mac_I\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(17),
	datab => \inst6|mac_I\(17),
	datad => VCC,
	cin => \inst6|mac_I[16]~84\,
	combout => \inst6|mac_I[17]~85_combout\,
	cout => \inst6|mac_I[17]~86\);

-- Location: FF_X21_Y10_N17
\inst6|mac_I[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[17]~85_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(17));

-- Location: LCCOMB_X21_Y10_N18
\inst6|mac_I[18]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[18]~87_combout\ = ((\inst6|mac_I\(18) $ (\inst6|prod\(18) $ (!\inst6|mac_I[17]~86\)))) # (GND)
-- \inst6|mac_I[18]~88\ = CARRY((\inst6|mac_I\(18) & ((\inst6|prod\(18)) # (!\inst6|mac_I[17]~86\))) # (!\inst6|mac_I\(18) & (\inst6|prod\(18) & !\inst6|mac_I[17]~86\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(18),
	datab => \inst6|prod\(18),
	datad => VCC,
	cin => \inst6|mac_I[17]~86\,
	combout => \inst6|mac_I[18]~87_combout\,
	cout => \inst6|mac_I[18]~88\);

-- Location: FF_X21_Y10_N19
\inst6|mac_I[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[18]~87_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(18));

-- Location: LCCOMB_X21_Y10_N20
\inst6|mac_I[19]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[19]~89_combout\ = (\inst6|prod\(19) & ((\inst6|mac_I\(19) & (\inst6|mac_I[18]~88\ & VCC)) # (!\inst6|mac_I\(19) & (!\inst6|mac_I[18]~88\)))) # (!\inst6|prod\(19) & ((\inst6|mac_I\(19) & (!\inst6|mac_I[18]~88\)) # (!\inst6|mac_I\(19) & 
-- ((\inst6|mac_I[18]~88\) # (GND)))))
-- \inst6|mac_I[19]~90\ = CARRY((\inst6|prod\(19) & (!\inst6|mac_I\(19) & !\inst6|mac_I[18]~88\)) # (!\inst6|prod\(19) & ((!\inst6|mac_I[18]~88\) # (!\inst6|mac_I\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(19),
	datab => \inst6|mac_I\(19),
	datad => VCC,
	cin => \inst6|mac_I[18]~88\,
	combout => \inst6|mac_I[19]~89_combout\,
	cout => \inst6|mac_I[19]~90\);

-- Location: FF_X21_Y10_N21
\inst6|mac_I[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[19]~89_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(19));

-- Location: LCCOMB_X21_Y10_N22
\inst6|mac_I[20]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[20]~91_combout\ = ((\inst6|mac_I\(20) $ (\inst6|prod\(20) $ (!\inst6|mac_I[19]~90\)))) # (GND)
-- \inst6|mac_I[20]~92\ = CARRY((\inst6|mac_I\(20) & ((\inst6|prod\(20)) # (!\inst6|mac_I[19]~90\))) # (!\inst6|mac_I\(20) & (\inst6|prod\(20) & !\inst6|mac_I[19]~90\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(20),
	datab => \inst6|prod\(20),
	datad => VCC,
	cin => \inst6|mac_I[19]~90\,
	combout => \inst6|mac_I[20]~91_combout\,
	cout => \inst6|mac_I[20]~92\);

-- Location: FF_X21_Y10_N23
\inst6|mac_I[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[20]~91_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(20));

-- Location: LCCOMB_X21_Y10_N24
\inst6|mac_I[21]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[21]~93_combout\ = (\inst6|prod\(21) & ((\inst6|mac_I\(21) & (\inst6|mac_I[20]~92\ & VCC)) # (!\inst6|mac_I\(21) & (!\inst6|mac_I[20]~92\)))) # (!\inst6|prod\(21) & ((\inst6|mac_I\(21) & (!\inst6|mac_I[20]~92\)) # (!\inst6|mac_I\(21) & 
-- ((\inst6|mac_I[20]~92\) # (GND)))))
-- \inst6|mac_I[21]~94\ = CARRY((\inst6|prod\(21) & (!\inst6|mac_I\(21) & !\inst6|mac_I[20]~92\)) # (!\inst6|prod\(21) & ((!\inst6|mac_I[20]~92\) # (!\inst6|mac_I\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(21),
	datab => \inst6|mac_I\(21),
	datad => VCC,
	cin => \inst6|mac_I[20]~92\,
	combout => \inst6|mac_I[21]~93_combout\,
	cout => \inst6|mac_I[21]~94\);

-- Location: FF_X21_Y10_N25
\inst6|mac_I[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[21]~93_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(21));

-- Location: LCCOMB_X21_Y10_N26
\inst6|mac_I[22]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[22]~95_combout\ = ((\inst6|mac_I\(22) $ (\inst6|prod\(22) $ (!\inst6|mac_I[21]~94\)))) # (GND)
-- \inst6|mac_I[22]~96\ = CARRY((\inst6|mac_I\(22) & ((\inst6|prod\(22)) # (!\inst6|mac_I[21]~94\))) # (!\inst6|mac_I\(22) & (\inst6|prod\(22) & !\inst6|mac_I[21]~94\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(22),
	datab => \inst6|prod\(22),
	datad => VCC,
	cin => \inst6|mac_I[21]~94\,
	combout => \inst6|mac_I[22]~95_combout\,
	cout => \inst6|mac_I[22]~96\);

-- Location: FF_X21_Y10_N27
\inst6|mac_I[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[22]~95_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(22));

-- Location: LCCOMB_X21_Y10_N28
\inst6|mac_I[23]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[23]~97_combout\ = (\inst6|prod\(23) & ((\inst6|mac_I\(23) & (\inst6|mac_I[22]~96\ & VCC)) # (!\inst6|mac_I\(23) & (!\inst6|mac_I[22]~96\)))) # (!\inst6|prod\(23) & ((\inst6|mac_I\(23) & (!\inst6|mac_I[22]~96\)) # (!\inst6|mac_I\(23) & 
-- ((\inst6|mac_I[22]~96\) # (GND)))))
-- \inst6|mac_I[23]~98\ = CARRY((\inst6|prod\(23) & (!\inst6|mac_I\(23) & !\inst6|mac_I[22]~96\)) # (!\inst6|prod\(23) & ((!\inst6|mac_I[22]~96\) # (!\inst6|mac_I\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(23),
	datab => \inst6|mac_I\(23),
	datad => VCC,
	cin => \inst6|mac_I[22]~96\,
	combout => \inst6|mac_I[23]~97_combout\,
	cout => \inst6|mac_I[23]~98\);

-- Location: FF_X21_Y10_N29
\inst6|mac_I[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[23]~97_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(23));

-- Location: LCCOMB_X21_Y10_N30
\inst6|mac_I[24]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[24]~99_combout\ = ((\inst6|prod\(24) $ (\inst6|mac_I\(24) $ (!\inst6|mac_I[23]~98\)))) # (GND)
-- \inst6|mac_I[24]~100\ = CARRY((\inst6|prod\(24) & ((\inst6|mac_I\(24)) # (!\inst6|mac_I[23]~98\))) # (!\inst6|prod\(24) & (\inst6|mac_I\(24) & !\inst6|mac_I[23]~98\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(24),
	datab => \inst6|mac_I\(24),
	datad => VCC,
	cin => \inst6|mac_I[23]~98\,
	combout => \inst6|mac_I[24]~99_combout\,
	cout => \inst6|mac_I[24]~100\);

-- Location: FF_X21_Y10_N31
\inst6|mac_I[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[24]~99_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(24));

-- Location: LCCOMB_X21_Y9_N0
\inst6|mac_I[25]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[25]~101_combout\ = (\inst6|prod\(25) & ((\inst6|mac_I\(25) & (\inst6|mac_I[24]~100\ & VCC)) # (!\inst6|mac_I\(25) & (!\inst6|mac_I[24]~100\)))) # (!\inst6|prod\(25) & ((\inst6|mac_I\(25) & (!\inst6|mac_I[24]~100\)) # (!\inst6|mac_I\(25) & 
-- ((\inst6|mac_I[24]~100\) # (GND)))))
-- \inst6|mac_I[25]~102\ = CARRY((\inst6|prod\(25) & (!\inst6|mac_I\(25) & !\inst6|mac_I[24]~100\)) # (!\inst6|prod\(25) & ((!\inst6|mac_I[24]~100\) # (!\inst6|mac_I\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(25),
	datab => \inst6|mac_I\(25),
	datad => VCC,
	cin => \inst6|mac_I[24]~100\,
	combout => \inst6|mac_I[25]~101_combout\,
	cout => \inst6|mac_I[25]~102\);

-- Location: FF_X21_Y9_N1
\inst6|mac_I[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[25]~101_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(25));

-- Location: LCCOMB_X21_Y9_N2
\inst6|mac_I[26]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[26]~103_combout\ = ((\inst6|prod\(26) $ (\inst6|mac_I\(26) $ (!\inst6|mac_I[25]~102\)))) # (GND)
-- \inst6|mac_I[26]~104\ = CARRY((\inst6|prod\(26) & ((\inst6|mac_I\(26)) # (!\inst6|mac_I[25]~102\))) # (!\inst6|prod\(26) & (\inst6|mac_I\(26) & !\inst6|mac_I[25]~102\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(26),
	datab => \inst6|mac_I\(26),
	datad => VCC,
	cin => \inst6|mac_I[25]~102\,
	combout => \inst6|mac_I[26]~103_combout\,
	cout => \inst6|mac_I[26]~104\);

-- Location: FF_X21_Y9_N3
\inst6|mac_I[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[26]~103_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(26));

-- Location: LCCOMB_X21_Y9_N4
\inst6|mac_I[27]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[27]~105_combout\ = (\inst6|prod\(27) & ((\inst6|mac_I\(27) & (\inst6|mac_I[26]~104\ & VCC)) # (!\inst6|mac_I\(27) & (!\inst6|mac_I[26]~104\)))) # (!\inst6|prod\(27) & ((\inst6|mac_I\(27) & (!\inst6|mac_I[26]~104\)) # (!\inst6|mac_I\(27) & 
-- ((\inst6|mac_I[26]~104\) # (GND)))))
-- \inst6|mac_I[27]~106\ = CARRY((\inst6|prod\(27) & (!\inst6|mac_I\(27) & !\inst6|mac_I[26]~104\)) # (!\inst6|prod\(27) & ((!\inst6|mac_I[26]~104\) # (!\inst6|mac_I\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(27),
	datab => \inst6|mac_I\(27),
	datad => VCC,
	cin => \inst6|mac_I[26]~104\,
	combout => \inst6|mac_I[27]~105_combout\,
	cout => \inst6|mac_I[27]~106\);

-- Location: FF_X21_Y9_N5
\inst6|mac_I[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[27]~105_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(27));

-- Location: LCCOMB_X21_Y9_N6
\inst6|mac_I[28]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[28]~107_combout\ = ((\inst6|mac_I\(28) $ (\inst6|prod\(28) $ (!\inst6|mac_I[27]~106\)))) # (GND)
-- \inst6|mac_I[28]~108\ = CARRY((\inst6|mac_I\(28) & ((\inst6|prod\(28)) # (!\inst6|mac_I[27]~106\))) # (!\inst6|mac_I\(28) & (\inst6|prod\(28) & !\inst6|mac_I[27]~106\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(28),
	datab => \inst6|prod\(28),
	datad => VCC,
	cin => \inst6|mac_I[27]~106\,
	combout => \inst6|mac_I[28]~107_combout\,
	cout => \inst6|mac_I[28]~108\);

-- Location: FF_X21_Y9_N7
\inst6|mac_I[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[28]~107_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(28));

-- Location: LCCOMB_X21_Y9_N8
\inst6|mac_I[29]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[29]~109_combout\ = (\inst6|prod\(29) & ((\inst6|mac_I\(29) & (\inst6|mac_I[28]~108\ & VCC)) # (!\inst6|mac_I\(29) & (!\inst6|mac_I[28]~108\)))) # (!\inst6|prod\(29) & ((\inst6|mac_I\(29) & (!\inst6|mac_I[28]~108\)) # (!\inst6|mac_I\(29) & 
-- ((\inst6|mac_I[28]~108\) # (GND)))))
-- \inst6|mac_I[29]~110\ = CARRY((\inst6|prod\(29) & (!\inst6|mac_I\(29) & !\inst6|mac_I[28]~108\)) # (!\inst6|prod\(29) & ((!\inst6|mac_I[28]~108\) # (!\inst6|mac_I\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(29),
	datab => \inst6|mac_I\(29),
	datad => VCC,
	cin => \inst6|mac_I[28]~108\,
	combout => \inst6|mac_I[29]~109_combout\,
	cout => \inst6|mac_I[29]~110\);

-- Location: FF_X21_Y9_N9
\inst6|mac_I[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[29]~109_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(29));

-- Location: LCCOMB_X21_Y9_N10
\inst6|mac_I[30]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[30]~111_combout\ = ((\inst6|mac_I\(30) $ (\inst6|prod\(30) $ (!\inst6|mac_I[29]~110\)))) # (GND)
-- \inst6|mac_I[30]~112\ = CARRY((\inst6|mac_I\(30) & ((\inst6|prod\(30)) # (!\inst6|mac_I[29]~110\))) # (!\inst6|mac_I\(30) & (\inst6|prod\(30) & !\inst6|mac_I[29]~110\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(30),
	datab => \inst6|prod\(30),
	datad => VCC,
	cin => \inst6|mac_I[29]~110\,
	combout => \inst6|mac_I[30]~111_combout\,
	cout => \inst6|mac_I[30]~112\);

-- Location: FF_X21_Y9_N11
\inst6|mac_I[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[30]~111_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(30));

-- Location: LCCOMB_X21_Y9_N12
\inst6|mac_I[31]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[31]~113_combout\ = (\inst6|mac_I\(31) & ((\inst6|prod\(31) & (\inst6|mac_I[30]~112\ & VCC)) # (!\inst6|prod\(31) & (!\inst6|mac_I[30]~112\)))) # (!\inst6|mac_I\(31) & ((\inst6|prod\(31) & (!\inst6|mac_I[30]~112\)) # (!\inst6|prod\(31) & 
-- ((\inst6|mac_I[30]~112\) # (GND)))))
-- \inst6|mac_I[31]~114\ = CARRY((\inst6|mac_I\(31) & (!\inst6|prod\(31) & !\inst6|mac_I[30]~112\)) # (!\inst6|mac_I\(31) & ((!\inst6|mac_I[30]~112\) # (!\inst6|prod\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(31),
	datab => \inst6|prod\(31),
	datad => VCC,
	cin => \inst6|mac_I[30]~112\,
	combout => \inst6|mac_I[31]~113_combout\,
	cout => \inst6|mac_I[31]~114\);

-- Location: FF_X21_Y9_N13
\inst6|mac_I[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[31]~113_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(31));

-- Location: LCCOMB_X21_Y9_N14
\inst6|mac_I[32]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[32]~115_combout\ = ((\inst6|prod\(32) $ (\inst6|mac_I\(32) $ (!\inst6|mac_I[31]~114\)))) # (GND)
-- \inst6|mac_I[32]~116\ = CARRY((\inst6|prod\(32) & ((\inst6|mac_I\(32)) # (!\inst6|mac_I[31]~114\))) # (!\inst6|prod\(32) & (\inst6|mac_I\(32) & !\inst6|mac_I[31]~114\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(32),
	datab => \inst6|mac_I\(32),
	datad => VCC,
	cin => \inst6|mac_I[31]~114\,
	combout => \inst6|mac_I[32]~115_combout\,
	cout => \inst6|mac_I[32]~116\);

-- Location: FF_X21_Y9_N15
\inst6|mac_I[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[32]~115_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(32));

-- Location: LCCOMB_X21_Y9_N16
\inst6|mac_I[33]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[33]~117_combout\ = (\inst6|prod\(33) & ((\inst6|mac_I\(33) & (\inst6|mac_I[32]~116\ & VCC)) # (!\inst6|mac_I\(33) & (!\inst6|mac_I[32]~116\)))) # (!\inst6|prod\(33) & ((\inst6|mac_I\(33) & (!\inst6|mac_I[32]~116\)) # (!\inst6|mac_I\(33) & 
-- ((\inst6|mac_I[32]~116\) # (GND)))))
-- \inst6|mac_I[33]~118\ = CARRY((\inst6|prod\(33) & (!\inst6|mac_I\(33) & !\inst6|mac_I[32]~116\)) # (!\inst6|prod\(33) & ((!\inst6|mac_I[32]~116\) # (!\inst6|mac_I\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(33),
	datab => \inst6|mac_I\(33),
	datad => VCC,
	cin => \inst6|mac_I[32]~116\,
	combout => \inst6|mac_I[33]~117_combout\,
	cout => \inst6|mac_I[33]~118\);

-- Location: FF_X21_Y9_N17
\inst6|mac_I[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[33]~117_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(33));

-- Location: LCCOMB_X21_Y9_N18
\inst6|mac_I[34]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[34]~119_combout\ = ((\inst6|prod\(34) $ (\inst6|mac_I\(34) $ (!\inst6|mac_I[33]~118\)))) # (GND)
-- \inst6|mac_I[34]~120\ = CARRY((\inst6|prod\(34) & ((\inst6|mac_I\(34)) # (!\inst6|mac_I[33]~118\))) # (!\inst6|prod\(34) & (\inst6|mac_I\(34) & !\inst6|mac_I[33]~118\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(34),
	datab => \inst6|mac_I\(34),
	datad => VCC,
	cin => \inst6|mac_I[33]~118\,
	combout => \inst6|mac_I[34]~119_combout\,
	cout => \inst6|mac_I[34]~120\);

-- Location: FF_X21_Y9_N19
\inst6|mac_I[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[34]~119_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(34));

-- Location: LCCOMB_X21_Y9_N20
\inst6|mac_I[35]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[35]~121_combout\ = (\inst6|mac_I\(35) & ((\inst6|prod\(35) & (\inst6|mac_I[34]~120\ & VCC)) # (!\inst6|prod\(35) & (!\inst6|mac_I[34]~120\)))) # (!\inst6|mac_I\(35) & ((\inst6|prod\(35) & (!\inst6|mac_I[34]~120\)) # (!\inst6|prod\(35) & 
-- ((\inst6|mac_I[34]~120\) # (GND)))))
-- \inst6|mac_I[35]~122\ = CARRY((\inst6|mac_I\(35) & (!\inst6|prod\(35) & !\inst6|mac_I[34]~120\)) # (!\inst6|mac_I\(35) & ((!\inst6|mac_I[34]~120\) # (!\inst6|prod\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(35),
	datab => \inst6|prod\(35),
	datad => VCC,
	cin => \inst6|mac_I[34]~120\,
	combout => \inst6|mac_I[35]~121_combout\,
	cout => \inst6|mac_I[35]~122\);

-- Location: FF_X21_Y9_N21
\inst6|mac_I[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[35]~121_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(35));

-- Location: LCCOMB_X21_Y9_N22
\inst6|mac_I[36]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[36]~123_combout\ = ((\inst6|mac_I\(36) $ (\inst6|prod\(36) $ (!\inst6|mac_I[35]~122\)))) # (GND)
-- \inst6|mac_I[36]~124\ = CARRY((\inst6|mac_I\(36) & ((\inst6|prod\(36)) # (!\inst6|mac_I[35]~122\))) # (!\inst6|mac_I\(36) & (\inst6|prod\(36) & !\inst6|mac_I[35]~122\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(36),
	datab => \inst6|prod\(36),
	datad => VCC,
	cin => \inst6|mac_I[35]~122\,
	combout => \inst6|mac_I[36]~123_combout\,
	cout => \inst6|mac_I[36]~124\);

-- Location: FF_X21_Y9_N23
\inst6|mac_I[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[36]~123_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(36));

-- Location: LCCOMB_X21_Y9_N24
\inst6|mac_I[37]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[37]~125_combout\ = (\inst6|prod\(37) & ((\inst6|mac_I\(37) & (\inst6|mac_I[36]~124\ & VCC)) # (!\inst6|mac_I\(37) & (!\inst6|mac_I[36]~124\)))) # (!\inst6|prod\(37) & ((\inst6|mac_I\(37) & (!\inst6|mac_I[36]~124\)) # (!\inst6|mac_I\(37) & 
-- ((\inst6|mac_I[36]~124\) # (GND)))))
-- \inst6|mac_I[37]~126\ = CARRY((\inst6|prod\(37) & (!\inst6|mac_I\(37) & !\inst6|mac_I[36]~124\)) # (!\inst6|prod\(37) & ((!\inst6|mac_I[36]~124\) # (!\inst6|mac_I\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(37),
	datab => \inst6|mac_I\(37),
	datad => VCC,
	cin => \inst6|mac_I[36]~124\,
	combout => \inst6|mac_I[37]~125_combout\,
	cout => \inst6|mac_I[37]~126\);

-- Location: FF_X21_Y9_N25
\inst6|mac_I[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[37]~125_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(37));

-- Location: LCCOMB_X21_Y9_N26
\inst6|mac_I[38]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[38]~127_combout\ = ((\inst6|mac_I\(38) $ (\inst6|prod\(38) $ (!\inst6|mac_I[37]~126\)))) # (GND)
-- \inst6|mac_I[38]~128\ = CARRY((\inst6|mac_I\(38) & ((\inst6|prod\(38)) # (!\inst6|mac_I[37]~126\))) # (!\inst6|mac_I\(38) & (\inst6|prod\(38) & !\inst6|mac_I[37]~126\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(38),
	datab => \inst6|prod\(38),
	datad => VCC,
	cin => \inst6|mac_I[37]~126\,
	combout => \inst6|mac_I[38]~127_combout\,
	cout => \inst6|mac_I[38]~128\);

-- Location: FF_X21_Y9_N27
\inst6|mac_I[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[38]~127_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(38));

-- Location: LCCOMB_X21_Y9_N28
\inst6|mac_I[39]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[39]~129_combout\ = (\inst6|mac_I\(39) & ((\inst6|prod\(39) & (\inst6|mac_I[38]~128\ & VCC)) # (!\inst6|prod\(39) & (!\inst6|mac_I[38]~128\)))) # (!\inst6|mac_I\(39) & ((\inst6|prod\(39) & (!\inst6|mac_I[38]~128\)) # (!\inst6|prod\(39) & 
-- ((\inst6|mac_I[38]~128\) # (GND)))))
-- \inst6|mac_I[39]~130\ = CARRY((\inst6|mac_I\(39) & (!\inst6|prod\(39) & !\inst6|mac_I[38]~128\)) # (!\inst6|mac_I\(39) & ((!\inst6|mac_I[38]~128\) # (!\inst6|prod\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(39),
	datab => \inst6|prod\(39),
	datad => VCC,
	cin => \inst6|mac_I[38]~128\,
	combout => \inst6|mac_I[39]~129_combout\,
	cout => \inst6|mac_I[39]~130\);

-- Location: FF_X21_Y9_N29
\inst6|mac_I[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[39]~129_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(39));

-- Location: LCCOMB_X21_Y9_N30
\inst6|mac_I[40]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[40]~131_combout\ = ((\inst6|mac_I\(40) $ (\inst6|prod\(40) $ (!\inst6|mac_I[39]~130\)))) # (GND)
-- \inst6|mac_I[40]~132\ = CARRY((\inst6|mac_I\(40) & ((\inst6|prod\(40)) # (!\inst6|mac_I[39]~130\))) # (!\inst6|mac_I\(40) & (\inst6|prod\(40) & !\inst6|mac_I[39]~130\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(40),
	datab => \inst6|prod\(40),
	datad => VCC,
	cin => \inst6|mac_I[39]~130\,
	combout => \inst6|mac_I[40]~131_combout\,
	cout => \inst6|mac_I[40]~132\);

-- Location: FF_X21_Y9_N31
\inst6|mac_I[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[40]~131_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(40));

-- Location: LCCOMB_X21_Y8_N0
\inst6|mac_I[41]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[41]~133_combout\ = (\inst6|prod\(41) & ((\inst6|mac_I\(41) & (\inst6|mac_I[40]~132\ & VCC)) # (!\inst6|mac_I\(41) & (!\inst6|mac_I[40]~132\)))) # (!\inst6|prod\(41) & ((\inst6|mac_I\(41) & (!\inst6|mac_I[40]~132\)) # (!\inst6|mac_I\(41) & 
-- ((\inst6|mac_I[40]~132\) # (GND)))))
-- \inst6|mac_I[41]~134\ = CARRY((\inst6|prod\(41) & (!\inst6|mac_I\(41) & !\inst6|mac_I[40]~132\)) # (!\inst6|prod\(41) & ((!\inst6|mac_I[40]~132\) # (!\inst6|mac_I\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(41),
	datab => \inst6|mac_I\(41),
	datad => VCC,
	cin => \inst6|mac_I[40]~132\,
	combout => \inst6|mac_I[41]~133_combout\,
	cout => \inst6|mac_I[41]~134\);

-- Location: FF_X21_Y8_N1
\inst6|mac_I[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[41]~133_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(41));

-- Location: LCCOMB_X21_Y8_N2
\inst6|mac_I[42]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[42]~135_combout\ = ((\inst6|prod\(42) $ (\inst6|mac_I\(42) $ (!\inst6|mac_I[41]~134\)))) # (GND)
-- \inst6|mac_I[42]~136\ = CARRY((\inst6|prod\(42) & ((\inst6|mac_I\(42)) # (!\inst6|mac_I[41]~134\))) # (!\inst6|prod\(42) & (\inst6|mac_I\(42) & !\inst6|mac_I[41]~134\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(42),
	datab => \inst6|mac_I\(42),
	datad => VCC,
	cin => \inst6|mac_I[41]~134\,
	combout => \inst6|mac_I[42]~135_combout\,
	cout => \inst6|mac_I[42]~136\);

-- Location: FF_X21_Y8_N3
\inst6|mac_I[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[42]~135_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(42));

-- Location: LCCOMB_X21_Y8_N4
\inst6|mac_I[43]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[43]~137_combout\ = (\inst6|prod\(43) & ((\inst6|mac_I\(43) & (\inst6|mac_I[42]~136\ & VCC)) # (!\inst6|mac_I\(43) & (!\inst6|mac_I[42]~136\)))) # (!\inst6|prod\(43) & ((\inst6|mac_I\(43) & (!\inst6|mac_I[42]~136\)) # (!\inst6|mac_I\(43) & 
-- ((\inst6|mac_I[42]~136\) # (GND)))))
-- \inst6|mac_I[43]~138\ = CARRY((\inst6|prod\(43) & (!\inst6|mac_I\(43) & !\inst6|mac_I[42]~136\)) # (!\inst6|prod\(43) & ((!\inst6|mac_I[42]~136\) # (!\inst6|mac_I\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(43),
	datab => \inst6|mac_I\(43),
	datad => VCC,
	cin => \inst6|mac_I[42]~136\,
	combout => \inst6|mac_I[43]~137_combout\,
	cout => \inst6|mac_I[43]~138\);

-- Location: FF_X21_Y8_N5
\inst6|mac_I[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[43]~137_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(43));

-- Location: LCCOMB_X21_Y8_N6
\inst6|mac_I[44]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[44]~139_combout\ = ((\inst6|mac_I\(44) $ (\inst6|prod\(44) $ (!\inst6|mac_I[43]~138\)))) # (GND)
-- \inst6|mac_I[44]~140\ = CARRY((\inst6|mac_I\(44) & ((\inst6|prod\(44)) # (!\inst6|mac_I[43]~138\))) # (!\inst6|mac_I\(44) & (\inst6|prod\(44) & !\inst6|mac_I[43]~138\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(44),
	datab => \inst6|prod\(44),
	datad => VCC,
	cin => \inst6|mac_I[43]~138\,
	combout => \inst6|mac_I[44]~139_combout\,
	cout => \inst6|mac_I[44]~140\);

-- Location: FF_X21_Y8_N7
\inst6|mac_I[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[44]~139_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(44));

-- Location: LCCOMB_X21_Y8_N8
\inst6|mac_I[45]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[45]~141_combout\ = (\inst6|prod\(45) & ((\inst6|mac_I\(45) & (\inst6|mac_I[44]~140\ & VCC)) # (!\inst6|mac_I\(45) & (!\inst6|mac_I[44]~140\)))) # (!\inst6|prod\(45) & ((\inst6|mac_I\(45) & (!\inst6|mac_I[44]~140\)) # (!\inst6|mac_I\(45) & 
-- ((\inst6|mac_I[44]~140\) # (GND)))))
-- \inst6|mac_I[45]~142\ = CARRY((\inst6|prod\(45) & (!\inst6|mac_I\(45) & !\inst6|mac_I[44]~140\)) # (!\inst6|prod\(45) & ((!\inst6|mac_I[44]~140\) # (!\inst6|mac_I\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|prod\(45),
	datab => \inst6|mac_I\(45),
	datad => VCC,
	cin => \inst6|mac_I[44]~140\,
	combout => \inst6|mac_I[45]~141_combout\,
	cout => \inst6|mac_I[45]~142\);

-- Location: FF_X21_Y8_N9
\inst6|mac_I[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[45]~141_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(45));

-- Location: LCCOMB_X21_Y8_N10
\inst6|mac_I[46]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[46]~143_combout\ = ((\inst6|mac_I\(46) $ (\inst6|prod\(46) $ (!\inst6|mac_I[45]~142\)))) # (GND)
-- \inst6|mac_I[46]~144\ = CARRY((\inst6|mac_I\(46) & ((\inst6|prod\(46)) # (!\inst6|mac_I[45]~142\))) # (!\inst6|mac_I\(46) & (\inst6|prod\(46) & !\inst6|mac_I[45]~142\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(46),
	datab => \inst6|prod\(46),
	datad => VCC,
	cin => \inst6|mac_I[45]~142\,
	combout => \inst6|mac_I[46]~143_combout\,
	cout => \inst6|mac_I[46]~144\);

-- Location: FF_X21_Y8_N11
\inst6|mac_I[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[46]~143_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(46));

-- Location: LCCOMB_X21_Y8_N12
\inst6|mac_I[47]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[47]~145_combout\ = (\inst6|mac_I\(47) & ((\inst6|prod\(47) & (\inst6|mac_I[46]~144\ & VCC)) # (!\inst6|prod\(47) & (!\inst6|mac_I[46]~144\)))) # (!\inst6|mac_I\(47) & ((\inst6|prod\(47) & (!\inst6|mac_I[46]~144\)) # (!\inst6|prod\(47) & 
-- ((\inst6|mac_I[46]~144\) # (GND)))))
-- \inst6|mac_I[47]~146\ = CARRY((\inst6|mac_I\(47) & (!\inst6|prod\(47) & !\inst6|mac_I[46]~144\)) # (!\inst6|mac_I\(47) & ((!\inst6|mac_I[46]~144\) # (!\inst6|prod\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(47),
	datab => \inst6|prod\(47),
	datad => VCC,
	cin => \inst6|mac_I[46]~144\,
	combout => \inst6|mac_I[47]~145_combout\,
	cout => \inst6|mac_I[47]~146\);

-- Location: FF_X21_Y8_N13
\inst6|mac_I[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[47]~145_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(47));

-- Location: LCCOMB_X21_Y8_N14
\inst6|mac_I[48]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[48]~147_combout\ = ((\inst6|mac_I\(48) $ (\inst6|prod\(47) $ (!\inst6|mac_I[47]~146\)))) # (GND)
-- \inst6|mac_I[48]~148\ = CARRY((\inst6|mac_I\(48) & ((\inst6|prod\(47)) # (!\inst6|mac_I[47]~146\))) # (!\inst6|mac_I\(48) & (\inst6|prod\(47) & !\inst6|mac_I[47]~146\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(48),
	datab => \inst6|prod\(47),
	datad => VCC,
	cin => \inst6|mac_I[47]~146\,
	combout => \inst6|mac_I[48]~147_combout\,
	cout => \inst6|mac_I[48]~148\);

-- Location: FF_X21_Y8_N15
\inst6|mac_I[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[48]~147_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(48));

-- Location: LCCOMB_X21_Y8_N22
\inst6|Add13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~1_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(48))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(0),
	datac => \inst6|mac_I\(48),
	datad => \inst6|mac_I\(47),
	combout => \inst6|Add13~1_combout\);

-- Location: LCCOMB_X21_Y8_N16
\inst6|mac_I[49]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[49]~149_combout\ = (\inst6|mac_I\(49) & ((\inst6|prod\(47) & (\inst6|mac_I[48]~148\ & VCC)) # (!\inst6|prod\(47) & (!\inst6|mac_I[48]~148\)))) # (!\inst6|mac_I\(49) & ((\inst6|prod\(47) & (!\inst6|mac_I[48]~148\)) # (!\inst6|prod\(47) & 
-- ((\inst6|mac_I[48]~148\) # (GND)))))
-- \inst6|mac_I[49]~150\ = CARRY((\inst6|mac_I\(49) & (!\inst6|prod\(47) & !\inst6|mac_I[48]~148\)) # (!\inst6|mac_I\(49) & ((!\inst6|mac_I[48]~148\) # (!\inst6|prod\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(49),
	datab => \inst6|prod\(47),
	datad => VCC,
	cin => \inst6|mac_I[48]~148\,
	combout => \inst6|mac_I[49]~149_combout\,
	cout => \inst6|mac_I[49]~150\);

-- Location: FF_X21_Y8_N17
\inst6|mac_I[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[49]~149_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(49));

-- Location: LCCOMB_X21_Y8_N18
\inst6|mac_I[50]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|mac_I[50]~151_combout\ = \inst6|mac_I\(50) $ (\inst6|mac_I[49]~150\ $ (!\inst6|prod\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_I\(50),
	datad => \inst6|prod\(47),
	cin => \inst6|mac_I[49]~150\,
	combout => \inst6|mac_I[50]~151_combout\);

-- Location: FF_X21_Y8_N19
\inst6|mac_I[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|mac_I[50]~151_combout\,
	sclr => \inst6|mac_I~153_combout\,
	ena => \inst6|mac_I[17]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|mac_I\(50));

-- Location: LCCOMB_X21_Y8_N28
\inst6|Add13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~0_combout\ = (\inst12|rx_att\(1) & ((\inst12|rx_att\(0) & ((\inst6|mac_I\(50)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(49),
	datab => \inst12|rx_att\(0),
	datac => \inst12|rx_att\(1),
	datad => \inst6|mac_I\(50),
	combout => \inst6|Add13~0_combout\);

-- Location: LCCOMB_X18_Y8_N16
\inst6|Add13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~2_combout\ = (\inst6|Add13~0_combout\) # ((\inst6|Add13~1_combout\ & !\inst12|rx_att\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~1_combout\,
	datac => \inst6|Add13~0_combout\,
	datad => \inst12|rx_att\(1),
	combout => \inst6|Add13~2_combout\);

-- Location: LCCOMB_X21_Y8_N24
\inst6|Add13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~3_combout\ = (\inst12|rx_att\(1) & ((\inst12|rx_att\(0) & ((\inst6|mac_I\(49)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst12|rx_att\(1),
	datac => \inst6|mac_I\(48),
	datad => \inst6|mac_I\(49),
	combout => \inst6|Add13~3_combout\);

-- Location: LCCOMB_X21_Y8_N26
\inst6|Add13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~4_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_I\(47)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(46),
	datab => \inst12|rx_att\(0),
	datad => \inst6|mac_I\(47),
	combout => \inst6|Add13~4_combout\);

-- Location: LCCOMB_X18_Y8_N2
\inst6|Add13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~5_combout\ = (\inst6|Add13~3_combout\) # ((\inst6|Add13~4_combout\ & !\inst12|rx_att\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~3_combout\,
	datab => \inst6|Add13~4_combout\,
	datad => \inst12|rx_att\(1),
	combout => \inst6|Add13~5_combout\);

-- Location: LCCOMB_X21_Y8_N20
\inst6|Add13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~6_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_I\(46)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(0),
	datac => \inst6|mac_I\(45),
	datad => \inst6|mac_I\(46),
	combout => \inst6|Add13~6_combout\);

-- Location: LCCOMB_X18_Y8_N4
\inst6|Add13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~7_combout\ = (\inst12|rx_att\(1) & (\inst6|Add13~1_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add13~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~1_combout\,
	datac => \inst6|Add13~6_combout\,
	datad => \inst12|rx_att\(1),
	combout => \inst6|Add13~7_combout\);

-- Location: LCCOMB_X21_Y8_N30
\inst6|Add13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~8_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_I\(45)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(44),
	datac => \inst6|mac_I\(45),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add13~8_combout\);

-- Location: LCCOMB_X18_Y8_N14
\inst6|Add13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~9_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add13~4_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add13~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(1),
	datab => \inst6|Add13~8_combout\,
	datad => \inst6|Add13~4_combout\,
	combout => \inst6|Add13~9_combout\);

-- Location: LCCOMB_X22_Y11_N24
\inst6|Add13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~10_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(44))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst6|mac_I\(44),
	datad => \inst6|mac_I\(43),
	combout => \inst6|Add13~10_combout\);

-- Location: LCCOMB_X18_Y11_N24
\inst6|Add13~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~11_combout\ = (\inst12|rx_att\(1) & (\inst6|Add13~6_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add13~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~6_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add13~10_combout\,
	combout => \inst6|Add13~11_combout\);

-- Location: LCCOMB_X22_Y11_N10
\inst6|Add13~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~12_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(43))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(43),
	datac => \inst6|mac_I\(42),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add13~12_combout\);

-- Location: LCCOMB_X22_Y11_N4
\inst6|Add13~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~13_combout\ = (\inst12|rx_att\(1) & (\inst6|Add13~8_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add13~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(1),
	datac => \inst6|Add13~8_combout\,
	datad => \inst6|Add13~12_combout\,
	combout => \inst6|Add13~13_combout\);

-- Location: LCCOMB_X22_Y11_N22
\inst6|Add13~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~14_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_I\(42)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(41),
	datac => \inst6|mac_I\(42),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add13~14_combout\);

-- Location: LCCOMB_X18_Y11_N26
\inst6|Add13~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~15_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add13~10_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add13~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~14_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add13~10_combout\,
	combout => \inst6|Add13~15_combout\);

-- Location: LCCOMB_X22_Y11_N0
\inst6|Add13~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~16_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(41))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(41),
	datab => \inst6|mac_I\(40),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add13~16_combout\);

-- Location: LCCOMB_X22_Y11_N18
\inst6|Add13~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~17_combout\ = (\inst12|rx_att\(1) & (\inst6|Add13~12_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add13~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~12_combout\,
	datab => \inst12|rx_att\(1),
	datad => \inst6|Add13~16_combout\,
	combout => \inst6|Add13~17_combout\);

-- Location: LCCOMB_X22_Y11_N28
\inst6|Add13~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~18_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(40))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_I\(40),
	datac => \inst6|mac_I\(39),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add13~18_combout\);

-- Location: LCCOMB_X18_Y11_N28
\inst6|Add13~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~19_combout\ = (\inst12|rx_att\(1) & (\inst6|Add13~14_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add13~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~14_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add13~18_combout\,
	combout => \inst6|Add13~19_combout\);

-- Location: LCCOMB_X22_Y11_N6
\inst6|Add13~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~20_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(39))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst6|mac_I\(39),
	datad => \inst6|mac_I\(38),
	combout => \inst6|Add13~20_combout\);

-- Location: LCCOMB_X22_Y11_N8
\inst6|Add13~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~21_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add13~16_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add13~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~20_combout\,
	datab => \inst12|rx_att\(1),
	datad => \inst6|Add13~16_combout\,
	combout => \inst6|Add13~21_combout\);

-- Location: LCCOMB_X22_Y11_N26
\inst6|Add13~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~22_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_I\(38)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(37),
	datac => \inst6|mac_I\(38),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add13~22_combout\);

-- Location: LCCOMB_X18_Y11_N30
\inst6|Add13~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~23_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add13~18_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add13~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~22_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add13~18_combout\,
	combout => \inst6|Add13~23_combout\);

-- Location: LCCOMB_X22_Y11_N12
\inst6|Add13~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~24_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(37))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(37),
	datab => \inst6|mac_I\(36),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add13~24_combout\);

-- Location: LCCOMB_X22_Y11_N14
\inst6|Add13~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~25_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add13~20_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add13~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~24_combout\,
	datab => \inst12|rx_att\(1),
	datad => \inst6|Add13~20_combout\,
	combout => \inst6|Add13~25_combout\);

-- Location: LCCOMB_X22_Y11_N16
\inst6|Add13~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~26_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(36))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_I\(36),
	datac => \inst6|mac_I\(35),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add13~26_combout\);

-- Location: LCCOMB_X22_Y11_N2
\inst6|Add13~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~27_combout\ = (\inst12|rx_att\(1) & (\inst6|Add13~22_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add13~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(1),
	datac => \inst6|Add13~22_combout\,
	datad => \inst6|Add13~26_combout\,
	combout => \inst6|Add13~27_combout\);

-- Location: LCCOMB_X22_Y11_N20
\inst6|Add13~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~28_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(35))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|rx_att\(0),
	datab => \inst6|mac_I\(35),
	datad => \inst6|mac_I\(34),
	combout => \inst6|Add13~28_combout\);

-- Location: LCCOMB_X22_Y11_N30
\inst6|Add13~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~29_combout\ = (\inst12|rx_att\(1) & (\inst6|Add13~24_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add13~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~24_combout\,
	datab => \inst12|rx_att\(1),
	datad => \inst6|Add13~28_combout\,
	combout => \inst6|Add13~29_combout\);

-- Location: LCCOMB_X22_Y10_N16
\inst6|Add13~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~30_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(34))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(34),
	datac => \inst12|rx_att\(0),
	datad => \inst6|mac_I\(33),
	combout => \inst6|Add13~30_combout\);

-- Location: LCCOMB_X18_Y12_N0
\inst6|Add13~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~31_combout\ = (\inst12|rx_att\(1) & (\inst6|Add13~26_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add13~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~26_combout\,
	datab => \inst6|Add13~30_combout\,
	datad => \inst12|rx_att\(1),
	combout => \inst6|Add13~31_combout\);

-- Location: LCCOMB_X21_Y11_N0
\inst6|Add13~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~32_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(33))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_I\(33),
	datac => \inst6|mac_I\(32),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add13~32_combout\);

-- Location: LCCOMB_X18_Y12_N2
\inst6|Add13~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~33_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add13~28_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add13~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~32_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add13~28_combout\,
	combout => \inst6|Add13~33_combout\);

-- Location: LCCOMB_X22_Y12_N0
\inst6|Add13~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~34_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(32))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_I\(32),
	datac => \inst6|mac_I\(31),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add13~34_combout\);

-- Location: LCCOMB_X18_Y12_N4
\inst6|Add13~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~35_combout\ = (\inst12|rx_att\(1) & (\inst6|Add13~30_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add13~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~30_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add13~34_combout\,
	combout => \inst6|Add13~35_combout\);

-- Location: LCCOMB_X22_Y12_N2
\inst6|Add13~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~36_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_I\(31)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_I\(30),
	datac => \inst6|mac_I\(31),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add13~36_combout\);

-- Location: LCCOMB_X18_Y12_N6
\inst6|Add13~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~37_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add13~32_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add13~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~36_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add13~32_combout\,
	combout => \inst6|Add13~37_combout\);

-- Location: LCCOMB_X22_Y12_N12
\inst6|Add13~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~38_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_I\(30)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(29),
	datab => \inst6|mac_I\(30),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add13~38_combout\);

-- Location: LCCOMB_X22_Y12_N6
\inst6|Add13~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~39_combout\ = (\inst12|rx_att\(1) & (\inst6|Add13~34_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add13~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~34_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add13~38_combout\,
	combout => \inst6|Add13~39_combout\);

-- Location: LCCOMB_X22_Y12_N24
\inst6|Add13~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~40_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_I\(29)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(0),
	datac => \inst6|mac_I\(28),
	datad => \inst6|mac_I\(29),
	combout => \inst6|Add13~40_combout\);

-- Location: LCCOMB_X22_Y12_N18
\inst6|Add13~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~41_combout\ = (\inst12|rx_att\(1) & (\inst6|Add13~36_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add13~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~36_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add13~40_combout\,
	combout => \inst6|Add13~41_combout\);

-- Location: LCCOMB_X22_Y12_N4
\inst6|Add13~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~42_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(28))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|mac_I\(28),
	datac => \inst6|mac_I\(27),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add13~42_combout\);

-- Location: LCCOMB_X22_Y12_N14
\inst6|Add13~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~43_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add13~38_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add13~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~42_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add13~38_combout\,
	combout => \inst6|Add13~43_combout\);

-- Location: LCCOMB_X22_Y12_N16
\inst6|Add13~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~44_combout\ = (\inst12|rx_att\(0) & ((\inst6|mac_I\(27)))) # (!\inst12|rx_att\(0) & (\inst6|mac_I\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(26),
	datac => \inst6|mac_I\(27),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add13~44_combout\);

-- Location: LCCOMB_X22_Y12_N26
\inst6|Add13~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~45_combout\ = (\inst12|rx_att\(1) & ((\inst6|Add13~40_combout\))) # (!\inst12|rx_att\(1) & (\inst6|Add13~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~44_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add13~40_combout\,
	combout => \inst6|Add13~45_combout\);

-- Location: LCCOMB_X22_Y12_N28
\inst6|Add13~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~46_combout\ = (\inst12|rx_att\(0) & (\inst6|mac_I\(26))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(26),
	datac => \inst6|mac_I\(25),
	datad => \inst12|rx_att\(0),
	combout => \inst6|Add13~46_combout\);

-- Location: LCCOMB_X22_Y12_N30
\inst6|Add13~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~47_combout\ = (\inst12|rx_att\(1) & (\inst6|Add13~42_combout\)) # (!\inst12|rx_att\(1) & ((\inst6|Add13~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(1),
	datac => \inst6|Add13~42_combout\,
	datad => \inst6|Add13~46_combout\,
	combout => \inst6|Add13~47_combout\);

-- Location: LCCOMB_X22_Y12_N8
\inst6|Add13~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~48_combout\ = (!\inst12|rx_att\(1) & ((\inst12|rx_att\(0) & (\inst6|mac_I\(24))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(24),
	datab => \inst12|rx_att\(1),
	datac => \inst12|rx_att\(0),
	datad => \inst6|mac_I\(23),
	combout => \inst6|Add13~48_combout\);

-- Location: LCCOMB_X22_Y12_N10
\inst6|Add13~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~49_combout\ = (\inst6|Add13~48_combout\) # ((\inst12|rx_att\(1) & \inst6|Add13~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|rx_att\(1),
	datac => \inst6|Add13~48_combout\,
	datad => \inst6|Add13~46_combout\,
	combout => \inst6|Add13~49_combout\);

-- Location: LCCOMB_X22_Y12_N20
\inst6|Add13~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~50_combout\ = (!\inst12|rx_att\(1) & ((\inst12|rx_att\(0) & (\inst6|mac_I\(25))) # (!\inst12|rx_att\(0) & ((\inst6|mac_I\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|mac_I\(25),
	datab => \inst12|rx_att\(0),
	datac => \inst12|rx_att\(1),
	datad => \inst6|mac_I\(24),
	combout => \inst6|Add13~50_combout\);

-- Location: LCCOMB_X22_Y12_N22
\inst6|Add13~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Add13~51_combout\ = (\inst6|Add13~50_combout\) # ((\inst6|Add13~44_combout\ & \inst12|rx_att\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~44_combout\,
	datac => \inst12|rx_att\(1),
	datad => \inst6|Add13~50_combout\,
	combout => \inst6|Add13~51_combout\);

-- Location: LCCOMB_X18_Y12_N8
\inst6|Data_out_I[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[0]~24_combout\ = (\inst6|Add13~49_combout\ & (\inst6|Add13~51_combout\ $ (VCC))) # (!\inst6|Add13~49_combout\ & (\inst6|Add13~51_combout\ & VCC))
-- \inst6|Data_out_I[0]~25\ = CARRY((\inst6|Add13~49_combout\ & \inst6|Add13~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~49_combout\,
	datab => \inst6|Add13~51_combout\,
	datad => VCC,
	combout => \inst6|Data_out_I[0]~24_combout\,
	cout => \inst6|Data_out_I[0]~25\);

-- Location: LCCOMB_X18_Y12_N10
\inst6|Data_out_I[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[1]~26_combout\ = (\inst6|Add13~47_combout\ & (!\inst6|Data_out_I[0]~25\)) # (!\inst6|Add13~47_combout\ & ((\inst6|Data_out_I[0]~25\) # (GND)))
-- \inst6|Data_out_I[1]~27\ = CARRY((!\inst6|Data_out_I[0]~25\) # (!\inst6|Add13~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~47_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[0]~25\,
	combout => \inst6|Data_out_I[1]~26_combout\,
	cout => \inst6|Data_out_I[1]~27\);

-- Location: LCCOMB_X18_Y12_N12
\inst6|Data_out_I[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[2]~28_combout\ = (\inst6|Add13~45_combout\ & (\inst6|Data_out_I[1]~27\ $ (GND))) # (!\inst6|Add13~45_combout\ & (!\inst6|Data_out_I[1]~27\ & VCC))
-- \inst6|Data_out_I[2]~29\ = CARRY((\inst6|Add13~45_combout\ & !\inst6|Data_out_I[1]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~45_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[1]~27\,
	combout => \inst6|Data_out_I[2]~28_combout\,
	cout => \inst6|Data_out_I[2]~29\);

-- Location: LCCOMB_X18_Y12_N14
\inst6|Data_out_I[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[3]~30_combout\ = (\inst6|Add13~43_combout\ & (!\inst6|Data_out_I[2]~29\)) # (!\inst6|Add13~43_combout\ & ((\inst6|Data_out_I[2]~29\) # (GND)))
-- \inst6|Data_out_I[3]~31\ = CARRY((!\inst6|Data_out_I[2]~29\) # (!\inst6|Add13~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~43_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[2]~29\,
	combout => \inst6|Data_out_I[3]~30_combout\,
	cout => \inst6|Data_out_I[3]~31\);

-- Location: LCCOMB_X18_Y12_N16
\inst6|Data_out_I[4]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[4]~32_combout\ = (\inst6|Add13~41_combout\ & (\inst6|Data_out_I[3]~31\ $ (GND))) # (!\inst6|Add13~41_combout\ & (!\inst6|Data_out_I[3]~31\ & VCC))
-- \inst6|Data_out_I[4]~33\ = CARRY((\inst6|Add13~41_combout\ & !\inst6|Data_out_I[3]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~41_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[3]~31\,
	combout => \inst6|Data_out_I[4]~32_combout\,
	cout => \inst6|Data_out_I[4]~33\);

-- Location: LCCOMB_X18_Y12_N18
\inst6|Data_out_I[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[5]~34_combout\ = (\inst6|Add13~39_combout\ & (!\inst6|Data_out_I[4]~33\)) # (!\inst6|Add13~39_combout\ & ((\inst6|Data_out_I[4]~33\) # (GND)))
-- \inst6|Data_out_I[5]~35\ = CARRY((!\inst6|Data_out_I[4]~33\) # (!\inst6|Add13~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~39_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[4]~33\,
	combout => \inst6|Data_out_I[5]~34_combout\,
	cout => \inst6|Data_out_I[5]~35\);

-- Location: LCCOMB_X18_Y12_N20
\inst6|Data_out_I[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[6]~36_combout\ = (\inst6|Add13~37_combout\ & (\inst6|Data_out_I[5]~35\ $ (GND))) # (!\inst6|Add13~37_combout\ & (!\inst6|Data_out_I[5]~35\ & VCC))
-- \inst6|Data_out_I[6]~37\ = CARRY((\inst6|Add13~37_combout\ & !\inst6|Data_out_I[5]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~37_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[5]~35\,
	combout => \inst6|Data_out_I[6]~36_combout\,
	cout => \inst6|Data_out_I[6]~37\);

-- Location: LCCOMB_X18_Y12_N22
\inst6|Data_out_I[7]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[7]~38_combout\ = (\inst6|Add13~35_combout\ & (!\inst6|Data_out_I[6]~37\)) # (!\inst6|Add13~35_combout\ & ((\inst6|Data_out_I[6]~37\) # (GND)))
-- \inst6|Data_out_I[7]~39\ = CARRY((!\inst6|Data_out_I[6]~37\) # (!\inst6|Add13~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~35_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[6]~37\,
	combout => \inst6|Data_out_I[7]~38_combout\,
	cout => \inst6|Data_out_I[7]~39\);

-- Location: LCCOMB_X18_Y12_N24
\inst6|Data_out_I[8]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[8]~40_combout\ = (\inst6|Add13~33_combout\ & (\inst6|Data_out_I[7]~39\ $ (GND))) # (!\inst6|Add13~33_combout\ & (!\inst6|Data_out_I[7]~39\ & VCC))
-- \inst6|Data_out_I[8]~41\ = CARRY((\inst6|Add13~33_combout\ & !\inst6|Data_out_I[7]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~33_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[7]~39\,
	combout => \inst6|Data_out_I[8]~40_combout\,
	cout => \inst6|Data_out_I[8]~41\);

-- Location: LCCOMB_X18_Y12_N26
\inst6|Data_out_I[9]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[9]~42_combout\ = (\inst6|Add13~31_combout\ & (!\inst6|Data_out_I[8]~41\)) # (!\inst6|Add13~31_combout\ & ((\inst6|Data_out_I[8]~41\) # (GND)))
-- \inst6|Data_out_I[9]~43\ = CARRY((!\inst6|Data_out_I[8]~41\) # (!\inst6|Add13~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~31_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[8]~41\,
	combout => \inst6|Data_out_I[9]~42_combout\,
	cout => \inst6|Data_out_I[9]~43\);

-- Location: LCCOMB_X18_Y12_N28
\inst6|Data_out_I[10]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[10]~44_combout\ = (\inst6|Add13~29_combout\ & (\inst6|Data_out_I[9]~43\ $ (GND))) # (!\inst6|Add13~29_combout\ & (!\inst6|Data_out_I[9]~43\ & VCC))
-- \inst6|Data_out_I[10]~45\ = CARRY((\inst6|Add13~29_combout\ & !\inst6|Data_out_I[9]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~29_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[9]~43\,
	combout => \inst6|Data_out_I[10]~44_combout\,
	cout => \inst6|Data_out_I[10]~45\);

-- Location: LCCOMB_X18_Y12_N30
\inst6|Data_out_I[11]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[11]~46_combout\ = (\inst6|Add13~27_combout\ & (!\inst6|Data_out_I[10]~45\)) # (!\inst6|Add13~27_combout\ & ((\inst6|Data_out_I[10]~45\) # (GND)))
-- \inst6|Data_out_I[11]~47\ = CARRY((!\inst6|Data_out_I[10]~45\) # (!\inst6|Add13~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~27_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[10]~45\,
	combout => \inst6|Data_out_I[11]~46_combout\,
	cout => \inst6|Data_out_I[11]~47\);

-- Location: LCCOMB_X18_Y11_N0
\inst6|Data_out_I[12]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[12]~48_combout\ = (\inst6|Add13~25_combout\ & (\inst6|Data_out_I[11]~47\ $ (GND))) # (!\inst6|Add13~25_combout\ & (!\inst6|Data_out_I[11]~47\ & VCC))
-- \inst6|Data_out_I[12]~49\ = CARRY((\inst6|Add13~25_combout\ & !\inst6|Data_out_I[11]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~25_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[11]~47\,
	combout => \inst6|Data_out_I[12]~48_combout\,
	cout => \inst6|Data_out_I[12]~49\);

-- Location: LCCOMB_X18_Y11_N2
\inst6|Data_out_I[13]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[13]~50_combout\ = (\inst6|Add13~23_combout\ & (!\inst6|Data_out_I[12]~49\)) # (!\inst6|Add13~23_combout\ & ((\inst6|Data_out_I[12]~49\) # (GND)))
-- \inst6|Data_out_I[13]~51\ = CARRY((!\inst6|Data_out_I[12]~49\) # (!\inst6|Add13~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~23_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[12]~49\,
	combout => \inst6|Data_out_I[13]~50_combout\,
	cout => \inst6|Data_out_I[13]~51\);

-- Location: LCCOMB_X18_Y11_N4
\inst6|Data_out_I[14]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[14]~52_combout\ = (\inst6|Add13~21_combout\ & (\inst6|Data_out_I[13]~51\ $ (GND))) # (!\inst6|Add13~21_combout\ & (!\inst6|Data_out_I[13]~51\ & VCC))
-- \inst6|Data_out_I[14]~53\ = CARRY((\inst6|Add13~21_combout\ & !\inst6|Data_out_I[13]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~21_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[13]~51\,
	combout => \inst6|Data_out_I[14]~52_combout\,
	cout => \inst6|Data_out_I[14]~53\);

-- Location: LCCOMB_X18_Y11_N6
\inst6|Data_out_I[15]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[15]~54_combout\ = (\inst6|Add13~19_combout\ & (!\inst6|Data_out_I[14]~53\)) # (!\inst6|Add13~19_combout\ & ((\inst6|Data_out_I[14]~53\) # (GND)))
-- \inst6|Data_out_I[15]~55\ = CARRY((!\inst6|Data_out_I[14]~53\) # (!\inst6|Add13~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~19_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[14]~53\,
	combout => \inst6|Data_out_I[15]~54_combout\,
	cout => \inst6|Data_out_I[15]~55\);

-- Location: LCCOMB_X18_Y11_N8
\inst6|Data_out_I[16]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[16]~56_combout\ = (\inst6|Add13~17_combout\ & (\inst6|Data_out_I[15]~55\ $ (GND))) # (!\inst6|Add13~17_combout\ & (!\inst6|Data_out_I[15]~55\ & VCC))
-- \inst6|Data_out_I[16]~57\ = CARRY((\inst6|Add13~17_combout\ & !\inst6|Data_out_I[15]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~17_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[15]~55\,
	combout => \inst6|Data_out_I[16]~56_combout\,
	cout => \inst6|Data_out_I[16]~57\);

-- Location: LCCOMB_X18_Y11_N10
\inst6|Data_out_I[17]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[17]~58_combout\ = (\inst6|Add13~15_combout\ & (!\inst6|Data_out_I[16]~57\)) # (!\inst6|Add13~15_combout\ & ((\inst6|Data_out_I[16]~57\) # (GND)))
-- \inst6|Data_out_I[17]~59\ = CARRY((!\inst6|Data_out_I[16]~57\) # (!\inst6|Add13~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~15_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[16]~57\,
	combout => \inst6|Data_out_I[17]~58_combout\,
	cout => \inst6|Data_out_I[17]~59\);

-- Location: LCCOMB_X18_Y11_N12
\inst6|Data_out_I[18]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[18]~60_combout\ = (\inst6|Add13~13_combout\ & (\inst6|Data_out_I[17]~59\ $ (GND))) # (!\inst6|Add13~13_combout\ & (!\inst6|Data_out_I[17]~59\ & VCC))
-- \inst6|Data_out_I[18]~61\ = CARRY((\inst6|Add13~13_combout\ & !\inst6|Data_out_I[17]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~13_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[17]~59\,
	combout => \inst6|Data_out_I[18]~60_combout\,
	cout => \inst6|Data_out_I[18]~61\);

-- Location: LCCOMB_X18_Y11_N14
\inst6|Data_out_I[19]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[19]~62_combout\ = (\inst6|Add13~11_combout\ & (!\inst6|Data_out_I[18]~61\)) # (!\inst6|Add13~11_combout\ & ((\inst6|Data_out_I[18]~61\) # (GND)))
-- \inst6|Data_out_I[19]~63\ = CARRY((!\inst6|Data_out_I[18]~61\) # (!\inst6|Add13~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~11_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[18]~61\,
	combout => \inst6|Data_out_I[19]~62_combout\,
	cout => \inst6|Data_out_I[19]~63\);

-- Location: LCCOMB_X18_Y11_N16
\inst6|Data_out_I[20]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[20]~64_combout\ = (\inst6|Add13~9_combout\ & (\inst6|Data_out_I[19]~63\ $ (GND))) # (!\inst6|Add13~9_combout\ & (!\inst6|Data_out_I[19]~63\ & VCC))
-- \inst6|Data_out_I[20]~65\ = CARRY((\inst6|Add13~9_combout\ & !\inst6|Data_out_I[19]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~9_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[19]~63\,
	combout => \inst6|Data_out_I[20]~64_combout\,
	cout => \inst6|Data_out_I[20]~65\);

-- Location: LCCOMB_X18_Y11_N18
\inst6|Data_out_I[21]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[21]~66_combout\ = (\inst6|Add13~7_combout\ & (!\inst6|Data_out_I[20]~65\)) # (!\inst6|Add13~7_combout\ & ((\inst6|Data_out_I[20]~65\) # (GND)))
-- \inst6|Data_out_I[21]~67\ = CARRY((!\inst6|Data_out_I[20]~65\) # (!\inst6|Add13~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Add13~7_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[20]~65\,
	combout => \inst6|Data_out_I[21]~66_combout\,
	cout => \inst6|Data_out_I[21]~67\);

-- Location: LCCOMB_X18_Y11_N20
\inst6|Data_out_I[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[22]~68_combout\ = (\inst6|Add13~5_combout\ & (\inst6|Data_out_I[21]~67\ $ (GND))) # (!\inst6|Add13~5_combout\ & (!\inst6|Data_out_I[21]~67\ & VCC))
-- \inst6|Data_out_I[22]~69\ = CARRY((\inst6|Add13~5_combout\ & !\inst6|Data_out_I[21]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst6|Add13~5_combout\,
	datad => VCC,
	cin => \inst6|Data_out_I[21]~67\,
	combout => \inst6|Data_out_I[22]~68_combout\,
	cout => \inst6|Data_out_I[22]~69\);

-- Location: LCCOMB_X18_Y11_N22
\inst6|Data_out_I[23]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|Data_out_I[23]~70_combout\ = \inst6|Data_out_I[22]~69\ $ (\inst6|Add13~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst6|Add13~2_combout\,
	cin => \inst6|Data_out_I[22]~69\,
	combout => \inst6|Data_out_I[23]~70_combout\);

-- Location: FF_X18_Y11_N23
\inst6|Data_out_I[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[23]~70_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(23));

-- Location: LCCOMB_X19_Y13_N6
\inst9|data_reg_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~3_combout\ = (\inst9|data_reg_1~2_combout\ & (((\inst9|data_received_l\(31)) # (!\inst9|data_reg_1[28]~1_combout\)))) # (!\inst9|data_reg_1~2_combout\ & (\inst6|Data_out_I\(23) & ((\inst9|data_reg_1[28]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1~2_combout\,
	datab => \inst6|Data_out_I\(23),
	datac => \inst9|data_received_l\(31),
	datad => \inst9|data_reg_1[28]~1_combout\,
	combout => \inst9|data_reg_1~3_combout\);

-- Location: FF_X19_Y13_N7
\inst9|data_reg_1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~3_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(31));

-- Location: LCCOMB_X19_Y15_N0
\inst9|data_received_r[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_r[30]~feeder_combout\ = \inst9|receive_reg\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(30),
	combout => \inst9|data_received_r[30]~feeder_combout\);

-- Location: FF_X19_Y15_N1
\inst9|data_received_r[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_r[30]~feeder_combout\,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(30));

-- Location: FF_X18_Y11_N21
\inst6|Data_out_I[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[22]~68_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(22));

-- Location: FF_X17_Y9_N21
\inst6|Data_out_Q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[22]~68_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(22));

-- Location: LCCOMB_X17_Y13_N10
\inst9|data_reg_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~4_combout\ = (\inst15~combout\ & (((\inst9|data_reg_1[28]~1_combout\)))) # (!\inst15~combout\ & ((\inst9|data_reg_1[28]~1_combout\ & (\inst6|Data_out_I\(22))) # (!\inst9|data_reg_1[28]~1_combout\ & ((\inst6|Data_out_Q\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15~combout\,
	datab => \inst6|Data_out_I\(22),
	datac => \inst9|data_reg_1[28]~1_combout\,
	datad => \inst6|Data_out_Q\(22),
	combout => \inst9|data_reg_1~4_combout\);

-- Location: LCCOMB_X18_Y15_N10
\inst9|data_reg_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~5_combout\ = (\inst15~combout\ & ((\inst9|data_reg_1~4_combout\ & (\inst9|data_received_l\(30))) # (!\inst9|data_reg_1~4_combout\ & ((\inst9|data_received_r\(30)))))) # (!\inst15~combout\ & (((\inst9|data_reg_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_received_l\(30),
	datab => \inst15~combout\,
	datac => \inst9|data_received_r\(30),
	datad => \inst9|data_reg_1~4_combout\,
	combout => \inst9|data_reg_1~5_combout\);

-- Location: FF_X18_Y15_N11
\inst9|data_reg_1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~5_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(30));

-- Location: FF_X17_Y13_N21
\inst9|data_received_r[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(29),
	sload => VCC,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(29));

-- Location: FF_X17_Y9_N19
\inst6|Data_out_Q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[21]~66_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(21));

-- Location: LCCOMB_X17_Y13_N20
\inst9|data_reg_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~6_combout\ = (\inst15~combout\ & ((\inst9|data_reg_1[28]~1_combout\) # ((\inst9|data_received_r\(29))))) # (!\inst15~combout\ & (!\inst9|data_reg_1[28]~1_combout\ & ((\inst6|Data_out_Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15~combout\,
	datab => \inst9|data_reg_1[28]~1_combout\,
	datac => \inst9|data_received_r\(29),
	datad => \inst6|Data_out_Q\(21),
	combout => \inst9|data_reg_1~6_combout\);

-- Location: FF_X18_Y11_N19
\inst6|Data_out_I[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[21]~66_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(21));

-- Location: LCCOMB_X18_Y15_N6
\inst9|data_reg_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~7_combout\ = (\inst9|data_reg_1~6_combout\ & (((\inst9|data_received_l\(29)) # (!\inst9|data_reg_1[28]~1_combout\)))) # (!\inst9|data_reg_1~6_combout\ & (\inst6|Data_out_I\(21) & ((\inst9|data_reg_1[28]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1~6_combout\,
	datab => \inst6|Data_out_I\(21),
	datac => \inst9|data_received_l\(29),
	datad => \inst9|data_reg_1[28]~1_combout\,
	combout => \inst9|data_reg_1~7_combout\);

-- Location: FF_X18_Y15_N7
\inst9|data_reg_1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~7_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(29));

-- Location: FF_X17_Y9_N15
\inst6|Data_out_Q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[19]~62_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(19));

-- Location: FF_X17_Y13_N15
\inst9|data_received_r[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(27),
	sload => VCC,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(27));

-- Location: LCCOMB_X17_Y13_N14
\inst9|data_reg_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~10_combout\ = (\inst9|data_reg_1[28]~1_combout\ & (((\inst15~combout\)))) # (!\inst9|data_reg_1[28]~1_combout\ & ((\inst15~combout\ & ((\inst9|data_received_r\(27)))) # (!\inst15~combout\ & (\inst6|Data_out_Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_Q\(19),
	datab => \inst9|data_reg_1[28]~1_combout\,
	datac => \inst9|data_received_r\(27),
	datad => \inst15~combout\,
	combout => \inst9|data_reg_1~10_combout\);

-- Location: FF_X18_Y11_N15
\inst6|Data_out_I[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[19]~62_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(19));

-- Location: LCCOMB_X18_Y15_N24
\inst9|data_reg_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~11_combout\ = (\inst9|data_reg_1~10_combout\ & ((\inst9|data_received_l\(27)) # ((!\inst9|data_reg_1[28]~1_combout\)))) # (!\inst9|data_reg_1~10_combout\ & (((\inst6|Data_out_I\(19) & \inst9|data_reg_1[28]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_received_l\(27),
	datab => \inst9|data_reg_1~10_combout\,
	datac => \inst6|Data_out_I\(19),
	datad => \inst9|data_reg_1[28]~1_combout\,
	combout => \inst9|data_reg_1~11_combout\);

-- Location: FF_X18_Y15_N25
\inst9|data_reg_1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~11_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(27));

-- Location: FF_X17_Y13_N9
\inst9|data_received_r[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(26),
	sload => VCC,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(26));

-- Location: FF_X18_Y11_N13
\inst6|Data_out_I[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[18]~60_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(18));

-- Location: FF_X17_Y9_N13
\inst6|Data_out_Q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[18]~60_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(18));

-- Location: LCCOMB_X17_Y13_N4
\inst9|data_reg_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~12_combout\ = (\inst15~combout\ & (((\inst9|data_reg_1[28]~1_combout\)))) # (!\inst15~combout\ & ((\inst9|data_reg_1[28]~1_combout\ & (\inst6|Data_out_I\(18))) # (!\inst9|data_reg_1[28]~1_combout\ & ((\inst6|Data_out_Q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15~combout\,
	datab => \inst6|Data_out_I\(18),
	datac => \inst9|data_reg_1[28]~1_combout\,
	datad => \inst6|Data_out_Q\(18),
	combout => \inst9|data_reg_1~12_combout\);

-- Location: LCCOMB_X18_Y15_N12
\inst9|data_reg_1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~13_combout\ = (\inst15~combout\ & ((\inst9|data_reg_1~12_combout\ & ((\inst9|data_received_l\(26)))) # (!\inst9|data_reg_1~12_combout\ & (\inst9|data_received_r\(26))))) # (!\inst15~combout\ & (((\inst9|data_reg_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_received_r\(26),
	datab => \inst15~combout\,
	datac => \inst9|data_received_l\(26),
	datad => \inst9|data_reg_1~12_combout\,
	combout => \inst9|data_reg_1~13_combout\);

-- Location: FF_X18_Y15_N13
\inst9|data_reg_1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~13_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(26));

-- Location: LCCOMB_X19_Y13_N0
\inst9|data_reg_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~0_combout\ = (!\inst9|sample~q\ & (\inst9|Equal1~0_combout\ & \inst9|bitclk:bitcount[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|sample~q\,
	datac => \inst9|Equal1~0_combout\,
	datad => \inst9|bitclk:bitcount[0]~q\,
	combout => \inst9|data_reg_2~0_combout\);

-- Location: FF_X18_Y11_N7
\inst6|Data_out_I[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[15]~54_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(15));

-- Location: FF_X17_Y9_N7
\inst6|Data_out_Q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[15]~54_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(15));

-- Location: FF_X17_Y13_N29
\inst9|data_received_r[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(23),
	sload => VCC,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(23));

-- Location: LCCOMB_X17_Y13_N28
\inst9|data_reg_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~18_combout\ = (\inst9|data_reg_1[28]~1_combout\ & (((\inst15~combout\)))) # (!\inst9|data_reg_1[28]~1_combout\ & ((\inst15~combout\ & ((\inst9|data_received_r\(23)))) # (!\inst15~combout\ & (\inst6|Data_out_Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_Q\(15),
	datab => \inst9|data_reg_1[28]~1_combout\,
	datac => \inst9|data_received_r\(23),
	datad => \inst15~combout\,
	combout => \inst9|data_reg_1~18_combout\);

-- Location: LCCOMB_X16_Y13_N18
\inst9|data_reg_1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~19_combout\ = (\inst9|data_reg_1[28]~1_combout\ & ((\inst9|data_reg_1~18_combout\ & (\inst9|data_received_l\(23))) # (!\inst9|data_reg_1~18_combout\ & ((\inst6|Data_out_I\(15)))))) # (!\inst9|data_reg_1[28]~1_combout\ & 
-- (((\inst9|data_reg_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_received_l\(23),
	datab => \inst6|Data_out_I\(15),
	datac => \inst9|data_reg_1[28]~1_combout\,
	datad => \inst9|data_reg_1~18_combout\,
	combout => \inst9|data_reg_1~19_combout\);

-- Location: FF_X16_Y13_N19
\inst9|data_reg_1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~19_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(23));

-- Location: FF_X17_Y9_N3
\inst6|Data_out_Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[13]~50_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(13));

-- Location: FF_X17_Y13_N3
\inst9|data_received_r[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(21),
	sload => VCC,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(21));

-- Location: LCCOMB_X17_Y13_N2
\inst9|data_reg_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~22_combout\ = (\inst9|data_reg_1[28]~1_combout\ & (((\inst15~combout\)))) # (!\inst9|data_reg_1[28]~1_combout\ & ((\inst15~combout\ & ((\inst9|data_received_r\(21)))) # (!\inst15~combout\ & (\inst6|Data_out_Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_Q\(13),
	datab => \inst9|data_reg_1[28]~1_combout\,
	datac => \inst9|data_received_r\(21),
	datad => \inst15~combout\,
	combout => \inst9|data_reg_1~22_combout\);

-- Location: FF_X18_Y11_N3
\inst6|Data_out_I[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[13]~50_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(13));

-- Location: LCCOMB_X16_Y13_N10
\inst9|data_reg_1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~23_combout\ = (\inst9|data_reg_1~22_combout\ & ((\inst9|data_received_l\(21)) # ((!\inst9|data_reg_1[28]~1_combout\)))) # (!\inst9|data_reg_1~22_combout\ & (((\inst9|data_reg_1[28]~1_combout\ & \inst6|Data_out_I\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1~22_combout\,
	datab => \inst9|data_received_l\(21),
	datac => \inst9|data_reg_1[28]~1_combout\,
	datad => \inst6|Data_out_I\(13),
	combout => \inst9|data_reg_1~23_combout\);

-- Location: FF_X16_Y13_N11
\inst9|data_reg_1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~23_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(21));

-- Location: FF_X18_Y12_N27
\inst6|Data_out_I[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[9]~42_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(9));

-- Location: FF_X17_Y14_N13
\inst9|data_received_r[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(17),
	sload => VCC,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(17));

-- Location: FF_X17_Y10_N27
\inst6|Data_out_Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[9]~42_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(9));

-- Location: LCCOMB_X17_Y14_N12
\inst9|data_reg_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~30_combout\ = (\inst15~combout\ & ((\inst9|data_reg_1[28]~1_combout\) # ((\inst9|data_received_r\(17))))) # (!\inst15~combout\ & (!\inst9|data_reg_1[28]~1_combout\ & ((\inst6|Data_out_Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15~combout\,
	datab => \inst9|data_reg_1[28]~1_combout\,
	datac => \inst9|data_received_r\(17),
	datad => \inst6|Data_out_Q\(9),
	combout => \inst9|data_reg_1~30_combout\);

-- Location: LCCOMB_X16_Y13_N20
\inst9|data_reg_1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~31_combout\ = (\inst9|data_reg_1~30_combout\ & (((\inst9|data_received_l\(17)) # (!\inst9|data_reg_1[28]~1_combout\)))) # (!\inst9|data_reg_1~30_combout\ & (\inst6|Data_out_I\(9) & (\inst9|data_reg_1[28]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_I\(9),
	datab => \inst9|data_reg_1~30_combout\,
	datac => \inst9|data_reg_1[28]~1_combout\,
	datad => \inst9|data_received_l\(17),
	combout => \inst9|data_reg_1~31_combout\);

-- Location: FF_X16_Y13_N21
\inst9|data_reg_1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~31_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(17));

-- Location: FF_X17_Y14_N15
\inst9|data_received_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(16),
	sload => VCC,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(16));

-- Location: FF_X18_Y12_N25
\inst6|Data_out_I[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[8]~40_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(8));

-- Location: FF_X17_Y10_N25
\inst6|Data_out_Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[8]~40_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(8));

-- Location: LCCOMB_X17_Y13_N18
\inst9|data_reg_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~32_combout\ = (\inst9|data_reg_1[28]~1_combout\ & ((\inst6|Data_out_I\(8)) # ((\inst15~combout\)))) # (!\inst9|data_reg_1[28]~1_combout\ & (((\inst6|Data_out_Q\(8) & !\inst15~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_I\(8),
	datab => \inst6|Data_out_Q\(8),
	datac => \inst9|data_reg_1[28]~1_combout\,
	datad => \inst15~combout\,
	combout => \inst9|data_reg_1~32_combout\);

-- Location: LCCOMB_X18_Y13_N24
\inst9|data_reg_1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~33_combout\ = (\inst15~combout\ & ((\inst9|data_reg_1~32_combout\ & ((\inst9|data_received_l\(16)))) # (!\inst9|data_reg_1~32_combout\ & (\inst9|data_received_r\(16))))) # (!\inst15~combout\ & (((\inst9|data_reg_1~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_received_r\(16),
	datab => \inst15~combout\,
	datac => \inst9|data_received_l\(16),
	datad => \inst9|data_reg_1~32_combout\,
	combout => \inst9|data_reg_1~33_combout\);

-- Location: FF_X18_Y13_N25
\inst9|data_reg_1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~33_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(16));

-- Location: LCCOMB_X17_Y14_N26
\inst9|data_received_r[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_r[14]~feeder_combout\ = \inst9|receive_reg\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(14),
	combout => \inst9|data_received_r[14]~feeder_combout\);

-- Location: FF_X17_Y14_N27
\inst9|data_received_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_r[14]~feeder_combout\,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(14));

-- Location: FF_X17_Y10_N21
\inst6|Data_out_Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[6]~36_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(6));

-- Location: FF_X18_Y12_N21
\inst6|Data_out_I[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[6]~36_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(6));

-- Location: LCCOMB_X18_Y13_N26
\inst9|data_reg_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~36_combout\ = (\inst15~combout\ & (((\inst9|data_reg_1[28]~1_combout\)))) # (!\inst15~combout\ & ((\inst9|data_reg_1[28]~1_combout\ & ((\inst6|Data_out_I\(6)))) # (!\inst9|data_reg_1[28]~1_combout\ & (\inst6|Data_out_Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_Q\(6),
	datab => \inst15~combout\,
	datac => \inst6|Data_out_I\(6),
	datad => \inst9|data_reg_1[28]~1_combout\,
	combout => \inst9|data_reg_1~36_combout\);

-- Location: LCCOMB_X18_Y14_N0
\inst9|data_received_l[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[14]~feeder_combout\ = \inst9|receive_reg\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|receive_reg\(14),
	combout => \inst9|data_received_l[14]~feeder_combout\);

-- Location: FF_X18_Y14_N1
\inst9|data_received_l[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[14]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(14));

-- Location: LCCOMB_X18_Y13_N6
\inst9|data_reg_1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~37_combout\ = (\inst15~combout\ & ((\inst9|data_reg_1~36_combout\ & ((\inst9|data_received_l\(14)))) # (!\inst9|data_reg_1~36_combout\ & (\inst9|data_received_r\(14))))) # (!\inst15~combout\ & (((\inst9|data_reg_1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_received_r\(14),
	datab => \inst15~combout\,
	datac => \inst9|data_reg_1~36_combout\,
	datad => \inst9|data_received_l\(14),
	combout => \inst9|data_reg_1~37_combout\);

-- Location: FF_X18_Y13_N7
\inst9|data_reg_1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~37_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(14));

-- Location: LCCOMB_X18_Y14_N12
\inst9|data_received_l[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[13]~feeder_combout\ = \inst9|receive_reg\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|receive_reg\(13),
	combout => \inst9|data_received_l[13]~feeder_combout\);

-- Location: FF_X18_Y14_N13
\inst9|data_received_l[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[13]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(13));

-- Location: FF_X17_Y14_N29
\inst9|data_received_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(13),
	sload => VCC,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(13));

-- Location: FF_X17_Y10_N19
\inst6|Data_out_Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[5]~34_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(5));

-- Location: LCCOMB_X17_Y14_N28
\inst9|data_reg_1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~38_combout\ = (\inst15~combout\ & ((\inst9|data_reg_1[28]~1_combout\) # ((\inst9|data_received_r\(13))))) # (!\inst15~combout\ & (!\inst9|data_reg_1[28]~1_combout\ & ((\inst6|Data_out_Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15~combout\,
	datab => \inst9|data_reg_1[28]~1_combout\,
	datac => \inst9|data_received_r\(13),
	datad => \inst6|Data_out_Q\(5),
	combout => \inst9|data_reg_1~38_combout\);

-- Location: FF_X18_Y12_N19
\inst6|Data_out_I[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[5]~34_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(5));

-- Location: LCCOMB_X18_Y14_N26
\inst9|data_reg_1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~39_combout\ = (\inst9|data_reg_1~38_combout\ & ((\inst9|data_received_l\(13)) # ((!\inst9|data_reg_1[28]~1_combout\)))) # (!\inst9|data_reg_1~38_combout\ & (((\inst6|Data_out_I\(5) & \inst9|data_reg_1[28]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_received_l\(13),
	datab => \inst9|data_reg_1~38_combout\,
	datac => \inst6|Data_out_I\(5),
	datad => \inst9|data_reg_1[28]~1_combout\,
	combout => \inst9|data_reg_1~39_combout\);

-- Location: FF_X18_Y14_N27
\inst9|data_reg_1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~39_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(13));

-- Location: LCCOMB_X19_Y14_N24
\inst9|data_received_r[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_r[10]~feeder_combout\ = \inst9|receive_reg\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(10),
	combout => \inst9|data_received_r[10]~feeder_combout\);

-- Location: FF_X19_Y14_N25
\inst9|data_received_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_r[10]~feeder_combout\,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(10));

-- Location: FF_X18_Y12_N13
\inst6|Data_out_I[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[2]~28_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(2));

-- Location: FF_X17_Y10_N13
\inst6|Data_out_Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[2]~28_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(2));

-- Location: LCCOMB_X18_Y13_N18
\inst9|data_reg_1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~44_combout\ = (\inst15~combout\ & (((\inst9|data_reg_1[28]~1_combout\)))) # (!\inst15~combout\ & ((\inst9|data_reg_1[28]~1_combout\ & (\inst6|Data_out_I\(2))) # (!\inst9|data_reg_1[28]~1_combout\ & ((\inst6|Data_out_Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_I\(2),
	datab => \inst15~combout\,
	datac => \inst6|Data_out_Q\(2),
	datad => \inst9|data_reg_1[28]~1_combout\,
	combout => \inst9|data_reg_1~44_combout\);

-- Location: LCCOMB_X18_Y14_N20
\inst9|data_received_l[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[10]~feeder_combout\ = \inst9|receive_reg\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(10),
	combout => \inst9|data_received_l[10]~feeder_combout\);

-- Location: FF_X18_Y14_N21
\inst9|data_received_l[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[10]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(10));

-- Location: LCCOMB_X18_Y13_N30
\inst9|data_reg_1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~45_combout\ = (\inst9|data_reg_1~44_combout\ & (((\inst9|data_received_l\(10)) # (!\inst15~combout\)))) # (!\inst9|data_reg_1~44_combout\ & (\inst9|data_received_r\(10) & ((\inst15~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_received_r\(10),
	datab => \inst9|data_reg_1~44_combout\,
	datac => \inst9|data_received_l\(10),
	datad => \inst15~combout\,
	combout => \inst9|data_reg_1~45_combout\);

-- Location: FF_X18_Y13_N31
\inst9|data_reg_1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~45_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(10));

-- Location: LCCOMB_X19_Y12_N26
\inst9|data_received_l[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[6]~feeder_combout\ = \inst9|receive_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|receive_reg\(6),
	combout => \inst9|data_received_l[6]~feeder_combout\);

-- Location: FF_X19_Y12_N27
\inst9|data_received_l[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[6]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(6));

-- Location: LCCOMB_X19_Y15_N24
\inst9|data_received_r[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_r[6]~feeder_combout\ = \inst9|receive_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(6),
	combout => \inst9|data_received_r[6]~feeder_combout\);

-- Location: FF_X19_Y15_N25
\inst9|data_received_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_r[6]~feeder_combout\,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(6));

-- Location: LCCOMB_X19_Y12_N2
\inst9|data_reg_1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~51_combout\ = (\inst9|sample~q\ & (\inst9|data_received_l\(6))) # (!\inst9|sample~q\ & ((\inst9|data_received_r\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|sample~q\,
	datac => \inst9|data_received_l\(6),
	datad => \inst9|data_received_r\(6),
	combout => \inst9|data_reg_1~51_combout\);

-- Location: FF_X19_Y12_N3
\inst9|data_reg_1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~51_combout\,
	sclr => \ALT_INV_inst15~combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(6));

-- Location: LCCOMB_X19_Y12_N20
\inst9|data_received_l[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[5]~feeder_combout\ = \inst9|receive_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(5),
	combout => \inst9|data_received_l[5]~feeder_combout\);

-- Location: FF_X19_Y12_N21
\inst9|data_received_l[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[5]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(5));

-- Location: LCCOMB_X19_Y15_N26
\inst9|data_received_r[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_r[5]~feeder_combout\ = \inst9|receive_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(5),
	combout => \inst9|data_received_r[5]~feeder_combout\);

-- Location: FF_X19_Y15_N27
\inst9|data_received_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_r[5]~feeder_combout\,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(5));

-- Location: LCCOMB_X19_Y12_N12
\inst9|data_reg_1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~52_combout\ = (\inst9|sample~q\ & (\inst9|data_received_l\(5))) # (!\inst9|sample~q\ & ((\inst9|data_received_r\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|sample~q\,
	datab => \inst9|data_received_l\(5),
	datad => \inst9|data_received_r\(5),
	combout => \inst9|data_reg_1~52_combout\);

-- Location: FF_X19_Y12_N13
\inst9|data_reg_1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~52_combout\,
	sclr => \ALT_INV_inst15~combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(5));

-- Location: LCCOMB_X19_Y12_N14
\inst9|data_received_l[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[4]~feeder_combout\ = \inst9|receive_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|receive_reg\(4),
	combout => \inst9|data_received_l[4]~feeder_combout\);

-- Location: FF_X19_Y12_N15
\inst9|data_received_l[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[4]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(4));

-- Location: FF_X19_Y15_N29
\inst9|data_received_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(4),
	sload => VCC,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(4));

-- Location: LCCOMB_X19_Y12_N30
\inst9|data_reg_1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~53_combout\ = (\inst9|sample~q\ & (\inst9|data_received_l\(4))) # (!\inst9|sample~q\ & ((\inst9|data_received_r\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|sample~q\,
	datab => \inst9|data_received_l\(4),
	datac => \inst9|data_received_r\(4),
	combout => \inst9|data_reg_1~53_combout\);

-- Location: FF_X19_Y12_N31
\inst9|data_reg_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~53_combout\,
	sclr => \ALT_INV_inst15~combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(4));

-- Location: LCCOMB_X19_Y12_N8
\inst9|data_received_l[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[3]~feeder_combout\ = \inst9|receive_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(3),
	combout => \inst9|data_received_l[3]~feeder_combout\);

-- Location: FF_X19_Y12_N9
\inst9|data_received_l[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[3]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(3));

-- Location: LCCOMB_X19_Y15_N22
\inst9|data_received_r[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_r[3]~feeder_combout\ = \inst9|receive_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(3),
	combout => \inst9|data_received_r[3]~feeder_combout\);

-- Location: FF_X19_Y15_N23
\inst9|data_received_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_r[3]~feeder_combout\,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(3));

-- Location: LCCOMB_X19_Y12_N16
\inst9|data_reg_1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~54_combout\ = (\inst9|sample~q\ & (\inst9|data_received_l\(3))) # (!\inst9|sample~q\ & ((\inst9|data_received_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|sample~q\,
	datac => \inst9|data_received_l\(3),
	datad => \inst9|data_received_r\(3),
	combout => \inst9|data_reg_1~54_combout\);

-- Location: FF_X19_Y12_N17
\inst9|data_reg_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~54_combout\,
	sclr => \ALT_INV_inst15~combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(3));

-- Location: LCCOMB_X29_Y12_N12
\inst11|inst2|Data_addr[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_addr[1]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[1]~q\,
	combout => \inst11|inst2|Data_addr[1]~feeder_combout\);

-- Location: FF_X29_Y12_N13
\inst11|inst2|Data_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_addr[1]~feeder_combout\,
	ena => \inst11|inst2|Data_addr[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_addr\(1));

-- Location: LCCOMB_X26_Y12_N22
\inst11|inst3|addr[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|addr[1]~2_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(38))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|indata\(38),
	datac => \JP1~input_o\,
	datad => \inst11|inst2|Data_addr\(1),
	combout => \inst11|inst3|addr[1]~2_combout\);

-- Location: FF_X26_Y12_N23
\inst12|key\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|addr[1]~2_combout\,
	ena => \inst12|tx~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|key~q\);

-- Location: IOIBUF_X34_Y17_N1
\KEYn~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEYn,
	o => \KEYn~input_o\);

-- Location: LCCOMB_X18_Y14_N16
inst16 : cycloneive_lcell_comb
-- Equation(s):
-- \inst16~combout\ = (\inst12|key~q\) # (!\KEYn~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|key~q\,
	datad => \KEYn~input_o\,
	combout => \inst16~combout\);

-- Location: FF_X19_Y14_N31
\inst9|data_received_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(0),
	sload => VCC,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(0));

-- Location: FF_X18_Y14_N17
\inst9|data_reg_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst16~combout\,
	asdata => \inst9|data_received_r\(0),
	sclr => \ALT_INV_inst15~combout\,
	sload => \inst9|ALT_INV_sample~q\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(0));

-- Location: LCCOMB_X19_Y13_N8
\inst9|data_reg_2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~32_combout\ = (\inst9|Equal1~0_combout\ & (\inst9|data_reg_1\(0) & \inst9|bitclk:bitcount[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|Equal1~0_combout\,
	datac => \inst9|data_reg_1\(0),
	datad => \inst9|bitclk:bitcount[0]~q\,
	combout => \inst9|data_reg_2~32_combout\);

-- Location: FF_X19_Y13_N9
\inst9|data_reg_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~32_combout\,
	sclr => \inst9|sample~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(0));

-- Location: LCCOMB_X19_Y12_N28
\inst9|data_received_l[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[1]~feeder_combout\ = \inst9|receive_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|receive_reg\(1),
	combout => \inst9|data_received_l[1]~feeder_combout\);

-- Location: FF_X19_Y12_N29
\inst9|data_received_l[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[1]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(1));

-- Location: LCCOMB_X19_Y15_N10
\inst9|data_received_r[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_r[1]~feeder_combout\ = \inst9|receive_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(1),
	combout => \inst9|data_received_r[1]~feeder_combout\);

-- Location: FF_X19_Y15_N11
\inst9|data_received_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_r[1]~feeder_combout\,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(1));

-- Location: LCCOMB_X19_Y12_N4
\inst9|data_reg_1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~56_combout\ = (\inst9|sample~q\ & (\inst9|data_received_l\(1))) # (!\inst9|sample~q\ & ((\inst9|data_received_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|sample~q\,
	datab => \inst9|data_received_l\(1),
	datad => \inst9|data_received_r\(1),
	combout => \inst9|data_reg_1~56_combout\);

-- Location: FF_X19_Y12_N5
\inst9|data_reg_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~56_combout\,
	sclr => \ALT_INV_inst15~combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(1));

-- Location: LCCOMB_X19_Y13_N30
\inst9|data_reg_2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~31_combout\ = (\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_1\(1)))) # (!\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|data_reg_2\(0),
	datac => \inst9|data_reg_1\(1),
	datad => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~31_combout\);

-- Location: FF_X19_Y13_N31
\inst9|data_reg_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(1));

-- Location: LCCOMB_X19_Y12_N18
\inst9|data_received_l[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[2]~feeder_combout\ = \inst9|receive_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|receive_reg\(2),
	combout => \inst9|data_received_l[2]~feeder_combout\);

-- Location: FF_X19_Y12_N19
\inst9|data_received_l[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[2]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(2));

-- Location: LCCOMB_X19_Y15_N8
\inst9|data_received_r[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_r[2]~feeder_combout\ = \inst9|receive_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(2),
	combout => \inst9|data_received_r[2]~feeder_combout\);

-- Location: FF_X19_Y15_N9
\inst9|data_received_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_r[2]~feeder_combout\,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(2));

-- Location: LCCOMB_X19_Y12_N10
\inst9|data_reg_1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~55_combout\ = (\inst9|sample~q\ & (\inst9|data_received_l\(2))) # (!\inst9|sample~q\ & ((\inst9|data_received_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|sample~q\,
	datab => \inst9|data_received_l\(2),
	datac => \inst9|data_received_r\(2),
	combout => \inst9|data_reg_1~55_combout\);

-- Location: FF_X19_Y12_N11
\inst9|data_reg_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~55_combout\,
	sclr => \ALT_INV_inst15~combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(2));

-- Location: LCCOMB_X19_Y13_N4
\inst9|data_reg_2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~30_combout\ = (\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_1\(2)))) # (!\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_2\(1),
	datac => \inst9|data_reg_1\(2),
	datad => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~30_combout\);

-- Location: FF_X19_Y13_N5
\inst9|data_reg_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(2));

-- Location: LCCOMB_X19_Y13_N26
\inst9|data_reg_2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~29_combout\ = (\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_1\(3))) # (!\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_2\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|data_reg_1\(3),
	datac => \inst9|data_reg_2\(2),
	datad => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~29_combout\);

-- Location: FF_X19_Y13_N27
\inst9|data_reg_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(3));

-- Location: LCCOMB_X19_Y13_N16
\inst9|data_reg_2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~28_combout\ = (\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_1\(4))) # (!\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1\(4),
	datac => \inst9|data_reg_2\(3),
	datad => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~28_combout\);

-- Location: FF_X19_Y13_N17
\inst9|data_reg_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(4));

-- Location: LCCOMB_X19_Y13_N14
\inst9|data_reg_2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~27_combout\ = (\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_1\(5))) # (!\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_2\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1\(5),
	datab => \inst9|data_reg_2\(4),
	datad => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~27_combout\);

-- Location: FF_X19_Y13_N15
\inst9|data_reg_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(5));

-- Location: LCCOMB_X19_Y13_N12
\inst9|data_reg_2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~26_combout\ = (\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_1\(6))) # (!\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|data_reg_1\(6),
	datac => \inst9|data_reg_2\(5),
	datad => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~26_combout\);

-- Location: FF_X19_Y13_N13
\inst9|data_reg_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(6));

-- Location: LCCOMB_X19_Y12_N24
\inst9|data_received_l[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[7]~feeder_combout\ = \inst9|receive_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|receive_reg\(7),
	combout => \inst9|data_received_l[7]~feeder_combout\);

-- Location: FF_X19_Y12_N25
\inst9|data_received_l[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[7]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(7));

-- Location: LCCOMB_X19_Y14_N4
\inst9|data_received_r[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_r[7]~feeder_combout\ = \inst9|receive_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(7),
	combout => \inst9|data_received_r[7]~feeder_combout\);

-- Location: FF_X19_Y14_N5
\inst9|data_received_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_r[7]~feeder_combout\,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(7));

-- Location: LCCOMB_X19_Y12_N0
\inst9|data_reg_1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~50_combout\ = (\inst9|sample~q\ & (\inst9|data_received_l\(7))) # (!\inst9|sample~q\ & ((\inst9|data_received_r\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|sample~q\,
	datab => \inst9|data_received_l\(7),
	datac => \inst9|data_received_r\(7),
	combout => \inst9|data_reg_1~50_combout\);

-- Location: FF_X19_Y12_N1
\inst9|data_reg_1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~50_combout\,
	sclr => \ALT_INV_inst15~combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(7));

-- Location: LCCOMB_X19_Y13_N10
\inst9|data_reg_2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~25_combout\ = (\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_1\(7)))) # (!\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_2\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_2\(6),
	datab => \inst9|data_reg_1\(7),
	datad => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~25_combout\);

-- Location: FF_X19_Y13_N11
\inst9|data_reg_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(7));

-- Location: FF_X17_Y10_N9
\inst6|Data_out_Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[0]~24_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(0));

-- Location: FF_X18_Y12_N9
\inst6|Data_out_I[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[0]~24_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(0));

-- Location: LCCOMB_X18_Y14_N10
\inst9|data_reg_1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~48_combout\ = (\inst15~combout\ & (((\inst9|data_reg_1[28]~1_combout\)))) # (!\inst15~combout\ & ((\inst9|data_reg_1[28]~1_combout\ & ((\inst6|Data_out_I\(0)))) # (!\inst9|data_reg_1[28]~1_combout\ & (\inst6|Data_out_Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_Q\(0),
	datab => \inst15~combout\,
	datac => \inst6|Data_out_I\(0),
	datad => \inst9|data_reg_1[28]~1_combout\,
	combout => \inst9|data_reg_1~48_combout\);

-- Location: LCCOMB_X18_Y14_N28
\inst9|data_received_l[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[8]~feeder_combout\ = \inst9|receive_reg\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(8),
	combout => \inst9|data_received_l[8]~feeder_combout\);

-- Location: FF_X18_Y14_N29
\inst9|data_received_l[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[8]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(8));

-- Location: LCCOMB_X19_Y14_N18
\inst9|data_received_r[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_r[8]~feeder_combout\ = \inst9|receive_reg\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(8),
	combout => \inst9|data_received_r[8]~feeder_combout\);

-- Location: FF_X19_Y14_N19
\inst9|data_received_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_r[8]~feeder_combout\,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(8));

-- Location: LCCOMB_X18_Y14_N24
\inst9|data_reg_1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~49_combout\ = (\inst9|data_reg_1~48_combout\ & ((\inst9|data_received_l\(8)) # ((!\inst15~combout\)))) # (!\inst9|data_reg_1~48_combout\ & (((\inst15~combout\ & \inst9|data_received_r\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1~48_combout\,
	datab => \inst9|data_received_l\(8),
	datac => \inst15~combout\,
	datad => \inst9|data_received_r\(8),
	combout => \inst9|data_reg_1~49_combout\);

-- Location: FF_X18_Y14_N25
\inst9|data_reg_1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~49_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(8));

-- Location: LCCOMB_X19_Y13_N24
\inst9|data_reg_2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~24_combout\ = (\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_1\(8)))) # (!\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_2\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_2\(7),
	datac => \inst9|data_reg_1\(8),
	datad => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~24_combout\);

-- Location: FF_X19_Y13_N25
\inst9|data_reg_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(8));

-- Location: LCCOMB_X18_Y14_N14
\inst9|data_received_l[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[9]~feeder_combout\ = \inst9|receive_reg\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(9),
	combout => \inst9|data_received_l[9]~feeder_combout\);

-- Location: FF_X18_Y14_N15
\inst9|data_received_l[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[9]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(9));

-- Location: FF_X17_Y10_N11
\inst6|Data_out_Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[1]~26_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(1));

-- Location: FF_X17_Y13_N31
\inst9|data_received_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(9),
	sload => VCC,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(9));

-- Location: LCCOMB_X17_Y13_N30
\inst9|data_reg_1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~46_combout\ = (\inst9|data_reg_1[28]~1_combout\ & (((\inst15~combout\)))) # (!\inst9|data_reg_1[28]~1_combout\ & ((\inst15~combout\ & ((\inst9|data_received_r\(9)))) # (!\inst15~combout\ & (\inst6|Data_out_Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_Q\(1),
	datab => \inst9|data_reg_1[28]~1_combout\,
	datac => \inst9|data_received_r\(9),
	datad => \inst15~combout\,
	combout => \inst9|data_reg_1~46_combout\);

-- Location: FF_X18_Y12_N11
\inst6|Data_out_I[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[1]~26_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(1));

-- Location: LCCOMB_X18_Y13_N20
\inst9|data_reg_1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~47_combout\ = (\inst9|data_reg_1~46_combout\ & ((\inst9|data_received_l\(9)) # ((!\inst9|data_reg_1[28]~1_combout\)))) # (!\inst9|data_reg_1~46_combout\ & (((\inst6|Data_out_I\(1) & \inst9|data_reg_1[28]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_received_l\(9),
	datab => \inst9|data_reg_1~46_combout\,
	datac => \inst6|Data_out_I\(1),
	datad => \inst9|data_reg_1[28]~1_combout\,
	combout => \inst9|data_reg_1~47_combout\);

-- Location: FF_X18_Y13_N21
\inst9|data_reg_1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~47_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(9));

-- Location: LCCOMB_X18_Y13_N16
\inst9|data_reg_2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~23_combout\ = (\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_1\(9)))) # (!\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_2\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_2\(8),
	datab => \inst9|data_reg_1\(9),
	datac => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~23_combout\);

-- Location: FF_X18_Y13_N17
\inst9|data_reg_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(9));

-- Location: LCCOMB_X18_Y13_N28
\inst9|data_reg_2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~22_combout\ = (\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_1\(10))) # (!\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_2\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1\(10),
	datab => \inst9|data_reg_2\(9),
	datac => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~22_combout\);

-- Location: FF_X18_Y13_N29
\inst9|data_reg_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(10));

-- Location: LCCOMB_X18_Y14_N2
\inst9|data_received_l[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[11]~feeder_combout\ = \inst9|receive_reg\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst9|receive_reg\(11),
	combout => \inst9|data_received_l[11]~feeder_combout\);

-- Location: FF_X18_Y14_N3
\inst9|data_received_l[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[11]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(11));

-- Location: FF_X17_Y10_N15
\inst6|Data_out_Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[3]~30_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(3));

-- Location: FF_X17_Y13_N13
\inst9|data_received_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(11),
	sload => VCC,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(11));

-- Location: LCCOMB_X17_Y13_N12
\inst9|data_reg_1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~42_combout\ = (\inst9|data_reg_1[28]~1_combout\ & (((\inst15~combout\)))) # (!\inst9|data_reg_1[28]~1_combout\ & ((\inst15~combout\ & ((\inst9|data_received_r\(11)))) # (!\inst15~combout\ & (\inst6|Data_out_Q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_Q\(3),
	datab => \inst9|data_reg_1[28]~1_combout\,
	datac => \inst9|data_received_r\(11),
	datad => \inst15~combout\,
	combout => \inst9|data_reg_1~42_combout\);

-- Location: FF_X18_Y12_N15
\inst6|Data_out_I[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[3]~30_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(3));

-- Location: LCCOMB_X18_Y13_N2
\inst9|data_reg_1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~43_combout\ = (\inst9|data_reg_1~42_combout\ & ((\inst9|data_received_l\(11)) # ((!\inst9|data_reg_1[28]~1_combout\)))) # (!\inst9|data_reg_1~42_combout\ & (((\inst6|Data_out_I\(3) & \inst9|data_reg_1[28]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_received_l\(11),
	datab => \inst9|data_reg_1~42_combout\,
	datac => \inst6|Data_out_I\(3),
	datad => \inst9|data_reg_1[28]~1_combout\,
	combout => \inst9|data_reg_1~43_combout\);

-- Location: FF_X18_Y13_N3
\inst9|data_reg_1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~43_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(11));

-- Location: LCCOMB_X18_Y13_N22
\inst9|data_reg_2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~21_combout\ = (\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_1\(11)))) # (!\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_2\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|data_reg_2\(10),
	datac => \inst9|data_reg_2~0_combout\,
	datad => \inst9|data_reg_1\(11),
	combout => \inst9|data_reg_2~21_combout\);

-- Location: FF_X18_Y13_N23
\inst9|data_reg_2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(11));

-- Location: FF_X18_Y12_N17
\inst6|Data_out_I[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[4]~32_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(4));

-- Location: FF_X17_Y10_N17
\inst6|Data_out_Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[4]~32_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(4));

-- Location: LCCOMB_X18_Y13_N0
\inst9|data_reg_1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~40_combout\ = (\inst9|data_reg_1[28]~1_combout\ & ((\inst6|Data_out_I\(4)) # ((\inst15~combout\)))) # (!\inst9|data_reg_1[28]~1_combout\ & (((\inst6|Data_out_Q\(4) & !\inst15~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1[28]~1_combout\,
	datab => \inst6|Data_out_I\(4),
	datac => \inst6|Data_out_Q\(4),
	datad => \inst15~combout\,
	combout => \inst9|data_reg_1~40_combout\);

-- Location: LCCOMB_X18_Y14_N8
\inst9|data_received_l[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[12]~feeder_combout\ = \inst9|receive_reg\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(12),
	combout => \inst9|data_received_l[12]~feeder_combout\);

-- Location: FF_X18_Y14_N9
\inst9|data_received_l[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[12]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(12));

-- Location: FF_X19_Y14_N23
\inst9|data_received_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(12),
	sload => VCC,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(12));

-- Location: LCCOMB_X18_Y14_N22
\inst9|data_reg_1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~41_combout\ = (\inst9|data_reg_1~40_combout\ & (((\inst9|data_received_l\(12))) # (!\inst15~combout\))) # (!\inst9|data_reg_1~40_combout\ & (\inst15~combout\ & ((\inst9|data_received_r\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1~40_combout\,
	datab => \inst15~combout\,
	datac => \inst9|data_received_l\(12),
	datad => \inst9|data_received_r\(12),
	combout => \inst9|data_reg_1~41_combout\);

-- Location: FF_X18_Y14_N23
\inst9|data_reg_1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~41_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(12));

-- Location: LCCOMB_X18_Y13_N4
\inst9|data_reg_2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~20_combout\ = (\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_1\(12)))) # (!\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_2\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_2\(11),
	datab => \inst9|data_reg_1\(12),
	datac => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~20_combout\);

-- Location: FF_X18_Y13_N5
\inst9|data_reg_2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(12));

-- Location: LCCOMB_X18_Y13_N8
\inst9|data_reg_2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~19_combout\ = (\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_1\(13))) # (!\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_2\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|data_reg_2~0_combout\,
	datac => \inst9|data_reg_1\(13),
	datad => \inst9|data_reg_2\(12),
	combout => \inst9|data_reg_2~19_combout\);

-- Location: FF_X18_Y13_N9
\inst9|data_reg_2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(13));

-- Location: LCCOMB_X18_Y13_N12
\inst9|data_reg_2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~18_combout\ = (\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_1\(14))) # (!\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_2\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1\(14),
	datab => \inst9|data_reg_2~0_combout\,
	datac => \inst9|data_reg_2\(13),
	combout => \inst9|data_reg_2~18_combout\);

-- Location: FF_X18_Y13_N13
\inst9|data_reg_2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(14));

-- Location: FF_X17_Y14_N9
\inst9|data_received_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(15),
	sload => VCC,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(15));

-- Location: FF_X17_Y10_N23
\inst6|Data_out_Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[7]~38_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(7));

-- Location: LCCOMB_X17_Y14_N8
\inst9|data_reg_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~34_combout\ = (\inst15~combout\ & ((\inst9|data_reg_1[28]~1_combout\) # ((\inst9|data_received_r\(15))))) # (!\inst15~combout\ & (!\inst9|data_reg_1[28]~1_combout\ & ((\inst6|Data_out_Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15~combout\,
	datab => \inst9|data_reg_1[28]~1_combout\,
	datac => \inst9|data_received_r\(15),
	datad => \inst6|Data_out_Q\(7),
	combout => \inst9|data_reg_1~34_combout\);

-- Location: LCCOMB_X16_Y15_N6
\inst9|data_received_l[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_l[15]~feeder_combout\ = \inst9|receive_reg\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(15),
	combout => \inst9|data_received_l[15]~feeder_combout\);

-- Location: FF_X16_Y15_N7
\inst9|data_received_l[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_l[15]~feeder_combout\,
	ena => \inst9|data_received_l[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_l\(15));

-- Location: FF_X18_Y12_N23
\inst6|Data_out_I[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[7]~38_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(7));

-- Location: LCCOMB_X18_Y14_N30
\inst9|data_reg_1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~35_combout\ = (\inst9|data_reg_1~34_combout\ & ((\inst9|data_received_l\(15)) # ((!\inst9|data_reg_1[28]~1_combout\)))) # (!\inst9|data_reg_1~34_combout\ & (((\inst6|Data_out_I\(7) & \inst9|data_reg_1[28]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1~34_combout\,
	datab => \inst9|data_received_l\(15),
	datac => \inst6|Data_out_I\(7),
	datad => \inst9|data_reg_1[28]~1_combout\,
	combout => \inst9|data_reg_1~35_combout\);

-- Location: FF_X18_Y14_N31
\inst9|data_reg_1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~35_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(15));

-- Location: LCCOMB_X18_Y13_N10
\inst9|data_reg_2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~17_combout\ = (\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_1\(15)))) # (!\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_2\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_2\(14),
	datab => \inst9|data_reg_2~0_combout\,
	datac => \inst9|data_reg_1\(15),
	combout => \inst9|data_reg_2~17_combout\);

-- Location: FF_X18_Y13_N11
\inst9|data_reg_2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(15));

-- Location: LCCOMB_X16_Y13_N14
\inst9|data_reg_2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~16_combout\ = (\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_1\(16))) # (!\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_2\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_2~0_combout\,
	datab => \inst9|data_reg_1\(16),
	datac => \inst9|data_reg_2\(15),
	combout => \inst9|data_reg_2~16_combout\);

-- Location: FF_X16_Y13_N15
\inst9|data_reg_2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(16));

-- Location: LCCOMB_X16_Y13_N2
\inst9|data_reg_2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~15_combout\ = (\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_1\(17))) # (!\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_2\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_2~0_combout\,
	datab => \inst9|data_reg_1\(17),
	datac => \inst9|data_reg_2\(16),
	combout => \inst9|data_reg_2~15_combout\);

-- Location: FF_X16_Y13_N3
\inst9|data_reg_2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(17));

-- Location: FF_X17_Y10_N29
\inst6|Data_out_Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[10]~44_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(10));

-- Location: FF_X18_Y12_N29
\inst6|Data_out_I[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[10]~44_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(10));

-- Location: LCCOMB_X17_Y13_N16
\inst9|data_reg_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~28_combout\ = (\inst9|data_reg_1[28]~1_combout\ & (((\inst6|Data_out_I\(10)) # (\inst15~combout\)))) # (!\inst9|data_reg_1[28]~1_combout\ & (\inst6|Data_out_Q\(10) & ((!\inst15~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_Q\(10),
	datab => \inst9|data_reg_1[28]~1_combout\,
	datac => \inst6|Data_out_I\(10),
	datad => \inst15~combout\,
	combout => \inst9|data_reg_1~28_combout\);

-- Location: LCCOMB_X17_Y14_N2
\inst9|data_received_r[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_r[18]~feeder_combout\ = \inst9|receive_reg\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(18),
	combout => \inst9|data_received_r[18]~feeder_combout\);

-- Location: FF_X17_Y14_N3
\inst9|data_received_r[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_r[18]~feeder_combout\,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(18));

-- Location: LCCOMB_X16_Y13_N8
\inst9|data_reg_1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~29_combout\ = (\inst9|data_reg_1~28_combout\ & (((\inst9|data_received_l\(18))) # (!\inst15~combout\))) # (!\inst9|data_reg_1~28_combout\ & (\inst15~combout\ & ((\inst9|data_received_r\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1~28_combout\,
	datab => \inst15~combout\,
	datac => \inst9|data_received_l\(18),
	datad => \inst9|data_received_r\(18),
	combout => \inst9|data_reg_1~29_combout\);

-- Location: FF_X16_Y13_N9
\inst9|data_reg_1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~29_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(18));

-- Location: LCCOMB_X16_Y13_N6
\inst9|data_reg_2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~14_combout\ = (\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_1\(18)))) # (!\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_2\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_2~0_combout\,
	datab => \inst9|data_reg_2\(17),
	datac => \inst9|data_reg_1\(18),
	combout => \inst9|data_reg_2~14_combout\);

-- Location: FF_X16_Y13_N7
\inst9|data_reg_2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(18));

-- Location: FF_X18_Y12_N31
\inst6|Data_out_I[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[11]~46_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(11));

-- Location: FF_X17_Y10_N31
\inst6|Data_out_Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[11]~46_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(11));

-- Location: FF_X17_Y13_N25
\inst9|data_received_r[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(19),
	sload => VCC,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(19));

-- Location: LCCOMB_X17_Y13_N24
\inst9|data_reg_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~26_combout\ = (\inst9|data_reg_1[28]~1_combout\ & (((\inst15~combout\)))) # (!\inst9|data_reg_1[28]~1_combout\ & ((\inst15~combout\ & ((\inst9|data_received_r\(19)))) # (!\inst15~combout\ & (\inst6|Data_out_Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_Q\(11),
	datab => \inst9|data_reg_1[28]~1_combout\,
	datac => \inst9|data_received_r\(19),
	datad => \inst15~combout\,
	combout => \inst9|data_reg_1~26_combout\);

-- Location: LCCOMB_X16_Y13_N28
\inst9|data_reg_1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~27_combout\ = (\inst9|data_reg_1~26_combout\ & (((\inst9|data_received_l\(19)) # (!\inst9|data_reg_1[28]~1_combout\)))) # (!\inst9|data_reg_1~26_combout\ & (\inst6|Data_out_I\(11) & (\inst9|data_reg_1[28]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_I\(11),
	datab => \inst9|data_reg_1~26_combout\,
	datac => \inst9|data_reg_1[28]~1_combout\,
	datad => \inst9|data_received_l\(19),
	combout => \inst9|data_reg_1~27_combout\);

-- Location: FF_X16_Y13_N29
\inst9|data_reg_1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~27_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(19));

-- Location: LCCOMB_X16_Y13_N0
\inst9|data_reg_2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~13_combout\ = (\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_1\(19)))) # (!\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_2\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_2\(18),
	datab => \inst9|data_reg_1\(19),
	datac => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~13_combout\);

-- Location: FF_X16_Y13_N1
\inst9|data_reg_2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(19));

-- Location: FF_X18_Y11_N1
\inst6|Data_out_I[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[12]~48_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(12));

-- Location: FF_X17_Y9_N1
\inst6|Data_out_Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[12]~48_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(12));

-- Location: LCCOMB_X16_Y13_N26
\inst9|data_reg_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~24_combout\ = (\inst15~combout\ & (((\inst9|data_reg_1[28]~1_combout\)))) # (!\inst15~combout\ & ((\inst9|data_reg_1[28]~1_combout\ & (\inst6|Data_out_I\(12))) # (!\inst9|data_reg_1[28]~1_combout\ & ((\inst6|Data_out_Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_I\(12),
	datab => \inst15~combout\,
	datac => \inst9|data_reg_1[28]~1_combout\,
	datad => \inst6|Data_out_Q\(12),
	combout => \inst9|data_reg_1~24_combout\);

-- Location: LCCOMB_X17_Y14_N4
\inst9|data_received_r[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_r[20]~feeder_combout\ = \inst9|receive_reg\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(20),
	combout => \inst9|data_received_r[20]~feeder_combout\);

-- Location: FF_X17_Y14_N5
\inst9|data_received_r[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_r[20]~feeder_combout\,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(20));

-- Location: LCCOMB_X16_Y13_N22
\inst9|data_reg_1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~25_combout\ = (\inst15~combout\ & ((\inst9|data_reg_1~24_combout\ & (\inst9|data_received_l\(20))) # (!\inst9|data_reg_1~24_combout\ & ((\inst9|data_received_r\(20)))))) # (!\inst15~combout\ & (((\inst9|data_reg_1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_received_l\(20),
	datab => \inst15~combout\,
	datac => \inst9|data_reg_1~24_combout\,
	datad => \inst9|data_received_r\(20),
	combout => \inst9|data_reg_1~25_combout\);

-- Location: FF_X16_Y13_N23
\inst9|data_reg_1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~25_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(20));

-- Location: LCCOMB_X16_Y13_N12
\inst9|data_reg_2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~12_combout\ = (\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_1\(20)))) # (!\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_2\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_2~0_combout\,
	datab => \inst9|data_reg_2\(19),
	datac => \inst9|data_reg_1\(20),
	combout => \inst9|data_reg_2~12_combout\);

-- Location: FF_X16_Y13_N13
\inst9|data_reg_2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(20));

-- Location: LCCOMB_X16_Y13_N24
\inst9|data_reg_2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~11_combout\ = (\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_1\(21))) # (!\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_2\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1\(21),
	datac => \inst9|data_reg_2~0_combout\,
	datad => \inst9|data_reg_2\(20),
	combout => \inst9|data_reg_2~11_combout\);

-- Location: FF_X16_Y13_N25
\inst9|data_reg_2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(21));

-- Location: FF_X17_Y9_N5
\inst6|Data_out_Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[14]~52_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(14));

-- Location: FF_X18_Y11_N5
\inst6|Data_out_I[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[14]~52_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(14));

-- Location: LCCOMB_X17_Y13_N6
\inst9|data_reg_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~20_combout\ = (\inst9|data_reg_1[28]~1_combout\ & (((\inst6|Data_out_I\(14)) # (\inst15~combout\)))) # (!\inst9|data_reg_1[28]~1_combout\ & (\inst6|Data_out_Q\(14) & ((!\inst15~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_Q\(14),
	datab => \inst6|Data_out_I\(14),
	datac => \inst9|data_reg_1[28]~1_combout\,
	datad => \inst15~combout\,
	combout => \inst9|data_reg_1~20_combout\);

-- Location: LCCOMB_X17_Y14_N22
\inst9|data_received_r[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_r[22]~feeder_combout\ = \inst9|receive_reg\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(22),
	combout => \inst9|data_received_r[22]~feeder_combout\);

-- Location: FF_X17_Y14_N23
\inst9|data_received_r[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_r[22]~feeder_combout\,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(22));

-- Location: LCCOMB_X16_Y13_N30
\inst9|data_reg_1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~21_combout\ = (\inst9|data_reg_1~20_combout\ & (((\inst9|data_received_l\(22))) # (!\inst15~combout\))) # (!\inst9|data_reg_1~20_combout\ & (\inst15~combout\ & (\inst9|data_received_r\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1~20_combout\,
	datab => \inst15~combout\,
	datac => \inst9|data_received_r\(22),
	datad => \inst9|data_received_l\(22),
	combout => \inst9|data_reg_1~21_combout\);

-- Location: FF_X16_Y13_N31
\inst9|data_reg_1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~21_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(22));

-- Location: LCCOMB_X16_Y13_N4
\inst9|data_reg_2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~10_combout\ = (\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_1\(22)))) # (!\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_2\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_2~0_combout\,
	datab => \inst9|data_reg_2\(21),
	datac => \inst9|data_reg_1\(22),
	combout => \inst9|data_reg_2~10_combout\);

-- Location: FF_X16_Y13_N5
\inst9|data_reg_2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(22));

-- Location: LCCOMB_X16_Y13_N16
\inst9|data_reg_2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~9_combout\ = (\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_1\(23))) # (!\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_2\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_2~0_combout\,
	datab => \inst9|data_reg_1\(23),
	datac => \inst9|data_reg_2\(22),
	combout => \inst9|data_reg_2~9_combout\);

-- Location: FF_X16_Y13_N17
\inst9|data_reg_2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(23));

-- Location: FF_X17_Y14_N17
\inst9|data_received_r[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(24),
	sload => VCC,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(24));

-- Location: FF_X17_Y9_N9
\inst6|Data_out_Q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[16]~56_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(16));

-- Location: FF_X18_Y11_N9
\inst6|Data_out_I[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[16]~56_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(16));

-- Location: LCCOMB_X18_Y15_N30
\inst9|data_reg_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~16_combout\ = (\inst15~combout\ & (((\inst9|data_reg_1[28]~1_combout\)))) # (!\inst15~combout\ & ((\inst9|data_reg_1[28]~1_combout\ & ((\inst6|Data_out_I\(16)))) # (!\inst9|data_reg_1[28]~1_combout\ & (\inst6|Data_out_Q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_Q\(16),
	datab => \inst15~combout\,
	datac => \inst6|Data_out_I\(16),
	datad => \inst9|data_reg_1[28]~1_combout\,
	combout => \inst9|data_reg_1~16_combout\);

-- Location: LCCOMB_X18_Y15_N4
\inst9|data_reg_1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~17_combout\ = (\inst15~combout\ & ((\inst9|data_reg_1~16_combout\ & ((\inst9|data_received_l\(24)))) # (!\inst9|data_reg_1~16_combout\ & (\inst9|data_received_r\(24))))) # (!\inst15~combout\ & (((\inst9|data_reg_1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_received_r\(24),
	datab => \inst15~combout\,
	datac => \inst9|data_reg_1~16_combout\,
	datad => \inst9|data_received_l\(24),
	combout => \inst9|data_reg_1~17_combout\);

-- Location: FF_X18_Y15_N5
\inst9|data_reg_1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~17_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(24));

-- Location: LCCOMB_X18_Y15_N18
\inst9|data_reg_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~8_combout\ = (\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_1\(24)))) # (!\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_2\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_2\(23),
	datac => \inst9|data_reg_1\(24),
	datad => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~8_combout\);

-- Location: FF_X18_Y15_N19
\inst9|data_reg_2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(24));

-- Location: FF_X18_Y11_N11
\inst6|Data_out_I[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[17]~58_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(17));

-- Location: FF_X17_Y9_N11
\inst6|Data_out_Q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[17]~58_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(17));

-- Location: FF_X17_Y13_N23
\inst9|data_received_r[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	asdata => \inst9|receive_reg\(25),
	sload => VCC,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(25));

-- Location: LCCOMB_X17_Y13_N22
\inst9|data_reg_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~14_combout\ = (\inst9|data_reg_1[28]~1_combout\ & (((\inst15~combout\)))) # (!\inst9|data_reg_1[28]~1_combout\ & ((\inst15~combout\ & ((\inst9|data_received_r\(25)))) # (!\inst15~combout\ & (\inst6|Data_out_Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|Data_out_Q\(17),
	datab => \inst9|data_reg_1[28]~1_combout\,
	datac => \inst9|data_received_r\(25),
	datad => \inst15~combout\,
	combout => \inst9|data_reg_1~14_combout\);

-- Location: LCCOMB_X18_Y15_N8
\inst9|data_reg_1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~15_combout\ = (\inst9|data_reg_1[28]~1_combout\ & ((\inst9|data_reg_1~14_combout\ & (\inst9|data_received_l\(25))) # (!\inst9|data_reg_1~14_combout\ & ((\inst6|Data_out_I\(17)))))) # (!\inst9|data_reg_1[28]~1_combout\ & 
-- (((\inst9|data_reg_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1[28]~1_combout\,
	datab => \inst9|data_received_l\(25),
	datac => \inst6|Data_out_I\(17),
	datad => \inst9|data_reg_1~14_combout\,
	combout => \inst9|data_reg_1~15_combout\);

-- Location: FF_X18_Y15_N9
\inst9|data_reg_1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~15_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(25));

-- Location: LCCOMB_X18_Y15_N14
\inst9|data_reg_2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~7_combout\ = (\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_1\(25)))) # (!\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_2\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|data_reg_2\(24),
	datac => \inst9|data_reg_1\(25),
	datad => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~7_combout\);

-- Location: FF_X18_Y15_N15
\inst9|data_reg_2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(25));

-- Location: LCCOMB_X18_Y15_N2
\inst9|data_reg_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~6_combout\ = (\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_1\(26))) # (!\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_2\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1\(26),
	datac => \inst9|data_reg_2\(25),
	datad => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~6_combout\);

-- Location: FF_X18_Y15_N3
\inst9|data_reg_2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(26));

-- Location: LCCOMB_X18_Y15_N28
\inst9|data_reg_2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~5_combout\ = (\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_1\(27))) # (!\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_2\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|data_reg_1\(27),
	datac => \inst9|data_reg_2\(26),
	datad => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~5_combout\);

-- Location: FF_X18_Y15_N29
\inst9|data_reg_2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(27));

-- Location: FF_X17_Y9_N17
\inst6|Data_out_Q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_Q[20]~64_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_Q\(20));

-- Location: FF_X18_Y11_N17
\inst6|Data_out_I[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|Data_out_I[20]~64_combout\,
	ena => \inst6|deb~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|Data_out_I\(20));

-- Location: LCCOMB_X18_Y15_N22
\inst9|data_reg_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~8_combout\ = (\inst9|data_reg_1[28]~1_combout\ & ((\inst15~combout\) # ((\inst6|Data_out_I\(20))))) # (!\inst9|data_reg_1[28]~1_combout\ & (!\inst15~combout\ & (\inst6|Data_out_Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1[28]~1_combout\,
	datab => \inst15~combout\,
	datac => \inst6|Data_out_Q\(20),
	datad => \inst6|Data_out_I\(20),
	combout => \inst9|data_reg_1~8_combout\);

-- Location: LCCOMB_X17_Y14_N0
\inst9|data_received_r[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_received_r[28]~feeder_combout\ = \inst9|receive_reg\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst9|receive_reg\(28),
	combout => \inst9|data_received_r[28]~feeder_combout\);

-- Location: FF_X17_Y14_N1
\inst9|data_received_r[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_received_r[28]~feeder_combout\,
	ena => \inst9|data_received_r[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_received_r\(28));

-- Location: LCCOMB_X18_Y15_N26
\inst9|data_reg_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_1~9_combout\ = (\inst9|data_reg_1~8_combout\ & (((\inst9|data_received_l\(28))) # (!\inst15~combout\))) # (!\inst9|data_reg_1~8_combout\ & (\inst15~combout\ & ((\inst9|data_received_r\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1~8_combout\,
	datab => \inst15~combout\,
	datac => \inst9|data_received_l\(28),
	datad => \inst9|data_received_r\(28),
	combout => \inst9|data_reg_1~9_combout\);

-- Location: FF_X18_Y15_N27
\inst9|data_reg_1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_1~9_combout\,
	ena => \inst9|data_reg_1[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_1\(28));

-- Location: LCCOMB_X18_Y15_N16
\inst9|data_reg_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~4_combout\ = (\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_1\(28)))) # (!\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_2\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst9|data_reg_2\(27),
	datac => \inst9|data_reg_1\(28),
	datad => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~4_combout\);

-- Location: FF_X18_Y15_N17
\inst9|data_reg_2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(28));

-- Location: LCCOMB_X18_Y15_N20
\inst9|data_reg_2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~3_combout\ = (\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_1\(29))) # (!\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_2\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1\(29),
	datab => \inst9|data_reg_2\(28),
	datad => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~3_combout\);

-- Location: FF_X18_Y15_N21
\inst9|data_reg_2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(29));

-- Location: LCCOMB_X18_Y15_N0
\inst9|data_reg_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~2_combout\ = (\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_1\(30))) # (!\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_2\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1\(30),
	datab => \inst9|data_reg_2\(29),
	datad => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~2_combout\);

-- Location: FF_X18_Y15_N1
\inst9|data_reg_2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(30));

-- Location: LCCOMB_X19_Y13_N2
\inst9|data_reg_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst9|data_reg_2~1_combout\ = (\inst9|data_reg_2~0_combout\ & (\inst9|data_reg_1\(31))) # (!\inst9|data_reg_2~0_combout\ & ((\inst9|data_reg_2\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst9|data_reg_1\(31),
	datac => \inst9|data_reg_2\(30),
	datad => \inst9|data_reg_2~0_combout\,
	combout => \inst9|data_reg_2~1_combout\);

-- Location: FF_X19_Y13_N3
\inst9|data_reg_2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|ALT_INV_bclk~clkctrl_outclk\,
	d => \inst9|data_reg_2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst9|data_reg_2\(31));

-- Location: LCCOMB_X17_Y9_N24
\inst6|deb~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst6|deb~3_combout\ = (\inst6|deb~4_combout\) # ((\inst6|deb~2_combout\ & \inst6|deb~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|deb~2_combout\,
	datab => \inst6|deb~4_combout\,
	datac => \inst6|deb~q\,
	combout => \inst6|deb~3_combout\);

-- Location: FF_X17_Y9_N25
\inst6|deb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst6|deb~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst6|deb~q\);

-- Location: FF_X28_Y10_N17
\inst11|inst2|Data_word[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[0]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[27]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(24));

-- Location: LCCOMB_X26_Y13_N30
\inst11|inst3|data[24]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[24]~26_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(28)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datac => \inst11|inst2|Data_word\(24),
	datad => \inst11|inst|indata\(28),
	combout => \inst11|inst3|data[24]~26_combout\);

-- Location: FF_X26_Y13_N31
\inst12|freq[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[24]~26_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(24));

-- Location: LCCOMB_X28_Y10_N12
\inst11|inst2|Data_word[23]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[23]~6_combout\ = (!\inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0~portadataout\ & (!\inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0~portadataout\ & (\inst11|inst2|Data_word[15]~1_combout\ & 
-- \inst11|inst2|bytes_rtl_1|auto_generated|ram_block1a0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0~portadataout\,
	datac => \inst11|inst2|Data_word[15]~1_combout\,
	datad => \inst11|inst2|bytes_rtl_1|auto_generated|ram_block1a0\,
	combout => \inst11|inst2|Data_word[23]~6_combout\);

-- Location: FF_X28_Y13_N25
\inst11|inst2|Data_word[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[7]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(23));

-- Location: LCCOMB_X28_Y13_N0
\inst11|inst3|data[23]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[23]~14_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(26)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|Data_word\(23),
	datac => \JP1~input_o\,
	datad => \inst11|inst|indata\(26),
	combout => \inst11|inst3|data[23]~14_combout\);

-- Location: FF_X28_Y13_N1
\inst12|freq[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[23]~14_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(23));

-- Location: LCCOMB_X28_Y13_N2
\inst11|inst2|Data_word[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[22]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[6]~q\,
	combout => \inst11|inst2|Data_word[22]~feeder_combout\);

-- Location: FF_X28_Y13_N3
\inst11|inst2|Data_word[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[22]~feeder_combout\,
	ena => \inst11|inst2|Data_word[23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(22));

-- Location: LCCOMB_X28_Y13_N26
\inst11|inst3|data[22]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[22]~15_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(25)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|Data_word\(22),
	datac => \JP1~input_o\,
	datad => \inst11|inst|indata\(25),
	combout => \inst11|inst3|data[22]~15_combout\);

-- Location: FF_X28_Y13_N27
\inst12|freq[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[22]~15_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(22));

-- Location: LCCOMB_X28_Y13_N20
\inst11|inst2|Data_word[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[21]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[5]~q\,
	combout => \inst11|inst2|Data_word[21]~feeder_combout\);

-- Location: FF_X28_Y13_N21
\inst11|inst2|Data_word[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[21]~feeder_combout\,
	ena => \inst11|inst2|Data_word[23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(21));

-- Location: LCCOMB_X28_Y13_N12
\inst11|inst3|data[21]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[21]~16_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(24)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|Data_word\(21),
	datac => \JP1~input_o\,
	datad => \inst11|inst|indata\(24),
	combout => \inst11|inst3|data[21]~16_combout\);

-- Location: FF_X28_Y13_N13
\inst12|freq[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[21]~16_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(21));

-- Location: FF_X28_Y13_N23
\inst11|inst2|Data_word[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[4]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(20));

-- Location: LCCOMB_X28_Y13_N6
\inst11|inst3|data[20]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[20]~17_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(23)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word\(20),
	datac => \JP1~input_o\,
	datad => \inst11|inst|indata\(23),
	combout => \inst11|inst3|data[20]~17_combout\);

-- Location: FF_X28_Y13_N7
\inst12|freq[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[20]~17_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(20));

-- Location: FF_X28_Y13_N17
\inst11|inst2|Data_word[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[3]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(19));

-- Location: LCCOMB_X28_Y13_N8
\inst11|inst3|data[19]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[19]~18_combout\ = (\JP1~input_o\ & ((!\inst11|inst|indata\(22)))) # (!\JP1~input_o\ & (!\inst11|inst2|Data_word\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|Data_word\(19),
	datac => \JP1~input_o\,
	datad => \inst11|inst|indata\(22),
	combout => \inst11|inst3|data[19]~18_combout\);

-- Location: FF_X28_Y13_N9
\inst12|freq[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[19]~18_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(19));

-- Location: FF_X28_Y13_N19
\inst11|inst2|Data_word[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[2]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(18));

-- Location: LCCOMB_X28_Y13_N10
\inst11|inst3|data[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[18]~19_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(21)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JP1~input_o\,
	datab => \inst11|inst2|Data_word\(18),
	datac => \inst11|inst|indata\(21),
	combout => \inst11|inst3|data[18]~19_combout\);

-- Location: FF_X28_Y13_N11
\inst12|freq[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[18]~19_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(18));

-- Location: LCCOMB_X28_Y13_N28
\inst11|inst2|Data_word[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[17]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[1]~q\,
	combout => \inst11|inst2|Data_word[17]~feeder_combout\);

-- Location: FF_X28_Y13_N29
\inst11|inst2|Data_word[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[17]~feeder_combout\,
	ena => \inst11|inst2|Data_word[23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(17));

-- Location: LCCOMB_X28_Y13_N4
\inst11|inst3|data[17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[17]~20_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(20)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst2|Data_word\(17),
	datac => \JP1~input_o\,
	datad => \inst11|inst|indata\(20),
	combout => \inst11|inst3|data[17]~20_combout\);

-- Location: FF_X28_Y13_N5
\inst12|freq[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[17]~20_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(17));

-- Location: LCCOMB_X28_Y13_N30
\inst11|inst2|Data_word[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[16]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[0]~q\,
	combout => \inst11|inst2|Data_word[16]~feeder_combout\);

-- Location: FF_X28_Y13_N31
\inst11|inst2|Data_word[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[16]~feeder_combout\,
	ena => \inst11|inst2|Data_word[23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(16));

-- Location: LCCOMB_X28_Y13_N14
\inst11|inst3|data[16]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[16]~21_combout\ = (\JP1~input_o\ & ((!\inst11|inst|indata\(19)))) # (!\JP1~input_o\ & (!\inst11|inst2|Data_word\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word\(16),
	datac => \JP1~input_o\,
	datad => \inst11|inst|indata\(19),
	combout => \inst11|inst3|data[16]~21_combout\);

-- Location: FF_X28_Y13_N15
\inst12|freq[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[16]~21_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(16));

-- Location: LCCOMB_X28_Y10_N18
\inst11|inst2|Data_word[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[15]~5_combout\ = (!\inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0~portadataout\ & (\inst11|inst2|Data_word[15]~1_combout\ & 
-- \inst11|inst2|bytes_rtl_1|auto_generated|ram_block1a0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|bytes_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \inst11|inst2|bytes_rtl_2|auto_generated|ram_block1a0~portadataout\,
	datac => \inst11|inst2|Data_word[15]~1_combout\,
	datad => \inst11|inst2|bytes_rtl_1|auto_generated|ram_block1a0\,
	combout => \inst11|inst2|Data_word[15]~5_combout\);

-- Location: FF_X31_Y13_N31
\inst11|inst2|Data_word[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[7]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(15));

-- Location: LCCOMB_X30_Y13_N20
\inst11|inst3|data[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[15]~22_combout\ = (\JP1~input_o\ & (!\inst11|inst|indata\(17))) # (!\JP1~input_o\ & ((!\inst11|inst2|Data_word\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|indata\(17),
	datac => \JP1~input_o\,
	datad => \inst11|inst2|Data_word\(15),
	combout => \inst11|inst3|data[15]~22_combout\);

-- Location: FF_X30_Y13_N21
\inst12|freq[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[15]~22_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(15));

-- Location: LCCOMB_X31_Y13_N4
\inst11|inst2|Data_word[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[14]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[6]~q\,
	combout => \inst11|inst2|Data_word[14]~feeder_combout\);

-- Location: FF_X31_Y13_N5
\inst11|inst2|Data_word[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[14]~feeder_combout\,
	ena => \inst11|inst2|Data_word[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(14));

-- Location: LCCOMB_X26_Y13_N26
\inst11|inst3|data[14]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[14]~23_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(16))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_word\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JP1~input_o\,
	datac => \inst11|inst|indata\(16),
	datad => \inst11|inst2|Data_word\(14),
	combout => \inst11|inst3|data[14]~23_combout\);

-- Location: FF_X26_Y13_N27
\inst12|freq[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[14]~23_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(14));

-- Location: FF_X31_Y13_N15
\inst11|inst2|Data_word[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[5]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(13));

-- Location: LCCOMB_X30_Y13_N22
\inst11|inst3|data[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[13]~24_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(15))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_word\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|indata\(15),
	datab => \inst11|inst2|Data_word\(13),
	datac => \JP1~input_o\,
	combout => \inst11|inst3|data[13]~24_combout\);

-- Location: FF_X30_Y13_N23
\inst12|freq[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[13]~24_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(13));

-- Location: LCCOMB_X30_Y11_N18
\inst11|inst2|Data_word[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[12]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[4]~q\,
	combout => \inst11|inst2|Data_word[12]~feeder_combout\);

-- Location: FF_X30_Y11_N19
\inst11|inst2|Data_word[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[12]~feeder_combout\,
	ena => \inst11|inst2|Data_word[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(12));

-- Location: LCCOMB_X26_Y13_N28
\inst11|inst3|data[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[12]~25_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(14)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word\(12),
	datab => \JP1~input_o\,
	datac => \inst11|inst|indata\(14),
	combout => \inst11|inst3|data[12]~25_combout\);

-- Location: FF_X26_Y13_N29
\inst12|freq[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[12]~25_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(12));

-- Location: FF_X31_Y13_N25
\inst11|inst2|Data_word[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[3]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(11));

-- Location: LCCOMB_X30_Y13_N8
\inst11|inst3|data[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[11]~8_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(13))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_word\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|indata\(13),
	datac => \JP1~input_o\,
	datad => \inst11|inst2|Data_word\(11),
	combout => \inst11|inst3|data[11]~8_combout\);

-- Location: FF_X30_Y13_N9
\inst12|freq[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[11]~8_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(11));

-- Location: FF_X31_Y13_N19
\inst11|inst2|Data_word[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[2]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(10));

-- Location: LCCOMB_X30_Y13_N10
\inst11|inst3|data[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[10]~9_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(12))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_word\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|indata\(12),
	datac => \JP1~input_o\,
	datad => \inst11|inst2|Data_word\(10),
	combout => \inst11|inst3|data[10]~9_combout\);

-- Location: FF_X30_Y13_N11
\inst12|freq[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[10]~9_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(10));

-- Location: FF_X31_Y13_N21
\inst11|inst2|Data_word[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[1]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(9));

-- Location: LCCOMB_X30_Y13_N28
\inst11|inst3|data[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[9]~10_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(11)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JP1~input_o\,
	datac => \inst11|inst2|Data_word\(9),
	datad => \inst11|inst|indata\(11),
	combout => \inst11|inst3|data[9]~10_combout\);

-- Location: FF_X30_Y13_N29
\inst12|freq[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[9]~10_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(9));

-- Location: LCCOMB_X31_Y13_N22
\inst11|inst2|Data_word[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[8]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[0]~q\,
	combout => \inst11|inst2|Data_word[8]~feeder_combout\);

-- Location: FF_X31_Y13_N23
\inst11|inst2|Data_word[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[8]~feeder_combout\,
	ena => \inst11|inst2|Data_word[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(8));

-- Location: LCCOMB_X30_Y13_N30
\inst11|inst3|data[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[8]~11_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(10))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_word\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst|indata\(10),
	datac => \JP1~input_o\,
	datad => \inst11|inst2|Data_word\(8),
	combout => \inst11|inst3|data[8]~11_combout\);

-- Location: FF_X30_Y13_N31
\inst12|freq[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[8]~11_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(8));

-- Location: FF_X31_Y13_N17
\inst11|inst2|Data_word[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	asdata => \inst11|inst2|P0:bit_buffer[7]~q\,
	sload => VCC,
	ena => \inst11|inst2|Data_word[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(7));

-- Location: LCCOMB_X30_Y13_N0
\inst11|inst3|data[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[7]~12_combout\ = (\JP1~input_o\ & (\inst11|inst|indata\(8))) # (!\JP1~input_o\ & ((\inst11|inst2|Data_word\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst11|inst|indata\(8),
	datac => \JP1~input_o\,
	datad => \inst11|inst2|Data_word\(7),
	combout => \inst11|inst3|data[7]~12_combout\);

-- Location: FF_X30_Y13_N1
\inst12|freq[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[7]~12_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(7));

-- Location: LCCOMB_X31_Y13_N2
\inst11|inst2|Data_word[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst2|Data_word[6]~feeder_combout\ = \inst11|inst2|P0:bit_buffer[6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst2|P0:bit_buffer[6]~q\,
	combout => \inst11|inst2|Data_word[6]~feeder_combout\);

-- Location: FF_X31_Y13_N3
\inst11|inst2|Data_word[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_tcxo~inputclkctrl_outclk\,
	d => \inst11|inst2|Data_word[6]~feeder_combout\,
	ena => \inst11|inst2|Data_word[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst11|inst2|Data_word\(6));

-- Location: LCCOMB_X30_Y13_N18
\inst11|inst3|data[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst11|inst3|data[6]~13_combout\ = (\JP1~input_o\ & ((\inst11|inst|indata\(7)))) # (!\JP1~input_o\ & (\inst11|inst2|Data_word\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst11|inst2|Data_word\(6),
	datac => \JP1~input_o\,
	datad => \inst11|inst|indata\(7),
	combout => \inst11|inst3|data[6]~13_combout\);

-- Location: FF_X30_Y13_N19
\inst12|freq[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst11|inst3|data[6]~13_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(6));

-- Location: LCCOMB_X26_Y14_N0
\inst12|freq[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|freq[5]~feeder_combout\ = \inst11|inst3|data[5]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst3|data[5]~2_combout\,
	combout => \inst12|freq[5]~feeder_combout\);

-- Location: FF_X26_Y14_N1
\inst12|freq[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst12|freq[5]~feeder_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(5));

-- Location: LCCOMB_X26_Y14_N2
\inst12|freq[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|freq[4]~feeder_combout\ = \inst11|inst3|data[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst3|data[4]~3_combout\,
	combout => \inst12|freq[4]~feeder_combout\);

-- Location: FF_X26_Y14_N3
\inst12|freq[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst12|freq[4]~feeder_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(4));

-- Location: LCCOMB_X28_Y14_N8
\inst12|freq[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst12|freq[3]~feeder_combout\ = \inst11|inst3|data[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst11|inst3|data[3]~4_combout\,
	combout => \inst12|freq[3]~feeder_combout\);

-- Location: FF_X28_Y14_N9
\inst12|freq[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	d => \inst12|freq[3]~feeder_combout\,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(3));

-- Location: FF_X26_Y14_N5
\inst12|freq[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	asdata => \inst11|inst3|data[2]~5_combout\,
	sload => VCC,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(2));

-- Location: FF_X26_Y14_N7
\inst12|freq[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	asdata => \inst11|inst3|data[1]~7_combout\,
	sload => VCC,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(1));

-- Location: FF_X28_Y14_N3
\inst12|freq[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11|inst3|strobe~clkctrl_outclk\,
	asdata => \inst11|inst3|data[0]~6_combout\,
	sload => VCC,
	ena => \inst12|iqswap~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst12|freq\(0));

-- Location: LCCOMB_X26_Y14_N8
\inst7|regRFLO[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[0]~25_combout\ = (\inst12|freq\(0) & (\inst7|regRFLO\(0) $ (VCC))) # (!\inst12|freq\(0) & (\inst7|regRFLO\(0) & VCC))
-- \inst7|regRFLO[0]~26\ = CARRY((\inst12|freq\(0) & \inst7|regRFLO\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(0),
	datab => \inst7|regRFLO\(0),
	datad => VCC,
	combout => \inst7|regRFLO[0]~25_combout\,
	cout => \inst7|regRFLO[0]~26\);

-- Location: FF_X26_Y14_N9
\inst7|regRFLO[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(0));

-- Location: LCCOMB_X26_Y14_N10
\inst7|regRFLO[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[1]~27_combout\ = (\inst7|regRFLO\(1) & ((\inst12|freq\(1) & (\inst7|regRFLO[0]~26\ & VCC)) # (!\inst12|freq\(1) & (!\inst7|regRFLO[0]~26\)))) # (!\inst7|regRFLO\(1) & ((\inst12|freq\(1) & (!\inst7|regRFLO[0]~26\)) # (!\inst12|freq\(1) & 
-- ((\inst7|regRFLO[0]~26\) # (GND)))))
-- \inst7|regRFLO[1]~28\ = CARRY((\inst7|regRFLO\(1) & (!\inst12|freq\(1) & !\inst7|regRFLO[0]~26\)) # (!\inst7|regRFLO\(1) & ((!\inst7|regRFLO[0]~26\) # (!\inst12|freq\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(1),
	datab => \inst12|freq\(1),
	datad => VCC,
	cin => \inst7|regRFLO[0]~26\,
	combout => \inst7|regRFLO[1]~27_combout\,
	cout => \inst7|regRFLO[1]~28\);

-- Location: FF_X26_Y14_N11
\inst7|regRFLO[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(1));

-- Location: LCCOMB_X26_Y14_N12
\inst7|regRFLO[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[2]~29_combout\ = ((\inst7|regRFLO\(2) $ (\inst12|freq\(2) $ (!\inst7|regRFLO[1]~28\)))) # (GND)
-- \inst7|regRFLO[2]~30\ = CARRY((\inst7|regRFLO\(2) & ((\inst12|freq\(2)) # (!\inst7|regRFLO[1]~28\))) # (!\inst7|regRFLO\(2) & (\inst12|freq\(2) & !\inst7|regRFLO[1]~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(2),
	datab => \inst12|freq\(2),
	datad => VCC,
	cin => \inst7|regRFLO[1]~28\,
	combout => \inst7|regRFLO[2]~29_combout\,
	cout => \inst7|regRFLO[2]~30\);

-- Location: FF_X26_Y14_N13
\inst7|regRFLO[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[2]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(2));

-- Location: LCCOMB_X26_Y14_N14
\inst7|regRFLO[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[3]~31_combout\ = (\inst12|freq\(3) & ((\inst7|regRFLO\(3) & (\inst7|regRFLO[2]~30\ & VCC)) # (!\inst7|regRFLO\(3) & (!\inst7|regRFLO[2]~30\)))) # (!\inst12|freq\(3) & ((\inst7|regRFLO\(3) & (!\inst7|regRFLO[2]~30\)) # (!\inst7|regRFLO\(3) & 
-- ((\inst7|regRFLO[2]~30\) # (GND)))))
-- \inst7|regRFLO[3]~32\ = CARRY((\inst12|freq\(3) & (!\inst7|regRFLO\(3) & !\inst7|regRFLO[2]~30\)) # (!\inst12|freq\(3) & ((!\inst7|regRFLO[2]~30\) # (!\inst7|regRFLO\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(3),
	datab => \inst7|regRFLO\(3),
	datad => VCC,
	cin => \inst7|regRFLO[2]~30\,
	combout => \inst7|regRFLO[3]~31_combout\,
	cout => \inst7|regRFLO[3]~32\);

-- Location: FF_X26_Y14_N15
\inst7|regRFLO[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[3]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(3));

-- Location: LCCOMB_X26_Y14_N16
\inst7|regRFLO[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[4]~33_combout\ = ((\inst7|regRFLO\(4) $ (\inst12|freq\(4) $ (!\inst7|regRFLO[3]~32\)))) # (GND)
-- \inst7|regRFLO[4]~34\ = CARRY((\inst7|regRFLO\(4) & ((\inst12|freq\(4)) # (!\inst7|regRFLO[3]~32\))) # (!\inst7|regRFLO\(4) & (\inst12|freq\(4) & !\inst7|regRFLO[3]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(4),
	datab => \inst12|freq\(4),
	datad => VCC,
	cin => \inst7|regRFLO[3]~32\,
	combout => \inst7|regRFLO[4]~33_combout\,
	cout => \inst7|regRFLO[4]~34\);

-- Location: FF_X26_Y14_N17
\inst7|regRFLO[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(4));

-- Location: LCCOMB_X26_Y14_N18
\inst7|regRFLO[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[5]~35_combout\ = (\inst12|freq\(5) & ((\inst7|regRFLO\(5) & (\inst7|regRFLO[4]~34\ & VCC)) # (!\inst7|regRFLO\(5) & (!\inst7|regRFLO[4]~34\)))) # (!\inst12|freq\(5) & ((\inst7|regRFLO\(5) & (!\inst7|regRFLO[4]~34\)) # (!\inst7|regRFLO\(5) & 
-- ((\inst7|regRFLO[4]~34\) # (GND)))))
-- \inst7|regRFLO[5]~36\ = CARRY((\inst12|freq\(5) & (!\inst7|regRFLO\(5) & !\inst7|regRFLO[4]~34\)) # (!\inst12|freq\(5) & ((!\inst7|regRFLO[4]~34\) # (!\inst7|regRFLO\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(5),
	datab => \inst7|regRFLO\(5),
	datad => VCC,
	cin => \inst7|regRFLO[4]~34\,
	combout => \inst7|regRFLO[5]~35_combout\,
	cout => \inst7|regRFLO[5]~36\);

-- Location: FF_X26_Y14_N19
\inst7|regRFLO[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[5]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(5));

-- Location: LCCOMB_X26_Y14_N20
\inst7|regRFLO[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[6]~37_combout\ = ((\inst7|regRFLO\(6) $ (\inst12|freq\(6) $ (!\inst7|regRFLO[5]~36\)))) # (GND)
-- \inst7|regRFLO[6]~38\ = CARRY((\inst7|regRFLO\(6) & ((\inst12|freq\(6)) # (!\inst7|regRFLO[5]~36\))) # (!\inst7|regRFLO\(6) & (\inst12|freq\(6) & !\inst7|regRFLO[5]~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(6),
	datab => \inst12|freq\(6),
	datad => VCC,
	cin => \inst7|regRFLO[5]~36\,
	combout => \inst7|regRFLO[6]~37_combout\,
	cout => \inst7|regRFLO[6]~38\);

-- Location: FF_X26_Y14_N21
\inst7|regRFLO[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[6]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(6));

-- Location: LCCOMB_X26_Y14_N22
\inst7|regRFLO[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[7]~39_combout\ = (\inst7|regRFLO\(7) & ((\inst12|freq\(7) & (\inst7|regRFLO[6]~38\ & VCC)) # (!\inst12|freq\(7) & (!\inst7|regRFLO[6]~38\)))) # (!\inst7|regRFLO\(7) & ((\inst12|freq\(7) & (!\inst7|regRFLO[6]~38\)) # (!\inst12|freq\(7) & 
-- ((\inst7|regRFLO[6]~38\) # (GND)))))
-- \inst7|regRFLO[7]~40\ = CARRY((\inst7|regRFLO\(7) & (!\inst12|freq\(7) & !\inst7|regRFLO[6]~38\)) # (!\inst7|regRFLO\(7) & ((!\inst7|regRFLO[6]~38\) # (!\inst12|freq\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(7),
	datab => \inst12|freq\(7),
	datad => VCC,
	cin => \inst7|regRFLO[6]~38\,
	combout => \inst7|regRFLO[7]~39_combout\,
	cout => \inst7|regRFLO[7]~40\);

-- Location: FF_X26_Y14_N23
\inst7|regRFLO[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[7]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(7));

-- Location: LCCOMB_X26_Y14_N24
\inst7|regRFLO[8]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[8]~41_combout\ = ((\inst7|regRFLO\(8) $ (\inst12|freq\(8) $ (!\inst7|regRFLO[7]~40\)))) # (GND)
-- \inst7|regRFLO[8]~42\ = CARRY((\inst7|regRFLO\(8) & ((\inst12|freq\(8)) # (!\inst7|regRFLO[7]~40\))) # (!\inst7|regRFLO\(8) & (\inst12|freq\(8) & !\inst7|regRFLO[7]~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(8),
	datab => \inst12|freq\(8),
	datad => VCC,
	cin => \inst7|regRFLO[7]~40\,
	combout => \inst7|regRFLO[8]~41_combout\,
	cout => \inst7|regRFLO[8]~42\);

-- Location: FF_X26_Y14_N25
\inst7|regRFLO[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[8]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(8));

-- Location: LCCOMB_X26_Y14_N26
\inst7|regRFLO[9]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[9]~43_combout\ = (\inst7|regRFLO\(9) & ((\inst12|freq\(9) & (\inst7|regRFLO[8]~42\ & VCC)) # (!\inst12|freq\(9) & (!\inst7|regRFLO[8]~42\)))) # (!\inst7|regRFLO\(9) & ((\inst12|freq\(9) & (!\inst7|regRFLO[8]~42\)) # (!\inst12|freq\(9) & 
-- ((\inst7|regRFLO[8]~42\) # (GND)))))
-- \inst7|regRFLO[9]~44\ = CARRY((\inst7|regRFLO\(9) & (!\inst12|freq\(9) & !\inst7|regRFLO[8]~42\)) # (!\inst7|regRFLO\(9) & ((!\inst7|regRFLO[8]~42\) # (!\inst12|freq\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(9),
	datab => \inst12|freq\(9),
	datad => VCC,
	cin => \inst7|regRFLO[8]~42\,
	combout => \inst7|regRFLO[9]~43_combout\,
	cout => \inst7|regRFLO[9]~44\);

-- Location: FF_X26_Y14_N27
\inst7|regRFLO[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[9]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(9));

-- Location: LCCOMB_X26_Y14_N28
\inst7|regRFLO[10]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[10]~45_combout\ = ((\inst12|freq\(10) $ (\inst7|regRFLO\(10) $ (!\inst7|regRFLO[9]~44\)))) # (GND)
-- \inst7|regRFLO[10]~46\ = CARRY((\inst12|freq\(10) & ((\inst7|regRFLO\(10)) # (!\inst7|regRFLO[9]~44\))) # (!\inst12|freq\(10) & (\inst7|regRFLO\(10) & !\inst7|regRFLO[9]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(10),
	datab => \inst7|regRFLO\(10),
	datad => VCC,
	cin => \inst7|regRFLO[9]~44\,
	combout => \inst7|regRFLO[10]~45_combout\,
	cout => \inst7|regRFLO[10]~46\);

-- Location: FF_X26_Y14_N29
\inst7|regRFLO[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[10]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(10));

-- Location: LCCOMB_X26_Y14_N30
\inst7|regRFLO[11]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[11]~47_combout\ = (\inst7|regRFLO\(11) & ((\inst12|freq\(11) & (\inst7|regRFLO[10]~46\ & VCC)) # (!\inst12|freq\(11) & (!\inst7|regRFLO[10]~46\)))) # (!\inst7|regRFLO\(11) & ((\inst12|freq\(11) & (!\inst7|regRFLO[10]~46\)) # 
-- (!\inst12|freq\(11) & ((\inst7|regRFLO[10]~46\) # (GND)))))
-- \inst7|regRFLO[11]~48\ = CARRY((\inst7|regRFLO\(11) & (!\inst12|freq\(11) & !\inst7|regRFLO[10]~46\)) # (!\inst7|regRFLO\(11) & ((!\inst7|regRFLO[10]~46\) # (!\inst12|freq\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(11),
	datab => \inst12|freq\(11),
	datad => VCC,
	cin => \inst7|regRFLO[10]~46\,
	combout => \inst7|regRFLO[11]~47_combout\,
	cout => \inst7|regRFLO[11]~48\);

-- Location: FF_X26_Y14_N31
\inst7|regRFLO[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[11]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(11));

-- Location: LCCOMB_X26_Y13_N0
\inst7|regRFLO[12]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[12]~49_combout\ = ((\inst7|regRFLO\(12) $ (\inst12|freq\(12) $ (!\inst7|regRFLO[11]~48\)))) # (GND)
-- \inst7|regRFLO[12]~50\ = CARRY((\inst7|regRFLO\(12) & ((\inst12|freq\(12)) # (!\inst7|regRFLO[11]~48\))) # (!\inst7|regRFLO\(12) & (\inst12|freq\(12) & !\inst7|regRFLO[11]~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(12),
	datab => \inst12|freq\(12),
	datad => VCC,
	cin => \inst7|regRFLO[11]~48\,
	combout => \inst7|regRFLO[12]~49_combout\,
	cout => \inst7|regRFLO[12]~50\);

-- Location: FF_X26_Y13_N1
\inst7|regRFLO[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[12]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(12));

-- Location: LCCOMB_X26_Y13_N2
\inst7|regRFLO[13]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[13]~51_combout\ = (\inst12|freq\(13) & ((\inst7|regRFLO\(13) & (\inst7|regRFLO[12]~50\ & VCC)) # (!\inst7|regRFLO\(13) & (!\inst7|regRFLO[12]~50\)))) # (!\inst12|freq\(13) & ((\inst7|regRFLO\(13) & (!\inst7|regRFLO[12]~50\)) # 
-- (!\inst7|regRFLO\(13) & ((\inst7|regRFLO[12]~50\) # (GND)))))
-- \inst7|regRFLO[13]~52\ = CARRY((\inst12|freq\(13) & (!\inst7|regRFLO\(13) & !\inst7|regRFLO[12]~50\)) # (!\inst12|freq\(13) & ((!\inst7|regRFLO[12]~50\) # (!\inst7|regRFLO\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(13),
	datab => \inst7|regRFLO\(13),
	datad => VCC,
	cin => \inst7|regRFLO[12]~50\,
	combout => \inst7|regRFLO[13]~51_combout\,
	cout => \inst7|regRFLO[13]~52\);

-- Location: FF_X26_Y13_N3
\inst7|regRFLO[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[13]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(13));

-- Location: LCCOMB_X26_Y13_N4
\inst7|regRFLO[14]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[14]~53_combout\ = ((\inst12|freq\(14) $ (\inst7|regRFLO\(14) $ (!\inst7|regRFLO[13]~52\)))) # (GND)
-- \inst7|regRFLO[14]~54\ = CARRY((\inst12|freq\(14) & ((\inst7|regRFLO\(14)) # (!\inst7|regRFLO[13]~52\))) # (!\inst12|freq\(14) & (\inst7|regRFLO\(14) & !\inst7|regRFLO[13]~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(14),
	datab => \inst7|regRFLO\(14),
	datad => VCC,
	cin => \inst7|regRFLO[13]~52\,
	combout => \inst7|regRFLO[14]~53_combout\,
	cout => \inst7|regRFLO[14]~54\);

-- Location: FF_X26_Y13_N5
\inst7|regRFLO[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[14]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(14));

-- Location: LCCOMB_X26_Y13_N6
\inst7|regRFLO[15]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[15]~55_combout\ = (\inst7|regRFLO\(15) & ((\inst12|freq\(15) & (!\inst7|regRFLO[14]~54\)) # (!\inst12|freq\(15) & (\inst7|regRFLO[14]~54\ & VCC)))) # (!\inst7|regRFLO\(15) & ((\inst12|freq\(15) & ((\inst7|regRFLO[14]~54\) # (GND))) # 
-- (!\inst12|freq\(15) & (!\inst7|regRFLO[14]~54\))))
-- \inst7|regRFLO[15]~56\ = CARRY((\inst7|regRFLO\(15) & (\inst12|freq\(15) & !\inst7|regRFLO[14]~54\)) # (!\inst7|regRFLO\(15) & ((\inst12|freq\(15)) # (!\inst7|regRFLO[14]~54\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(15),
	datab => \inst12|freq\(15),
	datad => VCC,
	cin => \inst7|regRFLO[14]~54\,
	combout => \inst7|regRFLO[15]~55_combout\,
	cout => \inst7|regRFLO[15]~56\);

-- Location: FF_X26_Y13_N7
\inst7|regRFLO[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[15]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(15));

-- Location: LCCOMB_X26_Y13_N8
\inst7|regRFLO[16]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[16]~57_combout\ = ((\inst12|freq\(16) $ (\inst7|regRFLO\(16) $ (\inst7|regRFLO[15]~56\)))) # (GND)
-- \inst7|regRFLO[16]~58\ = CARRY((\inst12|freq\(16) & (\inst7|regRFLO\(16) & !\inst7|regRFLO[15]~56\)) # (!\inst12|freq\(16) & ((\inst7|regRFLO\(16)) # (!\inst7|regRFLO[15]~56\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(16),
	datab => \inst7|regRFLO\(16),
	datad => VCC,
	cin => \inst7|regRFLO[15]~56\,
	combout => \inst7|regRFLO[16]~57_combout\,
	cout => \inst7|regRFLO[16]~58\);

-- Location: FF_X26_Y13_N9
\inst7|regRFLO[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[16]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(16));

-- Location: LCCOMB_X26_Y13_N10
\inst7|regRFLO[17]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[17]~59_combout\ = (\inst7|regRFLO\(17) & ((\inst12|freq\(17) & (\inst7|regRFLO[16]~58\ & VCC)) # (!\inst12|freq\(17) & (!\inst7|regRFLO[16]~58\)))) # (!\inst7|regRFLO\(17) & ((\inst12|freq\(17) & (!\inst7|regRFLO[16]~58\)) # 
-- (!\inst12|freq\(17) & ((\inst7|regRFLO[16]~58\) # (GND)))))
-- \inst7|regRFLO[17]~60\ = CARRY((\inst7|regRFLO\(17) & (!\inst12|freq\(17) & !\inst7|regRFLO[16]~58\)) # (!\inst7|regRFLO\(17) & ((!\inst7|regRFLO[16]~58\) # (!\inst12|freq\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(17),
	datab => \inst12|freq\(17),
	datad => VCC,
	cin => \inst7|regRFLO[16]~58\,
	combout => \inst7|regRFLO[17]~59_combout\,
	cout => \inst7|regRFLO[17]~60\);

-- Location: FF_X26_Y13_N11
\inst7|regRFLO[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[17]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(17));

-- Location: LCCOMB_X26_Y13_N12
\inst7|regRFLO[18]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[18]~61_combout\ = ((\inst7|regRFLO\(18) $ (\inst12|freq\(18) $ (!\inst7|regRFLO[17]~60\)))) # (GND)
-- \inst7|regRFLO[18]~62\ = CARRY((\inst7|regRFLO\(18) & ((\inst12|freq\(18)) # (!\inst7|regRFLO[17]~60\))) # (!\inst7|regRFLO\(18) & (\inst12|freq\(18) & !\inst7|regRFLO[17]~60\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(18),
	datab => \inst12|freq\(18),
	datad => VCC,
	cin => \inst7|regRFLO[17]~60\,
	combout => \inst7|regRFLO[18]~61_combout\,
	cout => \inst7|regRFLO[18]~62\);

-- Location: FF_X26_Y13_N13
\inst7|regRFLO[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[18]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(18));

-- Location: LCCOMB_X26_Y13_N14
\inst7|regRFLO[19]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[19]~63_combout\ = (\inst12|freq\(19) & ((\inst7|regRFLO\(19) & (!\inst7|regRFLO[18]~62\)) # (!\inst7|regRFLO\(19) & ((\inst7|regRFLO[18]~62\) # (GND))))) # (!\inst12|freq\(19) & ((\inst7|regRFLO\(19) & (\inst7|regRFLO[18]~62\ & VCC)) # 
-- (!\inst7|regRFLO\(19) & (!\inst7|regRFLO[18]~62\))))
-- \inst7|regRFLO[19]~64\ = CARRY((\inst12|freq\(19) & ((!\inst7|regRFLO[18]~62\) # (!\inst7|regRFLO\(19)))) # (!\inst12|freq\(19) & (!\inst7|regRFLO\(19) & !\inst7|regRFLO[18]~62\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(19),
	datab => \inst7|regRFLO\(19),
	datad => VCC,
	cin => \inst7|regRFLO[18]~62\,
	combout => \inst7|regRFLO[19]~63_combout\,
	cout => \inst7|regRFLO[19]~64\);

-- Location: FF_X26_Y13_N15
\inst7|regRFLO[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[19]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(19));

-- Location: LCCOMB_X26_Y13_N16
\inst7|regRFLO[20]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[20]~65_combout\ = ((\inst12|freq\(20) $ (\inst7|regRFLO\(20) $ (!\inst7|regRFLO[19]~64\)))) # (GND)
-- \inst7|regRFLO[20]~66\ = CARRY((\inst12|freq\(20) & ((\inst7|regRFLO\(20)) # (!\inst7|regRFLO[19]~64\))) # (!\inst12|freq\(20) & (\inst7|regRFLO\(20) & !\inst7|regRFLO[19]~64\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(20),
	datab => \inst7|regRFLO\(20),
	datad => VCC,
	cin => \inst7|regRFLO[19]~64\,
	combout => \inst7|regRFLO[20]~65_combout\,
	cout => \inst7|regRFLO[20]~66\);

-- Location: FF_X26_Y13_N17
\inst7|regRFLO[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[20]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(20));

-- Location: LCCOMB_X26_Y13_N18
\inst7|regRFLO[21]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[21]~67_combout\ = (\inst12|freq\(21) & ((\inst7|regRFLO\(21) & (\inst7|regRFLO[20]~66\ & VCC)) # (!\inst7|regRFLO\(21) & (!\inst7|regRFLO[20]~66\)))) # (!\inst12|freq\(21) & ((\inst7|regRFLO\(21) & (!\inst7|regRFLO[20]~66\)) # 
-- (!\inst7|regRFLO\(21) & ((\inst7|regRFLO[20]~66\) # (GND)))))
-- \inst7|regRFLO[21]~68\ = CARRY((\inst12|freq\(21) & (!\inst7|regRFLO\(21) & !\inst7|regRFLO[20]~66\)) # (!\inst12|freq\(21) & ((!\inst7|regRFLO[20]~66\) # (!\inst7|regRFLO\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(21),
	datab => \inst7|regRFLO\(21),
	datad => VCC,
	cin => \inst7|regRFLO[20]~66\,
	combout => \inst7|regRFLO[21]~67_combout\,
	cout => \inst7|regRFLO[21]~68\);

-- Location: FF_X26_Y13_N19
\inst7|regRFLO[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[21]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(21));

-- Location: LCCOMB_X26_Y13_N20
\inst7|regRFLO[22]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[22]~69_combout\ = ((\inst12|freq\(22) $ (\inst7|regRFLO\(22) $ (!\inst7|regRFLO[21]~68\)))) # (GND)
-- \inst7|regRFLO[22]~70\ = CARRY((\inst12|freq\(22) & ((\inst7|regRFLO\(22)) # (!\inst7|regRFLO[21]~68\))) # (!\inst12|freq\(22) & (\inst7|regRFLO\(22) & !\inst7|regRFLO[21]~68\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(22),
	datab => \inst7|regRFLO\(22),
	datad => VCC,
	cin => \inst7|regRFLO[21]~68\,
	combout => \inst7|regRFLO[22]~69_combout\,
	cout => \inst7|regRFLO[22]~70\);

-- Location: FF_X26_Y13_N21
\inst7|regRFLO[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[22]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(22));

-- Location: LCCOMB_X26_Y13_N22
\inst7|regRFLO[23]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[23]~71_combout\ = (\inst7|regRFLO\(23) & ((\inst12|freq\(23) & (\inst7|regRFLO[22]~70\ & VCC)) # (!\inst12|freq\(23) & (!\inst7|regRFLO[22]~70\)))) # (!\inst7|regRFLO\(23) & ((\inst12|freq\(23) & (!\inst7|regRFLO[22]~70\)) # 
-- (!\inst12|freq\(23) & ((\inst7|regRFLO[22]~70\) # (GND)))))
-- \inst7|regRFLO[23]~72\ = CARRY((\inst7|regRFLO\(23) & (!\inst12|freq\(23) & !\inst7|regRFLO[22]~70\)) # (!\inst7|regRFLO\(23) & ((!\inst7|regRFLO[22]~70\) # (!\inst12|freq\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(23),
	datab => \inst12|freq\(23),
	datad => VCC,
	cin => \inst7|regRFLO[22]~70\,
	combout => \inst7|regRFLO[23]~71_combout\,
	cout => \inst7|regRFLO[23]~72\);

-- Location: FF_X26_Y13_N23
\inst7|regRFLO[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[23]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(23));

-- Location: LCCOMB_X26_Y13_N24
\inst7|regRFLO[24]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regRFLO[24]~73_combout\ = \inst12|freq\(24) $ (\inst7|regRFLO\(24) $ (!\inst7|regRFLO[23]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|freq\(24),
	datab => \inst7|regRFLO\(24),
	cin => \inst7|regRFLO[23]~72\,
	combout => \inst7|regRFLO[24]~73_combout\);

-- Location: FF_X26_Y13_N25
\inst7|regRFLO[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|regRFLO[24]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regRFLO\(24));

-- Location: LCCOMB_X24_Y16_N12
\inst7|sign_A_cos~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|sign_A_cos~0_combout\ = \inst7|regRFLO\(24) $ (!\inst7|regRFLO\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(24),
	datac => \inst7|regRFLO\(23),
	combout => \inst7|sign_A_cos~0_combout\);

-- Location: FF_X24_Y16_N13
\inst7|sign_A_cos\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|sign_A_cos~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|sign_A_cos~q\);

-- Location: LCCOMB_X24_Y16_N0
\inst7|sign_A_cos_r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|sign_A_cos_r~feeder_combout\ = \inst7|sign_A_cos~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sign_A_cos~q\,
	combout => \inst7|sign_A_cos_r~feeder_combout\);

-- Location: FF_X24_Y16_N1
\inst7|sign_A_cos_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|sign_A_cos_r~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|sign_A_cos_r~q\);

-- Location: LCCOMB_X19_Y18_N6
\inst7|sign_A_cos_rr~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|sign_A_cos_rr~feeder_combout\ = \inst7|sign_A_cos_r~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sign_A_cos_r~q\,
	combout => \inst7|sign_A_cos_rr~feeder_combout\);

-- Location: FF_X19_Y18_N7
\inst7|sign_A_cos_rr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|sign_A_cos_rr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|sign_A_cos_rr~q\);

-- Location: LCCOMB_X19_Y18_N24
\inst7|data_out_A_cos[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_cos[13]~feeder_combout\ = \inst7|sign_A_cos_rr~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sign_A_cos_rr~q\,
	combout => \inst7|data_out_A_cos[13]~feeder_combout\);

-- Location: FF_X19_Y18_N25
\inst7|data_out_A_cos[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_cos[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_cos\(13));

-- Location: FF_X19_Y17_N11
\inst10|inst2|req_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst2|req_2~q\,
	sload => VCC,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst2|req_3~q\);

-- Location: LCCOMB_X19_Y17_N2
\inst10|inst2|req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst2|req~0_combout\ = (\inst10|inst2|req~q\) # ((!\inst10|inst2|req_3~q\ & (!\inst10|inst2|req_1~q\ & !\inst10|inst2|req_2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst2|req_3~q\,
	datab => \inst10|inst2|req_1~q\,
	datac => \inst10|inst2|req_2~q\,
	datad => \inst10|inst2|req~q\,
	combout => \inst10|inst2|req~0_combout\);

-- Location: LCCOMB_X21_Y15_N24
\inst10|inst2|req~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst2|req~feeder_combout\ = \inst10|inst2|req~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst10|inst2|req~0_combout\,
	combout => \inst10|inst2|req~feeder_combout\);

-- Location: LCCOMB_X19_Y17_N4
\inst10|inst2|ack~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst2|ack~0_combout\ = (\inst10|inst2|req_2~q\ & ((\inst10|inst2|ack~q\) # (\inst10|inst2|req_3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst10|inst2|ack~q\,
	datac => \inst10|inst2|req_2~q\,
	datad => \inst10|inst2|req_3~q\,
	combout => \inst10|inst2|ack~0_combout\);

-- Location: FF_X19_Y17_N1
\inst10|inst2|ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst2|ack~0_combout\,
	sload => VCC,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst2|ack~q\);

-- Location: FF_X21_Y15_N25
\inst10|inst2|req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9|lrclk~q\,
	d => \inst10|inst2|req~feeder_combout\,
	clrn => \inst10|inst2|ALT_INV_ack~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst2|req~q\);

-- Location: LCCOMB_X19_Y17_N14
\inst10|inst2|req_1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst2|req_1~feeder_combout\ = \inst10|inst2|req~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst10|inst2|req~q\,
	combout => \inst10|inst2|req_1~feeder_combout\);

-- Location: FF_X19_Y17_N15
\inst10|inst2|req_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst2|req_1~feeder_combout\,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst2|req_1~q\);

-- Location: FF_X19_Y17_N5
\inst10|inst2|req_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst2|req_1~q\,
	sload => VCC,
	ena => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst2|req_2~q\);

-- Location: LCCOMB_X19_Y17_N10
\inst10|inst4|data_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst4|data_out[0]~0_combout\ = (\inst10|inst2|req_2~q\ & (!\inst10|inst2|req_3~q\ & ((\inst12|tx~q\) # (!\PTTn~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PTTn~input_o\,
	datab => \inst10|inst2|req_2~q\,
	datac => \inst10|inst2|req_3~q\,
	datad => \inst12|tx~q\,
	combout => \inst10|inst4|data_out[0]~0_combout\);

-- Location: LCCOMB_X24_Y16_N24
\inst7|sign_A_sin~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|sign_A_sin~0_combout\ = !\inst7|regRFLO\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|regRFLO\(24),
	combout => \inst7|sign_A_sin~0_combout\);

-- Location: FF_X24_Y16_N25
\inst7|sign_A_sin\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|sign_A_sin~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|sign_A_sin~q\);

-- Location: LCCOMB_X24_Y16_N22
\inst7|sign_A_sin_r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|sign_A_sin_r~feeder_combout\ = \inst7|sign_A_sin~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sign_A_sin~q\,
	combout => \inst7|sign_A_sin_r~feeder_combout\);

-- Location: FF_X24_Y16_N23
\inst7|sign_A_sin_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|sign_A_sin_r~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|sign_A_sin_r~q\);

-- Location: LCCOMB_X23_Y16_N0
\inst7|sign_A_sin_rr~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|sign_A_sin_rr~feeder_combout\ = \inst7|sign_A_sin_r~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sign_A_sin_r~q\,
	combout => \inst7|sign_A_sin_rr~feeder_combout\);

-- Location: FF_X23_Y16_N1
\inst7|sign_A_sin_rr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|sign_A_sin_rr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|sign_A_sin_rr~q\);

-- Location: LCCOMB_X24_Y16_N18
\inst7|ADDR_A~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~0_combout\ = \inst7|regRFLO\(23) $ (\inst7|regRFLO\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|regRFLO\(23),
	datad => \inst7|regRFLO\(11),
	combout => \inst7|ADDR_A~0_combout\);

-- Location: FF_X24_Y16_N19
\inst7|ADDR_A[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(0));

-- Location: LCCOMB_X23_Y15_N16
\inst7|ADDR_A~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~1_combout\ = \inst7|regRFLO\(23) $ (\inst7|regRFLO\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|regRFLO\(23),
	datad => \inst7|regRFLO\(12),
	combout => \inst7|ADDR_A~1_combout\);

-- Location: FF_X23_Y15_N17
\inst7|ADDR_A[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(1));

-- Location: LCCOMB_X25_Y14_N0
\inst7|ADDR_A~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~2_combout\ = \inst7|regRFLO\(23) $ (\inst7|regRFLO\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(23),
	datad => \inst7|regRFLO\(13),
	combout => \inst7|ADDR_A~2_combout\);

-- Location: FF_X25_Y14_N1
\inst7|ADDR_A[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(2));

-- Location: LCCOMB_X25_Y14_N2
\inst7|ADDR_A~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~3_combout\ = \inst7|regRFLO\(23) $ (\inst7|regRFLO\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(23),
	datad => \inst7|regRFLO\(14),
	combout => \inst7|ADDR_A~3_combout\);

-- Location: FF_X25_Y14_N3
\inst7|ADDR_A[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(3));

-- Location: LCCOMB_X25_Y14_N28
\inst7|ADDR_A~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~4_combout\ = \inst7|regRFLO\(15) $ (\inst7|regRFLO\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|regRFLO\(15),
	datad => \inst7|regRFLO\(23),
	combout => \inst7|ADDR_A~4_combout\);

-- Location: FF_X25_Y14_N29
\inst7|ADDR_A[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(4));

-- Location: LCCOMB_X25_Y14_N30
\inst7|ADDR_A~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~5_combout\ = \inst7|regRFLO\(16) $ (\inst7|regRFLO\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|regRFLO\(16),
	datad => \inst7|regRFLO\(23),
	combout => \inst7|ADDR_A~5_combout\);

-- Location: FF_X25_Y14_N31
\inst7|ADDR_A[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(5));

-- Location: LCCOMB_X23_Y14_N24
\inst7|ADDR_A~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~6_combout\ = \inst7|regRFLO\(17) $ (\inst7|regRFLO\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regRFLO\(17),
	datac => \inst7|regRFLO\(23),
	combout => \inst7|ADDR_A~6_combout\);

-- Location: FF_X23_Y14_N25
\inst7|ADDR_A[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(6));

-- Location: LCCOMB_X25_Y14_N24
\inst7|ADDR_A~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~7_combout\ = \inst7|regRFLO\(23) $ (\inst7|regRFLO\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(23),
	datac => \inst7|regRFLO\(18),
	combout => \inst7|ADDR_A~7_combout\);

-- Location: FF_X25_Y14_N25
\inst7|ADDR_A[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(7));

-- Location: LCCOMB_X25_Y14_N10
\inst7|ADDR_A~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~8_combout\ = \inst7|regRFLO\(23) $ (\inst7|regRFLO\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(23),
	datad => \inst7|regRFLO\(19),
	combout => \inst7|ADDR_A~8_combout\);

-- Location: FF_X25_Y14_N11
\inst7|ADDR_A[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(8));

-- Location: LCCOMB_X25_Y14_N20
\inst7|ADDR_A~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~9_combout\ = \inst7|regRFLO\(23) $ (\inst7|regRFLO\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(23),
	datad => \inst7|regRFLO\(20),
	combout => \inst7|ADDR_A~9_combout\);

-- Location: FF_X25_Y14_N21
\inst7|ADDR_A[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(9));

-- Location: LCCOMB_X25_Y14_N14
\inst7|ADDR_A~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~10_combout\ = \inst7|regRFLO\(23) $ (\inst7|regRFLO\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(23),
	datac => \inst7|regRFLO\(21),
	combout => \inst7|ADDR_A~10_combout\);

-- Location: FF_X25_Y14_N15
\inst7|ADDR_A[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(10));

-- Location: LCCOMB_X25_Y14_N16
\inst7|ADDR_A~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_A~11_combout\ = \inst7|regRFLO\(23) $ (\inst7|regRFLO\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(23),
	datad => \inst7|regRFLO\(22),
	combout => \inst7|ADDR_A~11_combout\);

-- Location: FF_X25_Y14_N17
\inst7|ADDR_A[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|ADDR_A~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_A\(11));

-- Location: M9K_X15_Y16_N0
\inst17|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFAAAAAAAAAA95555555000000FFFFFAAAA955540003FFFAAA9555000FFFAA955400FFEAA55403FFAA55403FEA95403FEA9540FFA9540FFA9500FEA540FEA540FEA540FEA503FA940FE950FE950FE950FE940FA543EA50FA943E940FA50FA50FA50FA50FA50FA50FA53E943E90FA53E94FA53E94FA43E50E94FA43E53E90E90F94F94F94FA4394F94F94F94E90E93E53A4394E90E53A4F90E53A4E93E4390E4390E5390E4390E4F93A4E5390E4E9390E4E9393A4E4F9393A4E4E43939390E4E4E4E53939393939393A4E4E4E4E4E4E4E4E4939393939393934E4E4E4E39393924E4E493939E4E4D3938E4E3938E4E3938E4D3924E3934E7934E7",
	mem_init2 => X"934E7934E3924D38E4934E39E7924D38E39E4924934D38E38E38E79E79E79E79E78E38E38D34D349249E78E34D249E78E349279E34D278E349E78D278E349E349E349E349E349E349E349E348D278D2349E278D2349D2789E278DE378DE3789E2789D2748D23789D2748DE2748DE2748DD23789DE27489D227489D227788DE237489DE237788DD2237488DDE2277488DDE22777888DDD2227778889DDD222377748889DDDD2222377777888888DDDDDDD2222222237777777777777788888888888888888888888B77777777777776222222221DDDDDDC8888887777722222DDDDC888877772221DDD888B777222DDD888777222DDC88B77221DD88B7722DDC8",
	mem_init1 => X"B7722DD88B7621DC8B7621DC8B722DD8B7621D88762DD8B762DC87721D8B721D8B721D8B721D8B72DC8762D8B721C8761D8762D8B62D8B62D8B62D8761D8721CB72D8B61C872D8B61CB72D872DCB61CB61C872D872D872D872D872D872D861CB61CB61C72D872CB61CB2D871CB61872CB61872CB61871CB2D861C72CB6D861C71CB2DB6D861871C71CB2CB2DB6DB6DB61861861861861861861B6DB6DB6DB2CB2CB1C71C6186DB6CB2C71C6186DB2CB1C61B6CB2C7186DB2C7186DB1C61B6CB186DB1C61B2C71B6C7186CB186CB186CB186C71B6C71B2C61B1C6CB1B6C61B1C6CB1B6C6DB186C61B186C61B1B6C6DB1B2C6C71B186C6DB1B1C6C6DB1B186C6C7",
	mem_init0 => X"1B1B2C6C6CB1B1B1C6C6C61B1B1B1C6C6C6CB1B1B1B186C6C6C6C71B1B1B1B1B6C6C6C6C6C6C6CB1B1B1B1B1B1B1B1B1B1B1C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C1B1B1B1B1B1B1B1B1B1B1B1AC6C6C6C6C6C6C6B1B1B1B1B1B16C6C6C6C6C5B1B1B1B1AC6C6C6C6B1B1B1B16C6C6C6F1B1B1B06C6C6C1B1B1B06C6C6F1B1B1AC6C6C5B1B1BC6C6C5B1B1BC6C6C1B1B1AC6C6F1B1BC6C6C1B1B16C6C5B1B16C6C5B1B16C6C5B1B16C6C1B1B06C6F1B1BC6C6B1B16C6C1B1BC6C6B1B16C6C1B1BC6C6B1B16C6F1B1AC6C1B1BC6C6B1B06C6B1B16C6F1B1AC6C1B1AC6C5B1BC6C5B1BC6C5B1B06C6B1B06C6B1B06C6B1B06C6F1B16C6F1B16C6F1B16C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./python/raw_sin_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dds_sin:inst17|altsyncram:altsyncram_component|altsyncram_ieu3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	portaaddr => \inst17|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst17|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y16_N12
\inst7|data_out_A_sin~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_sin~0_combout\ = \inst7|sign_A_sin_rr~q\ $ (!\inst17|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sign_A_sin_rr~q\,
	datac => \inst17|altsyncram_component|auto_generated|q_a\(0),
	combout => \inst7|data_out_A_sin~0_combout\);

-- Location: FF_X19_Y16_N13
\inst7|data_out_A_sin[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_sin~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_sin\(0));

-- Location: LCCOMB_X19_Y16_N6
\inst7|data_out_A_sin~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_sin~1_combout\ = \inst7|sign_A_sin_rr~q\ $ (!\inst17|altsyncram_component|auto_generated|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sign_A_sin_rr~q\,
	datad => \inst17|altsyncram_component|auto_generated|q_a\(1),
	combout => \inst7|data_out_A_sin~1_combout\);

-- Location: FF_X19_Y16_N7
\inst7|data_out_A_sin[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_sin~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_sin\(1));

-- Location: M9K_X15_Y20_N0
\inst17|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAA9555555555555500000000000FFFFFFFFFEAAAAAAAA9555555540000000FFFFFFFAAAAAAA555555000000FFFFFFAAAAA95555500000FFFFFAAAAA5555500003FFFFAAAA955550000FFFFAAAA55550000FFFFAAA95554000FFFEAAA5554000FFFEAAA5550003FFEAAA555000FFFAAA555400FFFAAA555000FFEAA955400FFFAA955000FFEAA554003FFAA955003FFAA95500FFEAA55400FFAA95500FFEA95500FFEA95500FFEA95400FFAA55003FEA95403FEA95500FFAA5500FFAA5503FEA95403FEA9500FFAA5403FEA9500FFA9540FFAA5403FAA5403FAA5403FAA5403FA9540FEA9503",
	mem_init2 => X"FEA5403FA9540FEA5503FA9503FEA540FEA5503FA9503FA9503FA9503FA9503FA9503FA9503FA9503FA540FEA540FA9503FA940FEA543FA950FEA543FA950FEA503FA540FA950FEA503FA540FA940FE950FE9503EA503EA503EA503EA503EA503EA503EA503E950FE950FA940FA543FA503E950FA940FA543EA50FE943FA503E950FA543E950FA943EA50FA543E950FA503E943FA50FA943E940FA50FA943E943FA50FA50FE943E943E950FA50FA50FA543E943E943E943E943E943EA50FA50FA50FA50FA50FA50E943E943E943E943E943E943A50FA50FA50FA43E943E943A50FA50FA43E943E90FA50F943E943A50FA53E943E50FA53E943E50FA43E94FA50",
	mem_init1 => X"E943E50FA43E94FA53E943A50E943A50E943E50F943A50E943A50E943A53E94FA43E90F943E50E94FA53E90F943E50E94FA43E50E94FA43E50E94FA43E50E94F943A53E90F94FA43E53E90F94FA43E53E90F94FA43A53E50E90F94FA43A53E53E90E94F94FA43A43E53E50E90E94F94F943A43A43E53E53E50E90E90E90F94F94F94F94FA43A43A43A43A43A43A43A43E53E53E53E53E53E53E43A43A43A43A43A43A43A43A4F94F94F94F94F90E90E90E93E53E53E53A43A43A4F94F94E90E90E53E53E43A4394F94F90E90E53E53A43A4F94E90E93E53E43A4F94E90E93E53A4394F90E90E53E43A4F94E93E53A4394F90E93E53A4F94E90E53A4394F90E53",
	mem_init0 => X"E4394F90E53E4394F90E53E4394E90E53A4F94E93E43A4F90E53A4394E93E4394F90E53A4F90E53E4394E93E4394E93E4394F90E53A4F90E53A4F90E53A4F90E53A4F90E53A4E93E4394E93E4394E93E4390E53A4F90E53A4E93E4394E93E4F90E53A4F93E4394E93A4F90E5394E93E4390E53A4E93E4394E53A4F93E4394E53A4E93E4390E53A4E93E4F90E5394E93A4F90E4394E53A4E93E4F90E5394E93A4F93E4390E5394E93A4F93E4390E5394E93A4E93E4F90E4394E53A4E93A4F93E4390E5394E53A4E93E4F93E4390E5394E53A4E93E4F93E4390E4394E53A4E93A4F93E4F90E4390E5394E93A4E93E4F93E4390E4394E5394E93A4E93E4F93E4390",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./python/raw_sin_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dds_sin:inst17|altsyncram:altsyncram_component|altsyncram_ieu3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	portaaddr => \inst17|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst17|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y16_N8
\inst7|data_out_A_sin~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_sin~2_combout\ = \inst7|sign_A_sin_rr~q\ $ (!\inst17|altsyncram_component|auto_generated|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sign_A_sin_rr~q\,
	datac => \inst17|altsyncram_component|auto_generated|q_a\(2),
	combout => \inst7|data_out_A_sin~2_combout\);

-- Location: FF_X19_Y16_N9
\inst7|data_out_A_sin[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_sin~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_sin\(2));

-- Location: LCCOMB_X19_Y16_N10
\inst7|data_out_A_sin~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_sin~3_combout\ = \inst7|sign_A_sin_rr~q\ $ (!\inst17|altsyncram_component|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sign_A_sin_rr~q\,
	datad => \inst17|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst7|data_out_A_sin~3_combout\);

-- Location: FF_X19_Y16_N11
\inst7|data_out_A_sin[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_sin~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_sin\(3));

-- Location: M9K_X15_Y14_N0
\inst17|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555550000000000000000000000FFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAA5555555555555555000000000000000FFFFFFFFFFFFFFAAAAAAAAAAAAA9555555555555000000000000FFFFFFFFFFFFAAAAAAAAAAA5555555555500000000003FFFFFFFFFEAAAAAAAAA5555555555000000000FFFFFFFFFAAAAAAAAA555555555000000003FFFFFFFEAAAAAAAA5555555500000003FFFFFFFEAAAAAAA555555540000000FFFFFFFAAAAAAA955555540000003FFFFFFEAAAAAA5555554",
	mem_init2 => X"0000003FFFFFFAAAAAA9555554000000FFFFFFEAAAAA9555554000003FFFFFEAAAAA9555554000003FFFFFAAAAAA55555400000FFFFFEAAAAA55555400000FFFFFEAAAAA55555000003FFFFFAAAAA55555000003FFFFEAAAA95555400003FFFFEAAAA9555540000FFFFFAAAAA5555400003FFFFAAAAA555540000FFFFEAAAA9555500003FFFFAAAA9555500003FFFFAAAA955540000FFFFEAAAA555500003FFFEAAAA555500003FFFEAAAA55550000FFFFEAAA955540003FFFEAAA955550000FFFFAAAA55550000FFFEAAA955540003FFFEAAA95550000FFFFAAA955540003FFFAAAA55540003FFFAAAA55540003FFFAAA95554000FFFEAAA95550003FFFAAAA",
	mem_init1 => X"5554000FFFEAAA55540003FFFAAA95550003FFFAAA95550003FFFAAA9554000FFFEAAA5554000FFFAAA95550003FFFAAA5554000FFFAAA9555000FFFEAAA5550003FFEAAA5550003FFEAAA5550003FFEAAA5550003FFEAAA555000FFFEAA9554000FFFAAA5554003FFEAAA555000FFFAAA9554003FFEAA9555000FFFAAA555000FFFAAA5554003FFEAA9554003FFEAA9554003FFEAA9554003FFEAA9554003FFEAA9554003FFAAA555000FFFAAA555000FFEAA9554003FFEAA955000FFFAAA555003FFEAA955400FFFAAA555003FFEAA955000FFFAA9554003FFAAA555003FFEAA955000FFFAA955400FFFAA9554003FFAAA554003FFAAA555003FFEAA555003",
	mem_init0 => X"FFEAA555003FFEAA555003FFEAA555003FFAAA554003FFAAA554003FFAA955400FFFAA955000FFEAA955003FFEAA554003FFAAA55400FFFAA955000FFEAA555003FFAAA55400FFEAA955003FFEAA554003FFAA955000FFEAA554003FFAA955000FFEAA554003FFAA955000FFEAA554003FFAA955003FFEAA55400FFEAA955003FFAA955400FFEAA55400FFFAA955003FFAAA55400FFEAA55400FFFAA955003FFAA955400FFEAA55400FFEAA955003FFAA955003FFAAA55400FFEAA55400FFEAA955003FFAA955003FFAA955400FFEAA55400FFEAA554003FFAA955003FFAA955003FFAAA55400FFEAA55400FFEAA554003FFAA955003FFAA955003FFAA955400",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./python/raw_sin_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dds_sin:inst17|altsyncram:altsyncram_component|altsyncram_ieu3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	portaaddr => \inst17|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst17|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y16_N4
\inst7|data_out_A_sin~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_sin~4_combout\ = \inst7|sign_A_sin_rr~q\ $ (!\inst17|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sign_A_sin_rr~q\,
	datad => \inst17|altsyncram_component|auto_generated|q_a\(4),
	combout => \inst7|data_out_A_sin~4_combout\);

-- Location: FF_X19_Y16_N5
\inst7|data_out_A_sin[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_sin~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_sin\(4));

-- Location: LCCOMB_X19_Y16_N22
\inst7|data_out_A_sin~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_sin~5_combout\ = \inst17|altsyncram_component|auto_generated|q_a\(5) $ (!\inst7|sign_A_sin_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst17|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst7|sign_A_sin_rr~q\,
	combout => \inst7|data_out_A_sin~5_combout\);

-- Location: FF_X19_Y16_N23
\inst7|data_out_A_sin[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_sin~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_sin\(5));

-- Location: M9K_X27_Y16_N0
\inst17|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA955555555555555555555555555555554000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAA",
	mem_init2 => X"AAAAAA955555555555555555555555550000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAA55555555555555555555550000000000000000000003FFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAA9555555555555555555500000000000000000003FFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAA955555555555555555400000000000000000FFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAA9555555555555555500000000000000003FFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAA5555555555555554000000000000000FFFFFFFFFFFFFFFEAAAAAAAAAAAAAA955555555555555400000000000000FFFFFFFFFFFFFFEAAAAAAA",
	mem_init1 => X"AAAAAAA55555555555555400000000000003FFFFFFFFFFFFFEAAAAAAAAAAAAA5555555555555500000000000003FFFFFFFFFFFFFAAAAAAAAAAAAA555555555555540000000000003FFFFFFFFFFFFEAAAAAAAAAAAA95555555555550000000000000FFFFFFFFFFFFEAAAAAAAAAAAA5555555555554000000000000FFFFFFFFFFFFAAAAAAAAAAAA9555555555554000000000003FFFFFFFFFFFEAAAAAAAAAAA955555555555400000000000FFFFFFFFFFFFAAAAAAAAAAA955555555555000000000003FFFFFFFFFFFAAAAAAAAAAA955555555555000000000003FFFFFFFFFFEAAAAAAAAAAA55555555555000000000003FFFFFFFFFFEAAAAAAAAAA955555555554",
	mem_init0 => X"00000000003FFFFFFFFFFEAAAAAAAAAA95555555555400000000003FFFFFFFFFFAAAAAAAAAAA5555555555400000000003FFFFFFFFFFAAAAAAAAAAA555555555540000000000FFFFFFFFFFEAAAAAAAAAA9555555555500000000003FFFFFFFFFFAAAAAAAAAA9555555555500000000003FFFFFFFFFEAAAAAAAAAA555555555540000000000FFFFFFFFFFAAAAAAAAAA955555555550000000000FFFFFFFFFFEAAAAAAAAAA555555555500000000003FFFFFFFFFEAAAAAAAAAA555555555500000000003FFFFFFFFFEAAAAAAAAAA555555555500000000003FFFFFFFFFEAAAAAAAAA955555555550000000000FFFFFFFFFFEAAAAAAAAA955555555540000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./python/raw_sin_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dds_sin:inst17|altsyncram:altsyncram_component|altsyncram_ieu3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	portaaddr => \inst17|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst17|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y16_N0
\inst7|data_out_A_sin~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_sin~6_combout\ = \inst7|sign_A_sin_rr~q\ $ (!\inst17|altsyncram_component|auto_generated|q_a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sign_A_sin_rr~q\,
	datad => \inst17|altsyncram_component|auto_generated|q_a\(6),
	combout => \inst7|data_out_A_sin~6_combout\);

-- Location: FF_X19_Y16_N1
\inst7|data_out_A_sin[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_sin~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_sin\(6));

-- Location: LCCOMB_X19_Y16_N18
\inst7|data_out_A_sin~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_sin~7_combout\ = \inst7|sign_A_sin_rr~q\ $ (!\inst17|altsyncram_component|auto_generated|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sign_A_sin_rr~q\,
	datad => \inst17|altsyncram_component|auto_generated|q_a\(7),
	combout => \inst7|data_out_A_sin~7_combout\);

-- Location: FF_X19_Y16_N19
\inst7|data_out_A_sin[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_sin~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_sin\(7));

-- Location: M9K_X15_Y21_N0
\inst17|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555",
	mem_init2 => X"555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555555555555555555555555555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAA",
	mem_init1 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555555554000000000000000000000000000000000",
	mem_init0 => X"00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555555555555550000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555555555555555555555555555555000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9555555555555555555555555555555555555555500000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./python/raw_sin_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dds_sin:inst17|altsyncram:altsyncram_component|altsyncram_ieu3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	portaaddr => \inst17|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst17|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y16_N28
\inst7|data_out_A_sin~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_sin~8_combout\ = \inst7|sign_A_sin_rr~q\ $ (!\inst17|altsyncram_component|auto_generated|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sign_A_sin_rr~q\,
	datad => \inst17|altsyncram_component|auto_generated|q_a\(8),
	combout => \inst7|data_out_A_sin~8_combout\);

-- Location: FF_X19_Y16_N29
\inst7|data_out_A_sin[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_sin~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_sin\(8));

-- Location: LCCOMB_X19_Y16_N14
\inst7|data_out_A_sin~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_sin~9_combout\ = \inst7|sign_A_sin_rr~q\ $ (!\inst17|altsyncram_component|auto_generated|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sign_A_sin_rr~q\,
	datad => \inst17|altsyncram_component|auto_generated|q_a\(9),
	combout => \inst7|data_out_A_sin~9_combout\);

-- Location: FF_X19_Y16_N15
\inst7|data_out_A_sin[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_sin~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_sin\(9));

-- Location: M9K_X27_Y17_N0
\inst17|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init1 => X"55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA955555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./python/raw_sin_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dds_sin:inst17|altsyncram:altsyncram_component|altsyncram_ieu3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	portaaddr => \inst17|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst17|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y16_N24
\inst7|data_out_A_sin~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_sin~10_combout\ = \inst7|sign_A_sin_rr~q\ $ (!\inst17|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sign_A_sin_rr~q\,
	datad => \inst17|altsyncram_component|auto_generated|q_a\(10),
	combout => \inst7|data_out_A_sin~10_combout\);

-- Location: FF_X19_Y16_N25
\inst7|data_out_A_sin[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_sin~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_sin\(10));

-- Location: LCCOMB_X19_Y16_N26
\inst7|data_out_A_sin~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_sin~11_combout\ = \inst7|sign_A_sin_rr~q\ $ (!\inst17|altsyncram_component|auto_generated|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sign_A_sin_rr~q\,
	datad => \inst17|altsyncram_component|auto_generated|q_a\(11),
	combout => \inst7|data_out_A_sin~11_combout\);

-- Location: FF_X19_Y16_N27
\inst7|data_out_A_sin[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_sin~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_sin\(11));

-- Location: M9K_X27_Y20_N0
\inst17|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init2 => X"55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init1 => X"55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./python/raw_sin_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dds_sin:inst17|altsyncram:altsyncram_component|altsyncram_ieu3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	portaaddr => \inst17|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst17|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y16_N20
\inst7|data_out_A_sin~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_sin~12_combout\ = \inst17|altsyncram_component|auto_generated|q_a\(12) $ (!\inst7|sign_A_sin_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst17|altsyncram_component|auto_generated|q_a\(12),
	datad => \inst7|sign_A_sin_rr~q\,
	combout => \inst7|data_out_A_sin~12_combout\);

-- Location: FF_X19_Y16_N21
\inst7|data_out_A_sin[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_sin~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_sin\(12));

-- Location: LCCOMB_X19_Y16_N30
\inst7|data_out_A_sin[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_sin[13]~feeder_combout\ = \inst7|sign_A_sin_rr~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sign_A_sin_rr~q\,
	combout => \inst7|data_out_A_sin[13]~feeder_combout\);

-- Location: FF_X19_Y16_N31
\inst7|data_out_A_sin[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_sin[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_sin\(13));

-- Location: DSPMULT_X20_Y16_N0
\inst10|inst5|lpm_mult_component|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \inst3|A_clk~clkctrl_outclk\,
	aclr => GND,
	ena => \inst10|inst4|data_out[0]~0_combout\,
	dataa => \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst10|inst5|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y16_N2
\inst10|inst5|lpm_mult_component|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst10|inst5|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: FF_X19_Y16_N17
\inst10|inst3|Q_prod[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(25));

-- Location: LCCOMB_X19_Y16_N16
\inst10|inst3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~0_combout\ = \inst10|inst3|Q_prod\(25) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PTTn~input_o\,
	datab => \inst12|tx~q\,
	datac => \inst10|inst3|Q_prod\(25),
	combout => \inst10|inst3|Add0~0_combout\);

-- Location: LCCOMB_X18_Y17_N14
\inst3|B_clk~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|B_clk~feeder_combout\ = \inst3|p0:sel~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|p0:sel~q\,
	combout => \inst3|B_clk~feeder_combout\);

-- Location: FF_X18_Y17_N15
\inst3|B_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|B_clk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|B_clk~q\);

-- Location: CLKCTRL_G7
\inst3|B_clk~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst3|B_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst3|B_clk~clkctrl_outclk\);

-- Location: LCCOMB_X16_Y19_N8
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X24_Y15_N6
\inst7|regIFLO[0]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[0]~72_combout\ = \inst7|regIFLO\(0) $ (((\PTTn~input_o\ & !\inst12|tx~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PTTn~input_o\,
	datab => \inst12|tx~q\,
	datac => \inst7|regIFLO\(0),
	combout => \inst7|regIFLO[0]~72_combout\);

-- Location: FF_X24_Y15_N7
\inst7|regIFLO[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[0]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(0));

-- Location: LCCOMB_X24_Y15_N8
\inst7|regIFLO[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[1]~24_combout\ = (\inst7|regIFLO\(0) & (\inst7|regIFLO\(1) $ (VCC))) # (!\inst7|regIFLO\(0) & (\inst7|regIFLO\(1) & VCC))
-- \inst7|regIFLO[1]~25\ = CARRY((\inst7|regIFLO\(0) & \inst7|regIFLO\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(0),
	datab => \inst7|regIFLO\(1),
	datad => VCC,
	combout => \inst7|regIFLO[1]~24_combout\,
	cout => \inst7|regIFLO[1]~25\);

-- Location: FF_X24_Y15_N9
\inst7|regIFLO[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[1]~24_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(1));

-- Location: LCCOMB_X24_Y15_N10
\inst7|regIFLO[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[2]~26_combout\ = (\inst7|regIFLO\(2) & (\inst7|regIFLO[1]~25\ & VCC)) # (!\inst7|regIFLO\(2) & (!\inst7|regIFLO[1]~25\))
-- \inst7|regIFLO[2]~27\ = CARRY((!\inst7|regIFLO\(2) & !\inst7|regIFLO[1]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(2),
	datad => VCC,
	cin => \inst7|regIFLO[1]~25\,
	combout => \inst7|regIFLO[2]~26_combout\,
	cout => \inst7|regIFLO[2]~27\);

-- Location: FF_X24_Y15_N11
\inst7|regIFLO[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[2]~26_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(2));

-- Location: LCCOMB_X24_Y15_N12
\inst7|regIFLO[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[3]~28_combout\ = (\inst7|regIFLO\(3) & (\inst7|regIFLO[2]~27\ $ (GND))) # (!\inst7|regIFLO\(3) & (!\inst7|regIFLO[2]~27\ & VCC))
-- \inst7|regIFLO[3]~29\ = CARRY((\inst7|regIFLO\(3) & !\inst7|regIFLO[2]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(3),
	datad => VCC,
	cin => \inst7|regIFLO[2]~27\,
	combout => \inst7|regIFLO[3]~28_combout\,
	cout => \inst7|regIFLO[3]~29\);

-- Location: FF_X24_Y15_N13
\inst7|regIFLO[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[3]~28_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(3));

-- Location: LCCOMB_X24_Y15_N14
\inst7|regIFLO[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[4]~30_combout\ = (\inst7|regIFLO\(4) & (\inst7|regIFLO[3]~29\ & VCC)) # (!\inst7|regIFLO\(4) & (!\inst7|regIFLO[3]~29\))
-- \inst7|regIFLO[4]~31\ = CARRY((!\inst7|regIFLO\(4) & !\inst7|regIFLO[3]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(4),
	datad => VCC,
	cin => \inst7|regIFLO[3]~29\,
	combout => \inst7|regIFLO[4]~30_combout\,
	cout => \inst7|regIFLO[4]~31\);

-- Location: FF_X24_Y15_N15
\inst7|regIFLO[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[4]~30_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(4));

-- Location: LCCOMB_X24_Y15_N16
\inst7|regIFLO[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[5]~32_combout\ = (\inst7|regIFLO\(5) & (\inst7|regIFLO[4]~31\ $ (GND))) # (!\inst7|regIFLO\(5) & (!\inst7|regIFLO[4]~31\ & VCC))
-- \inst7|regIFLO[5]~33\ = CARRY((\inst7|regIFLO\(5) & !\inst7|regIFLO[4]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(5),
	datad => VCC,
	cin => \inst7|regIFLO[4]~31\,
	combout => \inst7|regIFLO[5]~32_combout\,
	cout => \inst7|regIFLO[5]~33\);

-- Location: FF_X24_Y15_N17
\inst7|regIFLO[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[5]~32_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(5));

-- Location: LCCOMB_X24_Y15_N18
\inst7|regIFLO[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[6]~34_combout\ = (\inst7|regIFLO\(6) & (\inst7|regIFLO[5]~33\ & VCC)) # (!\inst7|regIFLO\(6) & (!\inst7|regIFLO[5]~33\))
-- \inst7|regIFLO[6]~35\ = CARRY((!\inst7|regIFLO\(6) & !\inst7|regIFLO[5]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(6),
	datad => VCC,
	cin => \inst7|regIFLO[5]~33\,
	combout => \inst7|regIFLO[6]~34_combout\,
	cout => \inst7|regIFLO[6]~35\);

-- Location: FF_X24_Y15_N19
\inst7|regIFLO[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[6]~34_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(6));

-- Location: LCCOMB_X24_Y15_N20
\inst7|regIFLO[7]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[7]~36_combout\ = (\inst7|regIFLO\(7) & (\inst7|regIFLO[6]~35\ $ (GND))) # (!\inst7|regIFLO\(7) & (!\inst7|regIFLO[6]~35\ & VCC))
-- \inst7|regIFLO[7]~37\ = CARRY((\inst7|regIFLO\(7) & !\inst7|regIFLO[6]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(7),
	datad => VCC,
	cin => \inst7|regIFLO[6]~35\,
	combout => \inst7|regIFLO[7]~36_combout\,
	cout => \inst7|regIFLO[7]~37\);

-- Location: FF_X24_Y15_N21
\inst7|regIFLO[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[7]~36_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(7));

-- Location: LCCOMB_X24_Y15_N22
\inst7|regIFLO[8]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[8]~38_combout\ = (\inst7|regIFLO\(8) & (\inst7|regIFLO[7]~37\ & VCC)) # (!\inst7|regIFLO\(8) & (!\inst7|regIFLO[7]~37\))
-- \inst7|regIFLO[8]~39\ = CARRY((!\inst7|regIFLO\(8) & !\inst7|regIFLO[7]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(8),
	datad => VCC,
	cin => \inst7|regIFLO[7]~37\,
	combout => \inst7|regIFLO[8]~38_combout\,
	cout => \inst7|regIFLO[8]~39\);

-- Location: FF_X24_Y15_N23
\inst7|regIFLO[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[8]~38_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(8));

-- Location: LCCOMB_X24_Y15_N24
\inst7|regIFLO[9]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[9]~40_combout\ = (\inst7|regIFLO\(9) & (\inst7|regIFLO[8]~39\ $ (GND))) # (!\inst7|regIFLO\(9) & (!\inst7|regIFLO[8]~39\ & VCC))
-- \inst7|regIFLO[9]~41\ = CARRY((\inst7|regIFLO\(9) & !\inst7|regIFLO[8]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(9),
	datad => VCC,
	cin => \inst7|regIFLO[8]~39\,
	combout => \inst7|regIFLO[9]~40_combout\,
	cout => \inst7|regIFLO[9]~41\);

-- Location: FF_X24_Y15_N25
\inst7|regIFLO[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[9]~40_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(9));

-- Location: LCCOMB_X24_Y15_N26
\inst7|regIFLO[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[10]~42_combout\ = (\inst7|regIFLO\(10) & (\inst7|regIFLO[9]~41\ & VCC)) # (!\inst7|regIFLO\(10) & (!\inst7|regIFLO[9]~41\))
-- \inst7|regIFLO[10]~43\ = CARRY((!\inst7|regIFLO\(10) & !\inst7|regIFLO[9]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(10),
	datad => VCC,
	cin => \inst7|regIFLO[9]~41\,
	combout => \inst7|regIFLO[10]~42_combout\,
	cout => \inst7|regIFLO[10]~43\);

-- Location: FF_X24_Y15_N27
\inst7|regIFLO[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[10]~42_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(10));

-- Location: LCCOMB_X24_Y15_N28
\inst7|regIFLO[11]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[11]~44_combout\ = (\inst7|regIFLO\(11) & (\inst7|regIFLO[10]~43\ $ (GND))) # (!\inst7|regIFLO\(11) & (!\inst7|regIFLO[10]~43\ & VCC))
-- \inst7|regIFLO[11]~45\ = CARRY((\inst7|regIFLO\(11) & !\inst7|regIFLO[10]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(11),
	datad => VCC,
	cin => \inst7|regIFLO[10]~43\,
	combout => \inst7|regIFLO[11]~44_combout\,
	cout => \inst7|regIFLO[11]~45\);

-- Location: FF_X24_Y15_N29
\inst7|regIFLO[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[11]~44_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(11));

-- Location: LCCOMB_X24_Y15_N30
\inst7|regIFLO[12]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[12]~46_combout\ = (\inst7|regIFLO\(12) & (\inst7|regIFLO[11]~45\ & VCC)) # (!\inst7|regIFLO\(12) & (!\inst7|regIFLO[11]~45\))
-- \inst7|regIFLO[12]~47\ = CARRY((!\inst7|regIFLO\(12) & !\inst7|regIFLO[11]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(12),
	datad => VCC,
	cin => \inst7|regIFLO[11]~45\,
	combout => \inst7|regIFLO[12]~46_combout\,
	cout => \inst7|regIFLO[12]~47\);

-- Location: FF_X24_Y15_N31
\inst7|regIFLO[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[12]~46_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(12));

-- Location: LCCOMB_X24_Y14_N0
\inst7|regIFLO[13]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[13]~48_combout\ = (\inst7|regIFLO\(13) & (\inst7|regIFLO[12]~47\ $ (GND))) # (!\inst7|regIFLO\(13) & (!\inst7|regIFLO[12]~47\ & VCC))
-- \inst7|regIFLO[13]~49\ = CARRY((\inst7|regIFLO\(13) & !\inst7|regIFLO[12]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(13),
	datad => VCC,
	cin => \inst7|regIFLO[12]~47\,
	combout => \inst7|regIFLO[13]~48_combout\,
	cout => \inst7|regIFLO[13]~49\);

-- Location: FF_X24_Y14_N1
\inst7|regIFLO[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[13]~48_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(13));

-- Location: LCCOMB_X24_Y14_N2
\inst7|regIFLO[14]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[14]~50_combout\ = (\inst7|regIFLO\(14) & (\inst7|regIFLO[13]~49\ & VCC)) # (!\inst7|regIFLO\(14) & (!\inst7|regIFLO[13]~49\))
-- \inst7|regIFLO[14]~51\ = CARRY((!\inst7|regIFLO\(14) & !\inst7|regIFLO[13]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(14),
	datad => VCC,
	cin => \inst7|regIFLO[13]~49\,
	combout => \inst7|regIFLO[14]~50_combout\,
	cout => \inst7|regIFLO[14]~51\);

-- Location: FF_X24_Y14_N3
\inst7|regIFLO[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[14]~50_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(14));

-- Location: LCCOMB_X24_Y14_N4
\inst7|regIFLO[15]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[15]~52_combout\ = (\inst7|regIFLO\(15) & (\inst7|regIFLO[14]~51\ $ (GND))) # (!\inst7|regIFLO\(15) & (!\inst7|regIFLO[14]~51\ & VCC))
-- \inst7|regIFLO[15]~53\ = CARRY((\inst7|regIFLO\(15) & !\inst7|regIFLO[14]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(15),
	datad => VCC,
	cin => \inst7|regIFLO[14]~51\,
	combout => \inst7|regIFLO[15]~52_combout\,
	cout => \inst7|regIFLO[15]~53\);

-- Location: FF_X24_Y14_N5
\inst7|regIFLO[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[15]~52_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(15));

-- Location: LCCOMB_X24_Y14_N6
\inst7|regIFLO[16]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[16]~54_combout\ = (\inst7|regIFLO\(16) & (\inst7|regIFLO[15]~53\ & VCC)) # (!\inst7|regIFLO\(16) & (!\inst7|regIFLO[15]~53\))
-- \inst7|regIFLO[16]~55\ = CARRY((!\inst7|regIFLO\(16) & !\inst7|regIFLO[15]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(16),
	datad => VCC,
	cin => \inst7|regIFLO[15]~53\,
	combout => \inst7|regIFLO[16]~54_combout\,
	cout => \inst7|regIFLO[16]~55\);

-- Location: FF_X24_Y14_N7
\inst7|regIFLO[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[16]~54_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(16));

-- Location: LCCOMB_X24_Y14_N8
\inst7|regIFLO[17]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[17]~56_combout\ = (\inst7|regIFLO\(17) & ((GND) # (!\inst7|regIFLO[16]~55\))) # (!\inst7|regIFLO\(17) & (\inst7|regIFLO[16]~55\ $ (GND)))
-- \inst7|regIFLO[17]~57\ = CARRY((\inst7|regIFLO\(17)) # (!\inst7|regIFLO[16]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(17),
	datad => VCC,
	cin => \inst7|regIFLO[16]~55\,
	combout => \inst7|regIFLO[17]~56_combout\,
	cout => \inst7|regIFLO[17]~57\);

-- Location: FF_X24_Y14_N9
\inst7|regIFLO[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[17]~56_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(17));

-- Location: LCCOMB_X24_Y14_N10
\inst7|regIFLO[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[18]~58_combout\ = (\inst7|regIFLO\(18) & (\inst7|regIFLO[17]~57\ & VCC)) # (!\inst7|regIFLO\(18) & (!\inst7|regIFLO[17]~57\))
-- \inst7|regIFLO[18]~59\ = CARRY((!\inst7|regIFLO\(18) & !\inst7|regIFLO[17]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(18),
	datad => VCC,
	cin => \inst7|regIFLO[17]~57\,
	combout => \inst7|regIFLO[18]~58_combout\,
	cout => \inst7|regIFLO[18]~59\);

-- Location: FF_X24_Y14_N11
\inst7|regIFLO[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[18]~58_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(18));

-- Location: LCCOMB_X24_Y14_N12
\inst7|regIFLO[19]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[19]~60_combout\ = (\inst7|regIFLO\(19) & ((GND) # (!\inst7|regIFLO[18]~59\))) # (!\inst7|regIFLO\(19) & (\inst7|regIFLO[18]~59\ $ (GND)))
-- \inst7|regIFLO[19]~61\ = CARRY((\inst7|regIFLO\(19)) # (!\inst7|regIFLO[18]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(19),
	datad => VCC,
	cin => \inst7|regIFLO[18]~59\,
	combout => \inst7|regIFLO[19]~60_combout\,
	cout => \inst7|regIFLO[19]~61\);

-- Location: FF_X24_Y14_N13
\inst7|regIFLO[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[19]~60_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(19));

-- Location: LCCOMB_X24_Y14_N14
\inst7|regIFLO[20]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[20]~62_combout\ = (\inst7|regIFLO\(20) & (\inst7|regIFLO[19]~61\ & VCC)) # (!\inst7|regIFLO\(20) & (!\inst7|regIFLO[19]~61\))
-- \inst7|regIFLO[20]~63\ = CARRY((!\inst7|regIFLO\(20) & !\inst7|regIFLO[19]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(20),
	datad => VCC,
	cin => \inst7|regIFLO[19]~61\,
	combout => \inst7|regIFLO[20]~62_combout\,
	cout => \inst7|regIFLO[20]~63\);

-- Location: FF_X24_Y14_N15
\inst7|regIFLO[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[20]~62_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(20));

-- Location: LCCOMB_X24_Y14_N16
\inst7|regIFLO[21]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[21]~64_combout\ = (\inst7|regIFLO\(21) & ((GND) # (!\inst7|regIFLO[20]~63\))) # (!\inst7|regIFLO\(21) & (\inst7|regIFLO[20]~63\ $ (GND)))
-- \inst7|regIFLO[21]~65\ = CARRY((\inst7|regIFLO\(21)) # (!\inst7|regIFLO[20]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(21),
	datad => VCC,
	cin => \inst7|regIFLO[20]~63\,
	combout => \inst7|regIFLO[21]~64_combout\,
	cout => \inst7|regIFLO[21]~65\);

-- Location: FF_X24_Y14_N17
\inst7|regIFLO[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[21]~64_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(21));

-- Location: LCCOMB_X24_Y14_N18
\inst7|regIFLO[22]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[22]~66_combout\ = (\inst7|regIFLO\(22) & (!\inst7|regIFLO[21]~65\)) # (!\inst7|regIFLO\(22) & ((\inst7|regIFLO[21]~65\) # (GND)))
-- \inst7|regIFLO[22]~67\ = CARRY((!\inst7|regIFLO[21]~65\) # (!\inst7|regIFLO\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(22),
	datad => VCC,
	cin => \inst7|regIFLO[21]~65\,
	combout => \inst7|regIFLO[22]~66_combout\,
	cout => \inst7|regIFLO[22]~67\);

-- Location: FF_X24_Y14_N19
\inst7|regIFLO[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[22]~66_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(22));

-- Location: LCCOMB_X24_Y14_N20
\inst7|regIFLO[23]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[23]~68_combout\ = (\inst7|regIFLO\(23) & ((GND) # (!\inst7|regIFLO[22]~67\))) # (!\inst7|regIFLO\(23) & (\inst7|regIFLO[22]~67\ $ (GND)))
-- \inst7|regIFLO[23]~69\ = CARRY((\inst7|regIFLO\(23)) # (!\inst7|regIFLO[22]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|regIFLO\(23),
	datad => VCC,
	cin => \inst7|regIFLO[22]~67\,
	combout => \inst7|regIFLO[23]~68_combout\,
	cout => \inst7|regIFLO[23]~69\);

-- Location: FF_X24_Y14_N21
\inst7|regIFLO[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[23]~68_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(23));

-- Location: LCCOMB_X24_Y15_N4
\inst7|ADDR_B[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B[1]~0_combout\ = (\PTTn~input_o\ & ((\inst12|tx~q\ & (\inst7|regRFLO\(23))) # (!\inst12|tx~q\ & ((!\inst7|regIFLO\(23)))))) # (!\PTTn~input_o\ & (((\inst7|regRFLO\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PTTn~input_o\,
	datab => \inst12|tx~q\,
	datac => \inst7|regRFLO\(23),
	datad => \inst7|regIFLO\(23),
	combout => \inst7|ADDR_B[1]~0_combout\);

-- Location: LCCOMB_X24_Y15_N0
\inst7|ADDR_B~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~1_combout\ = \inst7|ADDR_B[1]~0_combout\ $ (((\inst15~combout\ & ((!\inst7|regRFLO\(11)))) # (!\inst15~combout\ & (!\inst7|regIFLO\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ADDR_B[1]~0_combout\,
	datab => \inst7|regIFLO\(11),
	datac => \inst15~combout\,
	datad => \inst7|regRFLO\(11),
	combout => \inst7|ADDR_B~1_combout\);

-- Location: FF_X24_Y15_N1
\inst7|ADDR_B[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(0));

-- Location: LCCOMB_X24_Y15_N2
\inst7|ADDR_B~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~2_combout\ = \inst7|ADDR_B[1]~0_combout\ $ (((\inst15~combout\ & ((!\inst7|regRFLO\(12)))) # (!\inst15~combout\ & (!\inst7|regIFLO\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ADDR_B[1]~0_combout\,
	datab => \inst15~combout\,
	datac => \inst7|regIFLO\(12),
	datad => \inst7|regRFLO\(12),
	combout => \inst7|ADDR_B~2_combout\);

-- Location: FF_X24_Y15_N3
\inst7|ADDR_B[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(1));

-- Location: LCCOMB_X25_Y14_N18
\inst7|ADDR_B~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~3_combout\ = \inst7|ADDR_B[1]~0_combout\ $ (((\inst15~combout\ & ((!\inst7|regRFLO\(13)))) # (!\inst15~combout\ & (!\inst7|regIFLO\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(13),
	datab => \inst15~combout\,
	datac => \inst7|ADDR_B[1]~0_combout\,
	datad => \inst7|regRFLO\(13),
	combout => \inst7|ADDR_B~3_combout\);

-- Location: FF_X25_Y14_N19
\inst7|ADDR_B[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(2));

-- Location: LCCOMB_X25_Y14_N4
\inst7|ADDR_B~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~4_combout\ = \inst7|ADDR_B[1]~0_combout\ $ (((\inst15~combout\ & ((!\inst7|regRFLO\(14)))) # (!\inst15~combout\ & (!\inst7|regIFLO\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(14),
	datab => \inst15~combout\,
	datac => \inst7|ADDR_B[1]~0_combout\,
	datad => \inst7|regRFLO\(14),
	combout => \inst7|ADDR_B~4_combout\);

-- Location: FF_X25_Y14_N5
\inst7|ADDR_B[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(3));

-- Location: LCCOMB_X25_Y14_N6
\inst7|ADDR_B~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~5_combout\ = \inst7|ADDR_B[1]~0_combout\ $ (((\inst15~combout\ & (!\inst7|regRFLO\(15))) # (!\inst15~combout\ & ((!\inst7|regIFLO\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ADDR_B[1]~0_combout\,
	datab => \inst15~combout\,
	datac => \inst7|regRFLO\(15),
	datad => \inst7|regIFLO\(15),
	combout => \inst7|ADDR_B~5_combout\);

-- Location: FF_X25_Y14_N7
\inst7|ADDR_B[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(4));

-- Location: LCCOMB_X24_Y14_N26
\inst7|ADDR_B~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~6_combout\ = \inst7|ADDR_B[1]~0_combout\ $ (((\inst15~combout\ & ((!\inst7|regRFLO\(16)))) # (!\inst15~combout\ & (!\inst7|regIFLO\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(16),
	datab => \inst7|ADDR_B[1]~0_combout\,
	datac => \inst7|regRFLO\(16),
	datad => \inst15~combout\,
	combout => \inst7|ADDR_B~6_combout\);

-- Location: FF_X24_Y14_N27
\inst7|ADDR_B[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(5));

-- Location: LCCOMB_X24_Y14_N28
\inst7|ADDR_B~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~7_combout\ = \inst7|ADDR_B[1]~0_combout\ $ (((\inst15~combout\ & (!\inst7|regRFLO\(17))) # (!\inst15~combout\ & ((!\inst7|regIFLO\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regRFLO\(17),
	datab => \inst7|ADDR_B[1]~0_combout\,
	datac => \inst7|regIFLO\(17),
	datad => \inst15~combout\,
	combout => \inst7|ADDR_B~7_combout\);

-- Location: FF_X24_Y14_N29
\inst7|ADDR_B[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(6));

-- Location: LCCOMB_X25_Y14_N8
\inst7|ADDR_B~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~8_combout\ = \inst7|ADDR_B[1]~0_combout\ $ (((\inst15~combout\ & (!\inst7|regRFLO\(18))) # (!\inst15~combout\ & ((!\inst7|regIFLO\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ADDR_B[1]~0_combout\,
	datab => \inst15~combout\,
	datac => \inst7|regRFLO\(18),
	datad => \inst7|regIFLO\(18),
	combout => \inst7|ADDR_B~8_combout\);

-- Location: FF_X25_Y14_N9
\inst7|ADDR_B[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(7));

-- Location: LCCOMB_X24_Y14_N30
\inst7|ADDR_B~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~9_combout\ = \inst7|ADDR_B[1]~0_combout\ $ (((\inst15~combout\ & ((!\inst7|regRFLO\(19)))) # (!\inst15~combout\ & (!\inst7|regIFLO\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(19),
	datab => \inst7|ADDR_B[1]~0_combout\,
	datac => \inst7|regRFLO\(19),
	datad => \inst15~combout\,
	combout => \inst7|ADDR_B~9_combout\);

-- Location: FF_X24_Y14_N31
\inst7|ADDR_B[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(8));

-- Location: LCCOMB_X25_Y14_N26
\inst7|ADDR_B~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~10_combout\ = \inst7|ADDR_B[1]~0_combout\ $ (((\inst15~combout\ & ((!\inst7|regRFLO\(20)))) # (!\inst15~combout\ & (!\inst7|regIFLO\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(20),
	datab => \inst15~combout\,
	datac => \inst7|ADDR_B[1]~0_combout\,
	datad => \inst7|regRFLO\(20),
	combout => \inst7|ADDR_B~10_combout\);

-- Location: FF_X25_Y14_N27
\inst7|ADDR_B[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(9));

-- Location: LCCOMB_X25_Y14_N12
\inst7|ADDR_B~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~11_combout\ = \inst7|ADDR_B[1]~0_combout\ $ (((\inst15~combout\ & (!\inst7|regRFLO\(21))) # (!\inst15~combout\ & ((!\inst7|regIFLO\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ADDR_B[1]~0_combout\,
	datab => \inst15~combout\,
	datac => \inst7|regRFLO\(21),
	datad => \inst7|regIFLO\(21),
	combout => \inst7|ADDR_B~11_combout\);

-- Location: FF_X25_Y14_N13
\inst7|ADDR_B[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(10));

-- Location: LCCOMB_X25_Y14_N22
\inst7|ADDR_B~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|ADDR_B~12_combout\ = \inst7|ADDR_B[1]~0_combout\ $ (((\inst15~combout\ & ((!\inst7|regRFLO\(22)))) # (!\inst15~combout\ & (!\inst7|regIFLO\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|ADDR_B[1]~0_combout\,
	datab => \inst7|regIFLO\(22),
	datac => \inst15~combout\,
	datad => \inst7|regRFLO\(22),
	combout => \inst7|ADDR_B~12_combout\);

-- Location: FF_X25_Y14_N23
\inst7|ADDR_B[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|ADDR_B~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|ADDR_B\(11));

-- Location: M9K_X27_Y15_N0
\inst|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"45111444511144451114444111044411104441110444111144451114445111444411104441111444511104441110444511104441111444511104445111044451110444511104445111044451111444411110444511114444511114444511114444511110444451111444441111104444511111444445111114444441111114444441111110444444111111144444445111111104444444411111111144444444445111111111110444444444444441111111111111111111111104444444444444444444444444444444444444451111111111111111111110444444444444451111111111444444444111111110444444511111104444451111104444411111",
	mem_init2 => X"44444111114444511114444111144441111444511104441110444111444511044511044511044511044111445114441104411044110441144511441104511441104510451144114411441144104510451041144104514410451441045145104104114514514510410410410410410410514514514104105145141041451410514504145041450414105141050414105041410505141410505041414145050505050414141414141414141414141405050505054141415050501414050501415050141505414050140501405014054150540501501405405415015015015015015015015015405405501540540150055015401500550055005500550015401550",
	mem_init1 => X"05540155001550015500055400155400155400155500015550001555400005555400001555540000005555555000000000555555555555550000000000000000000000015555555555555500000000155555540000015555500001555500005555000155500015540015540015540055400554005540055001540155005500550054015401500540150054055015015405405405405405415015014054150140501505415054140501415050141405050141414050505050505050505050505050505041414145050414145051410504145041450414504105145141041041451451451451441041041145104104510411441145104510441144110451144511",
	mem_init0 => X"44511445110441114441110444111044411114444511110444441111110444444451111111111111044444444444444444111111111111114444444411111104444411111444411110444111044411144411144411044111441104411045104411441144114410451041145104104514514514510414514514514104105145041450414504145051414505141410505051414141414141414141414141414050505014140505414050541505415054150540501501405405405405405405405401501540550154055005500550055005540155005540055400555001554001555000155500005555000015555400000155555550000000000155555555555555",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./python/raw_cos_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ddsmem:inst|altsyncram:altsyncram_component|altsyncram_44u3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 13,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	clk1 => \inst3|B_clk~clkctrl_outclk\,
	portadatain => \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y18_N26
\inst7|data_out_A_cos~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_cos~12_combout\ = \inst|altsyncram_component|auto_generated|q_a\(0) $ (!\inst7|sign_A_cos_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|altsyncram_component|auto_generated|q_a\(0),
	datad => \inst7|sign_A_cos_rr~q\,
	combout => \inst7|data_out_A_cos~12_combout\);

-- Location: FF_X19_Y18_N27
\inst7|data_out_A_cos[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_cos~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_cos\(0));

-- Location: M9K_X15_Y17_N0
\inst|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"721CB72D8B61D8721CB72D8B61D8721CB72D8B61D8721CB62D8761C872DCB62D8761C872DCB61D8721CB72D8B61D872DCB62D8761CB72D8B61D872DCB62D8721CB72D8761C872D8B61D872DCB61D8721CB62D8721CB62D8721CB62D8721CB62D8721CB62D872DCB61D872DCB61C872D8761CB62D872DCB61C872D8761CB61D872D8B61CB62D872D8B61CB61D872D8721CB61CB72D872D8761CB61CB62D872D872D8B61CB61CB61D872D872D872D8761CB61CB61CB61CB61CB61C872D872D872D872D872D872D872D872D872D872CB61CB61CB61CB61CB61CB6D872D872D872DB61CB61CB61872D872D861CB61CB6D872D861CB61CB2D872CB61CB6D872DB61CB",
	mem_init2 => X"2D872CB61C72D861CB6D872CB61872DB61C72DB61CB2D861CB2D861C72DB61C72CB61871CB6D861CB2DB61871CB2D861C72CB6D861C72CB2DB61871CB2CB6D861C71CB2CB6D861871C72CB2DB6DB61861C71C72CB2CB2DB6DB6D861861861C71C71C71C71C71CB2CB2CB2CB2CB2CB2CB1C71C71C71C71C6186186186DB6DB6CB2CB2C71C7186186DB6CB2CB1C71861B6DB2CB1C6186DB6CB1C7186DB2CB1C61B6CB2C7186DB2C7186DB2C7186DB2C61B6CB1C6DB2C71B6CB1C6DB2C61B6C71B6CB186CB186DB1C6DB1C6DB1C6DB186CB186CB1B6C71B2C6DB1C6CB1B6C61B1C6CB1B6C61B186C71B1C6C71B2C6CB1B1C6C71B1C6C61B1B6C6CB1B1C6C6DB1B1C",
	mem_init1 => X"6C6DB1B1C6C6CB1B1B6C6C6DB1B1B2C6C6C71B1B1B6C6C6C61B1B1B186C6C6C6C71B1B1B1B186C6C6C6C6C6C61B1B1B1B1B1B1B1B1B1B1B1C6C6C6C6C6C6C6C6C6C6C6C5B1B1B1B1B1B1B1B1B1B1B1AC6C6C6C6C6C6F1B1B1B1B1AC6C6C6C6B1B1B1B06C6C6C5B1B1B06C6C6F1B1B16C6C6B1B1BC6C6C1B1B06C6F1B1BC6C6B1B16C6F1B1AC6C1B1AC6C1B16C6F1B06C6B1BC6C1B16C6B1AC6F1B06C1B06C5B16C5B16C5B16C5B16C5B06C1B06F1BC6B1AC5B06C1BC6B16C1BC6B16C1BC6B16C1BC6B16F1AC5BC6B16F1AC1BC5B06B16F16C1AC1BC5BC6B06B06B06F16F16F16F16F16F16F16F16F16F06B06B06BC5BC5AC1AF16F16B06BC5AC1AF16B05BC1AF",
	mem_init0 => X"16B05BC1AF16B05AC16F05BC16F05BC16F05AC16BC5AF06BC16B05AF05BC16BC16B05AF05AF05AF06BC16BC16BC16BC16BF05AF05AF05AF016BC16BC05AF05ABC16BF05AFC16BF05AFC16AF056BC05ABC15AFC16AF016AF016AF016AF015AFC15ABC056BF016AFC05ABF015AFC056AFC056AFC05ABFC056AFC056AFC055ABF0156AFC015ABFC055ABFC055ABFC055AAFF0156ABFC0156ABFC0156ABFC0156AAFF00556ABFF00156AAFFC00556AAFFC00556AAFFF001556AABFFC001556AABFFC0005556AAAFFFC0005555AAAAFFFF000015555AAAABFFFFC00000555556AAAAAAFFFFFFF000000005555555556AAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./python/raw_cos_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ddsmem:inst|altsyncram:altsyncram_component|altsyncram_44u3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 13,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	clk1 => \inst3|B_clk~clkctrl_outclk\,
	portadatain => \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portbdatain => \inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\,
	portaaddr => \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \inst|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\,
	portbdataout => \inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y18_N8
\inst7|data_out_A_cos~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_cos~11_combout\ = \inst|altsyncram_component|auto_generated|q_a\(1) $ (!\inst7|sign_A_cos_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_a\(1),
	datad => \inst7|sign_A_cos_rr~q\,
	combout => \inst7|data_out_A_cos~11_combout\);

-- Location: FF_X19_Y18_N9
\inst7|data_out_A_cos[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_cos~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_cos\(1));

-- Location: LCCOMB_X19_Y18_N22
\inst7|data_out_A_cos~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_cos~10_combout\ = \inst|altsyncram_component|auto_generated|q_a\(2) $ (!\inst7|sign_A_cos_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst7|sign_A_cos_rr~q\,
	combout => \inst7|data_out_A_cos~10_combout\);

-- Location: FF_X19_Y18_N23
\inst7|data_out_A_cos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_cos~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_cos\(2));

-- Location: M9K_X15_Y18_N0
\inst|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"05ABF056BF056BF056AF016AF016AF015AFC15AFC15AFC05ABC05ABC056BF056BF056BF016AF016AF015AFC15AFC15ABC05ABC05ABF056BF056BF016AF016AF015AFC15AFC15ABC05ABC056BF056BF056AF016AF015AFC15AFC05ABC05ABF056BF056AF016AFC15AFC15ABC05ABC056BF056AF016AFC15AFC15ABC05ABF056BF016AF015AFC15ABC05ABF056BF016AF015AFC05ABC056BF056AF015AFC15ABC056BF056AF015AFC15ABC056BF016AF015AFC05ABF056AF015AFC15ABC056BF016AFC15ABC056BF016AFC15ABC056AF015AFC05ABF056AF015ABC056BF016AFC05ABF056AF015ABC056BF015AFC056BF016AFC05ABF016AFC05ABF016AFC05ABF",
	mem_init2 => X"016AFC05ABF016AFC056BF015AFC056AF015ABF056AFC15ABF016AFC056AF015ABF056AFC056BF015ABF056AFC056BF015ABF016AFC056AFC05ABF015ABF016AFC056AFC056BF015ABF015ABF015AFC056AFC056AFC056AFC056BF015ABF015ABF015ABF015ABF015ABF015ABF015ABF015ABF015ABF015ABF015ABFC056AFC056AFC056AFC056ABF015ABF015ABF0056AFC056AFC015ABF015ABFC056AFC055ABF015ABFC056AFC015ABF0156AFC055ABF0156AFC055ABF0156AFC055ABF0056AFC015ABFC056ABF0156AFC015ABFC056ABF0056AFF0156AFC015AAFC055ABFC055ABF0056ABF0056ABF0056ABF0056ABF0056ABF0055ABFC055ABFC015AAFC",
	mem_init1 => X"0156AFF0156ABF0055ABFC015AAFF0156ABF0055AAFC0156AFF0055ABFC0156ABF0055AAFF0156ABFC0156ABF0055AAFF0055AAFF0055AAFC0156ABFC0156ABFC0156ABFF0055AAFF0055AAFF0055AABFC0156ABFC0055AAFF00556ABFC0155AAFF00556ABFC0055AAFFC0155AAFF00156AAFF00156ABFF00556AAFF00156AAFF00155AAFFC0155AABFC00556AAFF00155AABFC00556AAFFC0055AABFF00155AABFF00155AABFF00155AABFF000556AAFFC00556AABFF001556AAFFC00155AABFFC00555AABFFC00555AABFFC00555AAAFFC001556AABFF000555AAAFFF000555AAAFFF000555AAAFFF000555AAABFFC001555AAAFFF0001556AAAFFF0001555",
	mem_init0 => X"AAAFFFC000555AAABFFF0001555AAABFFF00015556AAAFFFC0005555AAABFFFC0005555AAAAFFFF00015556AAABFFFC00005555AAAAFFFF000015556AAAAFFFFC000055556AAAAFFFFC000055556AAAABFFFFC000055555AAAAAFFFFF00000155556AAAAAFFFFFC00000555556AAAAABFFFFFC000001555556AAAAABFFFFFF00000015555556AAAAAABFFFFFFC000000055555556AAAAAAABFFFFFFFC00000000555555555AAAAAAAAABFFFFFFFFFC0000000000555555555556AAAAAAAAAAABFFFFFFFFFFFFFC0000000000000005555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./python/raw_cos_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ddsmem:inst|altsyncram:altsyncram_component|altsyncram_44u3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 13,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	clk1 => \inst3|B_clk~clkctrl_outclk\,
	portadatain => \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portbdatain => \inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\,
	portaaddr => \inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \inst|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\,
	portbdataout => \inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y18_N20
\inst7|data_out_A_cos~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_cos~9_combout\ = \inst|altsyncram_component|auto_generated|q_a\(3) $ (!\inst7|sign_A_cos_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|altsyncram_component|auto_generated|q_a\(3),
	datad => \inst7|sign_A_cos_rr~q\,
	combout => \inst7|data_out_A_cos~9_combout\);

-- Location: FF_X19_Y18_N21
\inst7|data_out_A_cos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_cos~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_cos\(3));

-- Location: LCCOMB_X19_Y18_N18
\inst7|data_out_A_cos~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_cos~8_combout\ = \inst|altsyncram_component|auto_generated|q_a\(4) $ (!\inst7|sign_A_cos_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|altsyncram_component|auto_generated|q_a\(4),
	datad => \inst7|sign_A_cos_rr~q\,
	combout => \inst7|data_out_A_cos~8_combout\);

-- Location: FF_X19_Y18_N19
\inst7|data_out_A_cos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_cos~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_cos\(4));

-- Location: M9K_X27_Y19_N0
\inst|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000055555AAAAAFFFFF0000055555AAAAABFFFFC0000155556AAAABFFFFF0000055555AAAAAFFFFF00000155556AAAABFFFFC0000055555AAAAAFFFFF00000555556AAAABFFFFC0000155555AAAAAFFFFF00000555556AAAABFFFFC0000055555AAAAAFFFFFC0000155556AAAABFFFFF00000555556AAAABFFFFC0000055555AAAAAFFFFFC0000155555AAAAAFFFFF00000155556AAAAAFFFFF00000155556AAAAAFFFFF00000155556AAAAAFFFFF00000155555AAAAAFFFFFC0000155555AAAAABFFFFC00000555556AAAABFFFFF00000155555AAAAAFFFFFC00000555556AAAAAFFFFF00000155555AAAAABFFFFF00000155555AAAAABFFFFF00000155555",
	mem_init2 => X"AAAAABFFFFF00000155555AAAAABFFFFF000000555556AAAAAFFFFFC00000555555AAAAABFFFFF000000555556AAAAAFFFFFF000001555556AAAAAFFFFFF000001555556AAAAAFFFFFF000000555556AAAAABFFFFFC00000155555AAAAAAFFFFFF000000555555AAAAAAFFFFFF000000555555AAAAAAFFFFFF0000001555556AAAAABFFFFFC000000555555AAAAAAFFFFFFC000001555555AAAAAABFFFFFC0000005555556AAAAABFFFFFF0000001555555AAAAAABFFFFFF0000001555555AAAAAABFFFFFFC0000005555556AAAAAABFFFFFF00000005555556AAAAAABFFFFFFC0000005555555AAAAAAAFFFFFFF00000005555555AAAAAAABFFFFFFC0000001",
	mem_init1 => X"5555555AAAAAAAFFFFFFFC00000005555555AAAAAAABFFFFFFF000000015555555AAAAAAAAFFFFFFFC000000055555555AAAAAAAAFFFFFFFC0000000155555556AAAAAAAAFFFFFFFF00000000555555556AAAAAAABFFFFFFFF00000000155555555AAAAAAAABFFFFFFFFC00000000555555555AAAAAAAAAFFFFFFFFF0000000005555555556AAAAAAAABFFFFFFFFF00000000015555555556AAAAAAAAAFFFFFFFFFF00000000005555555555AAAAAAAAAABFFFFFFFFFF0000000000155555555556AAAAAAAAAABFFFFFFFFFFC0000000000155555555555AAAAAAAAAAAAFFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAFFFFFFFFFFFFF0000000",
	mem_init0 => X"00000015555555555555AAAAAAAAAAAAAAFFFFFFFFFFFFFFC000000000000001555555555555555AAAAAAAAAAAAAAABFFFFFFFFFFFFFFFF000000000000000001555555555555555556AAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFF000000000000000000000155555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000015555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./python/raw_cos_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ddsmem:inst|altsyncram:altsyncram_component|altsyncram_44u3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 13,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	clk1 => \inst3|B_clk~clkctrl_outclk\,
	portadatain => \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portbdatain => \inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\,
	portaaddr => \inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \inst|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\,
	portbdataout => \inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y18_N16
\inst7|data_out_A_cos~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_cos~7_combout\ = \inst|altsyncram_component|auto_generated|q_a\(5) $ (!\inst7|sign_A_cos_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_a\(5),
	datad => \inst7|sign_A_cos_rr~q\,
	combout => \inst7|data_out_A_cos~7_combout\);

-- Location: FF_X19_Y18_N17
\inst7|data_out_A_cos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_cos~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_cos\(5));

-- Location: LCCOMB_X19_Y18_N14
\inst7|data_out_A_cos~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_cos~6_combout\ = \inst|altsyncram_component|auto_generated|q_a\(6) $ (!\inst7|sign_A_cos_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_a\(6),
	datad => \inst7|sign_A_cos_rr~q\,
	combout => \inst7|data_out_A_cos~6_combout\);

-- Location: FF_X19_Y18_N15
\inst7|data_out_A_cos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_cos~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_cos\(6));

-- Location: M9K_X27_Y18_N0
\inst|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000555555555555555555556AAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFF00000000000000000000155555555555555555555AAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFF000000000000000000001555555555555555555556AAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFC00000000000000000000155555555555555555555AAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFF0000000000000000000005555555555555555555556AAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFF0000000000000000000001555555555555555555555AAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFF00000000000",
	mem_init2 => X"000000000005555555555555555555555AAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000055555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000015555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000155555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000015555555",
	mem_init1 => X"5555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000155555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000005555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000055555555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./python/raw_cos_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ddsmem:inst|altsyncram:altsyncram_component|altsyncram_44u3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 13,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	clk1 => \inst3|B_clk~clkctrl_outclk\,
	portadatain => \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portbdatain => \inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\,
	portaaddr => \inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \inst|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\,
	portbdataout => \inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y18_N28
\inst7|data_out_A_cos~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_cos~5_combout\ = \inst|altsyncram_component|auto_generated|q_a\(7) $ (!\inst7|sign_A_cos_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_a\(7),
	datad => \inst7|sign_A_cos_rr~q\,
	combout => \inst7|data_out_A_cos~5_combout\);

-- Location: FF_X19_Y18_N29
\inst7|data_out_A_cos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_cos~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_cos\(7));

-- Location: LCCOMB_X19_Y18_N2
\inst7|data_out_A_cos~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_cos~4_combout\ = \inst|altsyncram_component|auto_generated|q_a\(8) $ (!\inst7|sign_A_cos_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_a\(8),
	datad => \inst7|sign_A_cos_rr~q\,
	combout => \inst7|data_out_A_cos~4_combout\);

-- Location: FF_X19_Y18_N3
\inst7|data_out_A_cos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_cos~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_cos\(8));

-- Location: M9K_X15_Y19_N0
\inst|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000005555555555555555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAA",
	mem_init2 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000155555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000155555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
	mem_init0 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./python/raw_cos_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ddsmem:inst|altsyncram:altsyncram_component|altsyncram_44u3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 13,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	clk1 => \inst3|B_clk~clkctrl_outclk\,
	portadatain => \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portbdatain => \inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAIN_bus\,
	portaaddr => \inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \inst|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\,
	portbdataout => \inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y18_N0
\inst7|data_out_A_cos~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_cos~3_combout\ = \inst|altsyncram_component|auto_generated|q_a\(9) $ (!\inst7|sign_A_cos_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|altsyncram_component|auto_generated|q_a\(9),
	datad => \inst7|sign_A_cos_rr~q\,
	combout => \inst7|data_out_A_cos~3_combout\);

-- Location: FF_X19_Y18_N1
\inst7|data_out_A_cos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_cos~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_cos\(9));

-- Location: LCCOMB_X19_Y18_N30
\inst7|data_out_A_cos~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_cos~2_combout\ = \inst|altsyncram_component|auto_generated|q_a\(10) $ (!\inst7|sign_A_cos_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_a\(10),
	datad => \inst7|sign_A_cos_rr~q\,
	combout => \inst7|data_out_A_cos~2_combout\);

-- Location: FF_X19_Y18_N31
\inst7|data_out_A_cos[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_cos~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_cos\(10));

-- Location: M9K_X15_Y15_N0
\inst|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init2 => X"555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
	mem_init1 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./python/raw_cos_quarter_unsigned__12-13.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ddsmem:inst|altsyncram:altsyncram_component|altsyncram_44u3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 13,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \inst3|A_clk~clkctrl_outclk\,
	clk1 => \inst3|B_clk~clkctrl_outclk\,
	portadatain => \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portbdatain => \inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAIN_bus\,
	portaaddr => \inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \inst|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\,
	portbdataout => \inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y18_N12
\inst7|data_out_A_cos~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_cos~1_combout\ = \inst|altsyncram_component|auto_generated|q_a\(11) $ (!\inst7|sign_A_cos_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_a\(11),
	datad => \inst7|sign_A_cos_rr~q\,
	combout => \inst7|data_out_A_cos~1_combout\);

-- Location: FF_X19_Y18_N13
\inst7|data_out_A_cos[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_cos~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_cos\(11));

-- Location: LCCOMB_X19_Y18_N10
\inst7|data_out_A_cos~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_A_cos~0_combout\ = \inst|altsyncram_component|auto_generated|q_a\(12) $ (!\inst7|sign_A_cos_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|altsyncram_component|auto_generated|q_a\(12),
	datad => \inst7|sign_A_cos_rr~q\,
	combout => \inst7|data_out_A_cos~0_combout\);

-- Location: FF_X19_Y18_N11
\inst7|data_out_A_cos[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst7|data_out_A_cos~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_A_cos\(12));

-- Location: DSPMULT_X20_Y18_N0
\inst10|inst1|lpm_mult_component|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \inst3|A_clk~clkctrl_outclk\,
	aclr => GND,
	ena => \inst10|inst4|data_out[0]~0_combout\,
	dataa => \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAA_bus\,
	datab => \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst10|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y18_N2
\inst10|inst1|lpm_mult_component|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \inst10|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X22_Y18_N26
\inst10|inst3|I_prod[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|I_prod[25]~feeder_combout\ = \inst10|inst1|lpm_mult_component|auto_generated|result\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst10|inst1|lpm_mult_component|auto_generated|result\(25),
	combout => \inst10|inst3|I_prod[25]~feeder_combout\);

-- Location: FF_X22_Y18_N27
\inst10|inst3|I_prod[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|I_prod[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(25));

-- Location: FF_X19_Y16_N3
\inst10|inst3|Q_prod[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(24));

-- Location: LCCOMB_X19_Y16_N2
\inst10|inst3|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~1_combout\ = \inst10|inst3|Q_prod\(24) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PTTn~input_o\,
	datab => \inst12|tx~q\,
	datac => \inst10|inst3|Q_prod\(24),
	combout => \inst10|inst3|Add0~1_combout\);

-- Location: LCCOMB_X22_Y18_N12
\inst10|inst3|I_prod[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|I_prod[24]~feeder_combout\ = \inst10|inst1|lpm_mult_component|auto_generated|result\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst10|inst1|lpm_mult_component|auto_generated|result\(24),
	combout => \inst10|inst3|I_prod[24]~feeder_combout\);

-- Location: FF_X22_Y18_N13
\inst10|inst3|I_prod[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|I_prod[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(24));

-- Location: LCCOMB_X18_Y18_N24
\inst10|inst3|I_prod[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|I_prod[23]~feeder_combout\ = \inst10|inst1|lpm_mult_component|auto_generated|result\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst10|inst1|lpm_mult_component|auto_generated|result\(23),
	combout => \inst10|inst3|I_prod[23]~feeder_combout\);

-- Location: FF_X18_Y18_N25
\inst10|inst3|I_prod[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|I_prod[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(23));

-- Location: FF_X21_Y16_N17
\inst10|inst3|Q_prod[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(23));

-- Location: LCCOMB_X21_Y16_N16
\inst10|inst3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~2_combout\ = \inst10|inst3|Q_prod\(23) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|tx~q\,
	datac => \inst10|inst3|Q_prod\(23),
	datad => \PTTn~input_o\,
	combout => \inst10|inst3|Add0~2_combout\);

-- Location: FF_X22_Y16_N3
\inst10|inst3|Q_prod[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(22));

-- Location: LCCOMB_X22_Y16_N2
\inst10|inst3|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~3_combout\ = \inst10|inst3|Q_prod\(22) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PTTn~input_o\,
	datac => \inst10|inst3|Q_prod\(22),
	datad => \inst12|tx~q\,
	combout => \inst10|inst3|Add0~3_combout\);

-- Location: LCCOMB_X22_Y18_N30
\inst10|inst3|I_prod[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|I_prod[22]~feeder_combout\ = \inst10|inst1|lpm_mult_component|auto_generated|result\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst10|inst1|lpm_mult_component|auto_generated|result\(22),
	combout => \inst10|inst3|I_prod[22]~feeder_combout\);

-- Location: FF_X22_Y18_N31
\inst10|inst3|I_prod[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|I_prod[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(22));

-- Location: LCCOMB_X22_Y18_N0
\inst10|inst3|I_prod[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|I_prod[21]~feeder_combout\ = \inst10|inst1|lpm_mult_component|auto_generated|result\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst10|inst1|lpm_mult_component|auto_generated|result\(21),
	combout => \inst10|inst3|I_prod[21]~feeder_combout\);

-- Location: FF_X22_Y18_N1
\inst10|inst3|I_prod[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|I_prod[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(21));

-- Location: FF_X21_Y16_N11
\inst10|inst3|Q_prod[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(21));

-- Location: LCCOMB_X21_Y16_N10
\inst10|inst3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~4_combout\ = \inst10|inst3|Q_prod\(21) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|tx~q\,
	datac => \inst10|inst3|Q_prod\(21),
	datad => \PTTn~input_o\,
	combout => \inst10|inst3|Add0~4_combout\);

-- Location: FF_X21_Y16_N5
\inst10|inst3|Q_prod[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(20));

-- Location: LCCOMB_X21_Y16_N4
\inst10|inst3|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~5_combout\ = \inst10|inst3|Q_prod\(20) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|tx~q\,
	datac => \inst10|inst3|Q_prod\(20),
	datad => \PTTn~input_o\,
	combout => \inst10|inst3|Add0~5_combout\);

-- Location: LCCOMB_X19_Y18_N4
\inst10|inst3|I_prod[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|I_prod[20]~feeder_combout\ = \inst10|inst1|lpm_mult_component|auto_generated|result\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst10|inst1|lpm_mult_component|auto_generated|result\(20),
	combout => \inst10|inst3|I_prod[20]~feeder_combout\);

-- Location: FF_X19_Y18_N5
\inst10|inst3|I_prod[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|I_prod[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(20));

-- Location: FF_X21_Y16_N15
\inst10|inst3|Q_prod[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(19));

-- Location: LCCOMB_X21_Y16_N14
\inst10|inst3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~6_combout\ = \inst10|inst3|Q_prod\(19) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|tx~q\,
	datac => \inst10|inst3|Q_prod\(19),
	datad => \PTTn~input_o\,
	combout => \inst10|inst3|Add0~6_combout\);

-- Location: FF_X21_Y18_N7
\inst10|inst3|I_prod[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst1|lpm_mult_component|auto_generated|result\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(19));

-- Location: FF_X21_Y16_N9
\inst10|inst3|Q_prod[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(18));

-- Location: LCCOMB_X21_Y16_N8
\inst10|inst3|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~7_combout\ = \inst10|inst3|Q_prod\(18) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|tx~q\,
	datac => \inst10|inst3|Q_prod\(18),
	datad => \PTTn~input_o\,
	combout => \inst10|inst3|Add0~7_combout\);

-- Location: LCCOMB_X22_Y18_N10
\inst10|inst3|I_prod[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|I_prod[18]~feeder_combout\ = \inst10|inst1|lpm_mult_component|auto_generated|result\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst10|inst1|lpm_mult_component|auto_generated|result\(18),
	combout => \inst10|inst3|I_prod[18]~feeder_combout\);

-- Location: FF_X22_Y18_N11
\inst10|inst3|I_prod[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|I_prod[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(18));

-- Location: LCCOMB_X22_Y18_N20
\inst10|inst3|I_prod[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|I_prod[17]~feeder_combout\ = \inst10|inst1|lpm_mult_component|auto_generated|result\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst10|inst1|lpm_mult_component|auto_generated|result\(17),
	combout => \inst10|inst3|I_prod[17]~feeder_combout\);

-- Location: FF_X22_Y18_N21
\inst10|inst3|I_prod[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|I_prod[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(17));

-- Location: FF_X22_Y16_N5
\inst10|inst3|Q_prod[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(17));

-- Location: LCCOMB_X22_Y16_N4
\inst10|inst3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~8_combout\ = \inst10|inst3|Q_prod\(17) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PTTn~input_o\,
	datac => \inst10|inst3|Q_prod\(17),
	datad => \inst12|tx~q\,
	combout => \inst10|inst3|Add0~8_combout\);

-- Location: LCCOMB_X22_Y18_N22
\inst10|inst3|I_prod[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|I_prod[16]~feeder_combout\ = \inst10|inst1|lpm_mult_component|auto_generated|result\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst10|inst1|lpm_mult_component|auto_generated|result\(16),
	combout => \inst10|inst3|I_prod[16]~feeder_combout\);

-- Location: FF_X22_Y18_N23
\inst10|inst3|I_prod[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|I_prod[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(16));

-- Location: FF_X21_Y16_N3
\inst10|inst3|Q_prod[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(16));

-- Location: LCCOMB_X21_Y16_N2
\inst10|inst3|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~9_combout\ = \inst10|inst3|Q_prod\(16) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|tx~q\,
	datac => \inst10|inst3|Q_prod\(16),
	datad => \PTTn~input_o\,
	combout => \inst10|inst3|Add0~9_combout\);

-- Location: FF_X21_Y16_N29
\inst10|inst3|Q_prod[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(15));

-- Location: LCCOMB_X21_Y16_N28
\inst10|inst3|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~10_combout\ = \inst10|inst3|Q_prod\(15) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|tx~q\,
	datac => \inst10|inst3|Q_prod\(15),
	datad => \PTTn~input_o\,
	combout => \inst10|inst3|Add0~10_combout\);

-- Location: LCCOMB_X18_Y18_N2
\inst10|inst3|I_prod[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|I_prod[15]~feeder_combout\ = \inst10|inst1|lpm_mult_component|auto_generated|result\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst10|inst1|lpm_mult_component|auto_generated|result\(15),
	combout => \inst10|inst3|I_prod[15]~feeder_combout\);

-- Location: FF_X18_Y18_N3
\inst10|inst3|I_prod[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|I_prod[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(15));

-- Location: FF_X21_Y16_N23
\inst10|inst3|Q_prod[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(14));

-- Location: LCCOMB_X21_Y16_N22
\inst10|inst3|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~11_combout\ = \inst10|inst3|Q_prod\(14) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|tx~q\,
	datac => \inst10|inst3|Q_prod\(14),
	datad => \PTTn~input_o\,
	combout => \inst10|inst3|Add0~11_combout\);

-- Location: LCCOMB_X22_Y18_N16
\inst10|inst3|I_prod[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|I_prod[14]~feeder_combout\ = \inst10|inst1|lpm_mult_component|auto_generated|result\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst10|inst1|lpm_mult_component|auto_generated|result\(14),
	combout => \inst10|inst3|I_prod[14]~feeder_combout\);

-- Location: FF_X22_Y18_N17
\inst10|inst3|I_prod[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|I_prod[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(14));

-- Location: FF_X21_Y16_N1
\inst10|inst3|Q_prod[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(13));

-- Location: LCCOMB_X21_Y16_N0
\inst10|inst3|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~12_combout\ = \inst10|inst3|Q_prod\(13) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|tx~q\,
	datac => \inst10|inst3|Q_prod\(13),
	datad => \PTTn~input_o\,
	combout => \inst10|inst3|Add0~12_combout\);

-- Location: LCCOMB_X21_Y17_N28
\inst10|inst3|I_prod[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|I_prod[13]~feeder_combout\ = \inst10|inst1|lpm_mult_component|auto_generated|result\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst10|inst1|lpm_mult_component|auto_generated|result\(13),
	combout => \inst10|inst3|I_prod[13]~feeder_combout\);

-- Location: FF_X21_Y17_N29
\inst10|inst3|I_prod[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|I_prod[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(13));

-- Location: FF_X21_Y16_N19
\inst10|inst3|Q_prod[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(12));

-- Location: LCCOMB_X21_Y16_N18
\inst10|inst3|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~13_combout\ = \inst10|inst3|Q_prod\(12) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|tx~q\,
	datac => \inst10|inst3|Q_prod\(12),
	datad => \PTTn~input_o\,
	combout => \inst10|inst3|Add0~13_combout\);

-- Location: LCCOMB_X22_Y18_N18
\inst10|inst3|I_prod[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|I_prod[12]~feeder_combout\ = \inst10|inst1|lpm_mult_component|auto_generated|result\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst10|inst1|lpm_mult_component|auto_generated|result\(12),
	combout => \inst10|inst3|I_prod[12]~feeder_combout\);

-- Location: FF_X22_Y18_N19
\inst10|inst3|I_prod[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|I_prod[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(12));

-- Location: FF_X21_Y18_N31
\inst10|inst3|I_prod[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst1|lpm_mult_component|auto_generated|result\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(11));

-- Location: FF_X22_Y16_N7
\inst10|inst3|Q_prod[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(11));

-- Location: LCCOMB_X22_Y16_N6
\inst10|inst3|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~14_combout\ = \inst10|inst3|Q_prod\(11) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PTTn~input_o\,
	datac => \inst10|inst3|Q_prod\(11),
	datad => \inst12|tx~q\,
	combout => \inst10|inst3|Add0~14_combout\);

-- Location: FF_X21_Y16_N21
\inst10|inst3|Q_prod[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(10));

-- Location: LCCOMB_X21_Y16_N20
\inst10|inst3|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~15_combout\ = \inst10|inst3|Q_prod\(10) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|tx~q\,
	datac => \inst10|inst3|Q_prod\(10),
	datad => \PTTn~input_o\,
	combout => \inst10|inst3|Add0~15_combout\);

-- Location: FF_X21_Y18_N29
\inst10|inst3|I_prod[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst1|lpm_mult_component|auto_generated|result\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(10));

-- Location: FF_X22_Y16_N9
\inst10|inst3|Q_prod[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(9));

-- Location: LCCOMB_X22_Y16_N8
\inst10|inst3|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~16_combout\ = \inst10|inst3|Q_prod\(9) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PTTn~input_o\,
	datac => \inst10|inst3|Q_prod\(9),
	datad => \inst12|tx~q\,
	combout => \inst10|inst3|Add0~16_combout\);

-- Location: FF_X21_Y18_N27
\inst10|inst3|I_prod[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst1|lpm_mult_component|auto_generated|result\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(9));

-- Location: FF_X21_Y18_N1
\inst10|inst3|Q_prod[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(8));

-- Location: LCCOMB_X21_Y18_N0
\inst10|inst3|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~17_combout\ = \inst10|inst3|Q_prod\(8) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PTTn~input_o\,
	datac => \inst10|inst3|Q_prod\(8),
	datad => \inst12|tx~q\,
	combout => \inst10|inst3|Add0~17_combout\);

-- Location: FF_X21_Y18_N25
\inst10|inst3|I_prod[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst1|lpm_mult_component|auto_generated|result\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(8));

-- Location: FF_X21_Y18_N23
\inst10|inst3|I_prod[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst1|lpm_mult_component|auto_generated|result\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(7));

-- Location: FF_X21_Y16_N7
\inst10|inst3|Q_prod[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(7));

-- Location: LCCOMB_X21_Y16_N6
\inst10|inst3|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~18_combout\ = \inst10|inst3|Q_prod\(7) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|tx~q\,
	datac => \inst10|inst3|Q_prod\(7),
	datad => \PTTn~input_o\,
	combout => \inst10|inst3|Add0~18_combout\);

-- Location: FF_X21_Y18_N21
\inst10|inst3|I_prod[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst1|lpm_mult_component|auto_generated|result\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(6));

-- Location: LCCOMB_X22_Y16_N26
\inst10|inst3|Q_prod[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Q_prod[6]~feeder_combout\ = \inst10|inst5|lpm_mult_component|auto_generated|result\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst10|inst5|lpm_mult_component|auto_generated|result\(6),
	combout => \inst10|inst3|Q_prod[6]~feeder_combout\);

-- Location: FF_X22_Y16_N27
\inst10|inst3|Q_prod[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|Q_prod[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(6));

-- Location: LCCOMB_X21_Y18_N2
\inst10|inst3|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~19_combout\ = \inst10|inst3|Q_prod\(6) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|tx~q\,
	datab => \PTTn~input_o\,
	datad => \inst10|inst3|Q_prod\(6),
	combout => \inst10|inst3|Add0~19_combout\);

-- Location: FF_X21_Y16_N25
\inst10|inst3|Q_prod[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(5));

-- Location: LCCOMB_X21_Y16_N24
\inst10|inst3|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~20_combout\ = \inst10|inst3|Q_prod\(5) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|tx~q\,
	datac => \inst10|inst3|Q_prod\(5),
	datad => \PTTn~input_o\,
	combout => \inst10|inst3|Add0~20_combout\);

-- Location: FF_X21_Y18_N19
\inst10|inst3|I_prod[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst1|lpm_mult_component|auto_generated|result\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(5));

-- Location: FF_X21_Y16_N27
\inst10|inst3|Q_prod[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(4));

-- Location: LCCOMB_X21_Y16_N26
\inst10|inst3|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~21_combout\ = \inst10|inst3|Q_prod\(4) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|tx~q\,
	datac => \inst10|inst3|Q_prod\(4),
	datad => \PTTn~input_o\,
	combout => \inst10|inst3|Add0~21_combout\);

-- Location: FF_X21_Y18_N17
\inst10|inst3|I_prod[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst1|lpm_mult_component|auto_generated|result\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(4));

-- Location: FF_X21_Y16_N13
\inst10|inst3|Q_prod[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(3));

-- Location: LCCOMB_X21_Y16_N12
\inst10|inst3|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~22_combout\ = \inst10|inst3|Q_prod\(3) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|tx~q\,
	datac => \inst10|inst3|Q_prod\(3),
	datad => \PTTn~input_o\,
	combout => \inst10|inst3|Add0~22_combout\);

-- Location: FF_X21_Y18_N15
\inst10|inst3|I_prod[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst1|lpm_mult_component|auto_generated|result\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(3));

-- Location: FF_X21_Y18_N13
\inst10|inst3|I_prod[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst1|lpm_mult_component|auto_generated|result\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(2));

-- Location: FF_X22_Y16_N13
\inst10|inst3|Q_prod[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(2));

-- Location: LCCOMB_X22_Y16_N12
\inst10|inst3|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~23_combout\ = \inst10|inst3|Q_prod\(2) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PTTn~input_o\,
	datac => \inst10|inst3|Q_prod\(2),
	datad => \inst12|tx~q\,
	combout => \inst10|inst3|Add0~23_combout\);

-- Location: FF_X21_Y18_N11
\inst10|inst3|I_prod[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst1|lpm_mult_component|auto_generated|result\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(1));

-- Location: FF_X21_Y16_N31
\inst10|inst3|Q_prod[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(1));

-- Location: LCCOMB_X21_Y16_N30
\inst10|inst3|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~24_combout\ = \inst10|inst3|Q_prod\(1) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst12|tx~q\,
	datac => \inst10|inst3|Q_prod\(1),
	datad => \PTTn~input_o\,
	combout => \inst10|inst3|Add0~24_combout\);

-- Location: FF_X21_Y18_N9
\inst10|inst3|I_prod[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst1|lpm_mult_component|auto_generated|result\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|I_prod\(0));

-- Location: FF_X21_Y18_N5
\inst10|inst3|Q_prod[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	asdata => \inst10|inst5|lpm_mult_component|auto_generated|result\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|Q_prod\(0));

-- Location: LCCOMB_X21_Y18_N4
\inst10|inst3|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|Add0~25_combout\ = \inst10|inst3|Q_prod\(0) $ (((\inst12|tx~q\) # (!\PTTn~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PTTn~input_o\,
	datac => \inst10|inst3|Q_prod\(0),
	datad => \inst12|tx~q\,
	combout => \inst10|inst3|Add0~25_combout\);

-- Location: LCCOMB_X21_Y18_N6
\inst10|inst3|mixsum_sig[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[12]~15_cout\ = CARRY((!\inst12|tx~q\ & \PTTn~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|tx~q\,
	datab => \PTTn~input_o\,
	datad => VCC,
	cout => \inst10|inst3|mixsum_sig[12]~15_cout\);

-- Location: LCCOMB_X21_Y18_N8
\inst10|inst3|mixsum_sig[12]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[12]~17_cout\ = CARRY((\inst10|inst3|I_prod\(0) & (\inst10|inst3|Add0~25_combout\ & !\inst10|inst3|mixsum_sig[12]~15_cout\)) # (!\inst10|inst3|I_prod\(0) & ((\inst10|inst3|Add0~25_combout\) # 
-- (!\inst10|inst3|mixsum_sig[12]~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|I_prod\(0),
	datab => \inst10|inst3|Add0~25_combout\,
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[12]~15_cout\,
	cout => \inst10|inst3|mixsum_sig[12]~17_cout\);

-- Location: LCCOMB_X21_Y18_N10
\inst10|inst3|mixsum_sig[12]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[12]~19_cout\ = CARRY((\inst10|inst3|I_prod\(1) & ((!\inst10|inst3|mixsum_sig[12]~17_cout\) # (!\inst10|inst3|Add0~24_combout\))) # (!\inst10|inst3|I_prod\(1) & (!\inst10|inst3|Add0~24_combout\ & 
-- !\inst10|inst3|mixsum_sig[12]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|I_prod\(1),
	datab => \inst10|inst3|Add0~24_combout\,
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[12]~17_cout\,
	cout => \inst10|inst3|mixsum_sig[12]~19_cout\);

-- Location: LCCOMB_X21_Y18_N12
\inst10|inst3|mixsum_sig[12]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[12]~21_cout\ = CARRY((\inst10|inst3|I_prod\(2) & (\inst10|inst3|Add0~23_combout\ & !\inst10|inst3|mixsum_sig[12]~19_cout\)) # (!\inst10|inst3|I_prod\(2) & ((\inst10|inst3|Add0~23_combout\) # 
-- (!\inst10|inst3|mixsum_sig[12]~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|I_prod\(2),
	datab => \inst10|inst3|Add0~23_combout\,
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[12]~19_cout\,
	cout => \inst10|inst3|mixsum_sig[12]~21_cout\);

-- Location: LCCOMB_X21_Y18_N14
\inst10|inst3|mixsum_sig[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[12]~23_cout\ = CARRY((\inst10|inst3|Add0~22_combout\ & (\inst10|inst3|I_prod\(3) & !\inst10|inst3|mixsum_sig[12]~21_cout\)) # (!\inst10|inst3|Add0~22_combout\ & ((\inst10|inst3|I_prod\(3)) # 
-- (!\inst10|inst3|mixsum_sig[12]~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|Add0~22_combout\,
	datab => \inst10|inst3|I_prod\(3),
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[12]~21_cout\,
	cout => \inst10|inst3|mixsum_sig[12]~23_cout\);

-- Location: LCCOMB_X21_Y18_N16
\inst10|inst3|mixsum_sig[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[12]~25_cout\ = CARRY((\inst10|inst3|Add0~21_combout\ & ((!\inst10|inst3|mixsum_sig[12]~23_cout\) # (!\inst10|inst3|I_prod\(4)))) # (!\inst10|inst3|Add0~21_combout\ & (!\inst10|inst3|I_prod\(4) & 
-- !\inst10|inst3|mixsum_sig[12]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|Add0~21_combout\,
	datab => \inst10|inst3|I_prod\(4),
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[12]~23_cout\,
	cout => \inst10|inst3|mixsum_sig[12]~25_cout\);

-- Location: LCCOMB_X21_Y18_N18
\inst10|inst3|mixsum_sig[12]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[12]~27_cout\ = CARRY((\inst10|inst3|Add0~20_combout\ & (\inst10|inst3|I_prod\(5) & !\inst10|inst3|mixsum_sig[12]~25_cout\)) # (!\inst10|inst3|Add0~20_combout\ & ((\inst10|inst3|I_prod\(5)) # 
-- (!\inst10|inst3|mixsum_sig[12]~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|Add0~20_combout\,
	datab => \inst10|inst3|I_prod\(5),
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[12]~25_cout\,
	cout => \inst10|inst3|mixsum_sig[12]~27_cout\);

-- Location: LCCOMB_X21_Y18_N20
\inst10|inst3|mixsum_sig[12]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[12]~29_cout\ = CARRY((\inst10|inst3|I_prod\(6) & (\inst10|inst3|Add0~19_combout\ & !\inst10|inst3|mixsum_sig[12]~27_cout\)) # (!\inst10|inst3|I_prod\(6) & ((\inst10|inst3|Add0~19_combout\) # 
-- (!\inst10|inst3|mixsum_sig[12]~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|I_prod\(6),
	datab => \inst10|inst3|Add0~19_combout\,
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[12]~27_cout\,
	cout => \inst10|inst3|mixsum_sig[12]~29_cout\);

-- Location: LCCOMB_X21_Y18_N22
\inst10|inst3|mixsum_sig[12]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[12]~31_cout\ = CARRY((\inst10|inst3|I_prod\(7) & ((!\inst10|inst3|mixsum_sig[12]~29_cout\) # (!\inst10|inst3|Add0~18_combout\))) # (!\inst10|inst3|I_prod\(7) & (!\inst10|inst3|Add0~18_combout\ & 
-- !\inst10|inst3|mixsum_sig[12]~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|I_prod\(7),
	datab => \inst10|inst3|Add0~18_combout\,
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[12]~29_cout\,
	cout => \inst10|inst3|mixsum_sig[12]~31_cout\);

-- Location: LCCOMB_X21_Y18_N24
\inst10|inst3|mixsum_sig[12]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[12]~33_cout\ = CARRY((\inst10|inst3|Add0~17_combout\ & ((!\inst10|inst3|mixsum_sig[12]~31_cout\) # (!\inst10|inst3|I_prod\(8)))) # (!\inst10|inst3|Add0~17_combout\ & (!\inst10|inst3|I_prod\(8) & 
-- !\inst10|inst3|mixsum_sig[12]~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|Add0~17_combout\,
	datab => \inst10|inst3|I_prod\(8),
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[12]~31_cout\,
	cout => \inst10|inst3|mixsum_sig[12]~33_cout\);

-- Location: LCCOMB_X21_Y18_N26
\inst10|inst3|mixsum_sig[12]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[12]~35_cout\ = CARRY((\inst10|inst3|Add0~16_combout\ & (\inst10|inst3|I_prod\(9) & !\inst10|inst3|mixsum_sig[12]~33_cout\)) # (!\inst10|inst3|Add0~16_combout\ & ((\inst10|inst3|I_prod\(9)) # 
-- (!\inst10|inst3|mixsum_sig[12]~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|Add0~16_combout\,
	datab => \inst10|inst3|I_prod\(9),
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[12]~33_cout\,
	cout => \inst10|inst3|mixsum_sig[12]~35_cout\);

-- Location: LCCOMB_X21_Y18_N28
\inst10|inst3|mixsum_sig[12]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[12]~37_cout\ = CARRY((\inst10|inst3|Add0~15_combout\ & ((!\inst10|inst3|mixsum_sig[12]~35_cout\) # (!\inst10|inst3|I_prod\(10)))) # (!\inst10|inst3|Add0~15_combout\ & (!\inst10|inst3|I_prod\(10) & 
-- !\inst10|inst3|mixsum_sig[12]~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|Add0~15_combout\,
	datab => \inst10|inst3|I_prod\(10),
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[12]~35_cout\,
	cout => \inst10|inst3|mixsum_sig[12]~37_cout\);

-- Location: LCCOMB_X21_Y18_N30
\inst10|inst3|mixsum_sig[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[12]~39_cout\ = CARRY((\inst10|inst3|I_prod\(11) & ((!\inst10|inst3|mixsum_sig[12]~37_cout\) # (!\inst10|inst3|Add0~14_combout\))) # (!\inst10|inst3|I_prod\(11) & (!\inst10|inst3|Add0~14_combout\ & 
-- !\inst10|inst3|mixsum_sig[12]~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|I_prod\(11),
	datab => \inst10|inst3|Add0~14_combout\,
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[12]~37_cout\,
	cout => \inst10|inst3|mixsum_sig[12]~39_cout\);

-- Location: LCCOMB_X21_Y17_N0
\inst10|inst3|mixsum_sig[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[12]~40_combout\ = (\inst10|inst3|Add0~13_combout\ & ((\inst10|inst3|I_prod\(12) & (!\inst10|inst3|mixsum_sig[12]~39_cout\)) # (!\inst10|inst3|I_prod\(12) & ((\inst10|inst3|mixsum_sig[12]~39_cout\) # (GND))))) # 
-- (!\inst10|inst3|Add0~13_combout\ & ((\inst10|inst3|I_prod\(12) & (\inst10|inst3|mixsum_sig[12]~39_cout\ & VCC)) # (!\inst10|inst3|I_prod\(12) & (!\inst10|inst3|mixsum_sig[12]~39_cout\))))
-- \inst10|inst3|mixsum_sig[12]~41\ = CARRY((\inst10|inst3|Add0~13_combout\ & ((!\inst10|inst3|mixsum_sig[12]~39_cout\) # (!\inst10|inst3|I_prod\(12)))) # (!\inst10|inst3|Add0~13_combout\ & (!\inst10|inst3|I_prod\(12) & 
-- !\inst10|inst3|mixsum_sig[12]~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|Add0~13_combout\,
	datab => \inst10|inst3|I_prod\(12),
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[12]~39_cout\,
	combout => \inst10|inst3|mixsum_sig[12]~40_combout\,
	cout => \inst10|inst3|mixsum_sig[12]~41\);

-- Location: LCCOMB_X21_Y17_N2
\inst10|inst3|mixsum_sig[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[13]~42_combout\ = ((\inst10|inst3|Add0~12_combout\ $ (\inst10|inst3|I_prod\(13) $ (\inst10|inst3|mixsum_sig[12]~41\)))) # (GND)
-- \inst10|inst3|mixsum_sig[13]~43\ = CARRY((\inst10|inst3|Add0~12_combout\ & (\inst10|inst3|I_prod\(13) & !\inst10|inst3|mixsum_sig[12]~41\)) # (!\inst10|inst3|Add0~12_combout\ & ((\inst10|inst3|I_prod\(13)) # (!\inst10|inst3|mixsum_sig[12]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|Add0~12_combout\,
	datab => \inst10|inst3|I_prod\(13),
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[12]~41\,
	combout => \inst10|inst3|mixsum_sig[13]~42_combout\,
	cout => \inst10|inst3|mixsum_sig[13]~43\);

-- Location: LCCOMB_X21_Y17_N4
\inst10|inst3|mixsum_sig[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[14]~44_combout\ = (\inst10|inst3|Add0~11_combout\ & ((\inst10|inst3|I_prod\(14) & (!\inst10|inst3|mixsum_sig[13]~43\)) # (!\inst10|inst3|I_prod\(14) & ((\inst10|inst3|mixsum_sig[13]~43\) # (GND))))) # 
-- (!\inst10|inst3|Add0~11_combout\ & ((\inst10|inst3|I_prod\(14) & (\inst10|inst3|mixsum_sig[13]~43\ & VCC)) # (!\inst10|inst3|I_prod\(14) & (!\inst10|inst3|mixsum_sig[13]~43\))))
-- \inst10|inst3|mixsum_sig[14]~45\ = CARRY((\inst10|inst3|Add0~11_combout\ & ((!\inst10|inst3|mixsum_sig[13]~43\) # (!\inst10|inst3|I_prod\(14)))) # (!\inst10|inst3|Add0~11_combout\ & (!\inst10|inst3|I_prod\(14) & !\inst10|inst3|mixsum_sig[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|Add0~11_combout\,
	datab => \inst10|inst3|I_prod\(14),
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[13]~43\,
	combout => \inst10|inst3|mixsum_sig[14]~44_combout\,
	cout => \inst10|inst3|mixsum_sig[14]~45\);

-- Location: LCCOMB_X21_Y17_N6
\inst10|inst3|mixsum_sig[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[15]~46_combout\ = ((\inst10|inst3|Add0~10_combout\ $ (\inst10|inst3|I_prod\(15) $ (\inst10|inst3|mixsum_sig[14]~45\)))) # (GND)
-- \inst10|inst3|mixsum_sig[15]~47\ = CARRY((\inst10|inst3|Add0~10_combout\ & (\inst10|inst3|I_prod\(15) & !\inst10|inst3|mixsum_sig[14]~45\)) # (!\inst10|inst3|Add0~10_combout\ & ((\inst10|inst3|I_prod\(15)) # (!\inst10|inst3|mixsum_sig[14]~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|Add0~10_combout\,
	datab => \inst10|inst3|I_prod\(15),
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[14]~45\,
	combout => \inst10|inst3|mixsum_sig[15]~46_combout\,
	cout => \inst10|inst3|mixsum_sig[15]~47\);

-- Location: LCCOMB_X21_Y17_N8
\inst10|inst3|mixsum_sig[16]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[16]~48_combout\ = (\inst10|inst3|I_prod\(16) & ((\inst10|inst3|Add0~9_combout\ & (!\inst10|inst3|mixsum_sig[15]~47\)) # (!\inst10|inst3|Add0~9_combout\ & (\inst10|inst3|mixsum_sig[15]~47\ & VCC)))) # (!\inst10|inst3|I_prod\(16) & 
-- ((\inst10|inst3|Add0~9_combout\ & ((\inst10|inst3|mixsum_sig[15]~47\) # (GND))) # (!\inst10|inst3|Add0~9_combout\ & (!\inst10|inst3|mixsum_sig[15]~47\))))
-- \inst10|inst3|mixsum_sig[16]~49\ = CARRY((\inst10|inst3|I_prod\(16) & (\inst10|inst3|Add0~9_combout\ & !\inst10|inst3|mixsum_sig[15]~47\)) # (!\inst10|inst3|I_prod\(16) & ((\inst10|inst3|Add0~9_combout\) # (!\inst10|inst3|mixsum_sig[15]~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|I_prod\(16),
	datab => \inst10|inst3|Add0~9_combout\,
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[15]~47\,
	combout => \inst10|inst3|mixsum_sig[16]~48_combout\,
	cout => \inst10|inst3|mixsum_sig[16]~49\);

-- Location: LCCOMB_X21_Y17_N10
\inst10|inst3|mixsum_sig[17]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[17]~50_combout\ = ((\inst10|inst3|I_prod\(17) $ (\inst10|inst3|Add0~8_combout\ $ (\inst10|inst3|mixsum_sig[16]~49\)))) # (GND)
-- \inst10|inst3|mixsum_sig[17]~51\ = CARRY((\inst10|inst3|I_prod\(17) & ((!\inst10|inst3|mixsum_sig[16]~49\) # (!\inst10|inst3|Add0~8_combout\))) # (!\inst10|inst3|I_prod\(17) & (!\inst10|inst3|Add0~8_combout\ & !\inst10|inst3|mixsum_sig[16]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|I_prod\(17),
	datab => \inst10|inst3|Add0~8_combout\,
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[16]~49\,
	combout => \inst10|inst3|mixsum_sig[17]~50_combout\,
	cout => \inst10|inst3|mixsum_sig[17]~51\);

-- Location: LCCOMB_X21_Y17_N12
\inst10|inst3|mixsum_sig[18]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[18]~52_combout\ = (\inst10|inst3|Add0~7_combout\ & ((\inst10|inst3|I_prod\(18) & (!\inst10|inst3|mixsum_sig[17]~51\)) # (!\inst10|inst3|I_prod\(18) & ((\inst10|inst3|mixsum_sig[17]~51\) # (GND))))) # 
-- (!\inst10|inst3|Add0~7_combout\ & ((\inst10|inst3|I_prod\(18) & (\inst10|inst3|mixsum_sig[17]~51\ & VCC)) # (!\inst10|inst3|I_prod\(18) & (!\inst10|inst3|mixsum_sig[17]~51\))))
-- \inst10|inst3|mixsum_sig[18]~53\ = CARRY((\inst10|inst3|Add0~7_combout\ & ((!\inst10|inst3|mixsum_sig[17]~51\) # (!\inst10|inst3|I_prod\(18)))) # (!\inst10|inst3|Add0~7_combout\ & (!\inst10|inst3|I_prod\(18) & !\inst10|inst3|mixsum_sig[17]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|Add0~7_combout\,
	datab => \inst10|inst3|I_prod\(18),
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[17]~51\,
	combout => \inst10|inst3|mixsum_sig[18]~52_combout\,
	cout => \inst10|inst3|mixsum_sig[18]~53\);

-- Location: LCCOMB_X21_Y17_N14
\inst10|inst3|mixsum_sig[19]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[19]~54_combout\ = ((\inst10|inst3|Add0~6_combout\ $ (\inst10|inst3|I_prod\(19) $ (\inst10|inst3|mixsum_sig[18]~53\)))) # (GND)
-- \inst10|inst3|mixsum_sig[19]~55\ = CARRY((\inst10|inst3|Add0~6_combout\ & (\inst10|inst3|I_prod\(19) & !\inst10|inst3|mixsum_sig[18]~53\)) # (!\inst10|inst3|Add0~6_combout\ & ((\inst10|inst3|I_prod\(19)) # (!\inst10|inst3|mixsum_sig[18]~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|Add0~6_combout\,
	datab => \inst10|inst3|I_prod\(19),
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[18]~53\,
	combout => \inst10|inst3|mixsum_sig[19]~54_combout\,
	cout => \inst10|inst3|mixsum_sig[19]~55\);

-- Location: LCCOMB_X21_Y17_N16
\inst10|inst3|mixsum_sig[20]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[20]~56_combout\ = (\inst10|inst3|Add0~5_combout\ & ((\inst10|inst3|I_prod\(20) & (!\inst10|inst3|mixsum_sig[19]~55\)) # (!\inst10|inst3|I_prod\(20) & ((\inst10|inst3|mixsum_sig[19]~55\) # (GND))))) # 
-- (!\inst10|inst3|Add0~5_combout\ & ((\inst10|inst3|I_prod\(20) & (\inst10|inst3|mixsum_sig[19]~55\ & VCC)) # (!\inst10|inst3|I_prod\(20) & (!\inst10|inst3|mixsum_sig[19]~55\))))
-- \inst10|inst3|mixsum_sig[20]~57\ = CARRY((\inst10|inst3|Add0~5_combout\ & ((!\inst10|inst3|mixsum_sig[19]~55\) # (!\inst10|inst3|I_prod\(20)))) # (!\inst10|inst3|Add0~5_combout\ & (!\inst10|inst3|I_prod\(20) & !\inst10|inst3|mixsum_sig[19]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|Add0~5_combout\,
	datab => \inst10|inst3|I_prod\(20),
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[19]~55\,
	combout => \inst10|inst3|mixsum_sig[20]~56_combout\,
	cout => \inst10|inst3|mixsum_sig[20]~57\);

-- Location: LCCOMB_X21_Y17_N18
\inst10|inst3|mixsum_sig[21]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[21]~58_combout\ = ((\inst10|inst3|I_prod\(21) $ (\inst10|inst3|Add0~4_combout\ $ (\inst10|inst3|mixsum_sig[20]~57\)))) # (GND)
-- \inst10|inst3|mixsum_sig[21]~59\ = CARRY((\inst10|inst3|I_prod\(21) & ((!\inst10|inst3|mixsum_sig[20]~57\) # (!\inst10|inst3|Add0~4_combout\))) # (!\inst10|inst3|I_prod\(21) & (!\inst10|inst3|Add0~4_combout\ & !\inst10|inst3|mixsum_sig[20]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|I_prod\(21),
	datab => \inst10|inst3|Add0~4_combout\,
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[20]~57\,
	combout => \inst10|inst3|mixsum_sig[21]~58_combout\,
	cout => \inst10|inst3|mixsum_sig[21]~59\);

-- Location: LCCOMB_X21_Y17_N20
\inst10|inst3|mixsum_sig[22]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[22]~60_combout\ = (\inst10|inst3|Add0~3_combout\ & ((\inst10|inst3|I_prod\(22) & (!\inst10|inst3|mixsum_sig[21]~59\)) # (!\inst10|inst3|I_prod\(22) & ((\inst10|inst3|mixsum_sig[21]~59\) # (GND))))) # 
-- (!\inst10|inst3|Add0~3_combout\ & ((\inst10|inst3|I_prod\(22) & (\inst10|inst3|mixsum_sig[21]~59\ & VCC)) # (!\inst10|inst3|I_prod\(22) & (!\inst10|inst3|mixsum_sig[21]~59\))))
-- \inst10|inst3|mixsum_sig[22]~61\ = CARRY((\inst10|inst3|Add0~3_combout\ & ((!\inst10|inst3|mixsum_sig[21]~59\) # (!\inst10|inst3|I_prod\(22)))) # (!\inst10|inst3|Add0~3_combout\ & (!\inst10|inst3|I_prod\(22) & !\inst10|inst3|mixsum_sig[21]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|Add0~3_combout\,
	datab => \inst10|inst3|I_prod\(22),
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[21]~59\,
	combout => \inst10|inst3|mixsum_sig[22]~60_combout\,
	cout => \inst10|inst3|mixsum_sig[22]~61\);

-- Location: LCCOMB_X21_Y17_N22
\inst10|inst3|mixsum_sig[23]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[23]~62_combout\ = ((\inst10|inst3|I_prod\(23) $ (\inst10|inst3|Add0~2_combout\ $ (\inst10|inst3|mixsum_sig[22]~61\)))) # (GND)
-- \inst10|inst3|mixsum_sig[23]~63\ = CARRY((\inst10|inst3|I_prod\(23) & ((!\inst10|inst3|mixsum_sig[22]~61\) # (!\inst10|inst3|Add0~2_combout\))) # (!\inst10|inst3|I_prod\(23) & (!\inst10|inst3|Add0~2_combout\ & !\inst10|inst3|mixsum_sig[22]~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|I_prod\(23),
	datab => \inst10|inst3|Add0~2_combout\,
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[22]~61\,
	combout => \inst10|inst3|mixsum_sig[23]~62_combout\,
	cout => \inst10|inst3|mixsum_sig[23]~63\);

-- Location: LCCOMB_X21_Y17_N24
\inst10|inst3|mixsum_sig[24]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[24]~64_combout\ = (\inst10|inst3|Add0~1_combout\ & ((\inst10|inst3|I_prod\(24) & (!\inst10|inst3|mixsum_sig[23]~63\)) # (!\inst10|inst3|I_prod\(24) & ((\inst10|inst3|mixsum_sig[23]~63\) # (GND))))) # 
-- (!\inst10|inst3|Add0~1_combout\ & ((\inst10|inst3|I_prod\(24) & (\inst10|inst3|mixsum_sig[23]~63\ & VCC)) # (!\inst10|inst3|I_prod\(24) & (!\inst10|inst3|mixsum_sig[23]~63\))))
-- \inst10|inst3|mixsum_sig[24]~65\ = CARRY((\inst10|inst3|Add0~1_combout\ & ((!\inst10|inst3|mixsum_sig[23]~63\) # (!\inst10|inst3|I_prod\(24)))) # (!\inst10|inst3|Add0~1_combout\ & (!\inst10|inst3|I_prod\(24) & !\inst10|inst3|mixsum_sig[23]~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|Add0~1_combout\,
	datab => \inst10|inst3|I_prod\(24),
	datad => VCC,
	cin => \inst10|inst3|mixsum_sig[23]~63\,
	combout => \inst10|inst3|mixsum_sig[24]~64_combout\,
	cout => \inst10|inst3|mixsum_sig[24]~65\);

-- Location: LCCOMB_X21_Y17_N26
\inst10|inst3|mixsum_sig[25]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst10|inst3|mixsum_sig[25]~66_combout\ = \inst10|inst3|Add0~0_combout\ $ (\inst10|inst3|mixsum_sig[24]~65\ $ (\inst10|inst3|I_prod\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst10|inst3|Add0~0_combout\,
	datad => \inst10|inst3|I_prod\(25),
	cin => \inst10|inst3|mixsum_sig[24]~65\,
	combout => \inst10|inst3|mixsum_sig[25]~66_combout\);

-- Location: FF_X21_Y17_N27
\inst10|inst3|mixsum_sig[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|mixsum_sig[25]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|mixsum_sig\(25));

-- Location: LCCOMB_X19_Y17_N24
\inst3|DA~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~0_combout\ = (\inst12|tx~q\ & (((\inst10|inst3|mixsum_sig\(25))))) # (!\inst12|tx~q\ & ((\PTTn~input_o\ & (\inst7|data_out_A_cos\(13))) # (!\PTTn~input_o\ & ((\inst10|inst3|mixsum_sig\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|tx~q\,
	datab => \inst7|data_out_A_cos\(13),
	datac => \inst10|inst3|mixsum_sig\(25),
	datad => \PTTn~input_o\,
	combout => \inst3|DA~0_combout\);

-- Location: LCCOMB_X18_Y17_N10
\inst3|DA[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA[13]~feeder_combout\ = \inst3|DA~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|DA~0_combout\,
	combout => \inst3|DA[13]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N22
\inst7|regIFLO[24]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|regIFLO[24]~70_combout\ = \inst7|regIFLO\(24) $ (\inst7|regIFLO[23]~69\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(24),
	cin => \inst7|regIFLO[23]~69\,
	combout => \inst7|regIFLO[24]~70_combout\);

-- Location: FF_X24_Y14_N23
\inst7|regIFLO[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|regIFLO[24]~70_combout\,
	ena => \ALT_INV_inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|regIFLO\(24));

-- Location: LCCOMB_X24_Y14_N24
\inst7|sign_B~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|sign_B~0_combout\ = \inst7|regIFLO\(24) $ (!\inst7|regIFLO\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|regIFLO\(24),
	datad => \inst7|regIFLO\(23),
	combout => \inst7|sign_B~0_combout\);

-- Location: FF_X24_Y14_N25
\inst7|sign_B\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|sign_B~0_combout\,
	asdata => \inst7|regRFLO\(24),
	sload => \inst15~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|sign_B~q\);

-- Location: LCCOMB_X19_Y19_N24
\inst7|sign_B_r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|sign_B_r~feeder_combout\ = \inst7|sign_B~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sign_B~q\,
	combout => \inst7|sign_B_r~feeder_combout\);

-- Location: FF_X19_Y19_N25
\inst7|sign_B_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|sign_B_r~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|sign_B_r~q\);

-- Location: LCCOMB_X19_Y19_N22
\inst7|sign_B_rr~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|sign_B_rr~feeder_combout\ = \inst7|sign_B_r~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sign_B_r~q\,
	combout => \inst7|sign_B_rr~feeder_combout\);

-- Location: FF_X19_Y19_N23
\inst7|sign_B_rr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|sign_B_rr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|sign_B_rr~q\);

-- Location: LCCOMB_X18_Y19_N0
\inst7|data_out_B[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B[13]~feeder_combout\ = \inst7|sign_B_rr~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sign_B_rr~q\,
	combout => \inst7|data_out_B[13]~feeder_combout\);

-- Location: FF_X18_Y19_N1
\inst7|data_out_B[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(13));

-- Location: FF_X18_Y17_N11
\inst3|DA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA[13]~feeder_combout\,
	asdata => \inst7|data_out_B\(13),
	sload => \inst3|p0:sel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(13));

-- Location: FF_X21_Y17_N25
\inst10|inst3|mixsum_sig[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|mixsum_sig[24]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|mixsum_sig\(24));

-- Location: LCCOMB_X19_Y17_N16
\inst3|DA~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~1_combout\ = (\PTTn~input_o\ & ((\inst12|tx~q\ & ((\inst10|inst3|mixsum_sig\(24)))) # (!\inst12|tx~q\ & (\inst7|data_out_A_cos\(12))))) # (!\PTTn~input_o\ & (((\inst10|inst3|mixsum_sig\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_out_A_cos\(12),
	datab => \inst10|inst3|mixsum_sig\(24),
	datac => \PTTn~input_o\,
	datad => \inst12|tx~q\,
	combout => \inst3|DA~1_combout\);

-- Location: LCCOMB_X18_Y17_N24
\inst3|DA[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA[12]~feeder_combout\ = \inst3|DA~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|DA~1_combout\,
	combout => \inst3|DA[12]~feeder_combout\);

-- Location: LCCOMB_X18_Y19_N2
\inst7|data_out_B~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~0_combout\ = \inst|altsyncram_component|auto_generated|q_b\(12) $ (!\inst7|sign_B_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_b\(12),
	datad => \inst7|sign_B_rr~q\,
	combout => \inst7|data_out_B~0_combout\);

-- Location: FF_X18_Y19_N3
\inst7|data_out_B[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(12));

-- Location: FF_X18_Y17_N25
\inst3|DA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA[12]~feeder_combout\,
	asdata => \inst7|data_out_B\(12),
	sload => \inst3|p0:sel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(12));

-- Location: FF_X21_Y17_N23
\inst10|inst3|mixsum_sig[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|mixsum_sig[23]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|mixsum_sig\(23));

-- Location: LCCOMB_X19_Y17_N22
\inst3|DA~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~2_combout\ = (\PTTn~input_o\ & ((\inst12|tx~q\ & (\inst10|inst3|mixsum_sig\(23))) # (!\inst12|tx~q\ & ((\inst7|data_out_A_cos\(11)))))) # (!\PTTn~input_o\ & (\inst10|inst3|mixsum_sig\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|mixsum_sig\(23),
	datab => \inst7|data_out_A_cos\(11),
	datac => \PTTn~input_o\,
	datad => \inst12|tx~q\,
	combout => \inst3|DA~2_combout\);

-- Location: LCCOMB_X18_Y17_N8
\inst3|DA[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA[11]~feeder_combout\ = \inst3|DA~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|DA~2_combout\,
	combout => \inst3|DA[11]~feeder_combout\);

-- Location: LCCOMB_X18_Y19_N4
\inst7|data_out_B~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~1_combout\ = \inst|altsyncram_component|auto_generated|q_b\(11) $ (!\inst7|sign_B_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_b\(11),
	datad => \inst7|sign_B_rr~q\,
	combout => \inst7|data_out_B~1_combout\);

-- Location: FF_X18_Y19_N5
\inst7|data_out_B[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(11));

-- Location: FF_X18_Y17_N9
\inst3|DA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA[11]~feeder_combout\,
	asdata => \inst7|data_out_B\(11),
	sload => \inst3|p0:sel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(11));

-- Location: FF_X21_Y17_N21
\inst10|inst3|mixsum_sig[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|mixsum_sig[22]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|mixsum_sig\(22));

-- Location: LCCOMB_X22_Y18_N24
\inst3|DA~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~3_combout\ = (\inst12|tx~q\ & (((\inst10|inst3|mixsum_sig\(22))))) # (!\inst12|tx~q\ & ((\PTTn~input_o\ & (\inst7|data_out_A_cos\(10))) # (!\PTTn~input_o\ & ((\inst10|inst3|mixsum_sig\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|tx~q\,
	datab => \PTTn~input_o\,
	datac => \inst7|data_out_A_cos\(10),
	datad => \inst10|inst3|mixsum_sig\(22),
	combout => \inst3|DA~3_combout\);

-- Location: LCCOMB_X18_Y20_N0
\inst3|DA[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA[10]~feeder_combout\ = \inst3|DA~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|DA~3_combout\,
	combout => \inst3|DA[10]~feeder_combout\);

-- Location: LCCOMB_X18_Y19_N22
\inst7|data_out_B~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~2_combout\ = \inst|altsyncram_component|auto_generated|q_b\(10) $ (!\inst7|sign_B_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_b\(10),
	datad => \inst7|sign_B_rr~q\,
	combout => \inst7|data_out_B~2_combout\);

-- Location: FF_X18_Y19_N23
\inst7|data_out_B[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(10));

-- Location: FF_X18_Y20_N1
\inst3|DA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA[10]~feeder_combout\,
	asdata => \inst7|data_out_B\(10),
	sload => \inst3|p0:sel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(10));

-- Location: FF_X21_Y17_N19
\inst10|inst3|mixsum_sig[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|mixsum_sig[21]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|mixsum_sig\(21));

-- Location: LCCOMB_X19_Y17_N28
\inst3|DA~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~4_combout\ = (\PTTn~input_o\ & ((\inst12|tx~q\ & ((\inst10|inst3|mixsum_sig\(21)))) # (!\inst12|tx~q\ & (\inst7|data_out_A_cos\(9))))) # (!\PTTn~input_o\ & (((\inst10|inst3|mixsum_sig\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_out_A_cos\(9),
	datab => \inst10|inst3|mixsum_sig\(21),
	datac => \PTTn~input_o\,
	datad => \inst12|tx~q\,
	combout => \inst3|DA~4_combout\);

-- Location: LCCOMB_X18_Y17_N22
\inst3|DA[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA[9]~feeder_combout\ = \inst3|DA~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|DA~4_combout\,
	combout => \inst3|DA[9]~feeder_combout\);

-- Location: LCCOMB_X18_Y19_N24
\inst7|data_out_B~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~3_combout\ = \inst|altsyncram_component|auto_generated|q_b\(9) $ (!\inst7|sign_B_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_b\(9),
	datad => \inst7|sign_B_rr~q\,
	combout => \inst7|data_out_B~3_combout\);

-- Location: FF_X18_Y19_N25
\inst7|data_out_B[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(9));

-- Location: FF_X18_Y17_N23
\inst3|DA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA[9]~feeder_combout\,
	asdata => \inst7|data_out_B\(9),
	sload => \inst3|p0:sel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(9));

-- Location: FF_X21_Y17_N17
\inst10|inst3|mixsum_sig[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|mixsum_sig[20]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|mixsum_sig\(20));

-- Location: LCCOMB_X19_Y17_N20
\inst3|DA~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~5_combout\ = (\PTTn~input_o\ & ((\inst12|tx~q\ & (\inst10|inst3|mixsum_sig\(20))) # (!\inst12|tx~q\ & ((\inst7|data_out_A_cos\(8)))))) # (!\PTTn~input_o\ & (\inst10|inst3|mixsum_sig\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|mixsum_sig\(20),
	datab => \inst7|data_out_A_cos\(8),
	datac => \PTTn~input_o\,
	datad => \inst12|tx~q\,
	combout => \inst3|DA~5_combout\);

-- Location: LCCOMB_X18_Y17_N0
\inst3|DA[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA[8]~feeder_combout\ = \inst3|DA~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|DA~5_combout\,
	combout => \inst3|DA[8]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N0
\inst7|data_out_B~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~4_combout\ = \inst7|sign_B_rr~q\ $ (!\inst|altsyncram_component|auto_generated|q_b\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sign_B_rr~q\,
	datac => \inst|altsyncram_component|auto_generated|q_b\(8),
	combout => \inst7|data_out_B~4_combout\);

-- Location: FF_X19_Y19_N1
\inst7|data_out_B[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(8));

-- Location: FF_X18_Y17_N1
\inst3|DA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA[8]~feeder_combout\,
	asdata => \inst7|data_out_B\(8),
	sload => \inst3|p0:sel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(8));

-- Location: FF_X21_Y17_N15
\inst10|inst3|mixsum_sig[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|mixsum_sig[19]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|mixsum_sig\(19));

-- Location: LCCOMB_X22_Y16_N0
\inst3|DA~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~6_combout\ = (\PTTn~input_o\ & ((\inst12|tx~q\ & ((\inst10|inst3|mixsum_sig\(19)))) # (!\inst12|tx~q\ & (\inst7|data_out_A_cos\(7))))) # (!\PTTn~input_o\ & (((\inst10|inst3|mixsum_sig\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PTTn~input_o\,
	datab => \inst12|tx~q\,
	datac => \inst7|data_out_A_cos\(7),
	datad => \inst10|inst3|mixsum_sig\(19),
	combout => \inst3|DA~6_combout\);

-- Location: LCCOMB_X18_Y17_N28
\inst3|DA[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA[7]~feeder_combout\ = \inst3|DA~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|DA~6_combout\,
	combout => \inst3|DA[7]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N18
\inst7|data_out_B~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~5_combout\ = \inst7|sign_B_rr~q\ $ (!\inst|altsyncram_component|auto_generated|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sign_B_rr~q\,
	datac => \inst|altsyncram_component|auto_generated|q_b\(7),
	combout => \inst7|data_out_B~5_combout\);

-- Location: FF_X19_Y19_N19
\inst7|data_out_B[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(7));

-- Location: FF_X18_Y17_N29
\inst3|DA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA[7]~feeder_combout\,
	asdata => \inst7|data_out_B\(7),
	sload => \inst3|p0:sel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(7));

-- Location: FF_X21_Y17_N13
\inst10|inst3|mixsum_sig[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|mixsum_sig[18]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|mixsum_sig\(18));

-- Location: LCCOMB_X19_Y17_N6
\inst3|DA~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~7_combout\ = (\PTTn~input_o\ & ((\inst12|tx~q\ & ((\inst10|inst3|mixsum_sig\(18)))) # (!\inst12|tx~q\ & (\inst7|data_out_A_cos\(6))))) # (!\PTTn~input_o\ & (((\inst10|inst3|mixsum_sig\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_out_A_cos\(6),
	datab => \inst10|inst3|mixsum_sig\(18),
	datac => \PTTn~input_o\,
	datad => \inst12|tx~q\,
	combout => \inst3|DA~7_combout\);

-- Location: LCCOMB_X18_Y17_N16
\inst3|DA[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA[6]~feeder_combout\ = \inst3|DA~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|DA~7_combout\,
	combout => \inst3|DA[6]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N20
\inst7|data_out_B~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~6_combout\ = \inst7|sign_B_rr~q\ $ (!\inst|altsyncram_component|auto_generated|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sign_B_rr~q\,
	datac => \inst|altsyncram_component|auto_generated|q_b\(6),
	combout => \inst7|data_out_B~6_combout\);

-- Location: FF_X19_Y19_N21
\inst7|data_out_B[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(6));

-- Location: FF_X18_Y17_N17
\inst3|DA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA[6]~feeder_combout\,
	asdata => \inst7|data_out_B\(6),
	sload => \inst3|p0:sel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(6));

-- Location: FF_X21_Y17_N11
\inst10|inst3|mixsum_sig[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|mixsum_sig[17]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|mixsum_sig\(17));

-- Location: LCCOMB_X19_Y17_N8
\inst3|DA~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~8_combout\ = (\PTTn~input_o\ & ((\inst12|tx~q\ & (\inst10|inst3|mixsum_sig\(17))) # (!\inst12|tx~q\ & ((\inst7|data_out_A_cos\(5)))))) # (!\PTTn~input_o\ & (\inst10|inst3|mixsum_sig\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|mixsum_sig\(17),
	datab => \PTTn~input_o\,
	datac => \inst7|data_out_A_cos\(5),
	datad => \inst12|tx~q\,
	combout => \inst3|DA~8_combout\);

-- Location: LCCOMB_X18_Y17_N26
\inst3|DA[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA[5]~feeder_combout\ = \inst3|DA~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|DA~8_combout\,
	combout => \inst3|DA[5]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N14
\inst7|data_out_B~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~7_combout\ = \inst7|sign_B_rr~q\ $ (!\inst|altsyncram_component|auto_generated|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sign_B_rr~q\,
	datac => \inst|altsyncram_component|auto_generated|q_b\(5),
	combout => \inst7|data_out_B~7_combout\);

-- Location: FF_X19_Y19_N15
\inst7|data_out_B[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(5));

-- Location: FF_X18_Y17_N27
\inst3|DA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA[5]~feeder_combout\,
	asdata => \inst7|data_out_B\(5),
	sload => \inst3|p0:sel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(5));

-- Location: FF_X21_Y17_N9
\inst10|inst3|mixsum_sig[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|mixsum_sig[16]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|mixsum_sig\(16));

-- Location: LCCOMB_X19_Y17_N30
\inst3|DA~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~9_combout\ = (\PTTn~input_o\ & ((\inst12|tx~q\ & (\inst10|inst3|mixsum_sig\(16))) # (!\inst12|tx~q\ & ((\inst7|data_out_A_cos\(4)))))) # (!\PTTn~input_o\ & (\inst10|inst3|mixsum_sig\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PTTn~input_o\,
	datab => \inst10|inst3|mixsum_sig\(16),
	datac => \inst7|data_out_A_cos\(4),
	datad => \inst12|tx~q\,
	combout => \inst3|DA~9_combout\);

-- Location: LCCOMB_X18_Y17_N20
\inst3|DA[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA[4]~feeder_combout\ = \inst3|DA~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst3|DA~9_combout\,
	combout => \inst3|DA[4]~feeder_combout\);

-- Location: LCCOMB_X18_Y19_N10
\inst7|data_out_B~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~8_combout\ = \inst|altsyncram_component|auto_generated|q_b\(4) $ (!\inst7|sign_B_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|altsyncram_component|auto_generated|q_b\(4),
	datad => \inst7|sign_B_rr~q\,
	combout => \inst7|data_out_B~8_combout\);

-- Location: FF_X18_Y19_N11
\inst7|data_out_B[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(4));

-- Location: FF_X18_Y17_N21
\inst3|DA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA[4]~feeder_combout\,
	asdata => \inst7|data_out_B\(4),
	sload => \inst3|p0:sel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(4));

-- Location: FF_X21_Y17_N7
\inst10|inst3|mixsum_sig[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|mixsum_sig[15]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|mixsum_sig\(15));

-- Location: LCCOMB_X19_Y17_N18
\inst3|DA~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~10_combout\ = (\inst12|tx~q\ & (((\inst10|inst3|mixsum_sig\(15))))) # (!\inst12|tx~q\ & ((\PTTn~input_o\ & (\inst7|data_out_A_cos\(3))) # (!\PTTn~input_o\ & ((\inst10|inst3|mixsum_sig\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_out_A_cos\(3),
	datab => \inst10|inst3|mixsum_sig\(15),
	datac => \inst12|tx~q\,
	datad => \PTTn~input_o\,
	combout => \inst3|DA~10_combout\);

-- Location: LCCOMB_X18_Y17_N4
\inst3|DA[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA[3]~feeder_combout\ = \inst3|DA~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|DA~10_combout\,
	combout => \inst3|DA[3]~feeder_combout\);

-- Location: LCCOMB_X18_Y19_N12
\inst7|data_out_B~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~9_combout\ = \inst|altsyncram_component|auto_generated|q_b\(3) $ (!\inst7|sign_B_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|altsyncram_component|auto_generated|q_b\(3),
	datad => \inst7|sign_B_rr~q\,
	combout => \inst7|data_out_B~9_combout\);

-- Location: FF_X18_Y19_N13
\inst7|data_out_B[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(3));

-- Location: FF_X18_Y17_N5
\inst3|DA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA[3]~feeder_combout\,
	asdata => \inst7|data_out_B\(3),
	sload => \inst3|p0:sel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(3));

-- Location: FF_X21_Y17_N5
\inst10|inst3|mixsum_sig[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|mixsum_sig[14]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|mixsum_sig\(14));

-- Location: LCCOMB_X19_Y17_N26
\inst3|DA~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~11_combout\ = (\inst12|tx~q\ & (\inst10|inst3|mixsum_sig\(14))) # (!\inst12|tx~q\ & ((\PTTn~input_o\ & ((\inst7|data_out_A_cos\(2)))) # (!\PTTn~input_o\ & (\inst10|inst3|mixsum_sig\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst12|tx~q\,
	datab => \inst10|inst3|mixsum_sig\(14),
	datac => \inst7|data_out_A_cos\(2),
	datad => \PTTn~input_o\,
	combout => \inst3|DA~11_combout\);

-- Location: LCCOMB_X18_Y17_N12
\inst3|DA[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA[2]~feeder_combout\ = \inst3|DA~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|DA~11_combout\,
	combout => \inst3|DA[2]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N16
\inst7|data_out_B~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~10_combout\ = \inst|altsyncram_component|auto_generated|q_b\(2) $ (!\inst7|sign_B_rr~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|altsyncram_component|auto_generated|q_b\(2),
	datac => \inst7|sign_B_rr~q\,
	combout => \inst7|data_out_B~10_combout\);

-- Location: FF_X19_Y19_N17
\inst7|data_out_B[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(2));

-- Location: FF_X18_Y17_N13
\inst3|DA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA[2]~feeder_combout\,
	asdata => \inst7|data_out_B\(2),
	sload => \inst3|p0:sel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(2));

-- Location: FF_X21_Y17_N3
\inst10|inst3|mixsum_sig[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|mixsum_sig[13]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|mixsum_sig\(13));

-- Location: LCCOMB_X19_Y17_N12
\inst3|DA~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~12_combout\ = (\PTTn~input_o\ & ((\inst12|tx~q\ & (\inst10|inst3|mixsum_sig\(13))) # (!\inst12|tx~q\ & ((\inst7|data_out_A_cos\(1)))))) # (!\PTTn~input_o\ & (\inst10|inst3|mixsum_sig\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst10|inst3|mixsum_sig\(13),
	datab => \PTTn~input_o\,
	datac => \inst7|data_out_A_cos\(1),
	datad => \inst12|tx~q\,
	combout => \inst3|DA~12_combout\);

-- Location: LCCOMB_X18_Y20_N2
\inst3|DA[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA[1]~feeder_combout\ = \inst3|DA~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst3|DA~12_combout\,
	combout => \inst3|DA[1]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N10
\inst7|data_out_B~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~11_combout\ = \inst7|sign_B_rr~q\ $ (!\inst|altsyncram_component|auto_generated|q_b\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sign_B_rr~q\,
	datac => \inst|altsyncram_component|auto_generated|q_b\(1),
	combout => \inst7|data_out_B~11_combout\);

-- Location: FF_X19_Y19_N11
\inst7|data_out_B[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(1));

-- Location: FF_X18_Y20_N3
\inst3|DA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA[1]~feeder_combout\,
	asdata => \inst7|data_out_B\(1),
	sload => \inst3|p0:sel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(1));

-- Location: FF_X21_Y17_N1
\inst10|inst3|mixsum_sig[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|A_clk~clkctrl_outclk\,
	d => \inst10|inst3|mixsum_sig[12]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst10|inst3|mixsum_sig\(12));

-- Location: LCCOMB_X18_Y17_N18
\inst3|DA~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA~13_combout\ = (\PTTn~input_o\ & ((\inst12|tx~q\ & ((\inst10|inst3|mixsum_sig\(12)))) # (!\inst12|tx~q\ & (\inst7|data_out_A_cos\(0))))) # (!\PTTn~input_o\ & (((\inst10|inst3|mixsum_sig\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PTTn~input_o\,
	datab => \inst7|data_out_A_cos\(0),
	datac => \inst12|tx~q\,
	datad => \inst10|inst3|mixsum_sig\(12),
	combout => \inst3|DA~13_combout\);

-- Location: LCCOMB_X18_Y17_N30
\inst3|DA[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst3|DA[0]~feeder_combout\ = \inst3|DA~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst3|DA~13_combout\,
	combout => \inst3|DA[0]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N12
\inst7|data_out_B~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst7|data_out_B~12_combout\ = \inst7|sign_B_rr~q\ $ (!\inst|altsyncram_component|auto_generated|q_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sign_B_rr~q\,
	datac => \inst|altsyncram_component|auto_generated|q_b\(0),
	combout => \inst7|data_out_B~12_combout\);

-- Location: FF_X19_Y19_N13
\inst7|data_out_B[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst3|B_clk~clkctrl_outclk\,
	d => \inst7|data_out_B~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst7|data_out_B\(0));

-- Location: FF_X18_Y17_N31
\inst3|DA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \inst3|DA[0]~feeder_combout\,
	asdata => \inst7|data_out_B\(0),
	sload => \inst3|p0:sel~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst3|DA\(0));

-- Location: IOIBUF_X0_Y7_N1
\CODEC_DOUT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CODEC_DOUT,
	o => \CODEC_DOUT~input_o\);

-- Location: IOIBUF_X0_Y11_N22
\clk_ext~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_ext,
	o => \clk_ext~input_o\);

-- Location: IOIBUF_X0_Y6_N22
\CODEC_SDA~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => CODEC_SDA,
	o => \CODEC_SDA~input_o\);
END structure;


