# ğŸ‘‹ Hello, I'm SEOKHYUN HWANG
> **FPGA & Embedded System Developer**
> *Digital Logic Design Engineer | SystemVerilog & RISC-V Architecture*

<br>

## ğŸš€ About Me
- ğŸ“ **Education**: ê³ ë ¤ëŒ€í•™êµ ì „ìë°ì •ë³´ê³µí•™ê³¼ (ì¡¸ì—…)
- ğŸ“ **Location**: Incheon, Korea
- ğŸ‚ **Birth**: 1998.10.06.
- ğŸ“ **Intro**:
  í•˜ë“œì›¨ì–´ ì•„í‚¤í…ì²˜ì˜ ë™ì‘ ì›ë¦¬ë¥¼ íƒêµ¬í•˜ëŠ” ê²ƒì„ ì¦ê¸°ëŠ” **ë°˜ë„ì²´ ì„¤ê³„ ê²€ì¦ ì—”ì§€ë‹ˆì–´**ì…ë‹ˆë‹¤.
  **SystemVerilog**ë¥¼ ì£¼ë ¥ìœ¼ë¡œ **RISC-V CPU**ë¥¼ ë°‘ë°”ë‹¥ë¶€í„° ì„¤ê³„í•˜ê³  **AMBA APB** í”„ë¡œí† ì½œì„ êµ¬í˜„í•œ ê²½í—˜ì´ ìˆìŠµë‹ˆë‹¤. ê¸°ëŠ¥ êµ¬í˜„ì„ ë„˜ì–´ **Hardware Acceleration**ê³¼ **Verification(ê²€ì¦)** ì—­ëŸ‰ì„ ê°–ì¶”ì–´ ì‹ ë¢°ì„± ë†’ì€ ì‹œìŠ¤í…œì„ ë§Œë“œëŠ” ê²ƒì„ ëª©í‘œë¡œ í•©ë‹ˆë‹¤.

<br>

## ğŸ› ï¸ Tech Stacks
### Languages
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-181717?style=flat&logo=systemverilog&logoColor=white&color=00599C)
![Verilog](https://img.shields.io/badge/Verilog-181717?style=flat&logo=verilog&logoColor=white&color=555555)
![C](https://img.shields.io/badge/C-A8B9CC?style=flat&logo=c&logoColor=white&color=blue)
![C++](https://img.shields.io/badge/C++-00599C?style=flat&logo=c%2B%2B&logoColor=white&color=00599C)
![Python](https://img.shields.io/badge/Python-3776AB?style=flat&logo=python&logoColor=white&color=3776AB)
![MATLAB](https://img.shields.io/badge/MATLAB(Basic)-e36414?style=flat&logo=mathworks&logoColor=white&color=orange)

### Tools & IDE
![Vivado](https://img.shields.io/badge/Xilinx%20Vivado-red?style=flat&logo=xilinx&logoColor=white&color=red)
![Vitis](https://img.shields.io/badge/Xilinx%20Vitis-orange?style=flat&logo=xilinx&logoColor=white&color=orange)
![ModelSim](https://img.shields.io/badge/ModelSim-Verification-success?style=flat&color=green)
![EDA Playground](https://img.shields.io/badge/EDA%20Playground-9C27B0?style=flat&logo=edaplayground&logoColor=white&color=9C27B0)

<br>

## ğŸ—‚ï¸ Projects

### ğŸ›ï¸ RISC-V & CPU Architecture
| Project & Description | Tech Stack | Links |
| :--- | :--- | :---: |
| **ğŸš€ SystemVerilog RISC-V RV32I Multi-Cycle CPU**<br>â€¢ 32-bit RISC-V Multi-Cycle Core ì„¤ê³„ ë° **AMBA APB** ë²„ìŠ¤ ì¸í„°í˜ì´ìŠ¤ êµ¬ì¶•<br>â€¢ UART, GPIO ë“± ì£¼ë³€ì¥ì¹˜ í†µí•© ì œì–´<br>â€¢ FSM ê¸°ë°˜ Control Unit ë° Datapath ìµœì í™” | ![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-00599C)<br>![AMBA APB](https://img.shields.io/badge/-AMBA_APB-critical) | [ğŸ‘‰ Repo](https://github.com/hyun1006/RISC-V_RV32I_CPU_Multi-Cycle_-_AMBA_APB_Peripheral) |
| **ğŸ›ï¸ RISC-V RV32I Single-Cycle CPU**<br>â€¢ RISC-V ì•„í‚¤í…ì²˜ì˜ ê¸°ì´ˆê°€ ë˜ëŠ” Single-Cycle CPU êµ¬í˜„<br>â€¢ ëª…ë ¹ì–´ ì²˜ë¦¬ Datapath ë° Control Unit ì„¤ê³„<br>â€¢ ê¸°ë³¸ ëª…ë ¹ì–´ ì…‹ ì‹œë®¬ë ˆì´ì…˜ ê²€ì¦ | ![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-00599C) | [ğŸ‘‰ Repo](https://github.com/hyun1006/RISC-V_RV32I_CPU_Single-Cycle) |

### âš¡ FPGA & Video Processing
| Project & Description | Tech Stack | Links |
| :--- | :--- | :---: |
| **ğŸ² Real-time VGA Processing & Dice Game SoC**<br>â€¢ VGA ì¸í„°í˜ì´ìŠ¤ ê¸°ë°˜ ì‹¤ì‹œê°„ ì˜ìƒ ì²˜ë¦¬ ë° ë‹¤ì´ìŠ¤ ê²Œì„ êµ¬í˜„<br>â€¢ ì‹¤ì‹œê°„ Red Color ê²€ì¶œ ë° í”½ì…€ ë©´ì  ê³„ì‚° ì•Œê³ ë¦¬ì¦˜ í•˜ë“œì›¨ì–´í™”<br>â€¢ Master-Slave ì•„í‚¤í…ì²˜ ì„¤ê³„ | ![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-00599C)<br>![FPGA](https://img.shields.io/badge/-FPGA-red) | [ğŸ‘‰ Repo](https://github.com/hyun1006/Real-time-VGA-Processing-Filter-Dice-Game) |
| **ğŸ–¼ï¸ Line Buffer Scaler**<br>â€¢ **Line Buffer**ë¥¼ í™œìš©í•œ íš¨ìœ¨ì ì¸ í•˜ë“œì›¨ì–´ ì´ë¯¸ì§€ ìŠ¤ì¼€ì¼ëŸ¬ ì„¤ê³„<br>â€¢ ìŠ¤íŠ¸ë¦¼ ë°ì´í„° ì²˜ë¦¬ë¥¼ í†µí•œ ë©”ëª¨ë¦¬ ì‚¬ìš© ìµœì í™”<br>â€¢ ì˜ìƒ í¬ê¸° ë³€í™˜ ë¡œì§ êµ¬í˜„ | ![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-00599C)<br>![Image Processing](https://img.shields.io/badge/-Processing-success) | [ğŸ‘‰ Repo](https://github.com/hyun1006/LineBuffer_Scaler) |

### ğŸ” Verification & Embedded Systems
| Project & Description | Tech Stack | Links |
| :--- | :--- | :---: |
| **ğŸ” UART Verification (VIP)**<br>â€¢ UART í†µì‹  ì‹ ë¢°ì„± ê²€ì¦ì„ ìœ„í•œ **Verification Environment** êµ¬ì¶•<br>â€¢ Testbench ë° VIP(Verification IP) ê°œë… ì ìš©<br>â€¢ ë‹¤ì–‘í•œ ì „ì†¡ ì‹œë‚˜ë¦¬ì˜¤ì— ëŒ€í•œ í”„ë¡œí† ì½œ ê²€ì¦ | ![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-00599C)<br>![Verification](https://img.shields.io/badge/-Verification-violet) | [ğŸ‘‰ Repo](https://github.com/hyun1006/UART_Verification) |
| **â±ï¸ UART Watch & Stopwatch with Sensors**<br>â€¢ UART í†µì‹ , ì‹œê³„/ìŠ¤í†±ì›Œì¹˜, ì„¼ì„œ ì œì–´(HC-SR04, DHT-11) í†µí•© ì‹œìŠ¤í…œ<br>â€¢ í•˜ë“œì›¨ì–´-ì†Œí”„íŠ¸ì›¨ì–´ ì¸í„°í˜ì´ìŠ¤ ì œì–´ ì‹¤ìŠµ<br>â€¢ ì„¼ì„œ ë°ì´í„° ì²˜ë¦¬ ë° íƒ€ì´ë° ë¡œì§ êµ¬í˜„ | ![Verilog](https://img.shields.io/badge/-Verilog-555555)<br>![Sensors](https://img.shields.io/badge/-Sensors-orange) | [ğŸ‘‰ Repo](https://github.com/hyun1006/UART_Watch_Stopwatch_HC-SR04_DHT-11) |
| **âŒš Digital Watch & Stopwatch**<br>â€¢ ë””ì§€í„¸ ë…¼ë¦¬ íšŒë¡œ ì„¤ê³„ì˜ ê¸°ì´ˆì¸ ì‹œê³„ ë° ì •ë°€ ìŠ¤í†±ì›Œì¹˜ êµ¬í˜„<br>â€¢ FND Dynamic Scanning ë° Debouncing ë¡œì§ ì ìš©<br>â€¢ ê³„ì¸µì  ëª¨ë“ˆ ì„¤ê³„ë¥¼ í†µí•œ ì‹œìŠ¤í…œ êµ¬ì¡°í™” | ![Verilog](https://img.shields.io/badge/-Verilog-555555) | [ğŸ‘‰ Repo](https://github.com/hyun1006/Watch_Stopwatch) |
| **ğŸ› ï¸ Github Auto Uploader**<br>â€¢ Pythonì„ í™œìš©í•œ ê¹ƒí—ˆë¸Œ ì—…ë¡œë“œ ìë™í™” ìŠ¤í¬ë¦½íŠ¸<br>â€¢ ê°œë°œ ì›Œí¬í”Œë¡œìš° íš¨ìœ¨ì„± ì¦ëŒ€ ë„êµ¬ | ![Python](https://img.shields.io/badge/-Python-3776AB) | [ğŸ‘‰ Repo](https://github.com/hyun1006/Github_AutoUploader) |

<br>

## ğŸ“ Education & Training
* **[í•˜ë§Œ ì„¸ë¯¸ì½˜ ì•„ì¹´ë°ë¯¸]** | [ëŒ€í•œìƒê³µíšŒì˜ì†Œ ì„œìš¸ê¸°ìˆ êµìœ¡ì„¼í„°] | *2025.07.01 ~ 2026.01.26 (ì˜ˆì •)*
    * ì£¼ìš” í•™ìŠµ ë‚´ìš©: Verilog HDL/SystemVerilog & UVMì„ í™œìš©í•œ FPGA ì„¤ê³„ ë° ê²€ì¦
* **[ë°˜ë„ì²´ê³µì •ë°ì‹¤ìŠµìº¡ìŠ¤í†¤ë””ìì¸]** | [ê³ ë ¤ëŒ€í•™êµ] | *2024.03 ~ 2024.06*
    * Project ë‚´ìš©: ê³µì • ì••ë ¥ì— ë”°ë¥¸ ì¦ì°©ë¥  ë¶„ì„ ì—°êµ¬
* **[êµë‚´ ë°˜ë„ì²´ê³µì •, ì¥ë¹„ ì‹¤ìŠµ]** | [ê³ ë ¤ëŒ€í•™êµ] | *2021.01 ~ 2021.01*
    * Project ë‚´ìš©: Photo-litho, Etch, Deposition ë“± ë°˜ë„ì²´ ê³µì • ì‹¤ìŠµì„ í†µí•´ ê³µì • ê³¼ì • ì„¤ê³„ì™€ ì‹¤ì œ êµ¬í˜„

<br>

## ğŸ“‚ Other Projects & Research
> **ğŸ“„ ì••ë ¥ ë³€í™”ì™€ ì—´ì²˜ë¦¬ ê³¼ì •ì´ ë°•ë§‰ì— ë¯¸ì¹˜ëŠ” ì˜í–¥**
> * **ì„¤ëª…**: ê³µì • ì••ë ¥(ìœ ëŸ‰)ì— ë”°ë¥¸ ì¦ì°©ë¥  ë° ë¹„ì €í•­ ë¶„ì„ ì—°êµ¬
> * **ìë£Œ ë³´ê¸°**: ğŸ‘‰ [PDF ë‹¤ìš´ë¡œë“œ (ê²½ë¡œ í™•ì¸ í•„ìš”)](./files/ë°˜ë„ì²´ê³µì •ë°ì‹¤ìŠµìº¡ìŠ¤í†¤_ë³´ê³ ì„œ.pdf)

<br>

## ğŸ“ˆ GitHub Stats
<div align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=hyun1006&show_icons=true&theme=radical" height="150" alt="stats graph" />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=hyun1006&layout=compact&theme=radical" height="150" alt="languages graph" />
</div>

<br>

## ğŸ“« Contact
* ğŸ“ **Phone**: 010-6506-3552
* ğŸ“§ **Email**: [doitndidit@gmail.com](mailto:doitndidit@gmail.com)
* ğŸ± **Github**: [https://github.com/hyun1006](https://github.com/hyun1006)
