
*** Running vivado
    with args -log top_FPAdd_Test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_FPAdd_Test.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_FPAdd_Test.tcl -notrace
Command: synth_design -top top_FPAdd_Test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 108541
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2431.363 ; gain = 371.770 ; free physical = 22582 ; free virtual = 34316
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.566; parent = 1642.924; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3459.715; parent = 2431.367; children = 1028.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_FPAdd_Test' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:20]
INFO: [Synth 8-3491] module 'FPAdd16' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:453' bound to instance 'uut' of component 'FPAdd16' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPAdd16' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:460]
INFO: [Synth 8-3491] module 'RightShifterSticky13_by_max_12_Freq450_uid4' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:99' bound to instance 'RightShifterComponent' of component 'RightShifterSticky13_by_max_12_Freq450_uid4' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:789]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky13_by_max_12_Freq450_uid4' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky13_by_max_12_Freq450_uid4' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:107]
INFO: [Synth 8-3491] module 'IntAdder_14_Freq450_uid6' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:181' bound to instance 'fracAdder' of component 'IntAdder_14_Freq450_uid6' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:801]
INFO: [Synth 8-638] synthesizing module 'IntAdder_14_Freq450_uid6' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_14_Freq450_uid6' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:189]
INFO: [Synth 8-3491] module 'LZC_13_Freq450_uid8' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:263' bound to instance 'IEEEFPAdd_5_10_Freq450_uid2LeadingZeroCounter' of component 'LZC_13_Freq450_uid8' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:812]
INFO: [Synth 8-638] synthesizing module 'LZC_13_Freq450_uid8' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'LZC_13_Freq450_uid8' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:269]
INFO: [Synth 8-3491] module 'LeftShifter14_by_max_13_Freq450_uid10' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:333' bound to instance 'LeftShifterComponent' of component 'LeftShifter14_by_max_13_Freq450_uid10' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:820]
INFO: [Synth 8-638] synthesizing module 'LeftShifter14_by_max_13_Freq450_uid10' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:340]
INFO: [Synth 8-256] done synthesizing module 'LeftShifter14_by_max_13_Freq450_uid10' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:340]
INFO: [Synth 8-3491] module 'IntAdder_15_Freq450_uid13' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:395' bound to instance 'roundingAdder' of component 'IntAdder_15_Freq450_uid13' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:839]
INFO: [Synth 8-638] synthesizing module 'IntAdder_15_Freq450_uid13' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:403]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_15_Freq450_uid13' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:403]
INFO: [Synth 8-256] done synthesizing module 'FPAdd16' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:460]
INFO: [Synth 8-256] done synthesizing module 'top_FPAdd_Test' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:20]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d1_reg' and it is trimmed from '13' to '1' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d1_reg' and it is trimmed from '4' to '1' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:136]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d3_reg' and it is trimmed from '10' to '9' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:222]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d2_reg' and it is trimmed from '10' to '9' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:221]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d1_reg' and it is trimmed from '10' to '9' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:220]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d2_reg' and it is trimmed from '10' to '9' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:224]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d1_reg' and it is trimmed from '10' to '9' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:223]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_reg' and it is trimmed from '29' to '27' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:368]
WARNING: [Synth 8-3936] Found unconnected internal register 'normalizedSignificand_d1_reg' and it is trimmed from '27' to '2' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:721]
WARNING: [Synth 8-3936] Found unconnected internal register 'newY_d1_reg' and it is trimmed from '16' to '10' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:629]
WARNING: [Synth 8-3936] Found unconnected internal register 'newX_d1_reg' and it is trimmed from '16' to '10' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_450MHz.vhd:628]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2503.332 ; gain = 443.738 ; free physical = 22509 ; free virtual = 34244
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.566; parent = 1642.924; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3531.684; parent = 2503.336; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2518.176 ; gain = 458.582 ; free physical = 22505 ; free virtual = 34241
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.566; parent = 1642.924; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3546.527; parent = 2518.180; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2518.176 ; gain = 458.582 ; free physical = 22505 ; free virtual = 34241
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.566; parent = 1642.924; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3546.527; parent = 2518.180; children = 1028.348
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2518.176 ; gain = 0.000 ; free physical = 22505 ; free virtual = 34241
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/450MHz/temp_450MHz.xdc]
WARNING: [Vivado 12-2489] -period contains time 2.222222 which will be rounded to 2.222 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/450MHz/temp_450MHz.xdc:3]
WARNING: [Vivado 12-2489] -waveform contains time 1.111111 which will be rounded to 1.111 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/450MHz/temp_450MHz.xdc:3]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/450MHz/temp_450MHz.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/450MHz/temp_450MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_FPAdd_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_FPAdd_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.926 ; gain = 0.000 ; free physical = 22518 ; free virtual = 34253
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.926 ; gain = 0.000 ; free physical = 22518 ; free virtual = 34253
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 22551 ; free virtual = 34287
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.566; parent = 1642.924; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 22551 ; free virtual = 34287
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.566; parent = 1642.924; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 22551 ; free virtual = 34287
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.566; parent = 1642.924; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 22551 ; free virtual = 34287
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.566; parent = 1642.924; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   15 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 30    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 92    
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 22569 ; free virtual = 34309
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.566; parent = 1642.924; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 22604 ; free virtual = 34345
Synthesis current peak Physical Memory [PSS] (MB): peak = 1953.582; parent = 1749.002; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 22591 ; free virtual = 34331
Synthesis current peak Physical Memory [PSS] (MB): peak = 1954.594; parent = 1750.014; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 22591 ; free virtual = 34331
Synthesis current peak Physical Memory [PSS] (MB): peak = 1954.832; parent = 1750.252; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 22595 ; free virtual = 34335
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.023; parent = 1750.443; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 22595 ; free virtual = 34335
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.023; parent = 1750.443; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 22595 ; free virtual = 34335
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.039; parent = 1750.459; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 22595 ; free virtual = 34335
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.117; parent = 1750.537; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 22595 ; free virtual = 34335
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.117; parent = 1750.537; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 22595 ; free virtual = 34335
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.133; parent = 1750.553; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_FPAdd_Test | uut/xIsZero_d4_reg     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_FPAdd_Test | uut/expSigR_d1_reg[14] | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
+---------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     1|
|4     |LUT2   |     9|
|5     |LUT3   |     5|
|6     |LUT4   |     8|
|7     |LUT5   |    15|
|8     |LUT6   |    24|
|9     |SRL16E |     6|
|10    |FDCE   |    15|
|11    |FDRE   |    71|
|12    |IBUF   |     3|
|13    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 22595 ; free virtual = 34335
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.148; parent = 1750.568; children = 204.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3682.262; parent = 2653.914; children = 1028.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2685.926 ; gain = 458.582 ; free physical = 22641 ; free virtual = 34381
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.926 ; gain = 626.332 ; free physical = 22641 ; free virtual = 34381
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.926 ; gain = 0.000 ; free physical = 22644 ; free virtual = 34384
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.926 ; gain = 0.000 ; free physical = 22712 ; free virtual = 34452
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4871c6d4
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2685.926 ; gain = 974.277 ; free physical = 22857 ; free virtual = 34598
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/450MHz/impl_FPAdd_450MHz.runs/synth_1/top_FPAdd_Test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_FPAdd_Test_utilization_synth.rpt -pb top_FPAdd_Test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 12:50:32 2025...
