# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../CMPE124-Lab3.srcs/sources_1/new/one_bit_reg_behav.v" \
"../../../../CMPE124-Lab3.srcs/sim_1/new/tb4.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
