0.6
2018.1
Apr  4 2018
18:43:17
/home/VLSI-24/17P61A0405/FlipFlop/T/T.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
/home/VLSI-24/17P61A0405/FlipFlop/T/T.srcs/sim_1/new/T_tb.v,1612434599,verilog,,,,T_tb,,,,,,,,
/home/VLSI-24/17P61A0405/FlipFlop/T/T.srcs/sources_1/new/T.v,1612434536,verilog,,/home/VLSI-24/17P61A0405/FlipFlop/T/T.srcs/sim_1/new/T_tb.v,,T,,,,,,,,
