
../repos/coreutils/src/pathchk:     file format elf32-littlearm


Disassembly of section .init:

00010c9c <.init>:
   10c9c:	push	{r3, lr}
   10ca0:	bl	10f20 <strspn@plt+0x48>
   10ca4:	pop	{r3, pc}

Disassembly of section .plt:

00010ca8 <calloc@plt-0x14>:
   10ca8:	push	{lr}		; (str lr, [sp, #-4]!)
   10cac:	ldr	lr, [pc, #4]	; 10cb8 <calloc@plt-0x4>
   10cb0:	add	lr, pc, lr
   10cb4:	ldr	pc, [lr, #8]!
   10cb8:	andeq	r4, r1, r8, asr #6

00010cbc <calloc@plt>:
   10cbc:	add	ip, pc, #0, 12
   10cc0:	add	ip, ip, #20, 20	; 0x14000
   10cc4:	ldr	pc, [ip, #840]!	; 0x348

00010cc8 <fputs_unlocked@plt>:
   10cc8:	add	ip, pc, #0, 12
   10ccc:	add	ip, ip, #20, 20	; 0x14000
   10cd0:	ldr	pc, [ip, #832]!	; 0x340

00010cd4 <strcmp@plt>:
   10cd4:	add	ip, pc, #0, 12
   10cd8:	add	ip, ip, #20, 20	; 0x14000
   10cdc:	ldr	pc, [ip, #824]!	; 0x338

00010ce0 <pathconf@plt>:
   10ce0:	add	ip, pc, #0, 12
   10ce4:	add	ip, ip, #20, 20	; 0x14000
   10ce8:	ldr	pc, [ip, #816]!	; 0x330

00010cec <fflush@plt>:
   10cec:	add	ip, pc, #0, 12
   10cf0:	add	ip, ip, #20, 20	; 0x14000
   10cf4:	ldr	pc, [ip, #808]!	; 0x328

00010cf8 <free@plt>:
   10cf8:	add	ip, pc, #0, 12
   10cfc:	add	ip, ip, #20, 20	; 0x14000
   10d00:	ldr	pc, [ip, #800]!	; 0x320

00010d04 <_exit@plt>:
   10d04:	add	ip, pc, #0, 12
   10d08:	add	ip, ip, #20, 20	; 0x14000
   10d0c:	ldr	pc, [ip, #792]!	; 0x318

00010d10 <memcpy@plt>:
   10d10:	add	ip, pc, #0, 12
   10d14:	add	ip, ip, #20, 20	; 0x14000
   10d18:	ldr	pc, [ip, #784]!	; 0x310

00010d1c <mbsinit@plt>:
   10d1c:	add	ip, pc, #0, 12
   10d20:	add	ip, ip, #20, 20	; 0x14000
   10d24:	ldr	pc, [ip, #776]!	; 0x308

00010d28 <memcmp@plt>:
   10d28:	add	ip, pc, #0, 12
   10d2c:	add	ip, ip, #20, 20	; 0x14000
   10d30:	ldr	pc, [ip, #768]!	; 0x300

00010d34 <dcgettext@plt>:
   10d34:	add	ip, pc, #0, 12
   10d38:	add	ip, ip, #20, 20	; 0x14000
   10d3c:	ldr	pc, [ip, #760]!	; 0x2f8

00010d40 <realloc@plt>:
   10d40:	add	ip, pc, #0, 12
   10d44:	add	ip, ip, #20, 20	; 0x14000
   10d48:	ldr	pc, [ip, #752]!	; 0x2f0

00010d4c <textdomain@plt>:
   10d4c:	add	ip, pc, #0, 12
   10d50:	add	ip, ip, #20, 20	; 0x14000
   10d54:	ldr	pc, [ip, #744]!	; 0x2e8

00010d58 <iswprint@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #20, 20	; 0x14000
   10d60:	ldr	pc, [ip, #736]!	; 0x2e0

00010d64 <lseek64@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #20, 20	; 0x14000
   10d6c:	ldr	pc, [ip, #728]!	; 0x2d8

00010d70 <__ctype_get_mb_cur_max@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #20, 20	; 0x14000
   10d78:	ldr	pc, [ip, #720]!	; 0x2d0

00010d7c <__fpending@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #20, 20	; 0x14000
   10d84:	ldr	pc, [ip, #712]!	; 0x2c8

00010d88 <ferror_unlocked@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #20, 20	; 0x14000
   10d90:	ldr	pc, [ip, #704]!	; 0x2c0

00010d94 <mbrtowc@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #20, 20	; 0x14000
   10d9c:	ldr	pc, [ip, #696]!	; 0x2b8

00010da0 <error@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #20, 20	; 0x14000
   10da8:	ldr	pc, [ip, #688]!	; 0x2b0

00010dac <malloc@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #20, 20	; 0x14000
   10db4:	ldr	pc, [ip, #680]!	; 0x2a8

00010db8 <__libc_start_main@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #20, 20	; 0x14000
   10dc0:	ldr	pc, [ip, #672]!	; 0x2a0

00010dc4 <__freading@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #20, 20	; 0x14000
   10dcc:	ldr	pc, [ip, #664]!	; 0x298

00010dd0 <__gmon_start__@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #20, 20	; 0x14000
   10dd8:	ldr	pc, [ip, #656]!	; 0x290

00010ddc <getopt_long@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #20, 20	; 0x14000
   10de4:	ldr	pc, [ip, #648]!	; 0x288

00010de8 <__ctype_b_loc@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #20, 20	; 0x14000
   10df0:	ldr	pc, [ip, #640]!	; 0x280

00010df4 <exit@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #20, 20	; 0x14000
   10dfc:	ldr	pc, [ip, #632]!	; 0x278

00010e00 <strlen@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #20, 20	; 0x14000
   10e08:	ldr	pc, [ip, #624]!	; 0x270

00010e0c <strchr@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #20, 20	; 0x14000
   10e14:	ldr	pc, [ip, #616]!	; 0x268

00010e18 <__errno_location@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #20, 20	; 0x14000
   10e20:	ldr	pc, [ip, #608]!	; 0x260

00010e24 <__cxa_atexit@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #20, 20	; 0x14000
   10e2c:	ldr	pc, [ip, #600]!	; 0x258

00010e30 <memset@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #20, 20	; 0x14000
   10e38:	ldr	pc, [ip, #592]!	; 0x250

00010e3c <__printf_chk@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #20, 20	; 0x14000
   10e44:	ldr	pc, [ip, #584]!	; 0x248

00010e48 <fileno@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #20, 20	; 0x14000
   10e50:	ldr	pc, [ip, #576]!	; 0x240

00010e54 <__fprintf_chk@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #20, 20	; 0x14000
   10e5c:	ldr	pc, [ip, #568]!	; 0x238

00010e60 <fclose@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #20, 20	; 0x14000
   10e68:	ldr	pc, [ip, #560]!	; 0x230

00010e6c <fseeko64@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #20, 20	; 0x14000
   10e74:	ldr	pc, [ip, #552]!	; 0x228

00010e78 <setlocale@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #20, 20	; 0x14000
   10e80:	ldr	pc, [ip, #544]!	; 0x220

00010e84 <strrchr@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #20, 20	; 0x14000
   10e8c:	ldr	pc, [ip, #536]!	; 0x218

00010e90 <nl_langinfo@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #20, 20	; 0x14000
   10e98:	ldr	pc, [ip, #528]!	; 0x210

00010e9c <bindtextdomain@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #20, 20	; 0x14000
   10ea4:	ldr	pc, [ip, #520]!	; 0x208

00010ea8 <fputs@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #20, 20	; 0x14000
   10eb0:	ldr	pc, [ip, #512]!	; 0x200

00010eb4 <strncmp@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #20, 20	; 0x14000
   10ebc:	ldr	pc, [ip, #504]!	; 0x1f8

00010ec0 <abort@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #20, 20	; 0x14000
   10ec8:	ldr	pc, [ip, #496]!	; 0x1f0

00010ecc <__lxstat64@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #20, 20	; 0x14000
   10ed4:	ldr	pc, [ip, #488]!	; 0x1e8

00010ed8 <strspn@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #20, 20	; 0x14000
   10ee0:	ldr	pc, [ip, #480]!	; 0x1e0

Disassembly of section .text:

00010ee4 <.text>:
   10ee4:	mov	fp, #0
   10ee8:	mov	lr, #0
   10eec:	pop	{r1}		; (ldr r1, [sp], #4)
   10ef0:	mov	r2, sp
   10ef4:	push	{r2}		; (str r2, [sp, #-4]!)
   10ef8:	push	{r0}		; (str r0, [sp, #-4]!)
   10efc:	ldr	ip, [pc, #16]	; 10f14 <strspn@plt+0x3c>
   10f00:	push	{ip}		; (str ip, [sp, #-4]!)
   10f04:	ldr	r0, [pc, #12]	; 10f18 <strspn@plt+0x40>
   10f08:	ldr	r3, [pc, #12]	; 10f1c <strspn@plt+0x44>
   10f0c:	bl	10db8 <__libc_start_main@plt>
   10f10:	bl	10ec0 <abort@plt>
   10f14:	andeq	r4, r1, r8, ror r3
   10f18:	strdeq	r1, [r1], -r8
   10f1c:	andeq	r4, r1, r8, lsl r3
   10f20:	ldr	r3, [pc, #20]	; 10f3c <strspn@plt+0x64>
   10f24:	ldr	r2, [pc, #20]	; 10f40 <strspn@plt+0x68>
   10f28:	add	r3, pc, r3
   10f2c:	ldr	r2, [r3, r2]
   10f30:	cmp	r2, #0
   10f34:	bxeq	lr
   10f38:	b	10dd0 <__gmon_start__@plt>
   10f3c:	ldrdeq	r4, [r1], -r0
   10f40:	andeq	r0, r0, r4, asr #1
   10f44:	ldr	r0, [pc, #24]	; 10f64 <strspn@plt+0x8c>
   10f48:	ldr	r3, [pc, #24]	; 10f68 <strspn@plt+0x90>
   10f4c:	cmp	r3, r0
   10f50:	bxeq	lr
   10f54:	ldr	r3, [pc, #16]	; 10f6c <strspn@plt+0x94>
   10f58:	cmp	r3, #0
   10f5c:	bxeq	lr
   10f60:	bx	r3
   10f64:	andeq	r5, r2, r8, lsl r1
   10f68:	andeq	r5, r2, r8, lsl r1
   10f6c:	andeq	r0, r0, r0
   10f70:	ldr	r0, [pc, #36]	; 10f9c <strspn@plt+0xc4>
   10f74:	ldr	r1, [pc, #36]	; 10fa0 <strspn@plt+0xc8>
   10f78:	sub	r1, r1, r0
   10f7c:	asr	r1, r1, #2
   10f80:	add	r1, r1, r1, lsr #31
   10f84:	asrs	r1, r1, #1
   10f88:	bxeq	lr
   10f8c:	ldr	r3, [pc, #16]	; 10fa4 <strspn@plt+0xcc>
   10f90:	cmp	r3, #0
   10f94:	bxeq	lr
   10f98:	bx	r3
   10f9c:	andeq	r5, r2, r8, lsl r1
   10fa0:	andeq	r5, r2, r8, lsl r1
   10fa4:	andeq	r0, r0, r0
   10fa8:	push	{r4, lr}
   10fac:	ldr	r4, [pc, #24]	; 10fcc <strspn@plt+0xf4>
   10fb0:	ldrb	r3, [r4]
   10fb4:	cmp	r3, #0
   10fb8:	popne	{r4, pc}
   10fbc:	bl	10f44 <strspn@plt+0x6c>
   10fc0:	mov	r3, #1
   10fc4:	strb	r3, [r4]
   10fc8:	pop	{r4, pc}
   10fcc:	andeq	r5, r2, r0, lsr r1
   10fd0:	b	10f70 <strspn@plt+0x98>
   10fd4:	push	{fp, lr}
   10fd8:	mov	fp, sp
   10fdc:	sub	sp, sp, #56	; 0x38
   10fe0:	mov	r8, r0
   10fe4:	cmp	r0, #0
   10fe8:	bne	111b8 <strspn@plt+0x2e0>
   10fec:	movw	r1, #17371	; 0x43db
   10ff0:	mov	r0, #0
   10ff4:	mov	r2, #5
   10ff8:	movt	r1, #1
   10ffc:	bl	10d34 <dcgettext@plt>
   11000:	mov	r1, r0
   11004:	movw	r0, #20804	; 0x5144
   11008:	movt	r0, #2
   1100c:	ldr	r2, [r0]
   11010:	mov	r0, #1
   11014:	bl	10e3c <__printf_chk@plt>
   11018:	movw	r1, #17402	; 0x43fa
   1101c:	mov	r0, #0
   11020:	mov	r2, #5
   11024:	movt	r1, #1
   11028:	bl	10d34 <dcgettext@plt>
   1102c:	movw	r9, #20780	; 0x512c
   11030:	movt	r9, #2
   11034:	ldr	r1, [r9]
   11038:	bl	10cc8 <fputs_unlocked@plt>
   1103c:	movw	r1, #17630	; 0x44de
   11040:	mov	r0, #0
   11044:	mov	r2, #5
   11048:	movt	r1, #1
   1104c:	bl	10d34 <dcgettext@plt>
   11050:	ldr	r1, [r9]
   11054:	bl	10cc8 <fputs_unlocked@plt>
   11058:	movw	r1, #17675	; 0x450b
   1105c:	mov	r0, #0
   11060:	mov	r2, #5
   11064:	movt	r1, #1
   11068:	bl	10d34 <dcgettext@plt>
   1106c:	ldr	r1, [r9]
   11070:	bl	10cc8 <fputs_unlocked@plt>
   11074:	movw	r0, #18568	; 0x4888
   11078:	mov	r6, sp
   1107c:	movt	r0, #1
   11080:	mov	r1, r6
   11084:	ldm	r0!, {r2, r3, r4, r5}
   11088:	stmia	r1!, {r2, r3, r4, r5}
   1108c:	ldm	r0!, {r2, r3, r4, r5, r7}
   11090:	stmia	r1!, {r2, r3, r4, r5, r7}
   11094:	ldm	r0, {r2, r3, r4, r5, r7}
   11098:	stm	r1, {r2, r3, r4, r5, r7}
   1109c:	movw	r1, #17836	; 0x45ac
   110a0:	movw	r5, #17729	; 0x4541
   110a4:	movt	r1, #1
   110a8:	movt	r5, #1
   110ac:	mov	r0, r5
   110b0:	bl	10cd4 <strcmp@plt>
   110b4:	cmp	r0, #0
   110b8:	ldrne	r1, [r6, #8]!
   110bc:	cmpne	r1, #0
   110c0:	bne	110ac <strspn@plt+0x1d4>
   110c4:	ldr	r6, [r6, #4]
   110c8:	movw	r1, #17931	; 0x460b
   110cc:	mov	r0, #0
   110d0:	mov	r2, #5
   110d4:	movt	r1, #1
   110d8:	bl	10d34 <dcgettext@plt>
   110dc:	movw	r2, #17765	; 0x4565
   110e0:	movw	r3, #17954	; 0x4622
   110e4:	mov	r1, r0
   110e8:	mov	r0, #1
   110ec:	movt	r2, #1
   110f0:	movt	r3, #1
   110f4:	bl	10e3c <__printf_chk@plt>
   110f8:	cmp	r6, #0
   110fc:	mov	r0, #5
   11100:	mov	r1, #0
   11104:	moveq	r6, r5
   11108:	bl	10e78 <setlocale@plt>
   1110c:	cmp	r0, #0
   11110:	beq	11148 <strspn@plt+0x270>
   11114:	movw	r1, #17994	; 0x464a
   11118:	mov	r2, #3
   1111c:	movt	r1, #1
   11120:	bl	10eb4 <strncmp@plt>
   11124:	cmp	r0, #0
   11128:	beq	11148 <strspn@plt+0x270>
   1112c:	movw	r1, #17998	; 0x464e
   11130:	mov	r0, #0
   11134:	mov	r2, #5
   11138:	movt	r1, #1
   1113c:	bl	10d34 <dcgettext@plt>
   11140:	ldr	r1, [r9]
   11144:	bl	10cc8 <fputs_unlocked@plt>
   11148:	movw	r1, #18069	; 0x4695
   1114c:	mov	r0, #0
   11150:	mov	r2, #5
   11154:	movt	r1, #1
   11158:	bl	10d34 <dcgettext@plt>
   1115c:	movw	r2, #17954	; 0x4622
   11160:	mov	r1, r0
   11164:	mov	r0, #1
   11168:	mov	r3, r5
   1116c:	movt	r2, #1
   11170:	bl	10e3c <__printf_chk@plt>
   11174:	movw	r1, #18096	; 0x46b0
   11178:	mov	r0, #0
   1117c:	mov	r2, #5
   11180:	movt	r1, #1
   11184:	bl	10d34 <dcgettext@plt>
   11188:	movw	r3, #18146	; 0x46e2
   1118c:	mov	r1, r0
   11190:	movw	r0, #17864	; 0x45c8
   11194:	cmp	r6, r5
   11198:	mov	r2, r6
   1119c:	movt	r0, #1
   111a0:	movt	r3, #1
   111a4:	moveq	r3, r0
   111a8:	mov	r0, #1
   111ac:	bl	10e3c <__printf_chk@plt>
   111b0:	mov	r0, r8
   111b4:	bl	10df4 <exit@plt>
   111b8:	movw	r0, #20776	; 0x5128
   111bc:	movw	r1, #17332	; 0x43b4
   111c0:	mov	r2, #5
   111c4:	movt	r0, #2
   111c8:	movt	r1, #1
   111cc:	ldr	r5, [r0]
   111d0:	mov	r0, #0
   111d4:	bl	10d34 <dcgettext@plt>
   111d8:	mov	r2, r0
   111dc:	movw	r0, #20804	; 0x5144
   111e0:	mov	r1, #1
   111e4:	movt	r0, #2
   111e8:	ldr	r3, [r0]
   111ec:	mov	r0, r5
   111f0:	bl	10e54 <__fprintf_chk@plt>
   111f4:	b	111b0 <strspn@plt+0x2d8>
   111f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   111fc:	add	fp, sp, #28
   11200:	sub	sp, sp, #156	; 0x9c
   11204:	str	r0, [sp, #40]	; 0x28
   11208:	ldr	r0, [r1]
   1120c:	str	r1, [sp, #32]
   11210:	bl	11a08 <strspn@plt+0xb30>
   11214:	movw	r1, #18146	; 0x46e2
   11218:	mov	r0, #6
   1121c:	movt	r1, #1
   11220:	bl	10e78 <setlocale@plt>
   11224:	movw	r4, #17769	; 0x4569
   11228:	movw	r1, #17737	; 0x4549
   1122c:	movt	r4, #1
   11230:	movt	r1, #1
   11234:	mov	r0, r4
   11238:	bl	10e9c <bindtextdomain@plt>
   1123c:	mov	r0, r4
   11240:	bl	10d4c <textdomain@plt>
   11244:	movw	r0, #6300	; 0x189c
   11248:	movt	r0, #1
   1124c:	bl	1437c <strspn@plt+0x34a4>
   11250:	movw	r6, #17761	; 0x4561
   11254:	movw	r7, #18504	; 0x4848
   11258:	mov	r0, #0
   1125c:	mov	r4, #0
   11260:	mov	r1, #0
   11264:	movt	r6, #1
   11268:	movt	r7, #1
   1126c:	str	r0, [sp, #36]	; 0x24
   11270:	b	112ac <strspn@plt+0x3d4>
   11274:	mov	r1, #1
   11278:	cmp	r0, #80	; 0x50
   1127c:	beq	112ac <strspn@plt+0x3d4>
   11280:	cmp	r0, #256	; 0x100
   11284:	bne	11298 <strspn@plt+0x3c0>
   11288:	mov	r0, #1
   1128c:	mov	r1, #1
   11290:	str	r0, [sp, #36]	; 0x24
   11294:	b	112ac <strspn@plt+0x3d4>
   11298:	cmp	r0, #112	; 0x70
   1129c:	bne	11874 <strspn@plt+0x99c>
   112a0:	ldr	r1, [sp, #44]	; 0x2c
   112a4:	mov	r0, #1
   112a8:	str	r0, [sp, #36]	; 0x24
   112ac:	str	r1, [sp, #44]	; 0x2c
   112b0:	ldr	r0, [sp, #40]	; 0x28
   112b4:	ldr	r1, [sp, #32]
   112b8:	mov	r2, r6
   112bc:	mov	r3, r7
   112c0:	str	r4, [sp]
   112c4:	bl	10ddc <getopt_long@plt>
   112c8:	cmp	r0, #79	; 0x4f
   112cc:	bgt	11274 <strspn@plt+0x39c>
   112d0:	cmn	r0, #1
   112d4:	bne	117dc <strspn@plt+0x904>
   112d8:	movw	r0, #20768	; 0x5120
   112dc:	ldr	r6, [sp, #32]
   112e0:	movt	r0, #2
   112e4:	ldr	r1, [r0]
   112e8:	ldr	r0, [sp, #40]	; 0x28
   112ec:	cmp	r1, r0
   112f0:	beq	11850 <strspn@plt+0x978>
   112f4:	mov	r0, #0
   112f8:	bge	117d4 <strspn@plt+0x8fc>
   112fc:	ldr	r0, [sp, #36]	; 0x24
   11300:	mov	r5, #1
   11304:	ands	r0, r0, #1
   11308:	movwne	r0, #14
   1130c:	str	r0, [sp, #28]
   11310:	b	11354 <strspn@plt+0x47c>
   11314:	mov	sl, #0
   11318:	ldr	r2, [sp, #20]
   1131c:	mov	r0, #0
   11320:	mov	r1, #3
   11324:	strb	sl, [r8]
   11328:	ldr	r6, [r6]
   1132c:	bl	13278 <strspn@plt+0x23a0>
   11330:	mov	r1, r6
   11334:	ldr	r6, [sp, #32]
   11338:	movw	r2, #18655	; 0x48df
   1133c:	mov	r3, r0
   11340:	mov	r0, #0
   11344:	movt	r2, #1
   11348:	bl	10da0 <error@plt>
   1134c:	strb	r4, [r8]
   11350:	b	117a8 <strspn@plt+0x8d0>
   11354:	ldr	r9, [r6, r1, lsl #2]
   11358:	mov	r0, r9
   1135c:	bl	10e00 <strlen@plt>
   11360:	mov	r8, r0
   11364:	ldr	r0, [sp, #44]	; 0x2c
   11368:	tst	r0, #1
   1136c:	beq	113d8 <strspn@plt+0x500>
   11370:	mov	r0, r9
   11374:	b	1137c <strspn@plt+0x4a4>
   11378:	add	r0, r0, #1
   1137c:	mov	r1, #45	; 0x2d
   11380:	bl	10e0c <strchr@plt>
   11384:	cmp	r0, #0
   11388:	beq	113d8 <strspn@plt+0x500>
   1138c:	cmp	r0, r9
   11390:	ldrbne	r1, [r0, #-1]
   11394:	cmpne	r1, #47	; 0x2f
   11398:	bne	11378 <strspn@plt+0x4a0>
   1139c:	movw	r1, #18347	; 0x47ab
   113a0:	mov	r0, #0
   113a4:	mov	r2, #5
   113a8:	mov	sl, #0
   113ac:	movt	r1, #1
   113b0:	bl	10d34 <dcgettext@plt>
   113b4:	mov	r4, r0
   113b8:	mov	r0, #4
   113bc:	mov	r1, r9
   113c0:	bl	130d4 <strspn@plt+0x21fc>
   113c4:	mov	r3, r0
   113c8:	mov	r0, #0
   113cc:	mov	r1, #0
   113d0:	mov	r2, r4
   113d4:	b	11614 <strspn@plt+0x73c>
   113d8:	ldr	r0, [sp, #36]	; 0x24
   113dc:	tst	r0, #1
   113e0:	beq	11490 <strspn@plt+0x5b8>
   113e4:	cmp	r8, #0
   113e8:	beq	114a4 <strspn@plt+0x5cc>
   113ec:	movw	r1, #18390	; 0x47d6
   113f0:	mov	r0, r9
   113f4:	movt	r1, #1
   113f8:	bl	10ed8 <strspn@plt>
   113fc:	mov	r4, r9
   11400:	ldrb	r1, [r4, r0]!
   11404:	cmp	r1, #0
   11408:	beq	11578 <strspn@plt+0x6a0>
   1140c:	mov	sl, #0
   11410:	sub	r1, r8, r0
   11414:	mov	r0, r4
   11418:	add	r2, sp, #48	; 0x30
   1141c:	str	sl, [sp, #52]	; 0x34
   11420:	str	sl, [sp, #48]	; 0x30
   11424:	bl	11984 <strspn@plt+0xaac>
   11428:	movw	r1, #18457	; 0x4819
   1142c:	mov	r6, r0
   11430:	mov	r0, #0
   11434:	mov	r2, #5
   11438:	movt	r1, #1
   1143c:	bl	10d34 <dcgettext@plt>
   11440:	mov	r7, r0
   11444:	cmp	r6, #17
   11448:	mov	r0, #1
   1144c:	mov	r1, #8
   11450:	mov	r2, r4
   11454:	movcs	r6, r0
   11458:	mov	r0, #1
   1145c:	mov	r3, r6
   11460:	bl	13080 <strspn@plt+0x21a8>
   11464:	mov	r4, r0
   11468:	mov	r0, #0
   1146c:	mov	r1, #4
   11470:	mov	r2, r9
   11474:	bl	1302c <strspn@plt+0x2154>
   11478:	str	r0, [sp]
   1147c:	mov	r0, #0
   11480:	mov	r1, #0
   11484:	mov	r2, r7
   11488:	mov	r3, r4
   1148c:	b	1165c <strspn@plt+0x784>
   11490:	ldr	r1, [sp, #44]	; 0x2c
   11494:	clz	r0, r8
   11498:	lsr	r0, r0, #5
   1149c:	tst	r1, r0
   114a0:	beq	114d0 <strspn@plt+0x5f8>
   114a4:	movw	r1, #18172	; 0x46fc
   114a8:	mov	r0, #0
   114ac:	mov	r2, #5
   114b0:	mov	sl, #0
   114b4:	movt	r1, #1
   114b8:	bl	10d34 <dcgettext@plt>
   114bc:	mov	r2, r0
   114c0:	mov	r0, #0
   114c4:	mov	r1, #0
   114c8:	bl	10da0 <error@plt>
   114cc:	b	117a8 <strspn@plt+0x8d0>
   114d0:	mov	r0, r9
   114d4:	add	r1, sp, #48	; 0x30
   114d8:	bl	14394 <strspn@plt+0x34bc>
   114dc:	cmp	r0, #0
   114e0:	beq	117a4 <strspn@plt+0x8cc>
   114e4:	bl	10e18 <__errno_location@plt>
   114e8:	ldr	r4, [r0]
   114ec:	cmp	r8, #0
   114f0:	beq	115ec <strspn@plt+0x714>
   114f4:	cmp	r4, #2
   114f8:	bne	115ec <strspn@plt+0x714>
   114fc:	cmp	r8, #256	; 0x100
   11500:	bcc	11594 <strspn@plt+0x6bc>
   11504:	mov	r7, r0
   11508:	ldrb	r0, [r9]
   1150c:	movw	r4, #18188	; 0x470c
   11510:	mov	r1, #0
   11514:	movt	r4, #1
   11518:	str	r1, [r7]
   1151c:	mov	r1, #4
   11520:	cmp	r0, #47	; 0x2f
   11524:	movw	r0, #19647	; 0x4cbf
   11528:	movt	r0, #1
   1152c:	moveq	r4, r0
   11530:	mov	r0, r4
   11534:	bl	10ce0 <pathconf@plt>
   11538:	mov	r6, r0
   1153c:	cmn	r0, #1
   11540:	bgt	1157c <strspn@plt+0x6a4>
   11544:	ldr	r7, [r7]
   11548:	cmp	r7, #0
   1154c:	beq	1157c <strspn@plt+0x6a4>
   11550:	movw	r1, #18190	; 0x470e
   11554:	mov	r0, #0
   11558:	mov	r2, #5
   1155c:	mov	sl, #0
   11560:	movt	r1, #1
   11564:	bl	10d34 <dcgettext@plt>
   11568:	mov	r2, r0
   1156c:	mov	r0, #0
   11570:	mov	r1, r7
   11574:	b	11488 <strspn@plt+0x5b0>
   11578:	mov	r6, #256	; 0x100
   1157c:	cmp	r6, r8
   11580:	bls	1161c <strspn@plt+0x744>
   11584:	ldr	r0, [sp, #36]	; 0x24
   11588:	ldr	r6, [sp, #32]
   1158c:	tst	r0, #1
   11590:	bne	11674 <strspn@plt+0x79c>
   11594:	mov	r0, #0
   11598:	mov	r1, r9
   1159c:	ldrb	r2, [r1], #1
   115a0:	cmp	r2, #47	; 0x2f
   115a4:	beq	1159c <strspn@plt+0x6c4>
   115a8:	cmp	r2, #0
   115ac:	beq	11668 <strspn@plt+0x790>
   115b0:	mov	r2, #0
   115b4:	b	115bc <strspn@plt+0x6e4>
   115b8:	add	r2, r2, #1
   115bc:	ldrb	r3, [r1, r2]
   115c0:	cmp	r3, #0
   115c4:	cmpne	r3, #47	; 0x2f
   115c8:	bne	115b8 <strspn@plt+0x6e0>
   115cc:	add	r1, r1, r2
   115d0:	add	r2, r2, #1
   115d4:	cmp	r2, #14
   115d8:	mov	r2, #0
   115dc:	movwhi	r2, #1
   115e0:	orr	r0, r0, r2
   115e4:	bls	1159c <strspn@plt+0x6c4>
   115e8:	b	11674 <strspn@plt+0x79c>
   115ec:	mov	r0, #0
   115f0:	mov	r1, #3
   115f4:	mov	r2, r9
   115f8:	mov	sl, #0
   115fc:	bl	13278 <strspn@plt+0x23a0>
   11600:	movw	r2, #18655	; 0x48df
   11604:	mov	r3, r0
   11608:	mov	r0, #0
   1160c:	mov	r1, r4
   11610:	movt	r2, #1
   11614:	bl	10da0 <error@plt>
   11618:	b	117a8 <strspn@plt+0x8d0>
   1161c:	movw	r1, #18239	; 0x473f
   11620:	mov	r0, #0
   11624:	mov	r2, #5
   11628:	mov	sl, #0
   1162c:	movt	r1, #1
   11630:	bl	10d34 <dcgettext@plt>
   11634:	mov	r4, r0
   11638:	mov	r0, #4
   1163c:	mov	r1, r9
   11640:	bl	130d4 <strspn@plt+0x21fc>
   11644:	str	r0, [sp, #4]
   11648:	str	r8, [sp]
   1164c:	sub	r3, r6, #1
   11650:	mov	r0, #0
   11654:	mov	r1, #0
   11658:	mov	r2, r4
   1165c:	bl	10da0 <error@plt>
   11660:	ldr	r6, [sp, #32]
   11664:	b	117a8 <strspn@plt+0x8d0>
   11668:	mov	sl, #1
   1166c:	tst	r0, #1
   11670:	beq	117a8 <strspn@plt+0x8d0>
   11674:	ldr	sl, [sp, #28]
   11678:	mov	r3, #14
   1167c:	mov	r0, r9
   11680:	mov	r1, r3
   11684:	mov	r7, r0
   11688:	mov	r8, r7
   1168c:	ldrb	r4, [r7], #1
   11690:	cmp	r4, #47	; 0x2f
   11694:	beq	11688 <strspn@plt+0x7b0>
   11698:	ldr	r6, [sp, #32]
   1169c:	cmp	r4, #0
   116a0:	beq	117a4 <strspn@plt+0x8cc>
   116a4:	cmp	sl, #0
   116a8:	mov	r3, sl
   116ac:	bne	11720 <strspn@plt+0x848>
   116b0:	str	r1, [sp, #24]
   116b4:	bl	10e18 <__errno_location@plt>
   116b8:	mov	sl, #0
   116bc:	mov	r6, r0
   116c0:	cmp	r8, r9
   116c4:	mov	r1, r9
   116c8:	str	sl, [r0]
   116cc:	movw	r0, #18188	; 0x470c
   116d0:	strb	sl, [r8]
   116d4:	movt	r0, #1
   116d8:	moveq	r1, r0
   116dc:	str	r1, [sp, #20]
   116e0:	mov	r0, r1
   116e4:	mov	r1, #3
   116e8:	bl	10ce0 <pathconf@plt>
   116ec:	ldr	r1, [sp, #24]
   116f0:	mov	r3, r0
   116f4:	cmn	r0, #1
   116f8:	strb	r4, [r8]
   116fc:	bgt	11720 <strspn@plt+0x848>
   11700:	ldr	sl, [r6]
   11704:	mvn	r3, #0
   11708:	cmp	sl, #0
   1170c:	beq	11720 <strspn@plt+0x848>
   11710:	cmp	sl, #2
   11714:	mov	sl, r1
   11718:	mov	r3, r1
   1171c:	bne	11314 <strspn@plt+0x43c>
   11720:	mov	r4, #0
   11724:	b	1172c <strspn@plt+0x854>
   11728:	add	r4, r4, #1
   1172c:	ldrb	r6, [r7, r4]
   11730:	cmp	r6, #0
   11734:	cmpne	r6, #47	; 0x2f
   11738:	bne	11728 <strspn@plt+0x850>
   1173c:	add	r1, r4, #1
   11740:	add	r0, r7, r4
   11744:	cmp	r3, r1
   11748:	bcs	11680 <strspn@plt+0x7a8>
   1174c:	str	r1, [sp, #20]
   11750:	movw	r1, #18288	; 0x4770
   11754:	mov	sl, #0
   11758:	mov	r0, #0
   1175c:	mov	r2, #5
   11760:	str	r3, [sp, #24]
   11764:	movt	r1, #1
   11768:	strb	sl, [r7, r4]
   1176c:	bl	10d34 <dcgettext@plt>
   11770:	mov	r9, r0
   11774:	mov	r0, r8
   11778:	bl	1340c <strspn@plt+0x2534>
   1177c:	ldr	r1, [sp, #20]
   11780:	ldr	r3, [sp, #24]
   11784:	str	r0, [sp, #4]
   11788:	mov	r0, #0
   1178c:	mov	r2, r9
   11790:	str	r1, [sp]
   11794:	mov	r1, #0
   11798:	bl	10da0 <error@plt>
   1179c:	strb	r6, [r7, r4]
   117a0:	b	11660 <strspn@plt+0x788>
   117a4:	mov	sl, #1
   117a8:	movw	r0, #20768	; 0x5120
   117ac:	and	r5, r5, sl
   117b0:	movt	r0, #2
   117b4:	mov	r2, r0
   117b8:	ldr	r0, [r0]
   117bc:	add	r1, r0, #1
   117c0:	ldr	r0, [sp, #40]	; 0x28
   117c4:	str	r1, [r2]
   117c8:	cmp	r1, r0
   117cc:	blt	11354 <strspn@plt+0x47c>
   117d0:	eor	r0, r5, #1
   117d4:	sub	sp, fp, #28
   117d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   117dc:	cmn	r0, #3
   117e0:	bne	11840 <strspn@plt+0x968>
   117e4:	movw	r0, #20688	; 0x50d0
   117e8:	movw	r2, #17807	; 0x458f
   117ec:	movw	r7, #17791	; 0x457f
   117f0:	movw	r6, #17779	; 0x4573
   117f4:	mov	r1, #0
   117f8:	movt	r0, #2
   117fc:	movt	r2, #1
   11800:	movt	r7, #1
   11804:	movt	r6, #1
   11808:	ldr	r3, [r0]
   1180c:	movw	r0, #20780	; 0x512c
   11810:	movt	r0, #2
   11814:	ldr	r0, [r0]
   11818:	stm	sp, {r6, r7}
   1181c:	str	r2, [sp, #8]
   11820:	movw	r2, #17765	; 0x4565
   11824:	str	r1, [sp, #12]
   11828:	movw	r1, #17729	; 0x4541
   1182c:	movt	r1, #1
   11830:	movt	r2, #1
   11834:	bl	138f8 <strspn@plt+0x2a20>
   11838:	mov	r0, #0
   1183c:	bl	10df4 <exit@plt>
   11840:	cmn	r0, #2
   11844:	bne	11874 <strspn@plt+0x99c>
   11848:	mov	r0, #0
   1184c:	bl	10fd4 <strspn@plt+0xfc>
   11850:	movw	r1, #17820	; 0x459c
   11854:	mov	r0, #0
   11858:	mov	r2, #5
   1185c:	movt	r1, #1
   11860:	bl	10d34 <dcgettext@plt>
   11864:	mov	r2, r0
   11868:	mov	r0, #0
   1186c:	mov	r1, #0
   11870:	bl	10da0 <error@plt>
   11874:	mov	r0, #1
   11878:	bl	10fd4 <strspn@plt+0xfc>
   1187c:	movw	r1, #20788	; 0x5134
   11880:	movt	r1, #2
   11884:	str	r0, [r1]
   11888:	bx	lr
   1188c:	movw	r1, #20792	; 0x5138
   11890:	movt	r1, #2
   11894:	strb	r0, [r1]
   11898:	bx	lr
   1189c:	push	{r4, r5, r6, sl, fp, lr}
   118a0:	add	fp, sp, #16
   118a4:	sub	sp, sp, #8
   118a8:	movw	r0, #20780	; 0x512c
   118ac:	movt	r0, #2
   118b0:	ldr	r0, [r0]
   118b4:	bl	13f68 <strspn@plt+0x3090>
   118b8:	cmp	r0, #0
   118bc:	beq	118e4 <strspn@plt+0xa0c>
   118c0:	movw	r0, #20792	; 0x5138
   118c4:	movt	r0, #2
   118c8:	ldrb	r0, [r0]
   118cc:	cmp	r0, #0
   118d0:	beq	11904 <strspn@plt+0xa2c>
   118d4:	bl	10e18 <__errno_location@plt>
   118d8:	ldr	r0, [r0]
   118dc:	cmp	r0, #32
   118e0:	bne	11904 <strspn@plt+0xa2c>
   118e4:	movw	r0, #20776	; 0x5128
   118e8:	movt	r0, #2
   118ec:	ldr	r0, [r0]
   118f0:	bl	13f68 <strspn@plt+0x3090>
   118f4:	cmp	r0, #0
   118f8:	subeq	sp, fp, #16
   118fc:	popeq	{r4, r5, r6, sl, fp, pc}
   11900:	b	11974 <strspn@plt+0xa9c>
   11904:	movw	r1, #18639	; 0x48cf
   11908:	mov	r0, #0
   1190c:	mov	r2, #5
   11910:	movt	r1, #1
   11914:	bl	10d34 <dcgettext@plt>
   11918:	mov	r4, r0
   1191c:	movw	r0, #20788	; 0x5134
   11920:	movt	r0, #2
   11924:	ldr	r6, [r0]
   11928:	bl	10e18 <__errno_location@plt>
   1192c:	ldr	r5, [r0]
   11930:	cmp	r6, #0
   11934:	bne	11950 <strspn@plt+0xa78>
   11938:	movw	r2, #18655	; 0x48df
   1193c:	mov	r0, #0
   11940:	mov	r1, r5
   11944:	mov	r3, r4
   11948:	movt	r2, #1
   1194c:	b	11970 <strspn@plt+0xa98>
   11950:	mov	r0, r6
   11954:	bl	131cc <strspn@plt+0x22f4>
   11958:	movw	r2, #18651	; 0x48db
   1195c:	mov	r3, r0
   11960:	str	r4, [sp]
   11964:	mov	r0, #0
   11968:	mov	r1, r5
   1196c:	movt	r2, #1
   11970:	bl	10da0 <error@plt>
   11974:	movw	r0, #20692	; 0x50d4
   11978:	movt	r0, #2
   1197c:	ldr	r0, [r0]
   11980:	bl	10d04 <_exit@plt>
   11984:	movw	r3, #20796	; 0x513c
   11988:	mov	ip, r1
   1198c:	cmp	r2, #0
   11990:	mov	r1, r0
   11994:	mov	r0, #0
   11998:	movt	r3, #2
   1199c:	movne	r3, r2
   119a0:	mov	r2, ip
   119a4:	b	119a8 <strspn@plt+0xad0>
   119a8:	push	{r4, r5, r6, r7, fp, lr}
   119ac:	add	fp, sp, #16
   119b0:	sub	sp, sp, #8
   119b4:	add	r5, sp, #4
   119b8:	cmp	r0, #0
   119bc:	mov	r7, r2
   119c0:	mov	r4, r1
   119c4:	movne	r5, r0
   119c8:	mov	r0, r5
   119cc:	bl	10d94 <mbrtowc@plt>
   119d0:	mov	r6, r0
   119d4:	cmp	r7, #0
   119d8:	beq	119fc <strspn@plt+0xb24>
   119dc:	cmn	r6, #2
   119e0:	bcc	119fc <strspn@plt+0xb24>
   119e4:	mov	r0, #0
   119e8:	bl	141ac <strspn@plt+0x32d4>
   119ec:	cmp	r0, #0
   119f0:	ldrbeq	r0, [r4]
   119f4:	moveq	r6, #1
   119f8:	streq	r0, [r5]
   119fc:	mov	r0, r6
   11a00:	sub	sp, fp, #16
   11a04:	pop	{r4, r5, r6, r7, fp, pc}
   11a08:	push	{r4, r5, fp, lr}
   11a0c:	add	fp, sp, #8
   11a10:	cmp	r0, #0
   11a14:	beq	11aa8 <strspn@plt+0xbd0>
   11a18:	mov	r1, #47	; 0x2f
   11a1c:	mov	r4, r0
   11a20:	bl	10e84 <strrchr@plt>
   11a24:	cmp	r0, #0
   11a28:	mov	r5, r4
   11a2c:	addne	r5, r0, #1
   11a30:	sub	r0, r5, r4
   11a34:	cmp	r0, #7
   11a38:	blt	11a8c <strspn@plt+0xbb4>
   11a3c:	movw	r1, #18714	; 0x491a
   11a40:	sub	r0, r5, #7
   11a44:	mov	r2, #7
   11a48:	movt	r1, #1
   11a4c:	bl	10eb4 <strncmp@plt>
   11a50:	cmp	r0, #0
   11a54:	bne	11a8c <strspn@plt+0xbb4>
   11a58:	movw	r1, #18722	; 0x4922
   11a5c:	mov	r0, r5
   11a60:	mov	r2, #3
   11a64:	movt	r1, #1
   11a68:	bl	10eb4 <strncmp@plt>
   11a6c:	cmp	r0, #0
   11a70:	beq	11a7c <strspn@plt+0xba4>
   11a74:	mov	r4, r5
   11a78:	b	11a8c <strspn@plt+0xbb4>
   11a7c:	movw	r0, #20760	; 0x5118
   11a80:	add	r4, r5, #3
   11a84:	movt	r0, #2
   11a88:	str	r4, [r0]
   11a8c:	movw	r0, #20764	; 0x511c
   11a90:	movt	r0, #2
   11a94:	str	r4, [r0]
   11a98:	movw	r0, #20804	; 0x5144
   11a9c:	movt	r0, #2
   11aa0:	str	r4, [r0]
   11aa4:	pop	{r4, r5, fp, pc}
   11aa8:	movw	r0, #20776	; 0x5128
   11aac:	movt	r0, #2
   11ab0:	ldr	r1, [r0]
   11ab4:	movw	r0, #18658	; 0x48e2
   11ab8:	movt	r0, #1
   11abc:	bl	10ea8 <fputs@plt>
   11ac0:	bl	10ec0 <abort@plt>
   11ac4:	push	{r4, r5, r6, sl, fp, lr}
   11ac8:	add	fp, sp, #16
   11acc:	mov	r4, r0
   11ad0:	movw	r0, #20808	; 0x5148
   11ad4:	movt	r0, #2
   11ad8:	cmp	r4, #0
   11adc:	moveq	r4, r0
   11ae0:	bl	10e18 <__errno_location@plt>
   11ae4:	ldr	r6, [r0]
   11ae8:	mov	r5, r0
   11aec:	mov	r0, r4
   11af0:	mov	r1, #48	; 0x30
   11af4:	bl	13d50 <strspn@plt+0x2e78>
   11af8:	str	r6, [r5]
   11afc:	pop	{r4, r5, r6, sl, fp, pc}
   11b00:	movw	r1, #20808	; 0x5148
   11b04:	cmp	r0, #0
   11b08:	movt	r1, #2
   11b0c:	movne	r1, r0
   11b10:	ldr	r0, [r1]
   11b14:	bx	lr
   11b18:	movw	r2, #20808	; 0x5148
   11b1c:	cmp	r0, #0
   11b20:	movt	r2, #2
   11b24:	movne	r2, r0
   11b28:	str	r1, [r2]
   11b2c:	bx	lr
   11b30:	movw	r3, #20808	; 0x5148
   11b34:	cmp	r0, #0
   11b38:	movt	r3, #2
   11b3c:	movne	r3, r0
   11b40:	ubfx	r0, r1, #5, #3
   11b44:	and	r1, r1, #31
   11b48:	add	r0, r3, r0, lsl #2
   11b4c:	ldr	r3, [r0, #8]
   11b50:	eor	r2, r2, r3, lsr r1
   11b54:	and	r2, r2, #1
   11b58:	eor	r2, r3, r2, lsl r1
   11b5c:	str	r2, [r0, #8]
   11b60:	mov	r0, #1
   11b64:	and	r0, r0, r3, lsr r1
   11b68:	bx	lr
   11b6c:	movw	r2, #20808	; 0x5148
   11b70:	cmp	r0, #0
   11b74:	movt	r2, #2
   11b78:	movne	r2, r0
   11b7c:	ldr	r0, [r2, #4]
   11b80:	str	r1, [r2, #4]
   11b84:	bx	lr
   11b88:	movw	r3, #20808	; 0x5148
   11b8c:	cmp	r0, #0
   11b90:	movt	r3, #2
   11b94:	movne	r3, r0
   11b98:	cmp	r1, #0
   11b9c:	mov	r0, #10
   11ba0:	cmpne	r2, #0
   11ba4:	str	r0, [r3]
   11ba8:	bne	11bb8 <strspn@plt+0xce0>
   11bac:	push	{fp, lr}
   11bb0:	mov	fp, sp
   11bb4:	bl	10ec0 <abort@plt>
   11bb8:	str	r1, [r3, #40]	; 0x28
   11bbc:	str	r2, [r3, #44]	; 0x2c
   11bc0:	bx	lr
   11bc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11bc8:	add	fp, sp, #28
   11bcc:	sub	sp, sp, #20
   11bd0:	mov	r7, r0
   11bd4:	ldr	r0, [fp, #8]
   11bd8:	movw	r5, #20808	; 0x5148
   11bdc:	mov	r8, r3
   11be0:	mov	r9, r2
   11be4:	mov	sl, r1
   11be8:	movt	r5, #2
   11bec:	cmp	r0, #0
   11bf0:	movne	r5, r0
   11bf4:	bl	10e18 <__errno_location@plt>
   11bf8:	mov	r4, r0
   11bfc:	ldm	r5, {r0, r1}
   11c00:	ldr	r2, [r5, #40]	; 0x28
   11c04:	ldr	r3, [r5, #44]	; 0x2c
   11c08:	add	r5, r5, #8
   11c0c:	ldr	r6, [r4]
   11c10:	stm	sp, {r0, r1, r5}
   11c14:	str	r2, [sp, #12]
   11c18:	str	r3, [sp, #16]
   11c1c:	mov	r0, r7
   11c20:	mov	r1, sl
   11c24:	mov	r2, r9
   11c28:	mov	r3, r8
   11c2c:	bl	11c3c <strspn@plt+0xd64>
   11c30:	str	r6, [r4]
   11c34:	sub	sp, fp, #28
   11c38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11c3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11c40:	add	fp, sp, #28
   11c44:	sub	sp, sp, #156	; 0x9c
   11c48:	str	r0, [fp, #-56]	; 0xffffffc8
   11c4c:	ldr	r0, [fp, #12]
   11c50:	mov	r4, r1
   11c54:	str	r3, [sp, #80]	; 0x50
   11c58:	str	r2, [fp, #-84]	; 0xffffffac
   11c5c:	and	r1, r0, #4
   11c60:	str	r1, [sp, #24]
   11c64:	and	r1, r0, #1
   11c68:	str	r1, [sp, #28]
   11c6c:	ubfx	r7, r0, #1, #1
   11c70:	bl	10d70 <__ctype_get_mb_cur_max@plt>
   11c74:	str	r0, [sp, #32]
   11c78:	ldr	r0, [fp, #24]
   11c7c:	ldr	r9, [fp, #8]
   11c80:	mov	r2, #0
   11c84:	mov	r1, #0
   11c88:	mov	r5, #0
   11c8c:	str	r2, [sp, #52]	; 0x34
   11c90:	mov	r2, #1
   11c94:	str	r0, [sp, #72]	; 0x48
   11c98:	ldr	r0, [fp, #20]
   11c9c:	str	r0, [sp, #64]	; 0x40
   11ca0:	mov	r0, #0
   11ca4:	str	r0, [sp, #92]	; 0x5c
   11ca8:	mov	r0, #0
   11cac:	str	r0, [fp, #-76]	; 0xffffffb4
   11cb0:	mov	r0, #0
   11cb4:	cmp	r9, #10
   11cb8:	str	r1, [sp, #68]	; 0x44
   11cbc:	bhi	12cbc <strspn@plt+0x1de4>
   11cc0:	add	r1, pc, #28
   11cc4:	ldr	ip, [fp, #-84]	; 0xffffffac
   11cc8:	ldr	lr, [sp, #80]	; 0x50
   11ccc:	mov	r6, r4
   11cd0:	mov	r8, #0
   11cd4:	mov	r3, #1
   11cd8:	mov	sl, #0
   11cdc:	mov	r4, r2
   11ce0:	ldr	pc, [r1, r9, lsl #2]
   11ce4:			; <UNDEFINED> instruction: 0x00011db4
   11ce8:	strdeq	r1, [r1], -r0
   11cec:	andeq	r1, r1, r4, asr #27
   11cf0:	andeq	r1, r1, ip, lsr #27
   11cf4:	andeq	r1, r1, r4, ror #27
   11cf8:	andeq	r1, r1, ip, lsr lr
   11cfc:	ldrdeq	r1, [r1], -r4
   11d00:	muleq	r1, ip, lr
   11d04:	andeq	r1, r1, r0, lsl sp
   11d08:	andeq	r1, r1, r0, lsl sp
   11d0c:	andeq	r1, r1, r8, lsr sp
   11d10:	movw	r0, #18806	; 0x4976
   11d14:	mov	r1, r9
   11d18:	movt	r0, #1
   11d1c:	bl	13424 <strspn@plt+0x254c>
   11d20:	str	r0, [sp, #64]	; 0x40
   11d24:	movw	r0, #18808	; 0x4978
   11d28:	mov	r1, r9
   11d2c:	movt	r0, #1
   11d30:	bl	13424 <strspn@plt+0x254c>
   11d34:	str	r0, [sp, #72]	; 0x48
   11d38:	mov	r8, #0
   11d3c:	mov	sl, r7
   11d40:	tst	r7, #1
   11d44:	str	r5, [fp, #-48]	; 0xffffffd0
   11d48:	bne	11d84 <strspn@plt+0xeac>
   11d4c:	ldr	r0, [sp, #64]	; 0x40
   11d50:	ldrb	r0, [r0]
   11d54:	cmp	r0, #0
   11d58:	beq	11d84 <strspn@plt+0xeac>
   11d5c:	ldr	r1, [sp, #64]	; 0x40
   11d60:	mov	r8, #0
   11d64:	add	r1, r1, #1
   11d68:	cmp	r8, r6
   11d6c:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   11d70:	strbcc	r0, [r2, r8]
   11d74:	ldrb	r0, [r1, r8]
   11d78:	add	r8, r8, #1
   11d7c:	cmp	r0, #0
   11d80:	bne	11d68 <strspn@plt+0xe90>
   11d84:	ldr	r7, [sp, #72]	; 0x48
   11d88:	mov	r0, r7
   11d8c:	bl	10e00 <strlen@plt>
   11d90:	ldr	ip, [fp, #-84]	; 0xffffffac
   11d94:	ldr	lr, [sp, #80]	; 0x50
   11d98:	ldr	r5, [fp, #-48]	; 0xffffffd0
   11d9c:	str	r0, [fp, #-76]	; 0xffffffb4
   11da0:	str	r7, [sp, #92]	; 0x5c
   11da4:	mov	r3, #1
   11da8:	b	11e9c <strspn@plt+0xfc4>
   11dac:	mov	r0, #1
   11db0:	b	11df0 <strspn@plt+0xf18>
   11db4:	mov	r9, #0
   11db8:	mov	r8, #0
   11dbc:	mov	r3, r0
   11dc0:	b	11e98 <strspn@plt+0xfc0>
   11dc4:	tst	r7, #1
   11dc8:	bne	11df0 <strspn@plt+0xf18>
   11dcc:	mov	r3, r0
   11dd0:	b	11e18 <strspn@plt+0xf40>
   11dd4:	mov	r0, #1
   11dd8:	mov	r8, #0
   11ddc:	mov	r9, #5
   11de0:	b	11e50 <strspn@plt+0xf78>
   11de4:	mov	r3, #1
   11de8:	tst	r7, #1
   11dec:	beq	11e18 <strspn@plt+0xf40>
   11df0:	mov	r1, #1
   11df4:	mov	r8, #0
   11df8:	mov	r9, #2
   11dfc:	mov	r3, r0
   11e00:	mov	sl, #1
   11e04:	str	r1, [fp, #-76]	; 0xffffffb4
   11e08:	movw	r1, #18808	; 0x4978
   11e0c:	movt	r1, #1
   11e10:	str	r1, [sp, #92]	; 0x5c
   11e14:	b	11e9c <strspn@plt+0xfc4>
   11e18:	cmp	r6, #0
   11e1c:	mov	r8, #1
   11e20:	mov	r9, #2
   11e24:	ldrne	r1, [fp, #-56]	; 0xffffffc8
   11e28:	movne	r0, #39	; 0x27
   11e2c:	strbne	r0, [r1]
   11e30:	movw	r0, #18808	; 0x4978
   11e34:	movt	r0, #1
   11e38:	b	11e8c <strspn@plt+0xfb4>
   11e3c:	mov	r9, #5
   11e40:	tst	r7, #1
   11e44:	beq	11e6c <strspn@plt+0xf94>
   11e48:	mov	r0, #1
   11e4c:	mov	r8, #0
   11e50:	str	r0, [fp, #-76]	; 0xffffffb4
   11e54:	movw	r0, #18804	; 0x4974
   11e58:	mov	r3, #1
   11e5c:	mov	sl, #1
   11e60:	movt	r0, #1
   11e64:	str	r0, [sp, #92]	; 0x5c
   11e68:	b	11e9c <strspn@plt+0xfc4>
   11e6c:	cmp	r6, #0
   11e70:	mov	r8, #1
   11e74:	mov	r3, #1
   11e78:	ldrne	r1, [fp, #-56]	; 0xffffffc8
   11e7c:	movne	r0, #34	; 0x22
   11e80:	strbne	r0, [r1]
   11e84:	movw	r0, #18804	; 0x4974
   11e88:	movt	r0, #1
   11e8c:	str	r0, [sp, #92]	; 0x5c
   11e90:	mov	r0, #1
   11e94:	str	r0, [fp, #-76]	; 0xffffffb4
   11e98:	mov	sl, #0
   11e9c:	ldr	r0, [fp, #16]
   11ea0:	mov	r7, #0
   11ea4:	str	r9, [fp, #-64]	; 0xffffffc0
   11ea8:	str	sl, [fp, #-72]	; 0xffffffb8
   11eac:	str	r3, [sp, #84]	; 0x54
   11eb0:	cmp	r0, #0
   11eb4:	movwne	r0, #1
   11eb8:	and	r0, r0, sl
   11ebc:	str	r0, [fp, #-88]	; 0xffffffa8
   11ec0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   11ec4:	cmp	r0, #0
   11ec8:	movwne	r0, #1
   11ecc:	subs	r2, r9, #2
   11ed0:	and	r1, r0, sl
   11ed4:	str	r2, [fp, #-80]	; 0xffffffb0
   11ed8:	and	r1, r3, r1
   11edc:	str	r1, [sp, #44]	; 0x2c
   11ee0:	clz	r1, r2
   11ee4:	lsr	r1, r1, #5
   11ee8:	and	r1, r1, sl
   11eec:	str	r1, [sp, #56]	; 0x38
   11ef0:	mov	r1, r2
   11ef4:	eor	r2, sl, #1
   11ef8:	movwne	r1, #1
   11efc:	str	r2, [sp, #88]	; 0x58
   11f00:	orr	r2, r1, r2
   11f04:	and	r1, r1, r3
   11f08:	and	r0, r0, r1
   11f0c:	str	r2, [sp, #60]	; 0x3c
   11f10:	str	r1, [fp, #-68]	; 0xffffffbc
   11f14:	str	r0, [fp, #-60]	; 0xffffffc4
   11f18:	eor	r0, r3, #1
   11f1c:	str	r0, [sp, #48]	; 0x30
   11f20:	cmn	lr, #1
   11f24:	beq	11f34 <strspn@plt+0x105c>
   11f28:	cmp	r7, lr
   11f2c:	bne	11f40 <strspn@plt+0x1068>
   11f30:	b	12aec <strspn@plt+0x1c14>
   11f34:	ldrb	r0, [ip, r7]
   11f38:	cmp	r0, #0
   11f3c:	beq	12af4 <strspn@plt+0x1c1c>
   11f40:	ldr	r0, [fp, #-60]	; 0xffffffc4
   11f44:	mov	r9, #0
   11f48:	str	r5, [fp, #-48]	; 0xffffffd0
   11f4c:	str	r6, [fp, #-52]	; 0xffffffcc
   11f50:	cmp	r0, #0
   11f54:	beq	11f94 <strspn@plt+0x10bc>
   11f58:	ldr	r0, [fp, #-76]	; 0xffffffb4
   11f5c:	mov	r5, r4
   11f60:	add	r4, r7, r0
   11f64:	cmp	r0, #2
   11f68:	bcc	11f84 <strspn@plt+0x10ac>
   11f6c:	cmn	lr, #1
   11f70:	bne	11f84 <strspn@plt+0x10ac>
   11f74:	mov	r0, ip
   11f78:	bl	10e00 <strlen@plt>
   11f7c:	ldr	ip, [fp, #-84]	; 0xffffffac
   11f80:	mov	lr, r0
   11f84:	cmp	r4, lr
   11f88:	bls	11f9c <strspn@plt+0x10c4>
   11f8c:	mov	r6, #0
   11f90:	b	11fdc <strspn@plt+0x1104>
   11f94:	mov	r6, #0
   11f98:	b	11fe0 <strspn@plt+0x1108>
   11f9c:	ldr	r1, [sp, #92]	; 0x5c
   11fa0:	ldr	r2, [fp, #-76]	; 0xffffffb4
   11fa4:	add	r0, ip, r7
   11fa8:	mov	r4, lr
   11fac:	bl	10d28 <memcmp@plt>
   11fb0:	ldr	r2, [sp, #88]	; 0x58
   11fb4:	cmp	r0, #0
   11fb8:	mov	r1, r0
   11fbc:	movwne	r1, #1
   11fc0:	orr	r1, r1, r2
   11fc4:	tst	r1, #1
   11fc8:	beq	12b88 <strspn@plt+0x1cb0>
   11fcc:	ldr	ip, [fp, #-84]	; 0xffffffac
   11fd0:	clz	r0, r0
   11fd4:	mov	lr, r4
   11fd8:	lsr	r6, r0, #5
   11fdc:	mov	r4, r5
   11fe0:	ldrb	r5, [ip, r7]
   11fe4:	cmp	r5, #126	; 0x7e
   11fe8:	bhi	123b0 <strspn@plt+0x14d8>
   11fec:	add	r3, pc, #16
   11ff0:	mov	sl, #1
   11ff4:	mov	r2, #110	; 0x6e
   11ff8:	mov	r0, #97	; 0x61
   11ffc:	mov	r1, #0
   12000:	ldr	pc, [r3, r5, lsl #2]
   12004:	muleq	r1, r4, r2
   12008:			; <UNDEFINED> instruction: 0x000123b0
   1200c:			; <UNDEFINED> instruction: 0x000123b0
   12010:			; <UNDEFINED> instruction: 0x000123b0
   12014:			; <UNDEFINED> instruction: 0x000123b0
   12018:			; <UNDEFINED> instruction: 0x000123b0
   1201c:			; <UNDEFINED> instruction: 0x000123b0
   12020:	andeq	r2, r1, r4, asr r4
   12024:	andeq	r2, r1, r4, ror r2
   12028:	andeq	r2, r1, ip, ror #4
   1202c:	andeq	r2, r1, r0, lsl #5
   12030:	andeq	r2, r1, r4, lsl #6
   12034:	andeq	r2, r1, r4, ror #4
   12038:	andeq	r2, r1, ip, ror r2
   1203c:			; <UNDEFINED> instruction: 0x000123b0
   12040:			; <UNDEFINED> instruction: 0x000123b0
   12044:			; <UNDEFINED> instruction: 0x000123b0
   12048:			; <UNDEFINED> instruction: 0x000123b0
   1204c:			; <UNDEFINED> instruction: 0x000123b0
   12050:			; <UNDEFINED> instruction: 0x000123b0
   12054:			; <UNDEFINED> instruction: 0x000123b0
   12058:			; <UNDEFINED> instruction: 0x000123b0
   1205c:			; <UNDEFINED> instruction: 0x000123b0
   12060:			; <UNDEFINED> instruction: 0x000123b0
   12064:			; <UNDEFINED> instruction: 0x000123b0
   12068:			; <UNDEFINED> instruction: 0x000123b0
   1206c:			; <UNDEFINED> instruction: 0x000123b0
   12070:			; <UNDEFINED> instruction: 0x000123b0
   12074:			; <UNDEFINED> instruction: 0x000123b0
   12078:			; <UNDEFINED> instruction: 0x000123b0
   1207c:			; <UNDEFINED> instruction: 0x000123b0
   12080:			; <UNDEFINED> instruction: 0x000123b0
   12084:	andeq	r2, r1, r4, lsl r4
   12088:	andeq	r2, r1, r8, lsl r4
   1208c:	andeq	r2, r1, r8, lsl r4
   12090:	andeq	r2, r1, r4, lsl r2
   12094:	andeq	r2, r1, r8, lsl r4
   12098:	andeq	r2, r1, r0, lsl #4
   1209c:	andeq	r2, r1, r8, lsl r4
   120a0:	andeq	r2, r1, ip, lsl #6
   120a4:	andeq	r2, r1, r8, lsl r4
   120a8:	andeq	r2, r1, r8, lsl r4
   120ac:	andeq	r2, r1, r8, lsl r4
   120b0:	andeq	r2, r1, r0, lsl #4
   120b4:	andeq	r2, r1, r0, lsl #4
   120b8:	andeq	r2, r1, r0, lsl #4
   120bc:	andeq	r2, r1, r0, lsl #4
   120c0:	andeq	r2, r1, r0, lsl #4
   120c4:	andeq	r2, r1, r0, lsl #4
   120c8:	andeq	r2, r1, r0, lsl #4
   120cc:	andeq	r2, r1, r0, lsl #4
   120d0:	andeq	r2, r1, r0, lsl #4
   120d4:	andeq	r2, r1, r0, lsl #4
   120d8:	andeq	r2, r1, r0, lsl #4
   120dc:	andeq	r2, r1, r0, lsl #4
   120e0:	andeq	r2, r1, r0, lsl #4
   120e4:	andeq	r2, r1, r0, lsl #4
   120e8:	andeq	r2, r1, r0, lsl #4
   120ec:	andeq	r2, r1, r0, lsl #4
   120f0:	andeq	r2, r1, r8, lsl r4
   120f4:	andeq	r2, r1, r8, lsl r4
   120f8:	andeq	r2, r1, r8, lsl r4
   120fc:	andeq	r2, r1, r8, lsl r4
   12100:	ldrdeq	r2, [r1], -r8
   12104:			; <UNDEFINED> instruction: 0x000123b0
   12108:	andeq	r2, r1, r0, lsl #4
   1210c:	andeq	r2, r1, r0, lsl #4
   12110:	andeq	r2, r1, r0, lsl #4
   12114:	andeq	r2, r1, r0, lsl #4
   12118:	andeq	r2, r1, r0, lsl #4
   1211c:	andeq	r2, r1, r0, lsl #4
   12120:	andeq	r2, r1, r0, lsl #4
   12124:	andeq	r2, r1, r0, lsl #4
   12128:	andeq	r2, r1, r0, lsl #4
   1212c:	andeq	r2, r1, r0, lsl #4
   12130:	andeq	r2, r1, r0, lsl #4
   12134:	andeq	r2, r1, r0, lsl #4
   12138:	andeq	r2, r1, r0, lsl #4
   1213c:	andeq	r2, r1, r0, lsl #4
   12140:	andeq	r2, r1, r0, lsl #4
   12144:	andeq	r2, r1, r0, lsl #4
   12148:	andeq	r2, r1, r0, lsl #4
   1214c:	andeq	r2, r1, r0, lsl #4
   12150:	andeq	r2, r1, r0, lsl #4
   12154:	andeq	r2, r1, r0, lsl #4
   12158:	andeq	r2, r1, r0, lsl #4
   1215c:	andeq	r2, r1, r0, lsl #4
   12160:	andeq	r2, r1, r0, lsl #4
   12164:	andeq	r2, r1, r0, lsl #4
   12168:	andeq	r2, r1, r0, lsl #4
   1216c:	andeq	r2, r1, r0, lsl #4
   12170:	andeq	r2, r1, r8, lsl r4
   12174:	andeq	r2, r1, r0, asr #4
   12178:	andeq	r2, r1, r0, lsl #4
   1217c:	andeq	r2, r1, r8, lsl r4
   12180:	andeq	r2, r1, r0, lsl #4
   12184:	andeq	r2, r1, r8, lsl r4
   12188:	andeq	r2, r1, r0, lsl #4
   1218c:	andeq	r2, r1, r0, lsl #4
   12190:	andeq	r2, r1, r0, lsl #4
   12194:	andeq	r2, r1, r0, lsl #4
   12198:	andeq	r2, r1, r0, lsl #4
   1219c:	andeq	r2, r1, r0, lsl #4
   121a0:	andeq	r2, r1, r0, lsl #4
   121a4:	andeq	r2, r1, r0, lsl #4
   121a8:	andeq	r2, r1, r0, lsl #4
   121ac:	andeq	r2, r1, r0, lsl #4
   121b0:	andeq	r2, r1, r0, lsl #4
   121b4:	andeq	r2, r1, r0, lsl #4
   121b8:	andeq	r2, r1, r0, lsl #4
   121bc:	andeq	r2, r1, r0, lsl #4
   121c0:	andeq	r2, r1, r0, lsl #4
   121c4:	andeq	r2, r1, r0, lsl #4
   121c8:	andeq	r2, r1, r0, lsl #4
   121cc:	andeq	r2, r1, r0, lsl #4
   121d0:	andeq	r2, r1, r0, lsl #4
   121d4:	andeq	r2, r1, r0, lsl #4
   121d8:	andeq	r2, r1, r0, lsl #4
   121dc:	andeq	r2, r1, r0, lsl #4
   121e0:	andeq	r2, r1, r0, lsl #4
   121e4:	andeq	r2, r1, r0, lsl #4
   121e8:	andeq	r2, r1, r0, lsl #4
   121ec:	andeq	r2, r1, r0, lsl #4
   121f0:	andeq	r2, r1, r4, lsr #4
   121f4:	andeq	r2, r1, r8, lsl r4
   121f8:	andeq	r2, r1, r4, lsr #4
   121fc:	andeq	r2, r1, r4, lsl r2
   12200:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12204:	cmp	r0, #0
   12208:	beq	12468 <strspn@plt+0x1590>
   1220c:	ldr	r0, [fp, #16]
   12210:	b	1246c <strspn@plt+0x1594>
   12214:	mov	sl, #0
   12218:	cmp	r7, #0
   1221c:	bne	12684 <strspn@plt+0x17ac>
   12220:	b	12414 <strspn@plt+0x153c>
   12224:	mov	sl, #0
   12228:	cmn	lr, #1
   1222c:	beq	12400 <strspn@plt+0x1528>
   12230:	cmp	r7, #0
   12234:	cmpeq	lr, #1
   12238:	bne	12684 <strspn@plt+0x17ac>
   1223c:	b	12414 <strspn@plt+0x153c>
   12240:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12244:	cmp	r0, #2
   12248:	bne	12438 <strspn@plt+0x1560>
   1224c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12250:	tst	r0, #1
   12254:	bne	12ba4 <strspn@plt+0x1ccc>
   12258:	mov	r9, #0
   1225c:	mov	r0, #92	; 0x5c
   12260:	b	1244c <strspn@plt+0x1574>
   12264:	mov	r0, #102	; 0x66
   12268:	b	12454 <strspn@plt+0x157c>
   1226c:	mov	r2, #116	; 0x74
   12270:	b	12280 <strspn@plt+0x13a8>
   12274:	mov	r0, #98	; 0x62
   12278:	b	12454 <strspn@plt+0x157c>
   1227c:	mov	r2, #114	; 0x72
   12280:	ldr	r0, [sp, #60]	; 0x3c
   12284:	tst	r0, #1
   12288:	mov	r0, r2
   1228c:	bne	12454 <strspn@plt+0x157c>
   12290:	b	12ba4 <strspn@plt+0x1ccc>
   12294:	ldr	r0, [sp, #84]	; 0x54
   12298:	tst	r0, #1
   1229c:	beq	12540 <strspn@plt+0x1668>
   122a0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   122a4:	tst	r0, #1
   122a8:	bne	12cac <strspn@plt+0x1dd4>
   122ac:	ldr	r0, [fp, #-64]	; 0xffffffc0
   122b0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   122b4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   122b8:	cmp	r0, #2
   122bc:	ldr	r0, [fp, #-80]	; 0xffffffb0
   122c0:	movwne	r0, #1
   122c4:	orr	r0, r0, r3
   122c8:	tst	r0, #1
   122cc:	beq	129c0 <strspn@plt+0x1ae8>
   122d0:	mov	r0, r8
   122d4:	b	12a00 <strspn@plt+0x1b28>
   122d8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   122dc:	mov	r9, #0
   122e0:	mov	r5, #63	; 0x3f
   122e4:	cmp	r0, #5
   122e8:	beq	1268c <strspn@plt+0x17b4>
   122ec:	cmp	r0, #2
   122f0:	bne	1274c <strspn@plt+0x1874>
   122f4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   122f8:	tst	r0, #1
   122fc:	beq	12750 <strspn@plt+0x1878>
   12300:	b	12ba4 <strspn@plt+0x1ccc>
   12304:	mov	r0, #118	; 0x76
   12308:	b	12454 <strspn@plt+0x157c>
   1230c:	mov	r0, #1
   12310:	mov	r5, #39	; 0x27
   12314:	str	r0, [sp, #52]	; 0x34
   12318:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1231c:	cmp	r0, #2
   12320:	bne	123a8 <strspn@plt+0x14d0>
   12324:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12328:	tst	r0, #1
   1232c:	bne	12ba4 <strspn@plt+0x1ccc>
   12330:	ldr	r3, [sp, #68]	; 0x44
   12334:	ldr	r2, [fp, #-52]	; 0xffffffcc
   12338:	mov	r9, #0
   1233c:	clz	r1, r2
   12340:	cmp	r3, #0
   12344:	mov	r0, r3
   12348:	movwne	r0, #1
   1234c:	lsr	r1, r1, #5
   12350:	orrs	r0, r0, r1
   12354:	moveq	r3, r2
   12358:	moveq	r2, r0
   1235c:	cmp	r8, r2
   12360:	str	r3, [sp, #68]	; 0x44
   12364:	str	r2, [fp, #-52]	; 0xffffffcc
   12368:	ldrcc	r1, [fp, #-56]	; 0xffffffc8
   1236c:	movcc	r0, #39	; 0x27
   12370:	strbcc	r0, [r1, r8]
   12374:	add	r0, r8, #1
   12378:	cmp	r0, r2
   1237c:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   12380:	movcc	r1, #92	; 0x5c
   12384:	strbcc	r1, [r3, r0]
   12388:	add	r0, r8, #2
   1238c:	add	r8, r8, #3
   12390:	cmp	r0, r2
   12394:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   12398:	movcc	r1, #39	; 0x27
   1239c:	strbcc	r1, [r2, r0]
   123a0:	mov	r0, #0
   123a4:	str	r0, [fp, #-48]	; 0xffffffd0
   123a8:	mov	sl, #1
   123ac:	b	12200 <strspn@plt+0x1328>
   123b0:	ldr	r0, [sp, #32]
   123b4:	cmp	r0, #1
   123b8:	bne	12564 <strspn@plt+0x168c>
   123bc:	str	lr, [sp, #80]	; 0x50
   123c0:	bl	10de8 <__ctype_b_loc@plt>
   123c4:	ldr	r0, [r0]
   123c8:	ldr	ip, [fp, #-84]	; 0xffffffac
   123cc:	mov	r1, #1
   123d0:	add	r0, r0, r5, lsl #1
   123d4:	ldrb	r0, [r0, #1]
   123d8:	ubfx	sl, r0, #6, #1
   123dc:	ldr	r0, [sp, #48]	; 0x30
   123e0:	mov	r2, r1
   123e4:	cmp	r1, #1
   123e8:	orr	r0, sl, r0
   123ec:	bhi	12758 <strspn@plt+0x1880>
   123f0:	tst	r0, #1
   123f4:	beq	12758 <strspn@plt+0x1880>
   123f8:	ldr	lr, [sp, #80]	; 0x50
   123fc:	b	12200 <strspn@plt+0x1328>
   12400:	cmp	r7, #0
   12404:	bne	12680 <strspn@plt+0x17a8>
   12408:	ldrb	r0, [ip, #1]
   1240c:	cmp	r0, #0
   12410:	bne	12680 <strspn@plt+0x17a8>
   12414:	mov	r1, #1
   12418:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1241c:	cmp	r0, #2
   12420:	bne	12430 <strspn@plt+0x1558>
   12424:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12428:	tst	r0, #1
   1242c:	bne	12ba4 <strspn@plt+0x1ccc>
   12430:	mov	sl, r1
   12434:	b	12200 <strspn@plt+0x1328>
   12438:	ldr	r1, [sp, #44]	; 0x2c
   1243c:	mov	r9, #0
   12440:	mov	r0, #92	; 0x5c
   12444:	cmp	r1, #0
   12448:	beq	12454 <strspn@plt+0x157c>
   1244c:	mov	sl, #0
   12450:	b	1296c <strspn@plt+0x1a94>
   12454:	ldr	r1, [sp, #84]	; 0x54
   12458:	mov	sl, #0
   1245c:	mov	r9, #0
   12460:	tst	r1, #1
   12464:	bne	124a0 <strspn@plt+0x15c8>
   12468:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1246c:	cmp	r0, #0
   12470:	mov	r0, r5
   12474:	beq	12498 <strspn@plt+0x15c0>
   12478:	ldr	r1, [fp, #16]
   1247c:	ubfx	r0, r5, #5, #3
   12480:	mov	r2, #1
   12484:	ldr	r0, [r1, r0, lsl #2]
   12488:	and	r1, r5, #31
   1248c:	tst	r0, r2, lsl r1
   12490:	mov	r0, r5
   12494:	bne	124a0 <strspn@plt+0x15c8>
   12498:	cmp	r6, #0
   1249c:	beq	1296c <strspn@plt+0x1a94>
   124a0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   124a4:	ldr	r6, [fp, #-52]	; 0xffffffcc
   124a8:	tst	r1, #1
   124ac:	bne	12b80 <strspn@plt+0x1ca8>
   124b0:	ldr	r1, [fp, #-64]	; 0xffffffc0
   124b4:	ldr	r5, [fp, #-48]	; 0xffffffd0
   124b8:	cmp	r1, #2
   124bc:	ldr	r1, [fp, #-80]	; 0xffffffb0
   124c0:	movwne	r1, #1
   124c4:	orr	r1, r1, r5
   124c8:	tst	r1, #1
   124cc:	bne	12510 <strspn@plt+0x1638>
   124d0:	cmp	r8, r6
   124d4:	mov	r5, #1
   124d8:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   124dc:	movcc	r1, #39	; 0x27
   124e0:	strbcc	r1, [r2, r8]
   124e4:	add	r1, r8, #1
   124e8:	cmp	r1, r6
   124ec:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   124f0:	movcc	r2, #36	; 0x24
   124f4:	strbcc	r2, [r3, r1]
   124f8:	add	r1, r8, #2
   124fc:	add	r8, r8, #3
   12500:	cmp	r1, r6
   12504:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   12508:	movcc	r2, #39	; 0x27
   1250c:	strbcc	r2, [r3, r1]
   12510:	cmp	r8, r6
   12514:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   12518:	movcc	r1, #92	; 0x5c
   1251c:	strbcc	r1, [r2, r8]
   12520:	add	r8, r8, #1
   12524:	cmp	r8, r6
   12528:	and	r4, r4, sl
   1252c:	ldrcc	r1, [fp, #-56]	; 0xffffffc8
   12530:	strbcc	r0, [r1, r8]
   12534:	add	r8, r8, #1
   12538:	add	r7, r7, #1
   1253c:	b	11f20 <strspn@plt+0x1048>
   12540:	ldr	r0, [sp, #28]
   12544:	mov	sl, #0
   12548:	mov	r9, #0
   1254c:	mov	r5, #0
   12550:	cmp	r0, #0
   12554:	beq	12468 <strspn@plt+0x1590>
   12558:	ldr	r6, [fp, #-52]	; 0xffffffcc
   1255c:	ldr	r5, [fp, #-48]	; 0xffffffd0
   12560:	b	12538 <strspn@plt+0x1660>
   12564:	mov	r0, #0
   12568:	cmn	lr, #1
   1256c:	str	r6, [sp, #76]	; 0x4c
   12570:	str	r4, [sp, #20]
   12574:	str	r0, [fp, #-36]	; 0xffffffdc
   12578:	str	r0, [fp, #-40]	; 0xffffffd8
   1257c:	bne	12590 <strspn@plt+0x16b8>
   12580:	mov	r0, ip
   12584:	bl	10e00 <strlen@plt>
   12588:	ldr	ip, [fp, #-84]	; 0xffffffac
   1258c:	mov	lr, r0
   12590:	add	r0, ip, r7
   12594:	mov	sl, #1
   12598:	mov	r6, #0
   1259c:	sub	r4, fp, #40	; 0x28
   125a0:	str	lr, [sp, #80]	; 0x50
   125a4:	str	r0, [sp, #36]	; 0x24
   125a8:	str	r6, [sp, #40]	; 0x28
   125ac:	add	r6, r6, r7
   125b0:	sub	r0, fp, #44	; 0x2c
   125b4:	mov	r3, r4
   125b8:	add	r1, ip, r6
   125bc:	sub	r2, lr, r6
   125c0:	bl	119a8 <strspn@plt+0xad0>
   125c4:	cmp	r0, #0
   125c8:	beq	12ad4 <strspn@plt+0x1bfc>
   125cc:	cmn	r0, #1
   125d0:	beq	12a94 <strspn@plt+0x1bbc>
   125d4:	ldr	lr, [sp, #80]	; 0x50
   125d8:	cmn	r0, #2
   125dc:	beq	12a9c <strspn@plt+0x1bc4>
   125e0:	ldr	r2, [sp, #56]	; 0x38
   125e4:	cmp	r0, #2
   125e8:	mov	r1, #0
   125ec:	movwcc	r1, #1
   125f0:	eor	r2, r2, #1
   125f4:	orrs	r1, r2, r1
   125f8:	bne	12644 <strspn@plt+0x176c>
   125fc:	ldr	r1, [sp, #40]	; 0x28
   12600:	ldr	r2, [sp, #36]	; 0x24
   12604:	add	ip, r2, r1
   12608:	mov	r2, #1
   1260c:	ldrb	r3, [ip, r2]
   12610:	sub	r6, r3, #94	; 0x5e
   12614:	cmp	r6, #30
   12618:	bhi	1262c <strspn@plt+0x1754>
   1261c:	mov	r4, #1
   12620:	mov	r1, #1073741829	; 0x40000005
   12624:	tst	r1, r4, lsl r6
   12628:	bne	12ba0 <strspn@plt+0x1cc8>
   1262c:	sub	r3, r3, #91	; 0x5b
   12630:	cmp	r3, #2
   12634:	bcc	12ba0 <strspn@plt+0x1cc8>
   12638:	add	r2, r2, #1
   1263c:	cmp	r2, r0
   12640:	bcc	1260c <strspn@plt+0x1734>
   12644:	ldr	r6, [sp, #40]	; 0x28
   12648:	add	r6, r0, r6
   1264c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12650:	bl	10d58 <iswprint@plt>
   12654:	cmp	r0, #0
   12658:	sub	r4, fp, #40	; 0x28
   1265c:	movwne	r0, #1
   12660:	and	sl, sl, r0
   12664:	mov	r0, r4
   12668:	bl	10d1c <mbsinit@plt>
   1266c:	ldr	lr, [sp, #80]	; 0x50
   12670:	ldr	ip, [fp, #-84]	; 0xffffffac
   12674:	cmp	r0, #0
   12678:	beq	125a8 <strspn@plt+0x16d0>
   1267c:	b	12adc <strspn@plt+0x1c04>
   12680:	mvn	lr, #0
   12684:	mov	r9, #0
   12688:	b	12200 <strspn@plt+0x1328>
   1268c:	ldr	r0, [sp, #24]
   12690:	cmp	r0, #0
   12694:	beq	1274c <strspn@plt+0x1874>
   12698:	add	r0, r7, #2
   1269c:	cmp	r0, lr
   126a0:	bcs	1274c <strspn@plt+0x1874>
   126a4:	add	r1, ip, r7
   126a8:	ldrb	r1, [r1, #1]
   126ac:	cmp	r1, #63	; 0x3f
   126b0:	bne	1274c <strspn@plt+0x1874>
   126b4:	ldrb	r5, [ip, r0]
   126b8:	sub	r1, r5, #33	; 0x21
   126bc:	cmp	r1, #29
   126c0:	bhi	1274c <strspn@plt+0x1874>
   126c4:	movw	r3, #20929	; 0x51c1
   126c8:	mov	r2, #1
   126cc:	movt	r3, #14336	; 0x3800
   126d0:	tst	r3, r2, lsl r1
   126d4:	beq	1274c <strspn@plt+0x1874>
   126d8:	ldr	r1, [fp, #-72]	; 0xffffffb8
   126dc:	tst	r1, #1
   126e0:	bne	12cb4 <strspn@plt+0x1ddc>
   126e4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   126e8:	mov	r7, r0
   126ec:	cmp	r8, r1
   126f0:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   126f4:	movcc	r1, #63	; 0x3f
   126f8:	strbcc	r1, [r2, r8]
   126fc:	ldr	r2, [fp, #-52]	; 0xffffffcc
   12700:	add	r1, r8, #1
   12704:	cmp	r1, r2
   12708:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   1270c:	movcc	r2, #34	; 0x22
   12710:	strbcc	r2, [r3, r1]
   12714:	ldr	r2, [fp, #-52]	; 0xffffffcc
   12718:	add	r1, r8, #2
   1271c:	cmp	r1, r2
   12720:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   12724:	movcc	r2, #34	; 0x22
   12728:	strbcc	r2, [r3, r1]
   1272c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   12730:	add	r1, r8, #3
   12734:	add	r8, r8, #4
   12738:	cmp	r1, r2
   1273c:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   12740:	movcc	r2, #63	; 0x3f
   12744:	strbcc	r2, [r3, r1]
   12748:	b	12750 <strspn@plt+0x1878>
   1274c:	mov	r5, #63	; 0x3f
   12750:	mov	sl, #0
   12754:	b	12200 <strspn@plt+0x1328>
   12758:	str	r0, [sp, #40]	; 0x28
   1275c:	add	r0, r2, r7
   12760:	str	r6, [sp, #76]	; 0x4c
   12764:	add	r1, r7, #1
   12768:	ldr	lr, [sp, #80]	; 0x50
   1276c:	ldr	r7, [fp, #-64]	; 0xffffffc0
   12770:	ldr	r6, [fp, #-52]	; 0xffffffcc
   12774:	mov	r3, #0
   12778:	str	r0, [sp, #36]	; 0x24
   1277c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12780:	b	12814 <strspn@plt+0x193c>
   12784:	str	r0, [sp, #76]	; 0x4c
   12788:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1278c:	cmp	r9, #0
   12790:	movwne	r9, #1
   12794:	mvn	r7, r0
   12798:	orr	r7, r7, r9
   1279c:	tst	r7, #1
   127a0:	bne	127f0 <strspn@plt+0x1918>
   127a4:	ldr	r6, [fp, #-52]	; 0xffffffcc
   127a8:	cmp	r8, r6
   127ac:	bcs	127c4 <strspn@plt+0x18ec>
   127b0:	ldr	r7, [fp, #-56]	; 0xffffffc8
   127b4:	mov	r2, r4
   127b8:	mov	r4, #39	; 0x27
   127bc:	strb	r4, [r7, r8]
   127c0:	mov	r4, r2
   127c4:	add	r7, r8, #1
   127c8:	cmp	r7, r6
   127cc:	bcs	127e4 <strspn@plt+0x190c>
   127d0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   127d4:	mov	r2, r4
   127d8:	mov	r4, #39	; 0x27
   127dc:	strb	r4, [r0, r7]
   127e0:	mov	r4, r2
   127e4:	add	r8, r8, #2
   127e8:	mov	r0, #0
   127ec:	b	127f8 <strspn@plt+0x1920>
   127f0:	ldr	r6, [fp, #-52]	; 0xffffffcc
   127f4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   127f8:	cmp	r8, r6
   127fc:	ldr	r7, [fp, #-64]	; 0xffffffc0
   12800:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   12804:	strbcc	r5, [r2, r8]
   12808:	add	r8, r8, #1
   1280c:	ldrb	r5, [ip, r1]
   12810:	add	r1, r1, #1
   12814:	ldr	r2, [sp, #40]	; 0x28
   12818:	tst	r2, #1
   1281c:	beq	12858 <strspn@plt+0x1980>
   12820:	ldr	r2, [sp, #76]	; 0x4c
   12824:	str	r0, [fp, #-48]	; 0xffffffd0
   12828:	tst	r2, #1
   1282c:	beq	12850 <strspn@plt+0x1978>
   12830:	cmp	r8, r6
   12834:	bcs	1284c <strspn@plt+0x1974>
   12838:	ldr	r6, [fp, #-56]	; 0xffffffc8
   1283c:	mov	r2, r4
   12840:	mov	r4, #92	; 0x5c
   12844:	strb	r4, [r6, r8]
   12848:	mov	r4, r2
   1284c:	add	r8, r8, #1
   12850:	mov	r0, #0
   12854:	b	1294c <strspn@plt+0x1a74>
   12858:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1285c:	tst	r2, #1
   12860:	bne	12bac <strspn@plt+0x1cd4>
   12864:	ldr	r3, [fp, #-80]	; 0xffffffb0
   12868:	cmp	r7, #2
   1286c:	movwne	r3, #1
   12870:	orr	r3, r3, r0
   12874:	tst	r3, #1
   12878:	bne	128d4 <strspn@plt+0x19fc>
   1287c:	cmp	r8, r6
   12880:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   12884:	movcc	r3, #39	; 0x27
   12888:	strbcc	r3, [r2, r8]
   1288c:	add	r3, r8, #1
   12890:	cmp	r3, r6
   12894:	bcs	128ac <strspn@plt+0x19d4>
   12898:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1289c:	mov	r7, r4
   128a0:	mov	r4, #36	; 0x24
   128a4:	strb	r4, [r2, r3]
   128a8:	mov	r4, r7
   128ac:	add	r3, r8, #2
   128b0:	cmp	r3, r6
   128b4:	bcs	128cc <strspn@plt+0x19f4>
   128b8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   128bc:	mov	r7, r4
   128c0:	mov	r4, #39	; 0x27
   128c4:	strb	r4, [r2, r3]
   128c8:	mov	r4, r7
   128cc:	add	r8, r8, #3
   128d0:	mov	r0, #1
   128d4:	cmp	r8, r6
   128d8:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   128dc:	movcc	r3, #92	; 0x5c
   128e0:	strbcc	r3, [r2, r8]
   128e4:	add	r3, r8, #1
   128e8:	cmp	r3, r6
   128ec:	bcs	1290c <strspn@plt+0x1a34>
   128f0:	mov	r2, r4
   128f4:	and	r7, r5, #192	; 0xc0
   128f8:	mov	r4, #48	; 0x30
   128fc:	orr	r7, r4, r7, lsr #6
   12900:	mov	r4, r2
   12904:	ldr	r2, [fp, #-56]	; 0xffffffc8
   12908:	strb	r7, [r2, r3]
   1290c:	add	r3, r8, #2
   12910:	cmp	r3, r6
   12914:	bcs	12934 <strspn@plt+0x1a5c>
   12918:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1291c:	mov	r6, r4
   12920:	lsr	r7, r5, #3
   12924:	mov	r4, #6
   12928:	bfi	r7, r4, #3, #29
   1292c:	mov	r4, r6
   12930:	strb	r7, [r2, r3]
   12934:	str	r0, [fp, #-48]	; 0xffffffd0
   12938:	ldr	r0, [sp, #76]	; 0x4c
   1293c:	mov	r3, #6
   12940:	add	r8, r8, #3
   12944:	bfi	r5, r3, #3, #29
   12948:	mov	r3, #1
   1294c:	ldr	r2, [sp, #36]	; 0x24
   12950:	and	r9, r3, #1
   12954:	cmp	r2, r1
   12958:	bhi	12784 <strspn@plt+0x18ac>
   1295c:	cmp	r9, #0
   12960:	sub	r7, r1, #1
   12964:	mov	r0, r5
   12968:	movwne	r9, #1
   1296c:	cmp	r9, #0
   12970:	bne	129b4 <strspn@plt+0x1adc>
   12974:	ldr	r5, [fp, #-48]	; 0xffffffd0
   12978:	ldr	r6, [fp, #-52]	; 0xffffffcc
   1297c:	tst	r5, #1
   12980:	beq	12524 <strspn@plt+0x164c>
   12984:	cmp	r8, r6
   12988:	mov	r5, #0
   1298c:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   12990:	movcc	r1, #39	; 0x27
   12994:	strbcc	r1, [r2, r8]
   12998:	add	r1, r8, #1
   1299c:	add	r8, r8, #2
   129a0:	cmp	r1, r6
   129a4:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   129a8:	movcc	r2, #39	; 0x27
   129ac:	strbcc	r2, [r3, r1]
   129b0:	b	12524 <strspn@plt+0x164c>
   129b4:	ldr	r6, [fp, #-52]	; 0xffffffcc
   129b8:	ldr	r5, [fp, #-48]	; 0xffffffd0
   129bc:	b	12524 <strspn@plt+0x164c>
   129c0:	cmp	r8, r1
   129c4:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   129c8:	movcc	r0, #39	; 0x27
   129cc:	strbcc	r0, [r2, r8]
   129d0:	add	r0, r8, #1
   129d4:	cmp	r0, r1
   129d8:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   129dc:	movcc	r2, #36	; 0x24
   129e0:	strbcc	r2, [r3, r0]
   129e4:	add	r0, r8, #2
   129e8:	cmp	r0, r1
   129ec:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   129f0:	movcc	r2, #39	; 0x27
   129f4:	strbcc	r2, [r3, r0]
   129f8:	add	r0, r8, #3
   129fc:	mov	r3, #1
   12a00:	cmp	r0, r1
   12a04:	add	r8, r0, #1
   12a08:	str	r3, [fp, #-48]	; 0xffffffd0
   12a0c:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   12a10:	movcc	r1, #92	; 0x5c
   12a14:	strbcc	r1, [r2, r0]
   12a18:	ldr	r1, [fp, #-64]	; 0xffffffc0
   12a1c:	cmp	r1, #2
   12a20:	beq	12a84 <strspn@plt+0x1bac>
   12a24:	add	r1, r7, #1
   12a28:	mov	sl, #0
   12a2c:	mov	r9, #1
   12a30:	mov	r5, #48	; 0x30
   12a34:	cmp	r1, lr
   12a38:	bcs	12200 <strspn@plt+0x1328>
   12a3c:	ldrb	r1, [ip, r1]
   12a40:	sub	r1, r1, #48	; 0x30
   12a44:	uxtb	r1, r1
   12a48:	cmp	r1, #9
   12a4c:	bhi	12200 <strspn@plt+0x1328>
   12a50:	ldr	r1, [fp, #-52]	; 0xffffffcc
   12a54:	cmp	r8, r1
   12a58:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   12a5c:	movcc	r1, #48	; 0x30
   12a60:	strbcc	r1, [r2, r8]
   12a64:	ldr	r2, [fp, #-52]	; 0xffffffcc
   12a68:	add	r1, r0, #2
   12a6c:	add	r8, r0, #3
   12a70:	cmp	r1, r2
   12a74:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   12a78:	movcc	r2, #48	; 0x30
   12a7c:	strbcc	r2, [r3, r1]
   12a80:	b	12200 <strspn@plt+0x1328>
   12a84:	mov	r0, #48	; 0x30
   12a88:	mov	r9, #1
   12a8c:	mov	sl, #0
   12a90:	b	12498 <strspn@plt+0x15c0>
   12a94:	mov	sl, #0
   12a98:	b	12ad4 <strspn@plt+0x1bfc>
   12a9c:	mov	sl, #0
   12aa0:	cmp	lr, r6
   12aa4:	bls	12ad4 <strspn@plt+0x1bfc>
   12aa8:	ldr	ip, [fp, #-84]	; 0xffffffac
   12aac:	ldr	r6, [sp, #40]	; 0x28
   12ab0:	ldr	r0, [sp, #36]	; 0x24
   12ab4:	ldrb	r0, [r0, r6]
   12ab8:	cmp	r0, #0
   12abc:	beq	12adc <strspn@plt+0x1c04>
   12ac0:	add	r6, r6, #1
   12ac4:	add	r0, r7, r6
   12ac8:	cmp	r0, lr
   12acc:	bcc	12ab0 <strspn@plt+0x1bd8>
   12ad0:	b	12adc <strspn@plt+0x1c04>
   12ad4:	ldr	ip, [fp, #-84]	; 0xffffffac
   12ad8:	ldr	r6, [sp, #40]	; 0x28
   12adc:	mov	r1, r6
   12ae0:	ldr	r4, [sp, #20]
   12ae4:	ldr	r6, [sp, #76]	; 0x4c
   12ae8:	b	123dc <strspn@plt+0x1504>
   12aec:	mov	lr, r7
   12af0:	b	12af8 <strspn@plt+0x1c20>
   12af4:	mvn	lr, #0
   12af8:	ldr	r9, [fp, #-64]	; 0xffffffc0
   12afc:	ldr	r1, [fp, #-72]	; 0xffffffb8
   12b00:	eor	r0, r9, #2
   12b04:	orr	r0, r0, r8
   12b08:	clz	r0, r0
   12b0c:	lsr	r0, r0, #5
   12b10:	tst	r1, r0
   12b14:	bne	12c10 <strspn@plt+0x1d38>
   12b18:	mov	r0, r1
   12b1c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   12b20:	cmp	r9, #2
   12b24:	movwne	r1, #1
   12b28:	orr	r0, r0, r1
   12b2c:	tst	r0, #1
   12b30:	bne	12c50 <strspn@plt+0x1d78>
   12b34:	ldr	r0, [sp, #52]	; 0x34
   12b38:	ldr	r1, [sp, #68]	; 0x44
   12b3c:	str	lr, [sp, #80]	; 0x50
   12b40:	eor	r0, r0, #1
   12b44:	tst	r0, #1
   12b48:	bne	12c50 <strspn@plt+0x1d78>
   12b4c:	tst	r4, #1
   12b50:	bne	12c18 <strspn@plt+0x1d40>
   12b54:	mov	r7, #0
   12b58:	cmp	r1, #0
   12b5c:	beq	12c48 <strspn@plt+0x1d70>
   12b60:	ldr	r0, [sp, #84]	; 0x54
   12b64:	mov	r3, #0
   12b68:	cmp	r6, #0
   12b6c:	mov	r2, #0
   12b70:	mov	r4, r1
   12b74:	str	r3, [fp, #-72]	; 0xffffffb8
   12b78:	beq	11cb4 <strspn@plt+0xddc>
   12b7c:	b	12c50 <strspn@plt+0x1d78>
   12b80:	ldr	r7, [fp, #-64]	; 0xffffffc0
   12b84:	b	12bac <strspn@plt+0x1cd4>
   12b88:	ldr	ip, [fp, #-84]	; 0xffffffac
   12b8c:	mov	r2, #1
   12b90:	mov	lr, r4
   12b94:	ldr	r7, [fp, #-64]	; 0xffffffc0
   12b98:	ldr	r6, [fp, #-52]	; 0xffffffcc
   12b9c:	b	12bb0 <strspn@plt+0x1cd8>
   12ba0:	ldr	ip, [fp, #-84]	; 0xffffffac
   12ba4:	mov	r7, #2
   12ba8:	ldr	r6, [fp, #-52]	; 0xffffffcc
   12bac:	ldr	r2, [sp, #84]	; 0x54
   12bb0:	mov	r0, #0
   12bb4:	ldr	r1, [fp, #12]
   12bb8:	tst	r2, #1
   12bbc:	mov	r2, r7
   12bc0:	mov	r3, lr
   12bc4:	str	r0, [sp, #8]
   12bc8:	ldr	r0, [sp, #64]	; 0x40
   12bcc:	movwne	r2, #4
   12bd0:	cmp	r7, #2
   12bd4:	movne	r2, r7
   12bd8:	str	r2, [sp]
   12bdc:	mov	r2, ip
   12be0:	bic	r1, r1, #2
   12be4:	str	r0, [sp, #12]
   12be8:	ldr	r0, [sp, #72]	; 0x48
   12bec:	str	r1, [sp, #4]
   12bf0:	mov	r1, r6
   12bf4:	str	r0, [sp, #16]
   12bf8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   12bfc:	bl	11c3c <strspn@plt+0xd64>
   12c00:	mov	r8, r0
   12c04:	mov	r0, r8
   12c08:	sub	sp, fp, #28
   12c0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c10:	mov	r7, #2
   12c14:	b	12bac <strspn@plt+0x1cd4>
   12c18:	mov	r0, #5
   12c1c:	ldr	r2, [fp, #-84]	; 0xffffffac
   12c20:	ldr	r3, [sp, #80]	; 0x50
   12c24:	str	r0, [sp]
   12c28:	ldr	r0, [fp, #12]
   12c2c:	str	r0, [sp, #4]
   12c30:	ldr	r0, [fp, #16]
   12c34:	str	r0, [sp, #8]
   12c38:	ldr	r0, [sp, #64]	; 0x40
   12c3c:	str	r0, [sp, #12]
   12c40:	ldr	r0, [sp, #72]	; 0x48
   12c44:	b	12bf4 <strspn@plt+0x1d1c>
   12c48:	mov	r0, #0
   12c4c:	str	r0, [fp, #-72]	; 0xffffffb8
   12c50:	ldr	r1, [sp, #92]	; 0x5c
   12c54:	cmp	r1, #0
   12c58:	beq	12c98 <strspn@plt+0x1dc0>
   12c5c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12c60:	ldr	r2, [fp, #-56]	; 0xffffffc8
   12c64:	tst	r0, #1
   12c68:	bne	12c9c <strspn@plt+0x1dc4>
   12c6c:	ldrb	r0, [r1]
   12c70:	cmp	r0, #0
   12c74:	beq	12c9c <strspn@plt+0x1dc4>
   12c78:	add	r1, r1, #1
   12c7c:	cmp	r8, r6
   12c80:	strbcc	r0, [r2, r8]
   12c84:	add	r8, r8, #1
   12c88:	ldrb	r0, [r1], #1
   12c8c:	cmp	r0, #0
   12c90:	bne	12c7c <strspn@plt+0x1da4>
   12c94:	b	12c9c <strspn@plt+0x1dc4>
   12c98:	ldr	r2, [fp, #-56]	; 0xffffffc8
   12c9c:	cmp	r8, r6
   12ca0:	movcc	r0, #0
   12ca4:	strbcc	r0, [r2, r8]
   12ca8:	b	12c04 <strspn@plt+0x1d2c>
   12cac:	mov	r2, #1
   12cb0:	b	12b94 <strspn@plt+0x1cbc>
   12cb4:	mov	r7, #5
   12cb8:	b	12ba8 <strspn@plt+0x1cd0>
   12cbc:	bl	10ec0 <abort@plt>
   12cc0:	mov	r3, r2
   12cc4:	mov	r2, #0
   12cc8:	b	12ccc <strspn@plt+0x1df4>
   12ccc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12cd0:	add	fp, sp, #28
   12cd4:	sub	sp, sp, #36	; 0x24
   12cd8:	movw	r8, #20808	; 0x5148
   12cdc:	cmp	r3, #0
   12ce0:	mov	r4, r2
   12ce4:	str	r2, [sp, #24]
   12ce8:	mov	r5, r1
   12cec:	mov	r6, r0
   12cf0:	str	r0, [sp, #20]
   12cf4:	movt	r8, #2
   12cf8:	movne	r8, r3
   12cfc:	bl	10e18 <__errno_location@plt>
   12d00:	str	r0, [sp, #28]
   12d04:	cmp	r4, #0
   12d08:	add	sl, r8, #8
   12d0c:	ldm	r8, {r3, r9}
   12d10:	ldr	r7, [r0]
   12d14:	ldr	r1, [r8, #40]	; 0x28
   12d18:	ldr	r2, [r8, #44]	; 0x2c
   12d1c:	mov	r0, #0
   12d20:	orreq	r9, r9, #1
   12d24:	str	r7, [sp, #32]
   12d28:	mov	r7, r5
   12d2c:	stm	sp, {r3, r9, sl}
   12d30:	str	r1, [sp, #12]
   12d34:	str	r2, [sp, #16]
   12d38:	mov	r1, #0
   12d3c:	mov	r2, r6
   12d40:	mov	r3, r5
   12d44:	bl	11c3c <strspn@plt+0xd64>
   12d48:	add	r4, r0, #1
   12d4c:	mov	r5, r0
   12d50:	mov	r0, r4
   12d54:	bl	13a30 <strspn@plt+0x2b58>
   12d58:	mov	r6, r0
   12d5c:	ldr	r0, [r8]
   12d60:	ldr	r2, [r8, #44]	; 0x2c
   12d64:	ldr	r1, [r8, #40]	; 0x28
   12d68:	mov	r3, r7
   12d6c:	stm	sp, {r0, r9, sl}
   12d70:	str	r2, [sp, #16]
   12d74:	str	r1, [sp, #12]
   12d78:	mov	r0, r6
   12d7c:	mov	r1, r4
   12d80:	ldr	r2, [sp, #20]
   12d84:	bl	11c3c <strspn@plt+0xd64>
   12d88:	ldr	r0, [sp, #24]
   12d8c:	ldr	r1, [sp, #32]
   12d90:	ldr	r2, [sp, #28]
   12d94:	cmp	r0, #0
   12d98:	str	r1, [r2]
   12d9c:	strne	r5, [r0]
   12da0:	mov	r0, r6
   12da4:	sub	sp, fp, #28
   12da8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12dac:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12db0:	add	fp, sp, #24
   12db4:	movw	r5, #20700	; 0x50dc
   12db8:	movw	r8, #20696	; 0x50d8
   12dbc:	movt	r5, #2
   12dc0:	movt	r8, #2
   12dc4:	ldr	r0, [r5]
   12dc8:	ldr	r4, [r8]
   12dcc:	cmp	r0, #2
   12dd0:	blt	12dfc <strspn@plt+0x1f24>
   12dd4:	add	r7, r4, #12
   12dd8:	mov	r6, #0
   12ddc:	ldr	r0, [r7, r6, lsl #3]
   12de0:	bl	140e0 <strspn@plt+0x3208>
   12de4:	ldr	r1, [r5]
   12de8:	add	r2, r6, #2
   12dec:	add	r0, r6, #1
   12df0:	mov	r6, r0
   12df4:	cmp	r2, r1
   12df8:	blt	12ddc <strspn@plt+0x1f04>
   12dfc:	ldr	r0, [r4, #4]
   12e00:	movw	r7, #20856	; 0x5178
   12e04:	movt	r7, #2
   12e08:	cmp	r0, r7
   12e0c:	beq	12e24 <strspn@plt+0x1f4c>
   12e10:	bl	140e0 <strspn@plt+0x3208>
   12e14:	movw	r0, #20704	; 0x50e0
   12e18:	mov	r6, #256	; 0x100
   12e1c:	movt	r0, #2
   12e20:	strd	r6, [r0]
   12e24:	movw	r6, #20704	; 0x50e0
   12e28:	movt	r6, #2
   12e2c:	cmp	r4, r6
   12e30:	beq	12e40 <strspn@plt+0x1f68>
   12e34:	mov	r0, r4
   12e38:	bl	140e0 <strspn@plt+0x3208>
   12e3c:	str	r6, [r8]
   12e40:	mov	r0, #1
   12e44:	str	r0, [r5]
   12e48:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   12e4c:	movw	r3, #20808	; 0x5148
   12e50:	mvn	r2, #0
   12e54:	movt	r3, #2
   12e58:	b	12e5c <strspn@plt+0x1f84>
   12e5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e60:	add	fp, sp, #28
   12e64:	sub	sp, sp, #44	; 0x2c
   12e68:	mov	r7, r3
   12e6c:	str	r2, [sp, #36]	; 0x24
   12e70:	str	r1, [sp, #32]
   12e74:	mov	r5, r0
   12e78:	bl	10e18 <__errno_location@plt>
   12e7c:	cmp	r5, #0
   12e80:	blt	12fec <strspn@plt+0x2114>
   12e84:	cmn	r5, #-2147483647	; 0x80000001
   12e88:	beq	12fec <strspn@plt+0x2114>
   12e8c:	movw	r8, #20700	; 0x50dc
   12e90:	movw	r4, #20696	; 0x50d8
   12e94:	str	r0, [sp, #28]
   12e98:	ldr	r0, [r0]
   12e9c:	movt	r8, #2
   12ea0:	movt	r4, #2
   12ea4:	ldr	r1, [r8]
   12ea8:	ldr	r6, [r4]
   12eac:	str	r0, [sp, #24]
   12eb0:	cmp	r1, r5
   12eb4:	ble	12ec0 <strspn@plt+0x1fe8>
   12eb8:	mov	sl, r6
   12ebc:	b	12f28 <strspn@plt+0x2050>
   12ec0:	movw	r9, #20704	; 0x50e0
   12ec4:	mov	r0, #8
   12ec8:	add	r2, r5, #1
   12ecc:	str	r1, [fp, #-32]	; 0xffffffe0
   12ed0:	mvn	r3, #-2147483648	; 0x80000000
   12ed4:	movt	r9, #2
   12ed8:	str	r0, [sp]
   12edc:	sub	r2, r2, r1
   12ee0:	sub	r1, fp, #32
   12ee4:	subs	r0, r6, r9
   12ee8:	movne	r0, r6
   12eec:	bl	13b60 <strspn@plt+0x2c88>
   12ef0:	cmp	r6, r9
   12ef4:	mov	sl, r0
   12ef8:	str	r0, [r4]
   12efc:	ldrdeq	r0, [r9]
   12f00:	stmeq	sl, {r0, r1}
   12f04:	ldr	r1, [r8]
   12f08:	ldr	r2, [fp, #-32]	; 0xffffffe0
   12f0c:	add	r0, sl, r1, lsl #3
   12f10:	sub	r1, r2, r1
   12f14:	lsl	r2, r1, #3
   12f18:	mov	r1, #0
   12f1c:	bl	10e30 <memset@plt>
   12f20:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12f24:	str	r0, [r8]
   12f28:	mov	r9, sl
   12f2c:	ldr	r6, [r9, r5, lsl #3]!
   12f30:	ldr	r4, [r9, #4]!
   12f34:	ldm	r7, {r0, r1}
   12f38:	ldr	r2, [r7, #40]	; 0x28
   12f3c:	ldr	r3, [r7, #44]	; 0x2c
   12f40:	orr	r8, r1, #1
   12f44:	add	r1, r7, #8
   12f48:	stm	sp, {r0, r8}
   12f4c:	add	r0, sp, #8
   12f50:	str	r1, [sp, #20]
   12f54:	stm	r0, {r1, r2, r3}
   12f58:	mov	r0, r4
   12f5c:	mov	r1, r6
   12f60:	ldr	r2, [sp, #32]
   12f64:	ldr	r3, [sp, #36]	; 0x24
   12f68:	bl	11c3c <strspn@plt+0xd64>
   12f6c:	cmp	r6, r0
   12f70:	bhi	12fd4 <strspn@plt+0x20fc>
   12f74:	add	r6, r0, #1
   12f78:	movw	r0, #20856	; 0x5178
   12f7c:	movt	r0, #2
   12f80:	str	r6, [sl, r5, lsl #3]
   12f84:	cmp	r4, r0
   12f88:	beq	12f94 <strspn@plt+0x20bc>
   12f8c:	mov	r0, r4
   12f90:	bl	140e0 <strspn@plt+0x3208>
   12f94:	mov	r0, r6
   12f98:	bl	13a30 <strspn@plt+0x2b58>
   12f9c:	str	r0, [r9]
   12fa0:	mov	r4, r0
   12fa4:	add	r3, sp, #8
   12fa8:	ldr	r0, [r7]
   12fac:	ldr	r1, [r7, #40]	; 0x28
   12fb0:	ldr	r2, [r7, #44]	; 0x2c
   12fb4:	stm	sp, {r0, r8}
   12fb8:	ldr	r0, [sp, #20]
   12fbc:	stm	r3, {r0, r1, r2}
   12fc0:	mov	r0, r4
   12fc4:	mov	r1, r6
   12fc8:	ldr	r2, [sp, #32]
   12fcc:	ldr	r3, [sp, #36]	; 0x24
   12fd0:	bl	11c3c <strspn@plt+0xd64>
   12fd4:	ldr	r0, [sp, #28]
   12fd8:	ldr	r1, [sp, #24]
   12fdc:	str	r1, [r0]
   12fe0:	mov	r0, r4
   12fe4:	sub	sp, fp, #28
   12fe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12fec:	bl	10ec0 <abort@plt>
   12ff0:	movw	r3, #20808	; 0x5148
   12ff4:	movt	r3, #2
   12ff8:	b	12e5c <strspn@plt+0x1f84>
   12ffc:	movw	r3, #20808	; 0x5148
   13000:	mov	r1, r0
   13004:	mov	r0, #0
   13008:	mvn	r2, #0
   1300c:	movt	r3, #2
   13010:	b	12e5c <strspn@plt+0x1f84>
   13014:	movw	r3, #20808	; 0x5148
   13018:	mov	r2, r1
   1301c:	mov	r1, r0
   13020:	mov	r0, #0
   13024:	movt	r3, #2
   13028:	b	12e5c <strspn@plt+0x1f84>
   1302c:	push	{fp, lr}
   13030:	mov	fp, sp
   13034:	sub	sp, sp, #48	; 0x30
   13038:	vmov.i32	q8, #0	; 0x00000000
   1303c:	mov	ip, #32
   13040:	mov	r3, sp
   13044:	mov	lr, r2
   13048:	cmp	r1, #10
   1304c:	add	r2, r3, #16
   13050:	vst1.64	{d16-d17}, [r3], ip
   13054:	vst1.64	{d16-d17}, [r3]
   13058:	vst1.64	{d16-d17}, [r2]
   1305c:	beq	1307c <strspn@plt+0x21a4>
   13060:	str	r1, [sp]
   13064:	mov	r3, sp
   13068:	mov	r1, lr
   1306c:	mvn	r2, #0
   13070:	bl	12e5c <strspn@plt+0x1f84>
   13074:	mov	sp, fp
   13078:	pop	{fp, pc}
   1307c:	bl	10ec0 <abort@plt>
   13080:	push	{r4, sl, fp, lr}
   13084:	add	fp, sp, #8
   13088:	sub	sp, sp, #48	; 0x30
   1308c:	mov	ip, r3
   13090:	mov	r3, sp
   13094:	vmov.i32	q8, #0	; 0x00000000
   13098:	mov	lr, #32
   1309c:	cmp	r1, #10
   130a0:	add	r4, r3, #16
   130a4:	vst1.64	{d16-d17}, [r3], lr
   130a8:	vst1.64	{d16-d17}, [r3]
   130ac:	vst1.64	{d16-d17}, [r4]
   130b0:	beq	130d0 <strspn@plt+0x21f8>
   130b4:	str	r1, [sp]
   130b8:	mov	r1, r2
   130bc:	mov	r3, sp
   130c0:	mov	r2, ip
   130c4:	bl	12e5c <strspn@plt+0x1f84>
   130c8:	sub	sp, fp, #8
   130cc:	pop	{r4, sl, fp, pc}
   130d0:	bl	10ec0 <abort@plt>
   130d4:	mov	r2, r1
   130d8:	mov	r1, r0
   130dc:	mov	r0, #0
   130e0:	b	1302c <strspn@plt+0x2154>
   130e4:	mov	r3, r2
   130e8:	mov	r2, r1
   130ec:	mov	r1, r0
   130f0:	mov	r0, #0
   130f4:	b	13080 <strspn@plt+0x21a8>
   130f8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   130fc:	add	fp, sp, #24
   13100:	sub	sp, sp, #48	; 0x30
   13104:	movw	r8, #20808	; 0x5148
   13108:	mov	lr, r0
   1310c:	mov	r3, sp
   13110:	mov	ip, r1
   13114:	movt	r8, #2
   13118:	mov	r1, r3
   1311c:	ldm	r8!, {r0, r4, r5, r6, r7, r9}
   13120:	stmia	r1!, {r0, r4, r5, r6, r7, r9}
   13124:	ldm	r8, {r0, r4, r5, r6, r7, r9}
   13128:	stm	r1, {r0, r4, r5, r6, r7, r9}
   1312c:	ubfx	r0, r2, #5, #3
   13130:	and	r2, r2, #31
   13134:	mov	r4, #1
   13138:	add	r0, r3, r0, lsl #2
   1313c:	ldr	r1, [r0, #8]
   13140:	bic	r4, r4, r1, lsr r2
   13144:	eor	r1, r1, r4, lsl r2
   13148:	mov	r2, ip
   1314c:	str	r1, [r0, #8]
   13150:	mov	r0, #0
   13154:	mov	r1, lr
   13158:	bl	12e5c <strspn@plt+0x1f84>
   1315c:	sub	sp, fp, #24
   13160:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13164:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13168:	add	fp, sp, #24
   1316c:	sub	sp, sp, #48	; 0x30
   13170:	movw	lr, #20808	; 0x5148
   13174:	mov	ip, r0
   13178:	mov	r3, sp
   1317c:	movt	lr, #2
   13180:	mov	r2, r3
   13184:	ldm	lr!, {r0, r4, r5, r6, r7, r8}
   13188:	stmia	r2!, {r0, r4, r5, r6, r7, r8}
   1318c:	ldm	lr, {r0, r4, r5, r6, r7, r8}
   13190:	stm	r2, {r0, r4, r5, r6, r7, r8}
   13194:	ubfx	r0, r1, #5, #3
   13198:	and	r1, r1, #31
   1319c:	mov	r7, #1
   131a0:	add	r0, r3, r0, lsl #2
   131a4:	ldr	r2, [r0, #8]
   131a8:	bic	r7, r7, r2, lsr r1
   131ac:	eor	r1, r2, r7, lsl r1
   131b0:	mvn	r2, #0
   131b4:	str	r1, [r0, #8]
   131b8:	mov	r0, #0
   131bc:	mov	r1, ip
   131c0:	bl	12e5c <strspn@plt+0x1f84>
   131c4:	sub	sp, fp, #24
   131c8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   131cc:	push	{r4, r5, r6, r7, fp, lr}
   131d0:	add	fp, sp, #16
   131d4:	sub	sp, sp, #48	; 0x30
   131d8:	movw	lr, #20808	; 0x5148
   131dc:	mov	ip, r0
   131e0:	mov	r3, sp
   131e4:	movt	lr, #2
   131e8:	mov	r2, r3
   131ec:	ldm	lr!, {r0, r1, r4, r5, r6, r7}
   131f0:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   131f4:	ldm	lr, {r0, r1, r4, r5, r6, r7}
   131f8:	stm	r2, {r0, r1, r4, r5, r6, r7}
   131fc:	mov	r1, ip
   13200:	mvn	r2, #0
   13204:	ldr	r0, [sp, #12]
   13208:	orr	r0, r0, #67108864	; 0x4000000
   1320c:	str	r0, [sp, #12]
   13210:	mov	r0, #0
   13214:	bl	12e5c <strspn@plt+0x1f84>
   13218:	sub	sp, fp, #16
   1321c:	pop	{r4, r5, r6, r7, fp, pc}
   13220:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13224:	add	fp, sp, #24
   13228:	sub	sp, sp, #48	; 0x30
   1322c:	movw	r8, #20808	; 0x5148
   13230:	mov	ip, r1
   13234:	mov	lr, r0
   13238:	mov	r3, sp
   1323c:	movt	r8, #2
   13240:	mov	r2, r3
   13244:	ldm	r8!, {r0, r1, r4, r5, r6, r7}
   13248:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   1324c:	ldm	r8, {r0, r1, r4, r5, r6, r7}
   13250:	stm	r2, {r0, r1, r4, r5, r6, r7}
   13254:	mov	r1, lr
   13258:	mov	r2, ip
   1325c:	ldr	r0, [sp, #12]
   13260:	orr	r0, r0, #67108864	; 0x4000000
   13264:	str	r0, [sp, #12]
   13268:	mov	r0, #0
   1326c:	bl	12e5c <strspn@plt+0x1f84>
   13270:	sub	sp, fp, #24
   13274:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13278:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1327c:	add	fp, sp, #24
   13280:	sub	sp, sp, #96	; 0x60
   13284:	mov	lr, sp
   13288:	vmov.i32	q8, #0	; 0x00000000
   1328c:	mov	ip, r2
   13290:	cmp	r1, #10
   13294:	add	r3, lr, #16
   13298:	mov	r2, lr
   1329c:	vst1.64	{d16-d17}, [r3]
   132a0:	mov	r3, #28
   132a4:	vst1.64	{d16-d17}, [r2], r3
   132a8:	vst1.32	{d16-d17}, [r2]
   132ac:	beq	132ec <strspn@plt+0x2414>
   132b0:	str	r1, [sp, #48]	; 0x30
   132b4:	add	r3, sp, #48	; 0x30
   132b8:	ldm	lr!, {r2, r4, r5, r6, r7}
   132bc:	add	r1, r3, #4
   132c0:	stmia	r1!, {r2, r4, r5, r6, r7}
   132c4:	ldm	lr, {r2, r4, r5, r6, r7, r8}
   132c8:	stm	r1, {r2, r4, r5, r6, r7, r8}
   132cc:	mvn	r2, #0
   132d0:	ldr	r1, [sp, #60]	; 0x3c
   132d4:	orr	r1, r1, #67108864	; 0x4000000
   132d8:	str	r1, [sp, #60]	; 0x3c
   132dc:	mov	r1, ip
   132e0:	bl	12e5c <strspn@plt+0x1f84>
   132e4:	sub	sp, fp, #24
   132e8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   132ec:	bl	10ec0 <abort@plt>
   132f0:	push	{fp, lr}
   132f4:	mov	fp, sp
   132f8:	sub	sp, sp, #8
   132fc:	mvn	ip, #0
   13300:	str	ip, [sp]
   13304:	bl	13310 <strspn@plt+0x2438>
   13308:	mov	sp, fp
   1330c:	pop	{fp, pc}
   13310:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13314:	add	fp, sp, #24
   13318:	sub	sp, sp, #48	; 0x30
   1331c:	movw	ip, #20808	; 0x5148
   13320:	mov	lr, r3
   13324:	mov	r3, sp
   13328:	cmp	r1, #0
   1332c:	movt	ip, #2
   13330:	cmpne	r2, #0
   13334:	ldm	ip!, {r4, r5, r6, r7, r8, r9}
   13338:	stmia	r3!, {r4, r5, r6, r7, r8, r9}
   1333c:	ldm	ip, {r4, r5, r6, r7, r8, r9}
   13340:	stm	r3, {r4, r5, r6, r7, r8, r9}
   13344:	mov	r3, #10
   13348:	str	r3, [sp]
   1334c:	bne	13354 <strspn@plt+0x247c>
   13350:	bl	10ec0 <abort@plt>
   13354:	ldr	ip, [fp, #8]
   13358:	str	r2, [sp, #44]	; 0x2c
   1335c:	str	r1, [sp, #40]	; 0x28
   13360:	mov	r3, sp
   13364:	mov	r1, lr
   13368:	mov	r2, ip
   1336c:	bl	12e5c <strspn@plt+0x1f84>
   13370:	sub	sp, fp, #24
   13374:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13378:	push	{fp, lr}
   1337c:	mov	fp, sp
   13380:	sub	sp, sp, #8
   13384:	mov	r3, r2
   13388:	mov	r2, r1
   1338c:	mov	r1, r0
   13390:	mvn	r0, #0
   13394:	str	r0, [sp]
   13398:	mov	r0, #0
   1339c:	bl	13310 <strspn@plt+0x2438>
   133a0:	mov	sp, fp
   133a4:	pop	{fp, pc}
   133a8:	push	{fp, lr}
   133ac:	mov	fp, sp
   133b0:	sub	sp, sp, #8
   133b4:	mov	ip, r2
   133b8:	mov	r2, r1
   133bc:	mov	r1, r0
   133c0:	str	r3, [sp]
   133c4:	mov	r0, #0
   133c8:	mov	r3, ip
   133cc:	bl	13310 <strspn@plt+0x2438>
   133d0:	mov	sp, fp
   133d4:	pop	{fp, pc}
   133d8:	movw	r3, #20712	; 0x50e8
   133dc:	movt	r3, #2
   133e0:	b	12e5c <strspn@plt+0x1f84>
   133e4:	movw	r3, #20712	; 0x50e8
   133e8:	mov	r2, r1
   133ec:	mov	r1, r0
   133f0:	mov	r0, #0
   133f4:	movt	r3, #2
   133f8:	b	12e5c <strspn@plt+0x1f84>
   133fc:	movw	r3, #20712	; 0x50e8
   13400:	mvn	r2, #0
   13404:	movt	r3, #2
   13408:	b	12e5c <strspn@plt+0x1f84>
   1340c:	movw	r3, #20712	; 0x50e8
   13410:	mov	r1, r0
   13414:	mov	r0, #0
   13418:	mvn	r2, #0
   1341c:	movt	r3, #2
   13420:	b	12e5c <strspn@plt+0x1f84>
   13424:	push	{r4, r5, fp, lr}
   13428:	add	fp, sp, #8
   1342c:	mov	r5, r0
   13430:	mov	r4, r1
   13434:	mov	r0, #0
   13438:	mov	r2, #5
   1343c:	mov	r1, r5
   13440:	bl	10d34 <dcgettext@plt>
   13444:	cmp	r0, r5
   13448:	popne	{r4, r5, fp, pc}
   1344c:	bl	14210 <strspn@plt+0x3338>
   13450:	ldrb	r1, [r0]
   13454:	and	r1, r1, #223	; 0xdf
   13458:	cmp	r1, #71	; 0x47
   1345c:	beq	134c4 <strspn@plt+0x25ec>
   13460:	cmp	r1, #85	; 0x55
   13464:	bne	134e8 <strspn@plt+0x2610>
   13468:	ldrb	r1, [r0, #1]
   1346c:	and	r1, r1, #223	; 0xdf
   13470:	cmp	r1, #84	; 0x54
   13474:	bne	134e8 <strspn@plt+0x2610>
   13478:	ldrb	r1, [r0, #2]
   1347c:	and	r1, r1, #223	; 0xdf
   13480:	cmp	r1, #70	; 0x46
   13484:	ldrbeq	r1, [r0, #3]
   13488:	cmpeq	r1, #45	; 0x2d
   1348c:	bne	134e8 <strspn@plt+0x2610>
   13490:	ldrb	r1, [r0, #4]
   13494:	cmp	r1, #56	; 0x38
   13498:	ldrbeq	r0, [r0, #5]
   1349c:	cmpeq	r0, #0
   134a0:	bne	134e8 <strspn@plt+0x2610>
   134a4:	ldrb	r1, [r5]
   134a8:	movw	r2, #18810	; 0x497a
   134ac:	movw	r0, #18814	; 0x497e
   134b0:	movt	r2, #1
   134b4:	movt	r0, #1
   134b8:	cmp	r1, #96	; 0x60
   134bc:	moveq	r0, r2
   134c0:	pop	{r4, r5, fp, pc}
   134c4:	ldrb	r1, [r0, #1]
   134c8:	and	r1, r1, #223	; 0xdf
   134cc:	cmp	r1, #66	; 0x42
   134d0:	bne	134e8 <strspn@plt+0x2610>
   134d4:	ldrb	r1, [r0, #2]
   134d8:	cmp	r1, #49	; 0x31
   134dc:	ldrbeq	r1, [r0, #3]
   134e0:	cmpeq	r1, #56	; 0x38
   134e4:	beq	13504 <strspn@plt+0x262c>
   134e8:	movw	r1, #18804	; 0x4974
   134ec:	movw	r0, #18808	; 0x4978
   134f0:	cmp	r4, #9
   134f4:	movt	r1, #1
   134f8:	movt	r0, #1
   134fc:	moveq	r0, r1
   13500:	pop	{r4, r5, fp, pc}
   13504:	ldrb	r1, [r0, #4]
   13508:	cmp	r1, #48	; 0x30
   1350c:	ldrbeq	r1, [r0, #5]
   13510:	cmpeq	r1, #51	; 0x33
   13514:	bne	134e8 <strspn@plt+0x2610>
   13518:	ldrb	r1, [r0, #6]
   1351c:	cmp	r1, #48	; 0x30
   13520:	ldrbeq	r0, [r0, #7]
   13524:	cmpeq	r0, #0
   13528:	bne	134e8 <strspn@plt+0x2610>
   1352c:	ldrb	r1, [r5]
   13530:	movw	r2, #18818	; 0x4982
   13534:	movw	r0, #18822	; 0x4986
   13538:	movt	r2, #1
   1353c:	movt	r0, #1
   13540:	b	134b8 <strspn@plt+0x25e0>
   13544:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13548:	add	fp, sp, #24
   1354c:	sub	sp, sp, #32
   13550:	ldr	r6, [fp, #12]
   13554:	ldr	r7, [fp, #8]
   13558:	mov	r4, r2
   1355c:	mov	r8, r0
   13560:	cmp	r1, #0
   13564:	beq	1358c <strspn@plt+0x26b4>
   13568:	movw	r2, #18912	; 0x49e0
   1356c:	mov	r5, r1
   13570:	str	r3, [sp, #4]
   13574:	str	r4, [sp]
   13578:	mov	r0, r8
   1357c:	mov	r1, #1
   13580:	movt	r2, #1
   13584:	mov	r3, r5
   13588:	b	135a4 <strspn@plt+0x26cc>
   1358c:	movw	r2, #18924	; 0x49ec
   13590:	str	r3, [sp]
   13594:	mov	r0, r8
   13598:	mov	r1, #1
   1359c:	mov	r3, r4
   135a0:	movt	r2, #1
   135a4:	bl	10e54 <__fprintf_chk@plt>
   135a8:	movw	r1, #18931	; 0x49f3
   135ac:	mov	r0, #0
   135b0:	mov	r2, #5
   135b4:	movt	r1, #1
   135b8:	bl	10d34 <dcgettext@plt>
   135bc:	movw	r2, #19649	; 0x4cc1
   135c0:	mov	r3, r0
   135c4:	movw	r0, #2022	; 0x7e6
   135c8:	mov	r1, #1
   135cc:	str	r0, [sp]
   135d0:	movt	r2, #1
   135d4:	mov	r0, r8
   135d8:	bl	10e54 <__fprintf_chk@plt>
   135dc:	movw	r4, #18145	; 0x46e1
   135e0:	mov	r1, r8
   135e4:	movt	r4, #1
   135e8:	mov	r0, r4
   135ec:	bl	10cc8 <fputs_unlocked@plt>
   135f0:	movw	r1, #18935	; 0x49f7
   135f4:	mov	r0, #0
   135f8:	mov	r2, #5
   135fc:	movt	r1, #1
   13600:	bl	10d34 <dcgettext@plt>
   13604:	movw	r3, #19106	; 0x4aa2
   13608:	mov	r2, r0
   1360c:	mov	r0, r8
   13610:	mov	r1, #1
   13614:	movt	r3, #1
   13618:	bl	10e54 <__fprintf_chk@plt>
   1361c:	mov	r0, r4
   13620:	mov	r1, r8
   13624:	bl	10cc8 <fputs_unlocked@plt>
   13628:	cmp	r6, #9
   1362c:	bhi	13690 <strspn@plt+0x27b8>
   13630:	add	r0, pc, #0
   13634:	ldr	pc, [r0, r6, lsl #2]
   13638:	andeq	r3, r1, r8, ror #16
   1363c:	andeq	r3, r1, r0, ror #12
   13640:	muleq	r1, ip, r6
   13644:	andeq	r3, r1, r4, asr #13
   13648:	andeq	r3, r1, ip, ror #13
   1364c:	andeq	r3, r1, r4, lsl r7
   13650:	andeq	r3, r1, ip, lsr r7
   13654:	andeq	r3, r1, r4, ror r7
   13658:	andeq	r3, r1, r4, lsl r8
   1365c:			; <UNDEFINED> instruction: 0x000137bc
   13660:	movw	r1, #19140	; 0x4ac4
   13664:	mov	r0, #0
   13668:	mov	r2, #5
   1366c:	movt	r1, #1
   13670:	bl	10d34 <dcgettext@plt>
   13674:	ldr	r3, [r7]
   13678:	mov	r2, r0
   1367c:	mov	r0, r8
   13680:	mov	r1, #1
   13684:	sub	sp, fp, #24
   13688:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   1368c:	b	10e54 <__fprintf_chk@plt>
   13690:	movw	r1, #19459	; 0x4c03
   13694:	movt	r1, #1
   13698:	b	137c4 <strspn@plt+0x28ec>
   1369c:	movw	r1, #19156	; 0x4ad4
   136a0:	mov	r0, #0
   136a4:	mov	r2, #5
   136a8:	movt	r1, #1
   136ac:	bl	10d34 <dcgettext@plt>
   136b0:	mov	r2, r0
   136b4:	ldr	r3, [r7]
   136b8:	ldr	r0, [r7, #4]
   136bc:	str	r0, [sp]
   136c0:	b	137b0 <strspn@plt+0x28d8>
   136c4:	movw	r1, #19179	; 0x4aeb
   136c8:	mov	r0, #0
   136cc:	mov	r2, #5
   136d0:	movt	r1, #1
   136d4:	bl	10d34 <dcgettext@plt>
   136d8:	ldr	r3, [r7]
   136dc:	mov	r2, r0
   136e0:	ldmib	r7, {r0, r1}
   136e4:	stm	sp, {r0, r1}
   136e8:	b	137b0 <strspn@plt+0x28d8>
   136ec:	movw	r1, #19207	; 0x4b07
   136f0:	mov	r0, #0
   136f4:	mov	r2, #5
   136f8:	movt	r1, #1
   136fc:	bl	10d34 <dcgettext@plt>
   13700:	ldr	r3, [r7]
   13704:	mov	r2, r0
   13708:	ldmib	r7, {r0, r1, r7}
   1370c:	stm	sp, {r0, r1, r7}
   13710:	b	137b0 <strspn@plt+0x28d8>
   13714:	movw	r1, #19239	; 0x4b27
   13718:	mov	r0, #0
   1371c:	mov	r2, #5
   13720:	movt	r1, #1
   13724:	bl	10d34 <dcgettext@plt>
   13728:	ldr	r3, [r7]
   1372c:	mov	r2, r0
   13730:	ldmib	r7, {r0, r1, r6, r7}
   13734:	stm	sp, {r0, r1, r6, r7}
   13738:	b	137b0 <strspn@plt+0x28d8>
   1373c:	movw	r1, #19275	; 0x4b4b
   13740:	mov	r0, #0
   13744:	mov	r2, #5
   13748:	movt	r1, #1
   1374c:	bl	10d34 <dcgettext@plt>
   13750:	ldr	r3, [r7]
   13754:	mov	r2, r0
   13758:	ldmib	r7, {r0, r1, r6}
   1375c:	ldr	r5, [r7, #16]
   13760:	ldr	r7, [r7, #20]
   13764:	stm	sp, {r0, r1, r6}
   13768:	str	r5, [sp, #12]
   1376c:	str	r7, [sp, #16]
   13770:	b	137b0 <strspn@plt+0x28d8>
   13774:	movw	r1, #19315	; 0x4b73
   13778:	mov	r0, #0
   1377c:	mov	r2, #5
   13780:	movt	r1, #1
   13784:	bl	10d34 <dcgettext@plt>
   13788:	ldr	r3, [r7]
   1378c:	mov	r2, r0
   13790:	ldmib	r7, {r0, r1, r6}
   13794:	ldr	r5, [r7, #16]
   13798:	ldr	r4, [r7, #20]
   1379c:	ldr	r7, [r7, #24]
   137a0:	stm	sp, {r0, r1, r6}
   137a4:	str	r5, [sp, #12]
   137a8:	str	r4, [sp, #16]
   137ac:	str	r7, [sp, #20]
   137b0:	mov	r0, r8
   137b4:	mov	r1, #1
   137b8:	b	13864 <strspn@plt+0x298c>
   137bc:	movw	r1, #19407	; 0x4bcf
   137c0:	movt	r1, #1
   137c4:	mov	r0, #0
   137c8:	mov	r2, #5
   137cc:	bl	10d34 <dcgettext@plt>
   137d0:	mov	ip, r0
   137d4:	ldr	r3, [r7]
   137d8:	ldr	r0, [r7, #4]
   137dc:	ldr	r1, [r7, #8]
   137e0:	ldr	r6, [r7, #12]
   137e4:	ldr	r5, [r7, #16]
   137e8:	ldr	r4, [r7, #20]
   137ec:	ldr	r2, [r7, #24]
   137f0:	ldr	lr, [r7, #28]
   137f4:	ldr	r7, [r7, #32]
   137f8:	stm	sp, {r0, r1, r6}
   137fc:	str	r5, [sp, #12]
   13800:	str	r4, [sp, #16]
   13804:	str	r2, [sp, #20]
   13808:	str	lr, [sp, #24]
   1380c:	str	r7, [sp, #28]
   13810:	b	13858 <strspn@plt+0x2980>
   13814:	movw	r1, #19359	; 0x4b9f
   13818:	mov	r0, #0
   1381c:	mov	r2, #5
   13820:	movt	r1, #1
   13824:	bl	10d34 <dcgettext@plt>
   13828:	mov	ip, r0
   1382c:	ldr	r3, [r7]
   13830:	ldmib	r7, {r0, r1, r6}
   13834:	ldr	r5, [r7, #16]
   13838:	ldr	r4, [r7, #20]
   1383c:	ldr	r2, [r7, #24]
   13840:	ldr	r7, [r7, #28]
   13844:	stm	sp, {r0, r1, r6}
   13848:	str	r5, [sp, #12]
   1384c:	str	r4, [sp, #16]
   13850:	str	r2, [sp, #20]
   13854:	str	r7, [sp, #24]
   13858:	mov	r0, r8
   1385c:	mov	r1, #1
   13860:	mov	r2, ip
   13864:	bl	10e54 <__fprintf_chk@plt>
   13868:	sub	sp, fp, #24
   1386c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13870:	push	{r4, sl, fp, lr}
   13874:	add	fp, sp, #8
   13878:	sub	sp, sp, #8
   1387c:	ldr	ip, [fp, #8]
   13880:	mov	lr, #0
   13884:	ldr	r4, [ip, lr, lsl #2]
   13888:	add	lr, lr, #1
   1388c:	cmp	r4, #0
   13890:	bne	13884 <strspn@plt+0x29ac>
   13894:	sub	r4, lr, #1
   13898:	str	ip, [sp]
   1389c:	str	r4, [sp, #4]
   138a0:	bl	13544 <strspn@plt+0x266c>
   138a4:	sub	sp, fp, #8
   138a8:	pop	{r4, sl, fp, pc}
   138ac:	push	{r4, r5, fp, lr}
   138b0:	add	fp, sp, #8
   138b4:	sub	sp, sp, #48	; 0x30
   138b8:	ldr	r4, [fp, #8]
   138bc:	mov	ip, #0
   138c0:	add	lr, sp, #8
   138c4:	ldr	r5, [r4]
   138c8:	cmp	r5, #0
   138cc:	str	r5, [lr, ip, lsl #2]
   138d0:	beq	138e4 <strspn@plt+0x2a0c>
   138d4:	add	ip, ip, #1
   138d8:	add	r4, r4, #4
   138dc:	cmp	ip, #10
   138e0:	bcc	138c4 <strspn@plt+0x29ec>
   138e4:	str	lr, [sp]
   138e8:	str	ip, [sp, #4]
   138ec:	bl	13544 <strspn@plt+0x266c>
   138f0:	sub	sp, fp, #8
   138f4:	pop	{r4, r5, fp, pc}
   138f8:	push	{fp, lr}
   138fc:	mov	fp, sp
   13900:	sub	sp, sp, #8
   13904:	add	ip, fp, #8
   13908:	str	ip, [sp, #4]
   1390c:	str	ip, [sp]
   13910:	bl	138ac <strspn@plt+0x29d4>
   13914:	mov	sp, fp
   13918:	pop	{fp, pc}
   1391c:	push	{fp, lr}
   13920:	mov	fp, sp
   13924:	movw	r0, #20780	; 0x512c
   13928:	movt	r0, #2
   1392c:	ldr	r1, [r0]
   13930:	movw	r0, #18145	; 0x46e1
   13934:	movt	r0, #1
   13938:	bl	10cc8 <fputs_unlocked@plt>
   1393c:	movw	r1, #19519	; 0x4c3f
   13940:	mov	r0, #0
   13944:	mov	r2, #5
   13948:	movt	r1, #1
   1394c:	bl	10d34 <dcgettext@plt>
   13950:	movw	r2, #19539	; 0x4c53
   13954:	mov	r1, r0
   13958:	mov	r0, #1
   1395c:	movt	r2, #1
   13960:	bl	10e3c <__printf_chk@plt>
   13964:	movw	r1, #19561	; 0x4c69
   13968:	mov	r0, #0
   1396c:	mov	r2, #5
   13970:	movt	r1, #1
   13974:	bl	10d34 <dcgettext@plt>
   13978:	movw	r2, #17765	; 0x4565
   1397c:	movw	r3, #17954	; 0x4622
   13980:	mov	r1, r0
   13984:	mov	r0, #1
   13988:	movt	r2, #1
   1398c:	movt	r3, #1
   13990:	bl	10e3c <__printf_chk@plt>
   13994:	movw	r1, #19581	; 0x4c7d
   13998:	mov	r0, #0
   1399c:	mov	r2, #5
   139a0:	movt	r1, #1
   139a4:	bl	10d34 <dcgettext@plt>
   139a8:	movw	r2, #19620	; 0x4ca4
   139ac:	mov	r1, r0
   139b0:	mov	r0, #1
   139b4:	movt	r2, #1
   139b8:	pop	{fp, lr}
   139bc:	b	10e3c <__printf_chk@plt>
   139c0:	b	139c4 <strspn@plt+0x2aec>
   139c4:	push	{r4, r5, r6, sl, fp, lr}
   139c8:	add	fp, sp, #16
   139cc:	mov	r4, r2
   139d0:	mov	r5, r1
   139d4:	mov	r6, r0
   139d8:	bl	14248 <strspn@plt+0x3370>
   139dc:	cmp	r0, #0
   139e0:	popne	{r4, r5, r6, sl, fp, pc}
   139e4:	cmp	r6, #0
   139e8:	beq	139fc <strspn@plt+0x2b24>
   139ec:	cmp	r5, #0
   139f0:	cmpne	r4, #0
   139f4:	bne	139fc <strspn@plt+0x2b24>
   139f8:	pop	{r4, r5, r6, sl, fp, pc}
   139fc:	bl	13e50 <strspn@plt+0x2f78>
   13a00:	push	{fp, lr}
   13a04:	mov	fp, sp
   13a08:	bl	13ee8 <strspn@plt+0x3010>
   13a0c:	cmp	r0, #0
   13a10:	popne	{fp, pc}
   13a14:	bl	13e50 <strspn@plt+0x2f78>
   13a18:	push	{fp, lr}
   13a1c:	mov	fp, sp
   13a20:	bl	13ee8 <strspn@plt+0x3010>
   13a24:	cmp	r0, #0
   13a28:	popne	{fp, pc}
   13a2c:	bl	13e50 <strspn@plt+0x2f78>
   13a30:	push	{fp, lr}
   13a34:	mov	fp, sp
   13a38:	bl	13ee8 <strspn@plt+0x3010>
   13a3c:	cmp	r0, #0
   13a40:	popne	{fp, pc}
   13a44:	bl	13e50 <strspn@plt+0x2f78>
   13a48:	push	{r4, r5, fp, lr}
   13a4c:	add	fp, sp, #8
   13a50:	mov	r4, r1
   13a54:	mov	r5, r0
   13a58:	bl	13f18 <strspn@plt+0x3040>
   13a5c:	cmp	r0, #0
   13a60:	popne	{r4, r5, fp, pc}
   13a64:	cmp	r5, #0
   13a68:	beq	13a78 <strspn@plt+0x2ba0>
   13a6c:	cmp	r4, #0
   13a70:	bne	13a78 <strspn@plt+0x2ba0>
   13a74:	pop	{r4, r5, fp, pc}
   13a78:	bl	13e50 <strspn@plt+0x2f78>
   13a7c:	push	{fp, lr}
   13a80:	mov	fp, sp
   13a84:	cmp	r1, #0
   13a88:	orreq	r1, r1, #1
   13a8c:	bl	13f18 <strspn@plt+0x3040>
   13a90:	cmp	r0, #0
   13a94:	popne	{fp, pc}
   13a98:	bl	13e50 <strspn@plt+0x2f78>
   13a9c:	push	{fp, lr}
   13aa0:	mov	fp, sp
   13aa4:	clz	r3, r2
   13aa8:	lsr	ip, r3, #5
   13aac:	clz	r3, r1
   13ab0:	lsr	r3, r3, #5
   13ab4:	orrs	r3, r3, ip
   13ab8:	movwne	r1, #1
   13abc:	movwne	r2, #1
   13ac0:	bl	14248 <strspn@plt+0x3370>
   13ac4:	cmp	r0, #0
   13ac8:	popne	{fp, pc}
   13acc:	bl	13e50 <strspn@plt+0x2f78>
   13ad0:	push	{fp, lr}
   13ad4:	mov	fp, sp
   13ad8:	mov	r2, r1
   13adc:	mov	r1, r0
   13ae0:	mov	r0, #0
   13ae4:	bl	14248 <strspn@plt+0x3370>
   13ae8:	cmp	r0, #0
   13aec:	popne	{fp, pc}
   13af0:	bl	13e50 <strspn@plt+0x2f78>
   13af4:	mov	r2, r1
   13af8:	mov	r1, r0
   13afc:	mov	r0, #0
   13b00:	b	13a9c <strspn@plt+0x2bc4>
   13b04:	mov	r2, #1
   13b08:	b	13b0c <strspn@plt+0x2c34>
   13b0c:	push	{r4, r5, fp, lr}
   13b10:	add	fp, sp, #8
   13b14:	ldr	r5, [r1]
   13b18:	mov	r4, r1
   13b1c:	cmp	r0, #0
   13b20:	beq	13b38 <strspn@plt+0x2c60>
   13b24:	mov	r1, #1
   13b28:	add	r1, r1, r5, lsr #1
   13b2c:	adds	r5, r5, r1
   13b30:	bcc	13b50 <strspn@plt+0x2c78>
   13b34:	bl	13e50 <strspn@plt+0x2f78>
   13b38:	cmp	r5, #0
   13b3c:	bne	13b50 <strspn@plt+0x2c78>
   13b40:	mov	r1, #64	; 0x40
   13b44:	cmp	r2, #64	; 0x40
   13b48:	udiv	r5, r1, r2
   13b4c:	addhi	r5, r5, #1
   13b50:	mov	r1, r5
   13b54:	bl	139c4 <strspn@plt+0x2aec>
   13b58:	str	r5, [r4]
   13b5c:	pop	{r4, r5, fp, pc}
   13b60:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13b64:	add	fp, sp, #24
   13b68:	ldr	r6, [r1]
   13b6c:	mov	r8, r1
   13b70:	ldr	r4, [fp, #8]
   13b74:	add	r1, r6, r6, asr #1
   13b78:	cmp	r1, r6
   13b7c:	mvnvs	r1, #-2147483648	; 0x80000000
   13b80:	cmp	r1, r3
   13b84:	mov	r5, r1
   13b88:	movgt	r5, r3
   13b8c:	cmn	r3, #1
   13b90:	movle	r5, r1
   13b94:	cmn	r4, #1
   13b98:	ble	13bb8 <strspn@plt+0x2ce0>
   13b9c:	cmp	r4, #0
   13ba0:	beq	13c0c <strspn@plt+0x2d34>
   13ba4:	cmn	r5, #1
   13ba8:	ble	13be0 <strspn@plt+0x2d08>
   13bac:	mvn	r7, #-2147483648	; 0x80000000
   13bb0:	udiv	r1, r7, r4
   13bb4:	b	13bd4 <strspn@plt+0x2cfc>
   13bb8:	cmn	r5, #1
   13bbc:	ble	13bfc <strspn@plt+0x2d24>
   13bc0:	cmn	r4, #1
   13bc4:	beq	13c0c <strspn@plt+0x2d34>
   13bc8:	mov	r1, #-2147483648	; 0x80000000
   13bcc:	mvn	r7, #-2147483648	; 0x80000000
   13bd0:	sdiv	r1, r1, r4
   13bd4:	cmp	r1, r5
   13bd8:	bge	13c0c <strspn@plt+0x2d34>
   13bdc:	b	13c1c <strspn@plt+0x2d44>
   13be0:	beq	13c0c <strspn@plt+0x2d34>
   13be4:	mov	r1, #-2147483648	; 0x80000000
   13be8:	mvn	r7, #-2147483648	; 0x80000000
   13bec:	sdiv	r1, r1, r5
   13bf0:	cmp	r1, r4
   13bf4:	bge	13c0c <strspn@plt+0x2d34>
   13bf8:	b	13c1c <strspn@plt+0x2d44>
   13bfc:	mvn	r7, #-2147483648	; 0x80000000
   13c00:	sdiv	r1, r7, r4
   13c04:	cmp	r5, r1
   13c08:	blt	13c1c <strspn@plt+0x2d44>
   13c0c:	mul	r1, r5, r4
   13c10:	mov	r7, #64	; 0x40
   13c14:	cmp	r1, #63	; 0x3f
   13c18:	bgt	13c24 <strspn@plt+0x2d4c>
   13c1c:	sdiv	r5, r7, r4
   13c20:	mul	r1, r5, r4
   13c24:	cmp	r0, #0
   13c28:	moveq	r7, #0
   13c2c:	streq	r7, [r8]
   13c30:	sub	r7, r5, r6
   13c34:	cmp	r7, r2
   13c38:	bge	13cdc <strspn@plt+0x2e04>
   13c3c:	add	r5, r6, r2
   13c40:	mov	r2, #0
   13c44:	mov	r1, #0
   13c48:	cmp	r5, r3
   13c4c:	movwgt	r2, #1
   13c50:	cmn	r3, #1
   13c54:	movwgt	r1, #1
   13c58:	cmp	r5, r6
   13c5c:	bvs	13cc4 <strspn@plt+0x2dec>
   13c60:	ands	r1, r1, r2
   13c64:	bne	13cc4 <strspn@plt+0x2dec>
   13c68:	cmn	r4, #1
   13c6c:	ble	13c8c <strspn@plt+0x2db4>
   13c70:	cmp	r4, #0
   13c74:	beq	13cd8 <strspn@plt+0x2e00>
   13c78:	cmn	r5, #1
   13c7c:	ble	13cb0 <strspn@plt+0x2dd8>
   13c80:	mvn	r1, #-2147483648	; 0x80000000
   13c84:	udiv	r1, r1, r4
   13c88:	b	13ca4 <strspn@plt+0x2dcc>
   13c8c:	cmn	r5, #1
   13c90:	ble	13cc8 <strspn@plt+0x2df0>
   13c94:	cmn	r4, #1
   13c98:	beq	13cd8 <strspn@plt+0x2e00>
   13c9c:	mov	r1, #-2147483648	; 0x80000000
   13ca0:	sdiv	r1, r1, r4
   13ca4:	cmp	r1, r5
   13ca8:	bge	13cd8 <strspn@plt+0x2e00>
   13cac:	b	13cc4 <strspn@plt+0x2dec>
   13cb0:	beq	13cd8 <strspn@plt+0x2e00>
   13cb4:	mov	r1, #-2147483648	; 0x80000000
   13cb8:	sdiv	r1, r1, r5
   13cbc:	cmp	r1, r4
   13cc0:	bge	13cd8 <strspn@plt+0x2e00>
   13cc4:	bl	13e50 <strspn@plt+0x2f78>
   13cc8:	mvn	r1, #-2147483648	; 0x80000000
   13ccc:	sdiv	r1, r1, r4
   13cd0:	cmp	r5, r1
   13cd4:	blt	13cc4 <strspn@plt+0x2dec>
   13cd8:	mul	r1, r5, r4
   13cdc:	bl	13a48 <strspn@plt+0x2b70>
   13ce0:	str	r5, [r8]
   13ce4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13ce8:	push	{fp, lr}
   13cec:	mov	fp, sp
   13cf0:	mov	r1, #1
   13cf4:	bl	13e94 <strspn@plt+0x2fbc>
   13cf8:	cmp	r0, #0
   13cfc:	popne	{fp, pc}
   13d00:	bl	13e50 <strspn@plt+0x2f78>
   13d04:	push	{fp, lr}
   13d08:	mov	fp, sp
   13d0c:	bl	13e94 <strspn@plt+0x2fbc>
   13d10:	cmp	r0, #0
   13d14:	popne	{fp, pc}
   13d18:	bl	13e50 <strspn@plt+0x2f78>
   13d1c:	push	{fp, lr}
   13d20:	mov	fp, sp
   13d24:	mov	r1, #1
   13d28:	bl	13e94 <strspn@plt+0x2fbc>
   13d2c:	cmp	r0, #0
   13d30:	popne	{fp, pc}
   13d34:	bl	13e50 <strspn@plt+0x2f78>
   13d38:	push	{fp, lr}
   13d3c:	mov	fp, sp
   13d40:	bl	13e94 <strspn@plt+0x2fbc>
   13d44:	cmp	r0, #0
   13d48:	popne	{fp, pc}
   13d4c:	bl	13e50 <strspn@plt+0x2f78>
   13d50:	push	{r4, r5, r6, sl, fp, lr}
   13d54:	add	fp, sp, #16
   13d58:	mov	r5, r0
   13d5c:	mov	r0, r1
   13d60:	mov	r4, r1
   13d64:	bl	13ee8 <strspn@plt+0x3010>
   13d68:	cmp	r0, #0
   13d6c:	beq	13d88 <strspn@plt+0x2eb0>
   13d70:	mov	r1, r5
   13d74:	mov	r2, r4
   13d78:	mov	r6, r0
   13d7c:	bl	10d10 <memcpy@plt>
   13d80:	mov	r0, r6
   13d84:	pop	{r4, r5, r6, sl, fp, pc}
   13d88:	bl	13e50 <strspn@plt+0x2f78>
   13d8c:	push	{r4, r5, r6, sl, fp, lr}
   13d90:	add	fp, sp, #16
   13d94:	mov	r5, r0
   13d98:	mov	r0, r1
   13d9c:	mov	r4, r1
   13da0:	bl	13ee8 <strspn@plt+0x3010>
   13da4:	cmp	r0, #0
   13da8:	beq	13dc4 <strspn@plt+0x2eec>
   13dac:	mov	r1, r5
   13db0:	mov	r2, r4
   13db4:	mov	r6, r0
   13db8:	bl	10d10 <memcpy@plt>
   13dbc:	mov	r0, r6
   13dc0:	pop	{r4, r5, r6, sl, fp, pc}
   13dc4:	bl	13e50 <strspn@plt+0x2f78>
   13dc8:	push	{r4, r5, r6, sl, fp, lr}
   13dcc:	add	fp, sp, #16
   13dd0:	mov	r5, r0
   13dd4:	add	r0, r1, #1
   13dd8:	mov	r4, r1
   13ddc:	bl	13ee8 <strspn@plt+0x3010>
   13de0:	cmp	r0, #0
   13de4:	beq	13e0c <strspn@plt+0x2f34>
   13de8:	mov	r6, r0
   13dec:	mov	r0, #0
   13df0:	mov	r1, r5
   13df4:	mov	r2, r4
   13df8:	strb	r0, [r6, r4]
   13dfc:	mov	r0, r6
   13e00:	bl	10d10 <memcpy@plt>
   13e04:	mov	r0, r6
   13e08:	pop	{r4, r5, r6, sl, fp, pc}
   13e0c:	bl	13e50 <strspn@plt+0x2f78>
   13e10:	push	{r4, r5, r6, sl, fp, lr}
   13e14:	add	fp, sp, #16
   13e18:	mov	r4, r0
   13e1c:	bl	10e00 <strlen@plt>
   13e20:	add	r5, r0, #1
   13e24:	mov	r0, r5
   13e28:	bl	13ee8 <strspn@plt+0x3010>
   13e2c:	cmp	r0, #0
   13e30:	beq	13e4c <strspn@plt+0x2f74>
   13e34:	mov	r1, r4
   13e38:	mov	r2, r5
   13e3c:	mov	r6, r0
   13e40:	bl	10d10 <memcpy@plt>
   13e44:	mov	r0, r6
   13e48:	pop	{r4, r5, r6, sl, fp, pc}
   13e4c:	bl	13e50 <strspn@plt+0x2f78>
   13e50:	push	{fp, lr}
   13e54:	mov	fp, sp
   13e58:	movw	r0, #20692	; 0x50d4
   13e5c:	movw	r1, #19696	; 0x4cf0
   13e60:	mov	r2, #5
   13e64:	movt	r0, #2
   13e68:	movt	r1, #1
   13e6c:	ldr	r4, [r0]
   13e70:	mov	r0, #0
   13e74:	bl	10d34 <dcgettext@plt>
   13e78:	movw	r2, #18655	; 0x48df
   13e7c:	mov	r3, r0
   13e80:	mov	r0, r4
   13e84:	mov	r1, #0
   13e88:	movt	r2, #1
   13e8c:	bl	10da0 <error@plt>
   13e90:	bl	10ec0 <abort@plt>
   13e94:	clz	r2, r1
   13e98:	clz	r3, r0
   13e9c:	lsr	r2, r2, #5
   13ea0:	lsr	r3, r3, #5
   13ea4:	orrs	r2, r3, r2
   13ea8:	movwne	r1, #1
   13eac:	movwne	r0, #1
   13eb0:	cmp	r1, #0
   13eb4:	beq	13ee4 <strspn@plt+0x300c>
   13eb8:	mvn	r2, #-2147483648	; 0x80000000
   13ebc:	udiv	r2, r2, r1
   13ec0:	cmp	r2, r0
   13ec4:	bcs	13ee4 <strspn@plt+0x300c>
   13ec8:	push	{fp, lr}
   13ecc:	mov	fp, sp
   13ed0:	bl	10e18 <__errno_location@plt>
   13ed4:	mov	r1, #12
   13ed8:	str	r1, [r0]
   13edc:	mov	r0, #0
   13ee0:	pop	{fp, pc}
   13ee4:	b	10cbc <calloc@plt>
   13ee8:	cmp	r0, #0
   13eec:	movweq	r0, #1
   13ef0:	cmn	r0, #1
   13ef4:	ble	13efc <strspn@plt+0x3024>
   13ef8:	b	10dac <malloc@plt>
   13efc:	push	{fp, lr}
   13f00:	mov	fp, sp
   13f04:	bl	10e18 <__errno_location@plt>
   13f08:	mov	r1, #12
   13f0c:	str	r1, [r0]
   13f10:	mov	r0, #0
   13f14:	pop	{fp, pc}
   13f18:	push	{fp, lr}
   13f1c:	mov	fp, sp
   13f20:	cmp	r0, #0
   13f24:	beq	13f40 <strspn@plt+0x3068>
   13f28:	cmp	r1, #0
   13f2c:	beq	13f4c <strspn@plt+0x3074>
   13f30:	cmn	r1, #1
   13f34:	ble	13f54 <strspn@plt+0x307c>
   13f38:	pop	{fp, lr}
   13f3c:	b	10d40 <realloc@plt>
   13f40:	mov	r0, r1
   13f44:	pop	{fp, lr}
   13f48:	b	13ee8 <strspn@plt+0x3010>
   13f4c:	bl	140e0 <strspn@plt+0x3208>
   13f50:	b	13f60 <strspn@plt+0x3088>
   13f54:	bl	10e18 <__errno_location@plt>
   13f58:	mov	r1, #12
   13f5c:	str	r1, [r0]
   13f60:	mov	r0, #0
   13f64:	pop	{fp, pc}
   13f68:	push	{r4, r5, r6, sl, fp, lr}
   13f6c:	add	fp, sp, #16
   13f70:	mov	r4, r0
   13f74:	bl	10d7c <__fpending@plt>
   13f78:	mov	r5, r0
   13f7c:	mov	r0, r4
   13f80:	bl	10d88 <ferror_unlocked@plt>
   13f84:	mov	r6, r0
   13f88:	mov	r0, r4
   13f8c:	bl	13fe8 <strspn@plt+0x3110>
   13f90:	cmp	r6, #0
   13f94:	beq	13fb4 <strspn@plt+0x30dc>
   13f98:	mvn	r4, #0
   13f9c:	cmp	r0, #0
   13fa0:	bne	13fe0 <strspn@plt+0x3108>
   13fa4:	bl	10e18 <__errno_location@plt>
   13fa8:	mov	r1, #0
   13fac:	str	r1, [r0]
   13fb0:	b	13fe0 <strspn@plt+0x3108>
   13fb4:	cmp	r0, #0
   13fb8:	mov	r4, r0
   13fbc:	mvnne	r4, #0
   13fc0:	cmp	r5, #0
   13fc4:	bne	13fe0 <strspn@plt+0x3108>
   13fc8:	cmp	r0, #0
   13fcc:	beq	13fe0 <strspn@plt+0x3108>
   13fd0:	bl	10e18 <__errno_location@plt>
   13fd4:	ldr	r0, [r0]
   13fd8:	subs	r4, r0, #9
   13fdc:	mvnne	r4, #0
   13fe0:	mov	r0, r4
   13fe4:	pop	{r4, r5, r6, sl, fp, pc}
   13fe8:	push	{r4, r5, r6, sl, fp, lr}
   13fec:	add	fp, sp, #16
   13ff0:	sub	sp, sp, #8
   13ff4:	mov	r4, r0
   13ff8:	bl	10e48 <fileno@plt>
   13ffc:	cmn	r0, #1
   14000:	ble	14074 <strspn@plt+0x319c>
   14004:	mov	r0, r4
   14008:	bl	10dc4 <__freading@plt>
   1400c:	cmp	r0, #0
   14010:	beq	1403c <strspn@plt+0x3164>
   14014:	mov	r0, r4
   14018:	bl	10e48 <fileno@plt>
   1401c:	mov	r1, #1
   14020:	mov	r2, #0
   14024:	mov	r3, #0
   14028:	str	r1, [sp]
   1402c:	bl	10d64 <lseek64@plt>
   14030:	and	r0, r0, r1
   14034:	cmn	r0, #1
   14038:	beq	14074 <strspn@plt+0x319c>
   1403c:	mov	r0, r4
   14040:	bl	14084 <strspn@plt+0x31ac>
   14044:	cmp	r0, #0
   14048:	beq	14074 <strspn@plt+0x319c>
   1404c:	bl	10e18 <__errno_location@plt>
   14050:	ldr	r6, [r0]
   14054:	mov	r5, r0
   14058:	mov	r0, r4
   1405c:	bl	10e60 <fclose@plt>
   14060:	cmp	r6, #0
   14064:	strne	r6, [r5]
   14068:	mvnne	r0, #0
   1406c:	sub	sp, fp, #16
   14070:	pop	{r4, r5, r6, sl, fp, pc}
   14074:	mov	r0, r4
   14078:	sub	sp, fp, #16
   1407c:	pop	{r4, r5, r6, sl, fp, lr}
   14080:	b	10e60 <fclose@plt>
   14084:	push	{r4, sl, fp, lr}
   14088:	add	fp, sp, #8
   1408c:	sub	sp, sp, #8
   14090:	mov	r4, r0
   14094:	cmp	r0, #0
   14098:	beq	140b4 <strspn@plt+0x31dc>
   1409c:	mov	r0, r4
   140a0:	bl	10dc4 <__freading@plt>
   140a4:	cmp	r0, #0
   140a8:	ldrbne	r0, [r4, #1]
   140ac:	tstne	r0, #1
   140b0:	bne	140c4 <strspn@plt+0x31ec>
   140b4:	mov	r0, r4
   140b8:	sub	sp, fp, #8
   140bc:	pop	{r4, sl, fp, lr}
   140c0:	b	10cec <fflush@plt>
   140c4:	mov	r0, #1
   140c8:	mov	r2, #0
   140cc:	mov	r3, #0
   140d0:	str	r0, [sp]
   140d4:	mov	r0, r4
   140d8:	bl	14108 <strspn@plt+0x3230>
   140dc:	b	140b4 <strspn@plt+0x31dc>
   140e0:	push	{r4, r5, r6, sl, fp, lr}
   140e4:	add	fp, sp, #16
   140e8:	mov	r4, r0
   140ec:	bl	10e18 <__errno_location@plt>
   140f0:	ldr	r6, [r0]
   140f4:	mov	r5, r0
   140f8:	mov	r0, r4
   140fc:	bl	10cf8 <free@plt>
   14100:	str	r6, [r5]
   14104:	pop	{r4, r5, r6, sl, fp, pc}
   14108:	push	{r4, r5, r6, r7, fp, lr}
   1410c:	add	fp, sp, #16
   14110:	sub	sp, sp, #8
   14114:	mov	r4, r0
   14118:	ldr	r0, [r0, #4]
   1411c:	mov	r5, r3
   14120:	mov	r6, r2
   14124:	ldr	r1, [r4, #8]
   14128:	cmp	r1, r0
   1412c:	bne	14148 <strspn@plt+0x3270>
   14130:	ldrd	r0, [r4, #16]
   14134:	cmp	r1, r0
   14138:	bne	14148 <strspn@plt+0x3270>
   1413c:	ldr	r0, [r4, #36]	; 0x24
   14140:	cmp	r0, #0
   14144:	beq	14160 <strspn@plt+0x3288>
   14148:	mov	r0, r4
   1414c:	mov	r2, r6
   14150:	mov	r3, r5
   14154:	sub	sp, fp, #16
   14158:	pop	{r4, r5, r6, r7, fp, lr}
   1415c:	b	10e6c <fseeko64@plt>
   14160:	ldr	r7, [fp, #8]
   14164:	mov	r0, r4
   14168:	bl	10e48 <fileno@plt>
   1416c:	mov	r2, r6
   14170:	mov	r3, r5
   14174:	str	r7, [sp]
   14178:	bl	10d64 <lseek64@plt>
   1417c:	and	r2, r0, r1
   14180:	cmn	r2, #1
   14184:	beq	141a0 <strspn@plt+0x32c8>
   14188:	strd	r0, [r4, #80]	; 0x50
   1418c:	ldr	r0, [r4]
   14190:	bic	r0, r0, #16
   14194:	str	r0, [r4]
   14198:	mov	r0, #0
   1419c:	b	141a4 <strspn@plt+0x32cc>
   141a0:	mvn	r0, #0
   141a4:	sub	sp, fp, #16
   141a8:	pop	{r4, r5, r6, r7, fp, pc}
   141ac:	push	{r4, sl, fp, lr}
   141b0:	add	fp, sp, #8
   141b4:	sub	sp, sp, #264	; 0x108
   141b8:	add	r1, sp, #7
   141bc:	movw	r2, #257	; 0x101
   141c0:	bl	14284 <strspn@plt+0x33ac>
   141c4:	mov	r4, #0
   141c8:	cmp	r0, #0
   141cc:	bne	14204 <strspn@plt+0x332c>
   141d0:	movw	r1, #19713	; 0x4d01
   141d4:	add	r0, sp, #7
   141d8:	movt	r1, #1
   141dc:	bl	10cd4 <strcmp@plt>
   141e0:	cmp	r0, #0
   141e4:	beq	14204 <strspn@plt+0x332c>
   141e8:	movw	r1, #19715	; 0x4d03
   141ec:	add	r0, sp, #7
   141f0:	movt	r1, #1
   141f4:	bl	10cd4 <strcmp@plt>
   141f8:	mov	r4, r0
   141fc:	cmp	r0, #0
   14200:	movwne	r4, #1
   14204:	mov	r0, r4
   14208:	sub	sp, fp, #8
   1420c:	pop	{r4, sl, fp, pc}
   14210:	push	{fp, lr}
   14214:	mov	fp, sp
   14218:	mov	r0, #14
   1421c:	bl	10e90 <nl_langinfo@plt>
   14220:	movw	r1, #18146	; 0x46e2
   14224:	cmp	r0, #0
   14228:	movt	r1, #1
   1422c:	movne	r1, r0
   14230:	movw	r0, #19721	; 0x4d09
   14234:	ldrb	r2, [r1]
   14238:	movt	r0, #1
   1423c:	cmp	r2, #0
   14240:	movne	r0, r1
   14244:	pop	{fp, pc}
   14248:	cmp	r2, #0
   1424c:	beq	1427c <strspn@plt+0x33a4>
   14250:	mvn	r3, #0
   14254:	udiv	r3, r3, r2
   14258:	cmp	r3, r1
   1425c:	bcs	1427c <strspn@plt+0x33a4>
   14260:	push	{fp, lr}
   14264:	mov	fp, sp
   14268:	bl	10e18 <__errno_location@plt>
   1426c:	mov	r1, #12
   14270:	str	r1, [r0]
   14274:	mov	r0, #0
   14278:	pop	{fp, pc}
   1427c:	mul	r1, r2, r1
   14280:	b	13f18 <strspn@plt+0x3040>
   14284:	push	{r4, r5, r6, r7, fp, lr}
   14288:	add	fp, sp, #16
   1428c:	mov	r4, r1
   14290:	mov	r1, #0
   14294:	mov	r6, r2
   14298:	bl	10e78 <setlocale@plt>
   1429c:	cmp	r0, #0
   142a0:	beq	142cc <strspn@plt+0x33f4>
   142a4:	mov	r7, r0
   142a8:	bl	10e00 <strlen@plt>
   142ac:	cmp	r0, r6
   142b0:	bcs	142e0 <strspn@plt+0x3408>
   142b4:	add	r2, r0, #1
   142b8:	mov	r0, r4
   142bc:	mov	r1, r7
   142c0:	bl	10d10 <memcpy@plt>
   142c4:	mov	r5, #0
   142c8:	b	14308 <strspn@plt+0x3430>
   142cc:	cmp	r6, #0
   142d0:	mov	r5, #22
   142d4:	movne	r0, #0
   142d8:	strbne	r0, [r4]
   142dc:	b	14308 <strspn@plt+0x3430>
   142e0:	mov	r5, #34	; 0x22
   142e4:	cmp	r6, #0
   142e8:	beq	14308 <strspn@plt+0x3430>
   142ec:	sub	r6, r6, #1
   142f0:	mov	r0, r4
   142f4:	mov	r1, r7
   142f8:	mov	r2, r6
   142fc:	bl	10d10 <memcpy@plt>
   14300:	mov	r0, #0
   14304:	strb	r0, [r4, r6]
   14308:	mov	r0, r5
   1430c:	pop	{r4, r5, r6, r7, fp, pc}
   14310:	mov	r1, #0
   14314:	b	10e78 <setlocale@plt>
   14318:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1431c:	mov	r7, r0
   14320:	ldr	r6, [pc, #72]	; 14370 <strspn@plt+0x3498>
   14324:	ldr	r5, [pc, #72]	; 14374 <strspn@plt+0x349c>
   14328:	add	r6, pc, r6
   1432c:	add	r5, pc, r5
   14330:	sub	r6, r6, r5
   14334:	mov	r8, r1
   14338:	mov	r9, r2
   1433c:	bl	10c9c <calloc@plt-0x20>
   14340:	asrs	r6, r6, #2
   14344:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14348:	mov	r4, #0
   1434c:	add	r4, r4, #1
   14350:	ldr	r3, [r5], #4
   14354:	mov	r2, r9
   14358:	mov	r1, r8
   1435c:	mov	r0, r7
   14360:	blx	r3
   14364:	cmp	r6, r4
   14368:	bne	1434c <strspn@plt+0x3474>
   1436c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14370:	ldrdeq	r0, [r1], -ip
   14374:	ldrdeq	r0, [r1], -r4
   14378:	bx	lr
   1437c:	ldr	r3, [pc, #12]	; 14390 <strspn@plt+0x34b8>
   14380:	mov	r1, #0
   14384:	add	r3, pc, r3
   14388:	ldr	r2, [r3]
   1438c:	b	10e24 <__cxa_atexit@plt>
   14390:	andeq	r0, r1, r0, asr #26
   14394:	mov	r2, r1
   14398:	mov	r1, r0
   1439c:	mov	r0, #3
   143a0:	b	10ecc <__lxstat64@plt>

Disassembly of section .fini:

000143a4 <.fini>:
   143a4:	push	{r3, lr}
   143a8:	pop	{r3, pc}
