// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "recop")
  (DATE "05/05/2017 15:00:26")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1280:1280:1280))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1347:1347:1347))
        (PORT d[1] (1021:1021:1021) (1212:1212:1212))
        (PORT d[2] (1197:1197:1197) (1414:1414:1414))
        (PORT d[3] (1135:1135:1135) (1323:1323:1323))
        (PORT d[4] (1094:1094:1094) (1306:1306:1306))
        (PORT d[5] (1114:1114:1114) (1298:1298:1298))
        (PORT d[6] (957:957:957) (1128:1128:1128))
        (PORT d[7] (1188:1188:1188) (1400:1400:1400))
        (PORT d[8] (1185:1185:1185) (1401:1401:1401))
        (PORT d[9] (1127:1127:1127) (1326:1326:1326))
        (PORT d[10] (979:979:979) (1159:1159:1159))
        (PORT d[11] (1103:1103:1103) (1287:1287:1287))
        (PORT d[12] (1116:1116:1116) (1316:1316:1316))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1323:1323:1323))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1136:1136:1136) (1333:1333:1333))
        (PORT d[1] (1014:1014:1014) (1205:1205:1205))
        (PORT d[2] (1209:1209:1209) (1422:1422:1422))
        (PORT d[3] (1136:1136:1136) (1323:1323:1323))
        (PORT d[4] (1095:1095:1095) (1306:1306:1306))
        (PORT d[5] (1115:1115:1115) (1298:1298:1298))
        (PORT d[6] (958:958:958) (1128:1128:1128))
        (PORT d[7] (1189:1189:1189) (1400:1400:1400))
        (PORT d[8] (1186:1186:1186) (1401:1401:1401))
        (PORT d[9] (1128:1128:1128) (1326:1326:1326))
        (PORT d[10] (980:980:980) (1159:1159:1159))
        (PORT d[11] (1104:1104:1104) (1287:1287:1287))
        (PORT d[12] (1117:1117:1117) (1316:1316:1316))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (849:849:849) (989:989:989))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1274:1274:1274))
        (PORT d[1] (1224:1224:1224) (1447:1447:1447))
        (PORT d[2] (849:849:849) (994:994:994))
        (PORT d[3] (1095:1095:1095) (1290:1290:1290))
        (PORT d[4] (958:958:958) (1134:1134:1134))
        (PORT d[5] (1022:1022:1022) (1188:1188:1188))
        (PORT d[6] (986:986:986) (1135:1135:1135))
        (PORT d[7] (737:737:737) (854:854:854))
        (PORT d[8] (934:934:934) (1066:1066:1066))
        (PORT d[9] (1102:1102:1102) (1291:1291:1291))
        (PORT d[10] (1112:1112:1112) (1301:1301:1301))
        (PORT d[11] (1095:1095:1095) (1286:1286:1286))
        (PORT d[12] (936:936:936) (1108:1108:1108))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (957:957:957) (1055:1055:1055))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a107\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (1123:1123:1123))
        (PORT d[1] (1241:1241:1241) (1479:1479:1479))
        (PORT d[2] (849:849:849) (991:991:991))
        (PORT d[3] (1096:1096:1096) (1290:1290:1290))
        (PORT d[4] (867:867:867) (1013:1013:1013))
        (PORT d[5] (1023:1023:1023) (1188:1188:1188))
        (PORT d[6] (987:987:987) (1135:1135:1135))
        (PORT d[7] (738:738:738) (854:854:854))
        (PORT d[8] (935:935:935) (1066:1066:1066))
        (PORT d[9] (1103:1103:1103) (1291:1291:1291))
        (PORT d[10] (1113:1113:1113) (1301:1301:1301))
        (PORT d[11] (1096:1096:1096) (1286:1286:1286))
        (PORT d[12] (937:937:937) (1108:1108:1108))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (875:875:875) (1019:1019:1019))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1470:1470:1470))
        (PORT d[1] (1313:1313:1313) (1542:1542:1542))
        (PORT d[2] (1049:1049:1049) (1218:1218:1218))
        (PORT d[3] (1147:1147:1147) (1353:1353:1353))
        (PORT d[4] (1136:1136:1136) (1342:1342:1342))
        (PORT d[5] (926:926:926) (1080:1080:1080))
        (PORT d[6] (856:856:856) (1000:1000:1000))
        (PORT d[7] (925:925:925) (1058:1058:1058))
        (PORT d[8] (963:963:963) (1099:1099:1099))
        (PORT d[9] (1103:1103:1103) (1283:1283:1283))
        (PORT d[10] (1072:1072:1072) (1266:1266:1266))
        (PORT d[11] (1092:1092:1092) (1290:1290:1290))
        (PORT d[12] (755:755:755) (899:899:899))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1382:1382:1382))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1441:1441:1441))
        (PORT d[1] (1325:1325:1325) (1556:1556:1556))
        (PORT d[2] (1031:1031:1031) (1193:1193:1193))
        (PORT d[3] (1148:1148:1148) (1353:1353:1353))
        (PORT d[4] (1126:1126:1126) (1328:1328:1328))
        (PORT d[5] (927:927:927) (1080:1080:1080))
        (PORT d[6] (857:857:857) (1000:1000:1000))
        (PORT d[7] (926:926:926) (1058:1058:1058))
        (PORT d[8] (964:964:964) (1099:1099:1099))
        (PORT d[9] (1104:1104:1104) (1283:1283:1283))
        (PORT d[10] (1073:1073:1073) (1266:1266:1266))
        (PORT d[11] (1093:1093:1093) (1290:1290:1290))
        (PORT d[12] (756:756:756) (899:899:899))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (668:668:668) (769:769:769))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (907:907:907) (1053:1053:1053))
        (PORT d[1] (898:898:898) (1041:1041:1041))
        (PORT d[2] (664:664:664) (761:761:761))
        (PORT d[3] (676:676:676) (773:773:773))
        (PORT d[4] (882:882:882) (1025:1025:1025))
        (PORT d[5] (878:878:878) (1020:1020:1020))
        (PORT d[6] (799:799:799) (912:912:912))
        (PORT d[7] (1084:1084:1084) (1262:1262:1262))
        (PORT d[8] (523:523:523) (608:608:608))
        (PORT d[9] (942:942:942) (1106:1106:1106))
        (PORT d[10] (655:655:655) (760:760:760))
        (PORT d[11] (1084:1084:1084) (1266:1266:1266))
        (PORT d[12] (504:504:504) (588:588:588))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (775:775:775) (837:837:837))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2383:2383:2383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (908:908:908) (1053:1053:1053))
        (PORT d[1] (899:899:899) (1041:1041:1041))
        (PORT d[2] (665:665:665) (761:761:761))
        (PORT d[3] (677:677:677) (773:773:773))
        (PORT d[4] (873:873:873) (1012:1012:1012))
        (PORT d[5] (879:879:879) (1020:1020:1020))
        (PORT d[6] (800:800:800) (912:912:912))
        (PORT d[7] (1085:1085:1085) (1262:1262:1262))
        (PORT d[8] (524:524:524) (608:608:608))
        (PORT d[9] (943:943:943) (1106:1106:1106))
        (PORT d[10] (656:656:656) (760:760:760))
        (PORT d[11] (1085:1085:1085) (1266:1266:1266))
        (PORT d[12] (505:505:505) (588:588:588))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (805:805:805) (920:920:920))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (877:877:877) (1010:1010:1010))
        (PORT d[1] (1113:1113:1113) (1311:1311:1311))
        (PORT d[2] (1088:1088:1088) (1267:1267:1267))
        (PORT d[3] (806:806:806) (928:928:928))
        (PORT d[4] (1130:1130:1130) (1331:1331:1331))
        (PORT d[5] (956:956:956) (1118:1118:1118))
        (PORT d[6] (825:825:825) (946:946:946))
        (PORT d[7] (524:524:524) (609:609:609))
        (PORT d[8] (1050:1050:1050) (1211:1211:1211))
        (PORT d[9] (937:937:937) (1091:1091:1091))
        (PORT d[10] (805:805:805) (923:923:923))
        (PORT d[11] (937:937:937) (1108:1108:1108))
        (PORT d[12] (718:718:718) (840:840:840))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1174:1174:1174) (1302:1302:1302))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (728:728:728) (846:846:846))
        (PORT d[1] (1011:1011:1011) (1154:1154:1154))
        (PORT d[2] (1099:1099:1099) (1282:1282:1282))
        (PORT d[3] (807:807:807) (928:928:928))
        (PORT d[4] (1120:1120:1120) (1315:1315:1315))
        (PORT d[5] (957:957:957) (1118:1118:1118))
        (PORT d[6] (826:826:826) (946:946:946))
        (PORT d[7] (525:525:525) (609:609:609))
        (PORT d[8] (1051:1051:1051) (1211:1211:1211))
        (PORT d[9] (938:938:938) (1091:1091:1091))
        (PORT d[10] (806:806:806) (923:923:923))
        (PORT d[11] (938:938:938) (1108:1108:1108))
        (PORT d[12] (719:719:719) (840:840:840))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (920:920:920) (1080:1080:1080))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1051:1051:1051) (1232:1232:1232))
        (PORT d[1] (944:944:944) (1121:1121:1121))
        (PORT d[2] (1181:1181:1181) (1398:1398:1398))
        (PORT d[3] (1103:1103:1103) (1282:1282:1282))
        (PORT d[4] (1083:1083:1083) (1286:1286:1286))
        (PORT d[5] (1072:1072:1072) (1239:1239:1239))
        (PORT d[6] (1132:1132:1132) (1320:1320:1320))
        (PORT d[7] (1043:1043:1043) (1235:1235:1235))
        (PORT d[8] (1142:1142:1142) (1333:1333:1333))
        (PORT d[9] (940:940:940) (1097:1097:1097))
        (PORT d[10] (935:935:935) (1105:1105:1105))
        (PORT d[11] (1070:1070:1070) (1231:1231:1231))
        (PORT d[12] (1080:1080:1080) (1266:1266:1266))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1291:1291:1291))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2379:2379:2379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1370:1370:1370))
        (PORT d[1] (1004:1004:1004) (1192:1192:1192))
        (PORT d[2] (1166:1166:1166) (1368:1368:1368))
        (PORT d[3] (1104:1104:1104) (1282:1282:1282))
        (PORT d[4] (1013:1013:1013) (1199:1199:1199))
        (PORT d[5] (1073:1073:1073) (1239:1239:1239))
        (PORT d[6] (1133:1133:1133) (1320:1320:1320))
        (PORT d[7] (1044:1044:1044) (1235:1235:1235))
        (PORT d[8] (1143:1143:1143) (1333:1333:1333))
        (PORT d[9] (941:941:941) (1097:1097:1097))
        (PORT d[10] (936:936:936) (1105:1105:1105))
        (PORT d[11] (1071:1071:1071) (1231:1231:1231))
        (PORT d[12] (1081:1081:1081) (1266:1266:1266))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (923:923:923) (1077:1077:1077))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (992:992:992) (1178:1178:1178))
        (PORT d[1] (1015:1015:1015) (1203:1203:1203))
        (PORT d[2] (1143:1143:1143) (1344:1344:1344))
        (PORT d[3] (1104:1104:1104) (1284:1284:1284))
        (PORT d[4] (1263:1263:1263) (1501:1501:1501))
        (PORT d[5] (1125:1125:1125) (1314:1314:1314))
        (PORT d[6] (1014:1014:1014) (1188:1188:1188))
        (PORT d[7] (936:936:936) (1086:1086:1086))
        (PORT d[8] (1382:1382:1382) (1623:1623:1623))
        (PORT d[9] (1136:1136:1136) (1335:1335:1335))
        (PORT d[10] (956:956:956) (1125:1125:1125))
        (PORT d[11] (1298:1298:1298) (1505:1505:1505))
        (PORT d[12] (1110:1110:1110) (1307:1307:1307))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1384:1384:1384) (1551:1551:1551))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1003:1003:1003) (1192:1192:1192))
        (PORT d[1] (1016:1016:1016) (1203:1203:1203))
        (PORT d[2] (1150:1150:1150) (1342:1342:1342))
        (PORT d[3] (1105:1105:1105) (1284:1284:1284))
        (PORT d[4] (1253:1253:1253) (1487:1487:1487))
        (PORT d[5] (1126:1126:1126) (1314:1314:1314))
        (PORT d[6] (1015:1015:1015) (1188:1188:1188))
        (PORT d[7] (937:937:937) (1086:1086:1086))
        (PORT d[8] (1383:1383:1383) (1623:1623:1623))
        (PORT d[9] (1137:1137:1137) (1335:1335:1335))
        (PORT d[10] (957:957:957) (1125:1125:1125))
        (PORT d[11] (1299:1299:1299) (1505:1505:1505))
        (PORT d[12] (1111:1111:1111) (1307:1307:1307))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1259:1259:1259))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1937:1937:1937))
        (PORT d[1] (1418:1418:1418) (1682:1682:1682))
        (PORT d[2] (1269:1269:1269) (1478:1478:1478))
        (PORT d[3] (1295:1295:1295) (1523:1523:1523))
        (PORT d[4] (1154:1154:1154) (1343:1343:1343))
        (PORT d[5] (962:962:962) (1133:1133:1133))
        (PORT d[6] (1165:1165:1165) (1369:1369:1369))
        (PORT d[7] (1118:1118:1118) (1312:1312:1312))
        (PORT d[8] (1094:1094:1094) (1281:1281:1281))
        (PORT d[9] (1164:1164:1164) (1368:1368:1368))
        (PORT d[10] (1120:1120:1120) (1322:1322:1322))
        (PORT d[11] (1398:1398:1398) (1632:1632:1632))
        (PORT d[12] (1132:1132:1132) (1333:1333:1333))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1367:1367:1367))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a106\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1782:1782:1782))
        (PORT d[1] (1429:1429:1429) (1695:1695:1695))
        (PORT d[2] (1270:1270:1270) (1478:1478:1478))
        (PORT d[3] (1296:1296:1296) (1523:1523:1523))
        (PORT d[4] (1165:1165:1165) (1357:1357:1357))
        (PORT d[5] (963:963:963) (1133:1133:1133))
        (PORT d[6] (1166:1166:1166) (1369:1369:1369))
        (PORT d[7] (1119:1119:1119) (1312:1312:1312))
        (PORT d[8] (1095:1095:1095) (1281:1281:1281))
        (PORT d[9] (1165:1165:1165) (1368:1368:1368))
        (PORT d[10] (1121:1121:1121) (1322:1322:1322))
        (PORT d[11] (1399:1399:1399) (1632:1632:1632))
        (PORT d[12] (1133:1133:1133) (1333:1333:1333))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1072:1072:1072) (1244:1244:1244))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1819:1819:1819))
        (PORT d[1] (1279:1279:1279) (1503:1503:1503))
        (PORT d[2] (1439:1439:1439) (1676:1676:1676))
        (PORT d[3] (1457:1457:1457) (1703:1703:1703))
        (PORT d[4] (1317:1317:1317) (1527:1527:1527))
        (PORT d[5] (1138:1138:1138) (1335:1335:1335))
        (PORT d[6] (1157:1157:1157) (1361:1361:1361))
        (PORT d[7] (1089:1089:1089) (1277:1277:1277))
        (PORT d[8] (1019:1019:1019) (1192:1192:1192))
        (PORT d[9] (1145:1145:1145) (1345:1345:1345))
        (PORT d[10] (1397:1397:1397) (1634:1634:1634))
        (PORT d[11] (1275:1275:1275) (1488:1488:1488))
        (PORT d[12] (982:982:982) (1171:1171:1171))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1444:1444:1444))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1661:1661:1661))
        (PORT d[1] (1280:1280:1280) (1503:1503:1503))
        (PORT d[2] (1430:1430:1430) (1662:1662:1662))
        (PORT d[3] (1458:1458:1458) (1703:1703:1703))
        (PORT d[4] (1312:1312:1312) (1512:1512:1512))
        (PORT d[5] (1139:1139:1139) (1335:1335:1335))
        (PORT d[6] (1158:1158:1158) (1361:1361:1361))
        (PORT d[7] (1090:1090:1090) (1277:1277:1277))
        (PORT d[8] (1020:1020:1020) (1192:1192:1192))
        (PORT d[9] (1146:1146:1146) (1345:1345:1345))
        (PORT d[10] (1398:1398:1398) (1634:1634:1634))
        (PORT d[11] (1276:1276:1276) (1488:1488:1488))
        (PORT d[12] (983:983:983) (1171:1171:1171))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (948:948:948) (1111:1111:1111))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1015:1015:1015) (1197:1197:1197))
        (PORT d[1] (997:997:997) (1186:1186:1186))
        (PORT d[2] (1014:1014:1014) (1208:1208:1208))
        (PORT d[3] (1103:1103:1103) (1293:1293:1293))
        (PORT d[4] (1083:1083:1083) (1292:1292:1292))
        (PORT d[5] (1087:1087:1087) (1261:1261:1261))
        (PORT d[6] (942:942:942) (1105:1105:1105))
        (PORT d[7] (1039:1039:1039) (1230:1230:1230))
        (PORT d[8] (1164:1164:1164) (1376:1376:1376))
        (PORT d[9] (979:979:979) (1154:1154:1154))
        (PORT d[10] (915:915:915) (1082:1082:1082))
        (PORT d[11] (1247:1247:1247) (1446:1446:1446))
        (PORT d[12] (1084:1084:1084) (1277:1277:1277))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1264:1264:1264))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1022:1022:1022) (1194:1194:1194))
        (PORT d[1] (1019:1019:1019) (1215:1215:1215))
        (PORT d[2] (1026:1026:1026) (1225:1225:1225))
        (PORT d[3] (1104:1104:1104) (1293:1293:1293))
        (PORT d[4] (1140:1140:1140) (1341:1341:1341))
        (PORT d[5] (1088:1088:1088) (1261:1261:1261))
        (PORT d[6] (943:943:943) (1105:1105:1105))
        (PORT d[7] (1040:1040:1040) (1230:1230:1230))
        (PORT d[8] (1165:1165:1165) (1376:1376:1376))
        (PORT d[9] (980:980:980) (1154:1154:1154))
        (PORT d[10] (916:916:916) (1082:1082:1082))
        (PORT d[11] (1248:1248:1248) (1446:1446:1446))
        (PORT d[12] (1085:1085:1085) (1277:1277:1277))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1023:1023:1023) (1185:1185:1185))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (803:803:803) (955:955:955))
        (PORT d[1] (954:954:954) (1135:1135:1135))
        (PORT d[2] (1057:1057:1057) (1245:1245:1245))
        (PORT d[3] (1127:1127:1127) (1324:1324:1324))
        (PORT d[4] (1267:1267:1267) (1498:1498:1498))
        (PORT d[5] (898:898:898) (1047:1047:1047))
        (PORT d[6] (1098:1098:1098) (1268:1268:1268))
        (PORT d[7] (960:960:960) (1129:1129:1129))
        (PORT d[8] (1189:1189:1189) (1401:1401:1401))
        (PORT d[9] (800:800:800) (951:951:951))
        (PORT d[10] (1145:1145:1145) (1354:1354:1354))
        (PORT d[11] (903:903:903) (1048:1048:1048))
        (PORT d[12] (1111:1111:1111) (1308:1308:1308))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1321:1321:1321))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (815:815:815) (972:972:972))
        (PORT d[1] (980:980:980) (1160:1160:1160))
        (PORT d[2] (980:980:980) (1166:1166:1166))
        (PORT d[3] (1128:1128:1128) (1324:1324:1324))
        (PORT d[4] (1222:1222:1222) (1443:1443:1443))
        (PORT d[5] (899:899:899) (1047:1047:1047))
        (PORT d[6] (1099:1099:1099) (1268:1268:1268))
        (PORT d[7] (961:961:961) (1129:1129:1129))
        (PORT d[8] (1190:1190:1190) (1401:1401:1401))
        (PORT d[9] (801:801:801) (951:951:951))
        (PORT d[10] (1146:1146:1146) (1354:1354:1354))
        (PORT d[11] (904:904:904) (1048:1048:1048))
        (PORT d[12] (1112:1112:1112) (1308:1308:1308))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1327:1327:1327))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1760:1760:1760))
        (PORT d[1] (1393:1393:1393) (1653:1653:1653))
        (PORT d[2] (1097:1097:1097) (1287:1287:1287))
        (PORT d[3] (1304:1304:1304) (1532:1532:1532))
        (PORT d[4] (1340:1340:1340) (1558:1558:1558))
        (PORT d[5] (1093:1093:1093) (1272:1272:1272))
        (PORT d[6] (1108:1108:1108) (1304:1304:1304))
        (PORT d[7] (1113:1113:1113) (1303:1303:1303))
        (PORT d[8] (1277:1277:1277) (1499:1499:1499))
        (PORT d[9] (1165:1165:1165) (1366:1366:1366))
        (PORT d[10] (1190:1190:1190) (1400:1400:1400))
        (PORT d[11] (1190:1190:1190) (1390:1390:1390))
        (PORT d[12] (1146:1146:1146) (1357:1357:1357))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1554:1554:1554))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1763:1763:1763))
        (PORT d[1] (1404:1404:1404) (1666:1666:1666))
        (PORT d[2] (1098:1098:1098) (1287:1287:1287))
        (PORT d[3] (1305:1305:1305) (1532:1532:1532))
        (PORT d[4] (1330:1330:1330) (1542:1542:1542))
        (PORT d[5] (1094:1094:1094) (1272:1272:1272))
        (PORT d[6] (1109:1109:1109) (1304:1304:1304))
        (PORT d[7] (1114:1114:1114) (1303:1303:1303))
        (PORT d[8] (1278:1278:1278) (1499:1499:1499))
        (PORT d[9] (1166:1166:1166) (1366:1366:1366))
        (PORT d[10] (1191:1191:1191) (1400:1400:1400))
        (PORT d[11] (1191:1191:1191) (1390:1390:1390))
        (PORT d[12] (1147:1147:1147) (1357:1357:1357))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (882:882:882) (1027:1027:1027))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1416:1416:1416))
        (PORT d[1] (1062:1062:1062) (1214:1214:1214))
        (PORT d[2] (826:826:826) (947:947:947))
        (PORT d[3] (859:859:859) (999:999:999))
        (PORT d[4] (859:859:859) (995:995:995))
        (PORT d[5] (902:902:902) (1040:1040:1040))
        (PORT d[6] (1034:1034:1034) (1194:1194:1194))
        (PORT d[7] (988:988:988) (1166:1166:1166))
        (PORT d[8] (1164:1164:1164) (1379:1379:1379))
        (PORT d[9] (1052:1052:1052) (1198:1198:1198))
        (PORT d[10] (853:853:853) (992:992:992))
        (PORT d[11] (1027:1027:1027) (1165:1165:1165))
        (PORT d[12] (1207:1207:1207) (1408:1408:1408))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1078:1078:1078) (1177:1177:1177))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a108\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1414:1414:1414))
        (PORT d[1] (1063:1063:1063) (1214:1214:1214))
        (PORT d[2] (834:834:834) (963:963:963))
        (PORT d[3] (860:860:860) (999:999:999))
        (PORT d[4] (854:854:854) (979:979:979))
        (PORT d[5] (903:903:903) (1040:1040:1040))
        (PORT d[6] (1035:1035:1035) (1194:1194:1194))
        (PORT d[7] (989:989:989) (1166:1166:1166))
        (PORT d[8] (1165:1165:1165) (1379:1379:1379))
        (PORT d[9] (1053:1053:1053) (1198:1198:1198))
        (PORT d[10] (854:854:854) (992:992:992))
        (PORT d[11] (1028:1028:1028) (1165:1165:1165))
        (PORT d[12] (1208:1208:1208) (1408:1408:1408))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1257:1257:1257))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (992:992:992) (1179:1179:1179))
        (PORT d[1] (1000:1000:1000) (1193:1193:1193))
        (PORT d[2] (1169:1169:1169) (1372:1372:1372))
        (PORT d[3] (1121:1121:1121) (1311:1311:1311))
        (PORT d[4] (983:983:983) (1152:1152:1152))
        (PORT d[5] (1148:1148:1148) (1339:1339:1339))
        (PORT d[6] (1199:1199:1199) (1398:1398:1398))
        (PORT d[7] (1104:1104:1104) (1273:1273:1273))
        (PORT d[8] (1182:1182:1182) (1397:1397:1397))
        (PORT d[9] (953:953:953) (1113:1113:1113))
        (PORT d[10] (990:990:990) (1169:1169:1169))
        (PORT d[11] (1064:1064:1064) (1232:1232:1232))
        (PORT d[12] (1102:1102:1102) (1297:1297:1297))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1387:1387:1387))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (987:987:987) (1163:1163:1163))
        (PORT d[1] (1001:1001:1001) (1193:1193:1193))
        (PORT d[2] (1181:1181:1181) (1387:1387:1387))
        (PORT d[3] (1122:1122:1122) (1311:1311:1311))
        (PORT d[4] (996:996:996) (1168:1168:1168))
        (PORT d[5] (1149:1149:1149) (1339:1339:1339))
        (PORT d[6] (1200:1200:1200) (1398:1398:1398))
        (PORT d[7] (1105:1105:1105) (1273:1273:1273))
        (PORT d[8] (1183:1183:1183) (1397:1397:1397))
        (PORT d[9] (954:954:954) (1113:1113:1113))
        (PORT d[10] (991:991:991) (1169:1169:1169))
        (PORT d[11] (1065:1065:1065) (1232:1232:1232))
        (PORT d[12] (1103:1103:1103) (1297:1297:1297))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (691:691:691) (792:792:792))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1330:1330:1330))
        (PORT d[1] (1026:1026:1026) (1172:1172:1172))
        (PORT d[2] (1088:1088:1088) (1272:1272:1272))
        (PORT d[3] (1143:1143:1143) (1350:1350:1350))
        (PORT d[4] (942:942:942) (1110:1110:1110))
        (PORT d[5] (944:944:944) (1107:1107:1107))
        (PORT d[6] (848:848:848) (980:980:980))
        (PORT d[7] (557:557:557) (654:654:654))
        (PORT d[8] (1076:1076:1076) (1245:1245:1245))
        (PORT d[9] (948:948:948) (1103:1103:1103))
        (PORT d[10] (931:931:931) (1090:1090:1090))
        (PORT d[11] (950:950:950) (1123:1123:1123))
        (PORT d[12] (901:901:901) (1054:1054:1054))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (940:940:940) (1026:1026:1026))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a105\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (942:942:942) (1091:1091:1091))
        (PORT d[1] (1038:1038:1038) (1188:1188:1188))
        (PORT d[2] (1099:1099:1099) (1286:1286:1286))
        (PORT d[3] (1144:1144:1144) (1350:1350:1350))
        (PORT d[4] (943:943:943) (1110:1110:1110))
        (PORT d[5] (945:945:945) (1107:1107:1107))
        (PORT d[6] (849:849:849) (980:980:980))
        (PORT d[7] (558:558:558) (654:654:654))
        (PORT d[8] (1077:1077:1077) (1245:1245:1245))
        (PORT d[9] (949:949:949) (1103:1103:1103))
        (PORT d[10] (932:932:932) (1090:1090:1090))
        (PORT d[11] (951:951:951) (1123:1123:1123))
        (PORT d[12] (902:902:902) (1054:1054:1054))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (715:715:715) (840:840:840))
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (808:808:808) (915:915:915))
        (PORT d[1] (1042:1042:1042) (1191:1191:1191))
        (PORT d[2] (995:995:995) (1152:1152:1152))
        (PORT d[3] (1009:1009:1009) (1170:1170:1170))
        (PORT d[4] (848:848:848) (984:984:984))
        (PORT d[5] (741:741:741) (866:866:866))
        (PORT d[6] (1039:1039:1039) (1194:1194:1194))
        (PORT d[7] (994:994:994) (1173:1173:1173))
        (PORT d[8] (1133:1133:1133) (1340:1340:1340))
        (PORT d[9] (1063:1063:1063) (1216:1216:1216))
        (PORT d[10] (865:865:865) (1003:1003:1003))
        (PORT d[11] (887:887:887) (1010:1010:1010))
        (PORT d[12] (1192:1192:1192) (1391:1391:1391))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1396:1396:1396))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (819:819:819) (926:926:926))
        (PORT d[1] (1033:1033:1033) (1177:1177:1177))
        (PORT d[2] (985:985:985) (1129:1129:1129))
        (PORT d[3] (1010:1010:1010) (1170:1170:1170))
        (PORT d[4] (1013:1013:1013) (1170:1170:1170))
        (PORT d[5] (742:742:742) (866:866:866))
        (PORT d[6] (1040:1040:1040) (1194:1194:1194))
        (PORT d[7] (995:995:995) (1173:1173:1173))
        (PORT d[8] (1134:1134:1134) (1340:1340:1340))
        (PORT d[9] (1064:1064:1064) (1216:1216:1216))
        (PORT d[10] (866:866:866) (1003:1003:1003))
        (PORT d[11] (888:888:888) (1010:1010:1010))
        (PORT d[12] (1193:1193:1193) (1391:1391:1391))
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1043:1043:1043) (1217:1217:1217))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1402:1402:1402))
        (PORT d[1] (1189:1189:1189) (1408:1408:1408))
        (PORT d[2] (1391:1391:1391) (1644:1644:1644))
        (PORT d[3] (1325:1325:1325) (1554:1554:1554))
        (PORT d[4] (1269:1269:1269) (1502:1502:1502))
        (PORT d[5] (1299:1299:1299) (1513:1513:1513))
        (PORT d[6] (1366:1366:1366) (1601:1601:1601))
        (PORT d[7] (1447:1447:1447) (1700:1700:1700))
        (PORT d[8] (1250:1250:1250) (1484:1484:1484))
        (PORT d[9] (1169:1169:1169) (1375:1375:1375))
        (PORT d[10] (1176:1176:1176) (1392:1392:1392))
        (PORT d[11] (1495:1495:1495) (1727:1727:1727))
        (PORT d[12] (1429:1429:1429) (1683:1683:1683))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1427:1427:1427))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1410:1410:1410))
        (PORT d[1] (1194:1194:1194) (1415:1415:1415))
        (PORT d[2] (1393:1393:1393) (1646:1646:1646))
        (PORT d[3] (1326:1326:1326) (1554:1554:1554))
        (PORT d[4] (1385:1385:1385) (1649:1649:1649))
        (PORT d[5] (1300:1300:1300) (1513:1513:1513))
        (PORT d[6] (1367:1367:1367) (1601:1601:1601))
        (PORT d[7] (1448:1448:1448) (1700:1700:1700))
        (PORT d[8] (1251:1251:1251) (1484:1484:1484))
        (PORT d[9] (1170:1170:1170) (1375:1375:1375))
        (PORT d[10] (1177:1177:1177) (1392:1392:1392))
        (PORT d[11] (1496:1496:1496) (1727:1727:1727))
        (PORT d[12] (1430:1430:1430) (1683:1683:1683))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (869:869:869) (1006:1006:1006))
        (PORT clk (1387:1387:1387) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1428:1428:1428))
        (PORT d[1] (1249:1249:1249) (1483:1483:1483))
        (PORT d[2] (1035:1035:1035) (1200:1200:1200))
        (PORT d[3] (999:999:999) (1150:1150:1150))
        (PORT d[4] (1002:1002:1002) (1158:1158:1158))
        (PORT d[5] (745:745:745) (871:871:871))
        (PORT d[6] (862:862:862) (997:997:997))
        (PORT d[7] (1000:1000:1000) (1184:1184:1184))
        (PORT d[8] (1152:1152:1152) (1361:1361:1361))
        (PORT d[9] (1043:1043:1043) (1185:1185:1185))
        (PORT d[10] (720:720:720) (846:846:846))
        (PORT d[11] (1017:1017:1017) (1151:1151:1151))
        (PORT d[12] (1193:1193:1193) (1388:1388:1388))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1158:1158:1158))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a121\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1415:1415:1415))
        (PORT d[1] (1250:1250:1250) (1483:1483:1483))
        (PORT d[2] (1026:1026:1026) (1186:1186:1186))
        (PORT d[3] (1000:1000:1000) (1150:1150:1150))
        (PORT d[4] (986:986:986) (1125:1125:1125))
        (PORT d[5] (746:746:746) (871:871:871))
        (PORT d[6] (863:863:863) (997:997:997))
        (PORT d[7] (1001:1001:1001) (1184:1184:1184))
        (PORT d[8] (1153:1153:1153) (1361:1361:1361))
        (PORT d[9] (1044:1044:1044) (1185:1185:1185))
        (PORT d[10] (721:721:721) (846:846:846))
        (PORT d[11] (1018:1018:1018) (1151:1151:1151))
        (PORT d[12] (1194:1194:1194) (1388:1388:1388))
        (PORT clk (1387:1387:1387) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1061:1061:1061) (1236:1236:1236))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1344:1344:1344))
        (PORT d[1] (854:854:854) (999:999:999))
        (PORT d[2] (1048:1048:1048) (1221:1221:1221))
        (PORT d[3] (1175:1175:1175) (1350:1350:1350))
        (PORT d[4] (856:856:856) (1021:1021:1021))
        (PORT d[5] (878:878:878) (1016:1016:1016))
        (PORT d[6] (954:954:954) (1119:1119:1119))
        (PORT d[7] (1034:1034:1034) (1223:1223:1223))
        (PORT d[8] (769:769:769) (914:914:914))
        (PORT d[9] (772:772:772) (908:908:908))
        (PORT d[10] (894:894:894) (1055:1055:1055))
        (PORT d[11] (890:890:890) (1028:1028:1028))
        (PORT d[12] (1070:1070:1070) (1262:1262:1262))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1340:1340:1340))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1360:1360:1360))
        (PORT d[1] (806:806:806) (965:965:965))
        (PORT d[2] (1060:1060:1060) (1235:1235:1235))
        (PORT d[3] (1176:1176:1176) (1350:1350:1350))
        (PORT d[4] (863:863:863) (1021:1021:1021))
        (PORT d[5] (879:879:879) (1016:1016:1016))
        (PORT d[6] (955:955:955) (1119:1119:1119))
        (PORT d[7] (1035:1035:1035) (1223:1223:1223))
        (PORT d[8] (770:770:770) (914:914:914))
        (PORT d[9] (773:773:773) (908:908:908))
        (PORT d[10] (895:895:895) (1055:1055:1055))
        (PORT d[11] (891:891:891) (1028:1028:1028))
        (PORT d[12] (1071:1071:1071) (1262:1262:1262))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1296:1296:1296) (1459:1459:1459))
        (PORT sload (1175:1175:1175) (1317:1317:1317))
        (PORT ena (434:434:434) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (919:919:919) (1074:1074:1074))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (999:999:999) (1176:1176:1176))
        (PORT d[1] (993:993:993) (1184:1184:1184))
        (PORT d[2] (1001:1001:1001) (1155:1155:1155))
        (PORT d[3] (1009:1009:1009) (1156:1156:1156))
        (PORT d[4] (1201:1201:1201) (1436:1436:1436))
        (PORT d[5] (1073:1073:1073) (1250:1250:1250))
        (PORT d[6] (1244:1244:1244) (1435:1435:1435))
        (PORT d[7] (1213:1213:1213) (1429:1429:1429))
        (PORT d[8] (1219:1219:1219) (1445:1445:1445))
        (PORT d[9] (958:958:958) (1126:1126:1126))
        (PORT d[10] (1134:1134:1134) (1335:1335:1335))
        (PORT d[11] (1059:1059:1059) (1221:1221:1221))
        (PORT d[12] (1071:1071:1071) (1263:1263:1263))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1270:1270:1270))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1005:1005:1005) (1194:1194:1194))
        (PORT d[1] (1141:1141:1141) (1345:1345:1345))
        (PORT d[2] (1044:1044:1044) (1190:1190:1190))
        (PORT d[3] (1010:1010:1010) (1156:1156:1156))
        (PORT d[4] (1282:1282:1282) (1525:1525:1525))
        (PORT d[5] (1074:1074:1074) (1250:1250:1250))
        (PORT d[6] (1245:1245:1245) (1435:1435:1435))
        (PORT d[7] (1214:1214:1214) (1429:1429:1429))
        (PORT d[8] (1220:1220:1220) (1445:1445:1445))
        (PORT d[9] (959:959:959) (1126:1126:1126))
        (PORT d[10] (1135:1135:1135) (1335:1335:1335))
        (PORT d[11] (1060:1060:1060) (1221:1221:1221))
        (PORT d[12] (1072:1072:1072) (1263:1263:1263))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (687:687:687) (779:779:779))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1271:1271:1271))
        (PORT d[1] (886:886:886) (1021:1021:1021))
        (PORT d[2] (961:961:961) (1123:1123:1123))
        (PORT d[3] (971:971:971) (1125:1125:1125))
        (PORT d[4] (893:893:893) (1041:1041:1041))
        (PORT d[5] (1120:1120:1120) (1311:1311:1311))
        (PORT d[6] (944:944:944) (1102:1102:1102))
        (PORT d[7] (1076:1076:1076) (1253:1253:1253))
        (PORT d[8] (892:892:892) (1034:1034:1034))
        (PORT d[9] (931:931:931) (1093:1093:1093))
        (PORT d[10] (1031:1031:1031) (1203:1203:1203))
        (PORT d[11] (1094:1094:1094) (1269:1269:1269))
        (PORT d[12] (858:858:858) (993:993:993))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1133:1133:1133))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a127\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1112:1112:1112) (1285:1285:1285))
        (PORT d[1] (887:887:887) (1021:1021:1021))
        (PORT d[2] (1118:1118:1118) (1300:1300:1300))
        (PORT d[3] (972:972:972) (1125:1125:1125))
        (PORT d[4] (884:884:884) (1028:1028:1028))
        (PORT d[5] (1121:1121:1121) (1311:1311:1311))
        (PORT d[6] (945:945:945) (1102:1102:1102))
        (PORT d[7] (1077:1077:1077) (1253:1253:1253))
        (PORT d[8] (893:893:893) (1034:1034:1034))
        (PORT d[9] (932:932:932) (1093:1093:1093))
        (PORT d[10] (1032:1032:1032) (1203:1203:1203))
        (PORT d[11] (1095:1095:1095) (1269:1269:1269))
        (PORT d[12] (859:859:859) (993:993:993))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (668:668:668) (765:765:765))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (868:868:868) (999:999:999))
        (PORT d[1] (838:838:838) (960:960:960))
        (PORT d[2] (1112:1112:1112) (1316:1316:1316))
        (PORT d[3] (900:900:900) (1069:1069:1069))
        (PORT d[4] (935:935:935) (1104:1104:1104))
        (PORT d[5] (974:974:974) (1141:1141:1141))
        (PORT d[6] (983:983:983) (1128:1128:1128))
        (PORT d[7] (511:511:511) (594:594:594))
        (PORT d[8] (1048:1048:1048) (1213:1213:1213))
        (PORT d[9] (921:921:921) (1074:1074:1074))
        (PORT d[10] (809:809:809) (932:932:932))
        (PORT d[11] (921:921:921) (1088:1088:1088))
        (PORT d[12] (880:880:880) (1025:1025:1025))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (938:938:938) (1031:1031:1031))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a110\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (727:727:727) (844:844:844))
        (PORT d[1] (839:839:839) (960:960:960))
        (PORT d[2] (1102:1102:1102) (1300:1300:1300))
        (PORT d[3] (901:901:901) (1069:1069:1069))
        (PORT d[4] (936:936:936) (1104:1104:1104))
        (PORT d[5] (975:975:975) (1141:1141:1141))
        (PORT d[6] (984:984:984) (1128:1128:1128))
        (PORT d[7] (512:512:512) (594:594:594))
        (PORT d[8] (1049:1049:1049) (1213:1213:1213))
        (PORT d[9] (922:922:922) (1074:1074:1074))
        (PORT d[10] (810:810:810) (932:932:932))
        (PORT d[11] (922:922:922) (1088:1088:1088))
        (PORT d[12] (881:881:881) (1025:1025:1025))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (945:945:945) (1089:1089:1089))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1337:1337:1337) (1566:1566:1566))
        (PORT d[1] (1209:1209:1209) (1442:1442:1442))
        (PORT d[2] (876:876:876) (1023:1023:1023))
        (PORT d[3] (1075:1075:1075) (1266:1266:1266))
        (PORT d[4] (1024:1024:1024) (1199:1199:1199))
        (PORT d[5] (974:974:974) (1136:1136:1136))
        (PORT d[6] (1025:1025:1025) (1192:1192:1192))
        (PORT d[7] (1090:1090:1090) (1241:1241:1241))
        (PORT d[8] (940:940:940) (1072:1072:1072))
        (PORT d[9] (951:951:951) (1124:1124:1124))
        (PORT d[10] (947:947:947) (1111:1111:1111))
        (PORT d[11] (1262:1262:1262) (1460:1460:1460))
        (PORT d[12] (912:912:912) (1066:1066:1066))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1025:1025:1025) (1127:1127:1127))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1142:1142:1142) (1331:1331:1331))
        (PORT d[1] (1220:1220:1220) (1455:1455:1455))
        (PORT d[2] (866:866:866) (1009:1009:1009))
        (PORT d[3] (1076:1076:1076) (1266:1266:1266))
        (PORT d[4] (881:881:881) (1027:1027:1027))
        (PORT d[5] (975:975:975) (1136:1136:1136))
        (PORT d[6] (1026:1026:1026) (1192:1192:1192))
        (PORT d[7] (1091:1091:1091) (1241:1241:1241))
        (PORT d[8] (941:941:941) (1072:1072:1072))
        (PORT d[9] (952:952:952) (1124:1124:1124))
        (PORT d[10] (948:948:948) (1111:1111:1111))
        (PORT d[11] (1263:1263:1263) (1460:1460:1460))
        (PORT d[12] (913:913:913) (1066:1066:1066))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (755:755:755) (870:870:870))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1338:1338:1338))
        (PORT d[1] (1118:1118:1118) (1307:1307:1307))
        (PORT d[2] (1090:1090:1090) (1272:1272:1272))
        (PORT d[3] (1106:1106:1106) (1305:1305:1305))
        (PORT d[4] (1121:1121:1121) (1307:1307:1307))
        (PORT d[5] (921:921:921) (1076:1076:1076))
        (PORT d[6] (960:960:960) (1129:1129:1129))
        (PORT d[7] (725:725:725) (841:841:841))
        (PORT d[8] (1229:1229:1229) (1418:1418:1418))
        (PORT d[9] (1065:1065:1065) (1256:1256:1256))
        (PORT d[10] (1101:1101:1101) (1284:1284:1284))
        (PORT d[11] (1120:1120:1120) (1308:1308:1308))
        (PORT d[12] (740:740:740) (882:882:882))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1326:1326:1326))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (958:958:958) (1121:1121:1121))
        (PORT d[1] (1115:1115:1115) (1309:1309:1309))
        (PORT d[2] (1112:1112:1112) (1300:1300:1300))
        (PORT d[3] (1107:1107:1107) (1305:1305:1305))
        (PORT d[4] (1111:1111:1111) (1293:1293:1293))
        (PORT d[5] (922:922:922) (1076:1076:1076))
        (PORT d[6] (961:961:961) (1129:1129:1129))
        (PORT d[7] (726:726:726) (841:841:841))
        (PORT d[8] (1230:1230:1230) (1418:1418:1418))
        (PORT d[9] (1066:1066:1066) (1256:1256:1256))
        (PORT d[10] (1102:1102:1102) (1284:1284:1284))
        (PORT d[11] (1121:1121:1121) (1308:1308:1308))
        (PORT d[12] (741:741:741) (882:882:882))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (947:947:947) (1093:1093:1093))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1121:1121:1121) (1304:1304:1304))
        (PORT d[1] (1222:1222:1222) (1457:1457:1457))
        (PORT d[2] (1208:1208:1208) (1393:1393:1393))
        (PORT d[3] (1158:1158:1158) (1365:1365:1365))
        (PORT d[4] (1110:1110:1110) (1301:1301:1301))
        (PORT d[5] (977:977:977) (1142:1142:1142))
        (PORT d[6] (995:995:995) (1157:1157:1157))
        (PORT d[7] (699:699:699) (803:803:803))
        (PORT d[8] (944:944:944) (1079:1079:1079))
        (PORT d[9] (1105:1105:1105) (1297:1297:1297))
        (PORT d[10] (1123:1123:1123) (1318:1318:1318))
        (PORT d[11] (1085:1085:1085) (1264:1264:1264))
        (PORT d[12] (916:916:916) (1084:1084:1084))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1068:1068:1068) (1191:1191:1191))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1133:1133:1133) (1319:1319:1319))
        (PORT d[1] (1222:1222:1222) (1455:1455:1455))
        (PORT d[2] (862:862:862) (1004:1004:1004))
        (PORT d[3] (1159:1159:1159) (1365:1365:1365))
        (PORT d[4] (1102:1102:1102) (1289:1289:1289))
        (PORT d[5] (978:978:978) (1142:1142:1142))
        (PORT d[6] (996:996:996) (1157:1157:1157))
        (PORT d[7] (700:700:700) (803:803:803))
        (PORT d[8] (945:945:945) (1079:1079:1079))
        (PORT d[9] (1106:1106:1106) (1297:1297:1297))
        (PORT d[10] (1124:1124:1124) (1318:1318:1318))
        (PORT d[11] (1086:1086:1086) (1264:1264:1264))
        (PORT d[12] (917:917:917) (1084:1084:1084))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (585:585:585) (686:686:686))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (930:930:930) (1091:1091:1091))
        (PORT d[1] (1025:1025:1025) (1171:1171:1171))
        (PORT d[2] (918:918:918) (1092:1092:1092))
        (PORT d[3] (1143:1143:1143) (1350:1350:1350))
        (PORT d[4] (939:939:939) (1109:1109:1109))
        (PORT d[5] (935:935:935) (1095:1095:1095))
        (PORT d[6] (821:821:821) (937:937:937))
        (PORT d[7] (694:694:694) (804:804:804))
        (PORT d[8] (1076:1076:1076) (1244:1244:1244))
        (PORT d[9] (960:960:960) (1122:1122:1122))
        (PORT d[10] (802:802:802) (917:917:917))
        (PORT d[11] (936:936:936) (1101:1101:1101))
        (PORT d[12] (742:742:742) (886:886:886))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1006:1006:1006) (1113:1113:1113))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (920:920:920) (1073:1073:1073))
        (PORT d[1] (1026:1026:1026) (1171:1171:1171))
        (PORT d[2] (926:926:926) (1084:1084:1084))
        (PORT d[3] (1144:1144:1144) (1350:1350:1350))
        (PORT d[4] (950:950:950) (1125:1125:1125))
        (PORT d[5] (936:936:936) (1095:1095:1095))
        (PORT d[6] (822:822:822) (937:937:937))
        (PORT d[7] (695:695:695) (804:804:804))
        (PORT d[8] (1077:1077:1077) (1244:1244:1244))
        (PORT d[9] (961:961:961) (1122:1122:1122))
        (PORT d[10] (803:803:803) (917:917:917))
        (PORT d[11] (937:937:937) (1101:1101:1101))
        (PORT d[12] (743:743:743) (886:886:886))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (574:574:574) (660:660:660))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (712:712:712) (828:828:828))
        (PORT d[1] (1097:1097:1097) (1268:1268:1268))
        (PORT d[2] (850:850:850) (981:981:981))
        (PORT d[3] (679:679:679) (777:777:777))
        (PORT d[4] (912:912:912) (1075:1075:1075))
        (PORT d[5] (756:756:756) (856:856:856))
        (PORT d[6] (886:886:886) (1025:1025:1025))
        (PORT d[7] (863:863:863) (996:996:996))
        (PORT d[8] (700:700:700) (814:814:814))
        (PORT d[9] (788:788:788) (892:892:892))
        (PORT d[10] (876:876:876) (1031:1031:1031))
        (PORT d[11] (922:922:922) (1083:1083:1083))
        (PORT d[12] (806:806:806) (931:931:931))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (823:823:823) (890:890:890))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (713:713:713) (828:828:828))
        (PORT d[1] (1098:1098:1098) (1268:1268:1268))
        (PORT d[2] (852:852:852) (983:983:983))
        (PORT d[3] (680:680:680) (777:777:777))
        (PORT d[4] (767:767:767) (883:883:883))
        (PORT d[5] (757:757:757) (856:856:856))
        (PORT d[6] (887:887:887) (1025:1025:1025))
        (PORT d[7] (864:864:864) (996:996:996))
        (PORT d[8] (701:701:701) (814:814:814))
        (PORT d[9] (789:789:789) (892:892:892))
        (PORT d[10] (877:877:877) (1031:1031:1031))
        (PORT d[11] (923:923:923) (1083:1083:1083))
        (PORT d[12] (807:807:807) (931:931:931))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (548:548:548) (628:628:628))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (700:700:700) (815:815:815))
        (PORT d[1] (1117:1117:1117) (1280:1280:1280))
        (PORT d[2] (1118:1118:1118) (1322:1322:1322))
        (PORT d[3] (942:942:942) (1117:1117:1117))
        (PORT d[4] (1151:1151:1151) (1355:1355:1355))
        (PORT d[5] (886:886:886) (1032:1032:1032))
        (PORT d[6] (1004:1004:1004) (1150:1150:1150))
        (PORT d[7] (704:704:704) (816:816:816))
        (PORT d[8] (880:880:880) (1020:1020:1020))
        (PORT d[9] (767:767:767) (902:902:902))
        (PORT d[10] (974:974:974) (1118:1118:1118))
        (PORT d[11] (892:892:892) (1046:1046:1046))
        (PORT d[12] (899:899:899) (1047:1047:1047))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (989:989:989) (1079:1079:1079))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (690:690:690) (798:798:798))
        (PORT d[1] (1113:1113:1113) (1282:1282:1282))
        (PORT d[2] (1018:1018:1018) (1168:1168:1168))
        (PORT d[3] (943:943:943) (1117:1117:1117))
        (PORT d[4] (1162:1162:1162) (1368:1368:1368))
        (PORT d[5] (887:887:887) (1032:1032:1032))
        (PORT d[6] (1005:1005:1005) (1150:1150:1150))
        (PORT d[7] (705:705:705) (816:816:816))
        (PORT d[8] (881:881:881) (1020:1020:1020))
        (PORT d[9] (768:768:768) (902:902:902))
        (PORT d[10] (975:975:975) (1118:1118:1118))
        (PORT d[11] (893:893:893) (1046:1046:1046))
        (PORT d[12] (900:900:900) (1047:1047:1047))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1330:1330:1330))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1407:1407:1407))
        (PORT d[1] (1150:1150:1150) (1356:1356:1356))
        (PORT d[2] (1407:1407:1407) (1621:1621:1621))
        (PORT d[3] (1199:1199:1199) (1371:1371:1371))
        (PORT d[4] (1179:1179:1179) (1410:1410:1410))
        (PORT d[5] (1094:1094:1094) (1272:1272:1272))
        (PORT d[6] (1280:1280:1280) (1483:1483:1483))
        (PORT d[7] (1222:1222:1222) (1446:1446:1446))
        (PORT d[8] (970:970:970) (1152:1152:1152))
        (PORT d[9] (1174:1174:1174) (1379:1379:1379))
        (PORT d[10] (1093:1093:1093) (1294:1294:1294))
        (PORT d[11] (1104:1104:1104) (1279:1279:1279))
        (PORT d[12] (1100:1100:1100) (1291:1291:1291))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1299:1299:1299))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1423:1423:1423))
        (PORT d[1] (1008:1008:1008) (1198:1198:1198))
        (PORT d[2] (1227:1227:1227) (1402:1402:1402))
        (PORT d[3] (1200:1200:1200) (1371:1371:1371))
        (PORT d[4] (1170:1170:1170) (1396:1396:1396))
        (PORT d[5] (1095:1095:1095) (1272:1272:1272))
        (PORT d[6] (1281:1281:1281) (1483:1483:1483))
        (PORT d[7] (1223:1223:1223) (1446:1446:1446))
        (PORT d[8] (971:971:971) (1152:1152:1152))
        (PORT d[9] (1175:1175:1175) (1379:1379:1379))
        (PORT d[10] (1094:1094:1094) (1294:1294:1294))
        (PORT d[11] (1105:1105:1105) (1279:1279:1279))
        (PORT d[12] (1101:1101:1101) (1291:1291:1291))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (998:998:998) (1149:1149:1149))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (937:937:937) (1119:1119:1119))
        (PORT d[1] (815:815:815) (927:927:927))
        (PORT d[2] (814:814:814) (942:942:942))
        (PORT d[3] (834:834:834) (954:954:954))
        (PORT d[4] (831:831:831) (993:993:993))
        (PORT d[5] (1105:1105:1105) (1283:1283:1283))
        (PORT d[6] (920:920:920) (1055:1055:1055))
        (PORT d[7] (1166:1166:1166) (1371:1371:1371))
        (PORT d[8] (789:789:789) (889:889:889))
        (PORT d[9] (869:869:869) (988:988:988))
        (PORT d[10] (1085:1085:1085) (1262:1262:1262))
        (PORT d[11] (908:908:908) (1048:1048:1048))
        (PORT d[12] (951:951:951) (1077:1077:1077))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (906:906:906) (964:964:964))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (917:917:917) (1091:1091:1091))
        (PORT d[1] (871:871:871) (999:999:999))
        (PORT d[2] (828:828:828) (954:954:954))
        (PORT d[3] (835:835:835) (954:954:954))
        (PORT d[4] (843:843:843) (1009:1009:1009))
        (PORT d[5] (1106:1106:1106) (1283:1283:1283))
        (PORT d[6] (921:921:921) (1055:1055:1055))
        (PORT d[7] (1167:1167:1167) (1371:1371:1371))
        (PORT d[8] (790:790:790) (889:889:889))
        (PORT d[9] (870:870:870) (988:988:988))
        (PORT d[10] (1086:1086:1086) (1262:1262:1262))
        (PORT d[11] (909:909:909) (1048:1048:1048))
        (PORT d[12] (952:952:952) (1077:1077:1077))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1338:1338:1338))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1355:1355:1355))
        (PORT d[1] (1006:1006:1006) (1195:1195:1195))
        (PORT d[2] (1400:1400:1400) (1612:1612:1612))
        (PORT d[3] (1047:1047:1047) (1208:1208:1208))
        (PORT d[4] (1053:1053:1053) (1249:1249:1249))
        (PORT d[5] (1276:1276:1276) (1480:1480:1480))
        (PORT d[6] (1275:1275:1275) (1471:1471:1471))
        (PORT d[7] (1380:1380:1380) (1616:1616:1616))
        (PORT d[8] (989:989:989) (1168:1168:1168))
        (PORT d[9] (1173:1173:1173) (1378:1378:1378))
        (PORT d[10] (1113:1113:1113) (1313:1313:1313))
        (PORT d[11] (1392:1392:1392) (1609:1609:1609))
        (PORT d[12] (1124:1124:1124) (1326:1326:1326))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1321:1321:1321))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1415:1415:1415))
        (PORT d[1] (1018:1018:1018) (1212:1212:1212))
        (PORT d[2] (1150:1150:1150) (1311:1311:1311))
        (PORT d[3] (1048:1048:1048) (1208:1208:1208))
        (PORT d[4] (1075:1075:1075) (1279:1279:1279))
        (PORT d[5] (1277:1277:1277) (1480:1480:1480))
        (PORT d[6] (1276:1276:1276) (1471:1471:1471))
        (PORT d[7] (1381:1381:1381) (1616:1616:1616))
        (PORT d[8] (990:990:990) (1168:1168:1168))
        (PORT d[9] (1174:1174:1174) (1378:1378:1378))
        (PORT d[10] (1114:1114:1114) (1313:1313:1313))
        (PORT d[11] (1393:1393:1393) (1609:1609:1609))
        (PORT d[12] (1125:1125:1125) (1326:1326:1326))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (917:917:917) (1054:1054:1054))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (971:971:971) (1152:1152:1152))
        (PORT d[1] (1008:1008:1008) (1200:1200:1200))
        (PORT d[2] (1273:1273:1273) (1488:1488:1488))
        (PORT d[3] (1095:1095:1095) (1277:1277:1277))
        (PORT d[4] (1003:1003:1003) (1184:1184:1184))
        (PORT d[5] (1072:1072:1072) (1239:1239:1239))
        (PORT d[6] (1113:1113:1113) (1294:1294:1294))
        (PORT d[7] (1044:1044:1044) (1235:1235:1235))
        (PORT d[8] (1162:1162:1162) (1360:1360:1360))
        (PORT d[9] (1092:1092:1092) (1275:1275:1275))
        (PORT d[10] (935:935:935) (1104:1104:1104))
        (PORT d[11] (1070:1070:1070) (1230:1230:1230))
        (PORT d[12] (1087:1087:1087) (1278:1278:1278))
        (PORT clk (1346:1346:1346) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (985:985:985) (1082:1082:1082))
        (PORT clk (1346:1346:1346) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (962:962:962) (1139:1139:1139))
        (PORT d[1] (987:987:987) (1171:1171:1171))
        (PORT d[2] (1285:1285:1285) (1503:1503:1503))
        (PORT d[3] (1096:1096:1096) (1277:1277:1277))
        (PORT d[4] (1075:1075:1075) (1274:1274:1274))
        (PORT d[5] (1073:1073:1073) (1239:1239:1239))
        (PORT d[6] (1114:1114:1114) (1294:1294:1294))
        (PORT d[7] (1045:1045:1045) (1235:1235:1235))
        (PORT d[8] (1163:1163:1163) (1360:1360:1360))
        (PORT d[9] (1093:1093:1093) (1275:1275:1275))
        (PORT d[10] (936:936:936) (1104:1104:1104))
        (PORT d[11] (1071:1071:1071) (1230:1230:1230))
        (PORT d[12] (1088:1088:1088) (1278:1278:1278))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1253:1253:1253))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1820:1820:1820))
        (PORT d[1] (1277:1277:1277) (1507:1507:1507))
        (PORT d[2] (1443:1443:1443) (1672:1672:1672))
        (PORT d[3] (1469:1469:1469) (1716:1716:1716))
        (PORT d[4] (1358:1358:1358) (1600:1600:1600))
        (PORT d[5] (1119:1119:1119) (1304:1304:1304))
        (PORT d[6] (1145:1145:1145) (1347:1347:1347))
        (PORT d[7] (1117:1117:1117) (1311:1311:1311))
        (PORT d[8] (1099:1099:1099) (1296:1296:1296))
        (PORT d[9] (1182:1182:1182) (1389:1389:1389))
        (PORT d[10] (1270:1270:1270) (1507:1507:1507))
        (PORT d[11] (1113:1113:1113) (1307:1307:1307))
        (PORT d[12] (1152:1152:1152) (1371:1371:1371))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1198:1198:1198) (1331:1331:1331))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1517:1517:1517))
        (PORT d[1] (1299:1299:1299) (1534:1534:1534))
        (PORT d[2] (1446:1446:1446) (1682:1682:1682))
        (PORT d[3] (1470:1470:1470) (1716:1716:1716))
        (PORT d[4] (1370:1370:1370) (1615:1615:1615))
        (PORT d[5] (1120:1120:1120) (1304:1304:1304))
        (PORT d[6] (1146:1146:1146) (1347:1347:1347))
        (PORT d[7] (1118:1118:1118) (1311:1311:1311))
        (PORT d[8] (1100:1100:1100) (1296:1296:1296))
        (PORT d[9] (1183:1183:1183) (1389:1389:1389))
        (PORT d[10] (1271:1271:1271) (1507:1507:1507))
        (PORT d[11] (1114:1114:1114) (1307:1307:1307))
        (PORT d[12] (1153:1153:1153) (1371:1371:1371))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1086:1086:1086) (1258:1258:1258))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1810:1810:1810))
        (PORT d[1] (1411:1411:1411) (1685:1685:1685))
        (PORT d[2] (1226:1226:1226) (1426:1426:1426))
        (PORT d[3] (1293:1293:1293) (1520:1520:1520))
        (PORT d[4] (1321:1321:1321) (1530:1530:1530))
        (PORT d[5] (941:941:941) (1102:1102:1102))
        (PORT d[6] (1334:1334:1334) (1559:1559:1559))
        (PORT d[7] (1138:1138:1138) (1335:1335:1335))
        (PORT d[8] (1267:1267:1267) (1489:1489:1489))
        (PORT d[9] (1178:1178:1178) (1384:1384:1384))
        (PORT d[10] (1138:1138:1138) (1337:1337:1337))
        (PORT d[11] (1353:1353:1353) (1575:1575:1575))
        (PORT d[12] (1137:1137:1137) (1332:1332:1332))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1546:1546:1546))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1809:1809:1809))
        (PORT d[1] (1391:1391:1391) (1657:1657:1657))
        (PORT d[2] (1243:1243:1243) (1446:1446:1446))
        (PORT d[3] (1294:1294:1294) (1520:1520:1520))
        (PORT d[4] (1323:1323:1323) (1535:1535:1535))
        (PORT d[5] (942:942:942) (1102:1102:1102))
        (PORT d[6] (1335:1335:1335) (1559:1559:1559))
        (PORT d[7] (1139:1139:1139) (1335:1335:1335))
        (PORT d[8] (1268:1268:1268) (1489:1489:1489))
        (PORT d[9] (1179:1179:1179) (1384:1384:1384))
        (PORT d[10] (1139:1139:1139) (1337:1337:1337))
        (PORT d[11] (1354:1354:1354) (1575:1575:1575))
        (PORT d[12] (1138:1138:1138) (1332:1332:1332))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (566:566:566))
        (PORT datab (374:374:374) (439:439:439))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (450:450:450))
        (PORT datab (358:358:358) (418:418:418))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (425:425:425))
        (PORT datab (368:368:368) (438:438:438))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (972:972:972) (1111:1111:1111))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (707:707:707) (808:808:808))
        (PORT d[1] (856:856:856) (981:981:981))
        (PORT d[2] (1007:1007:1007) (1168:1168:1168))
        (PORT d[3] (944:944:944) (1068:1068:1068))
        (PORT d[4] (1012:1012:1012) (1171:1171:1171))
        (PORT d[5] (682:682:682) (767:767:767))
        (PORT d[6] (747:747:747) (857:857:857))
        (PORT d[7] (800:800:800) (948:948:948))
        (PORT d[8] (976:976:976) (1167:1167:1167))
        (PORT d[9] (734:734:734) (840:840:840))
        (PORT d[10] (693:693:693) (800:800:800))
        (PORT d[11] (695:695:695) (791:791:791))
        (PORT d[12] (943:943:943) (1082:1082:1082))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1115:1115:1115) (1244:1244:1244))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (708:708:708) (808:808:808))
        (PORT d[1] (862:862:862) (987:987:987))
        (PORT d[2] (1027:1027:1027) (1192:1192:1192))
        (PORT d[3] (945:945:945) (1068:1068:1068))
        (PORT d[4] (990:990:990) (1144:1144:1144))
        (PORT d[5] (683:683:683) (767:767:767))
        (PORT d[6] (748:748:748) (857:857:857))
        (PORT d[7] (801:801:801) (948:948:948))
        (PORT d[8] (977:977:977) (1167:1167:1167))
        (PORT d[9] (735:735:735) (840:840:840))
        (PORT d[10] (694:694:694) (800:800:800))
        (PORT d[11] (696:696:696) (791:791:791))
        (PORT d[12] (944:944:944) (1082:1082:1082))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (572:572:572) (657:657:657))
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (706:706:706) (819:819:819))
        (PORT d[1] (827:827:827) (946:946:946))
        (PORT d[2] (1118:1118:1118) (1321:1321:1321))
        (PORT d[3] (984:984:984) (1129:1129:1129))
        (PORT d[4] (1058:1058:1058) (1224:1224:1224))
        (PORT d[5] (978:978:978) (1148:1148:1148))
        (PORT d[6] (1009:1009:1009) (1164:1164:1164))
        (PORT d[7] (680:680:680) (788:788:788))
        (PORT d[8] (881:881:881) (1020:1020:1020))
        (PORT d[9] (755:755:755) (884:884:884))
        (PORT d[10] (952:952:952) (1092:1092:1092))
        (PORT d[11] (632:632:632) (722:722:722))
        (PORT d[12] (892:892:892) (1039:1039:1039))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (996:996:996) (1077:1077:1077))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (899:899:899) (1040:1040:1040))
        (PORT d[1] (818:818:818) (932:932:932))
        (PORT d[2] (1114:1114:1114) (1301:1301:1301))
        (PORT d[3] (985:985:985) (1129:1129:1129))
        (PORT d[4] (1162:1162:1162) (1367:1367:1367))
        (PORT d[5] (979:979:979) (1148:1148:1148))
        (PORT d[6] (1010:1010:1010) (1164:1164:1164))
        (PORT d[7] (681:681:681) (788:788:788))
        (PORT d[8] (882:882:882) (1020:1020:1020))
        (PORT d[9] (756:756:756) (884:884:884))
        (PORT d[10] (953:953:953) (1092:1092:1092))
        (PORT d[11] (633:633:633) (722:722:722))
        (PORT d[12] (893:893:893) (1039:1039:1039))
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1007:1007:1007) (1191:1191:1191))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1561:1561:1561))
        (PORT d[1] (1286:1286:1286) (1492:1492:1492))
        (PORT d[2] (1118:1118:1118) (1307:1307:1307))
        (PORT d[3] (1298:1298:1298) (1527:1527:1527))
        (PORT d[4] (1277:1277:1277) (1489:1489:1489))
        (PORT d[5] (1120:1120:1120) (1308:1308:1308))
        (PORT d[6] (1154:1154:1154) (1353:1353:1353))
        (PORT d[7] (1294:1294:1294) (1509:1509:1509))
        (PORT d[8] (889:889:889) (1048:1048:1048))
        (PORT d[9] (1145:1145:1145) (1346:1346:1346))
        (PORT d[10] (1225:1225:1225) (1429:1429:1429))
        (PORT d[11] (1292:1292:1292) (1507:1507:1507))
        (PORT d[12] (1343:1343:1343) (1588:1588:1588))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1294:1294:1294))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1351:1351:1351) (1607:1607:1607))
        (PORT d[1] (1277:1277:1277) (1478:1478:1478))
        (PORT d[2] (1172:1172:1172) (1364:1364:1364))
        (PORT d[3] (1299:1299:1299) (1527:1527:1527))
        (PORT d[4] (1120:1120:1120) (1310:1310:1310))
        (PORT d[5] (1121:1121:1121) (1308:1308:1308))
        (PORT d[6] (1155:1155:1155) (1353:1353:1353))
        (PORT d[7] (1295:1295:1295) (1509:1509:1509))
        (PORT d[8] (890:890:890) (1048:1048:1048))
        (PORT d[9] (1146:1146:1146) (1346:1346:1346))
        (PORT d[10] (1226:1226:1226) (1429:1429:1429))
        (PORT d[11] (1293:1293:1293) (1507:1507:1507))
        (PORT d[12] (1344:1344:1344) (1588:1588:1588))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (559:559:559))
        (PORT datab (474:474:474) (545:545:545))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (544:544:544))
        (PORT datab (423:423:423) (491:491:491))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (540:540:540))
        (PORT datab (360:360:360) (422:422:422))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (1064:1064:1064))
        (PORT datab (788:788:788) (906:906:906))
        (PORT datad (336:336:336) (381:381:381))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (232:232:232))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add3\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (234:234:234))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add3\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (240:240:240))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add3\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (197:197:197) (232:232:232))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add3\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (239:239:239))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (830:830:830) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1422:1422:1422))
        (PORT asdata (649:649:649) (714:714:714))
        (PORT ena (1328:1328:1328) (1463:1463:1463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (606:606:606))
        (PORT datab (365:365:365) (441:441:441))
        (PORT datad (532:532:532) (627:627:627))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (566:566:566))
        (PORT datab (524:524:524) (624:624:624))
        (PORT datac (469:469:469) (537:537:537))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1429:1429:1429))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (875:875:875) (949:949:949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (798:798:798) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[12\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT asdata (519:519:519) (577:577:577))
        (PORT ena (762:762:762) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (710:710:710))
        (PORT datab (357:357:357) (428:428:428))
        (PORT datad (464:464:464) (537:537:537))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[15\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1410:1410:1410))
        (PORT asdata (534:534:534) (594:594:594))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (462:462:462))
        (PORT datab (593:593:593) (699:699:699))
        (PORT datad (170:170:170) (200:200:200))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1413:1413:1413))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1007:1007:1007) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1412:1412:1412))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (929:929:929) (1018:1018:1018))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[8\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1416:1416:1416))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1228:1228:1228) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1417:1417:1417))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (776:776:776) (837:837:837))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (830:830:830) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1130:1130:1130) (1242:1242:1242))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (798:798:798) (878:878:878))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1422:1422:1422))
        (PORT asdata (632:632:632) (707:707:707))
        (PORT ena (782:782:782) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT asdata (631:631:631) (706:706:706))
        (PORT ena (1006:1006:1006) (1104:1104:1104))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[0\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1420:1420:1420))
        (PORT asdata (355:355:355) (386:386:386))
        (PORT ena (655:655:655) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[2\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (444:444:444))
        (PORT datab (373:373:373) (449:449:449))
        (PORT datad (457:457:457) (538:538:538))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[2\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (470:470:470))
        (PORT datab (696:696:696) (820:820:820))
        (PORT datac (446:446:446) (501:501:501))
        (PORT datad (169:169:169) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[3\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1429:1429:1429))
        (PORT asdata (478:478:478) (529:529:529))
        (PORT ena (431:431:431) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[2\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (798:798:798))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (549:549:549) (652:652:652))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (777:777:777) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1430:1430:1430))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (850:850:850) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (PORT asdata (659:659:659) (728:728:728))
        (PORT ena (800:800:800) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[3\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (592:592:592))
        (PORT datab (437:437:437) (533:533:533))
        (PORT datad (377:377:377) (442:442:442))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1428:1428:1428))
        (PORT asdata (671:671:671) (747:747:747))
        (PORT ena (876:876:876) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[3\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (595:595:595))
        (PORT datab (215:215:215) (271:271:271))
        (PORT datad (163:163:163) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[8\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1436:1436:1436))
        (PORT asdata (507:507:507) (566:566:566))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (627:627:627) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1427:1427:1427))
        (PORT asdata (647:647:647) (715:715:715))
        (PORT ena (1010:1010:1010) (1104:1104:1104))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1399:1399:1399))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1121:1121:1121) (1244:1244:1244))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (830:830:830) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1422:1422:1422))
        (PORT asdata (527:527:527) (582:582:582))
        (PORT ena (782:782:782) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (893:893:893) (979:979:979))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (777:777:777) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1431:1431:1431))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (420:420:420) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1418:1418:1418))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1275:1275:1275) (1398:1398:1398))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1422:1422:1422))
        (PORT asdata (552:552:552) (613:613:613))
        (PORT ena (1328:1328:1328) (1463:1463:1463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[6\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (746:746:746))
        (PORT datab (548:548:548) (661:661:661))
        (PORT datad (546:546:546) (653:653:653))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (916:916:916) (1017:1017:1017))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT asdata (764:764:764) (842:842:842))
        (PORT ena (1006:1006:1006) (1104:1104:1104))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[3\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (944:944:944) (1043:1043:1043))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (777:777:777) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (893:893:893) (979:979:979))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1105:1105:1105) (1233:1233:1233))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (916:916:916) (1017:1017:1017))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1427:1427:1427))
        (PORT asdata (515:515:515) (572:572:572))
        (PORT ena (1010:1010:1010) (1104:1104:1104))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1399:1399:1399))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1121:1121:1121) (1244:1244:1244))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (830:830:830) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1388:1388:1388))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1002:1002:1002) (1096:1096:1096))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1194:1194:1194) (1327:1327:1327))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (893:893:893) (979:979:979))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (777:777:777) (844:844:844))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[8\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1436:1436:1436))
        (PORT asdata (658:658:658) (734:734:734))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[0\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1431:1431:1431))
        (PORT asdata (658:658:658) (735:735:735))
        (PORT ena (1029:1029:1029) (1106:1106:1106))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[9\]\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (523:523:523))
        (PORT datab (328:328:328) (394:394:394))
        (PORT datad (510:510:510) (597:597:597))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1426:1426:1426))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (866:866:866) (937:937:937))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (916:916:916) (1017:1017:1017))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1422:1422:1422))
        (PORT asdata (480:480:480) (528:528:528))
        (PORT ena (782:782:782) (846:846:846))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT asdata (483:483:483) (532:532:532))
        (PORT ena (1006:1006:1006) (1104:1104:1104))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1209:1209:1209) (1336:1336:1336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1418:1418:1418))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1275:1275:1275) (1398:1398:1398))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1427:1427:1427))
        (PORT asdata (646:646:646) (722:722:722))
        (PORT ena (1010:1010:1010) (1104:1104:1104))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (873:873:873) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1434:1434:1434))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (612:612:612) (651:651:651))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[8\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (792:792:792) (871:871:871))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1427:1427:1427))
        (PORT asdata (643:643:643) (714:714:714))
        (PORT ena (927:927:927) (1015:1015:1015))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1422:1422:1422))
        (PORT asdata (681:681:681) (759:759:759))
        (PORT ena (1328:1328:1328) (1463:1463:1463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[12\]\~127\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (477:477:477))
        (PORT datab (565:565:565) (680:680:680))
        (PORT datad (533:533:533) (637:637:637))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1253:1253:1253) (1397:1397:1397))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1388:1388:1388))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1002:1002:1002) (1096:1096:1096))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (873:873:873) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1402:1402:1402))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1023:1023:1023) (1135:1135:1135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1439:1439:1439))
        (PORT asdata (481:481:481) (518:518:518))
        (PORT ena (1275:1275:1275) (1402:1402:1402))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[8\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1436:1436:1436))
        (PORT asdata (673:673:673) (745:745:745))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[0\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1431:1431:1431))
        (PORT asdata (691:691:691) (771:771:771))
        (PORT ena (1029:1029:1029) (1106:1106:1106))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[13\]\~139\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (631:631:631))
        (PORT datab (494:494:494) (566:566:566))
        (PORT datad (511:511:511) (598:598:598))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1417:1417:1417))
        (PORT asdata (481:481:481) (518:518:518))
        (PORT ena (1035:1035:1035) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[3\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (808:808:808) (883:883:883))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (830:830:830) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1418:1418:1418))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1275:1275:1275) (1398:1398:1398))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (916:916:916) (1017:1017:1017))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1253:1253:1253) (1397:1397:1397))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[0\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1420:1420:1420))
        (PORT asdata (497:497:497) (547:547:547))
        (PORT ena (655:655:655) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[14\]\~149\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (483:483:483))
        (PORT datab (425:425:425) (519:519:519))
        (PORT datad (457:457:457) (527:527:527))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1412:1412:1412))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (929:929:929) (1018:1018:1018))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1430:1430:1430))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (850:850:850) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (873:873:873) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1397:1397:1397))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1132:1132:1132) (1244:1244:1244))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1431:1431:1431))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (420:420:420) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[0\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (PORT asdata (669:669:669) (745:745:745))
        (PORT ena (665:665:665) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[15\]\~159\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (408:408:408) (489:489:489))
        (PORT datad (454:454:454) (521:521:521))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1405:1405:1405))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (751:751:751) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT asdata (355:355:355) (381:381:381))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (928:928:928))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1404:1404:1404))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1406:1406:1406))
        (PORT asdata (516:516:516) (573:573:573))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1412:1412:1412))
        (PORT asdata (646:646:646) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1402:1402:1402))
        (PORT asdata (559:559:559) (622:622:622))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1195:1195:1195))
        (PORT datab (1180:1180:1180) (1360:1360:1360))
        (PORT datac (855:855:855) (1015:1015:1015))
        (PORT datad (300:300:300) (336:336:336))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (1089:1089:1089))
        (PORT datab (1179:1179:1179) (1359:1359:1359))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1009:1009:1009) (1169:1169:1169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (413:413:413))
        (PORT datab (1379:1379:1379) (1618:1618:1618))
        (PORT datac (1275:1275:1275) (1475:1475:1475))
        (PORT datad (539:539:539) (624:624:624))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (794:794:794))
        (PORT datab (683:683:683) (805:805:805))
        (PORT datac (632:632:632) (732:732:732))
        (PORT datad (1032:1032:1032) (1203:1203:1203))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (795:795:795))
        (PORT datab (825:825:825) (952:952:952))
        (PORT datac (703:703:703) (794:794:794))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1256:1256:1256))
        (PORT datab (210:210:210) (248:248:248))
        (PORT datac (582:582:582) (664:664:664))
        (PORT datad (599:599:599) (692:692:692))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|state_transition_logic\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (675:675:675))
        (PORT datac (583:583:583) (665:665:665))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (215:215:215))
        (PORT datab (507:507:507) (598:598:598))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|NS\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (555:555:555))
        (PORT datab (436:436:436) (535:535:535))
        (PORT datac (425:425:425) (522:522:522))
        (PORT datad (763:763:763) (892:892:892))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (530:530:530))
        (PORT datab (393:393:393) (491:491:491))
        (PORT datac (403:403:403) (496:496:496))
        (PORT datad (478:478:478) (567:567:567))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector9\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (391:391:391) (474:474:474))
        (PORT datac (404:404:404) (506:506:506))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector9\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (133:133:133) (177:177:177))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (480:480:480))
        (PORT datab (138:138:138) (190:190:190))
        (PORT datac (98:98:98) (123:123:123))
        (PORT datad (523:523:523) (601:601:601))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (573:573:573))
        (PORT datab (533:533:533) (620:620:620))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (127:127:127) (149:149:149))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_b_mux_output\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (755:755:755))
        (PORT datab (494:494:494) (574:574:574))
        (PORT datac (309:309:309) (364:364:364))
        (PORT datad (200:200:200) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SIP\|s_data_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1166:1166:1166))
        (PORT d (117:117:117) (116:116:116))
        (PORT ena (1243:1243:1243) (1142:1142:1142))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (SETUP ena (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
      (HOLD ena (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ER\|s_data_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (392:392:392) (414:414:414))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (432:432:432))
        (PORT datac (1031:1031:1031) (1194:1194:1194))
        (PORT datad (115:115:115) (131:131:131))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector13\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (900:900:900))
        (PORT datab (484:484:484) (565:565:565))
        (PORT datac (757:757:757) (876:876:876))
        (PORT datad (105:105:105) (124:124:124))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector13\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (212:212:212))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (681:681:681) (800:800:800))
        (PORT datad (607:607:607) (709:709:709))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (423:423:423))
        (PORT datab (618:618:618) (707:707:707))
        (PORT datac (642:642:642) (741:741:741))
        (PORT datad (635:635:635) (735:735:735))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (565:565:565))
        (PORT datab (177:177:177) (217:217:217))
        (PORT datac (177:177:177) (205:205:205))
        (PORT datad (107:107:107) (125:125:125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (689:689:689))
        (PORT datab (882:882:882) (1044:1044:1044))
        (PORT datac (627:627:627) (713:713:713))
        (PORT datad (1158:1158:1158) (1328:1328:1328))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (966:966:966))
        (PORT datab (1025:1025:1025) (1207:1207:1207))
        (PORT datac (899:899:899) (1037:1037:1037))
        (PORT datad (361:361:361) (418:418:418))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (422:422:422))
        (PORT datab (619:619:619) (707:707:707))
        (PORT datac (642:642:642) (741:741:741))
        (PORT datad (635:635:635) (735:735:735))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (926:926:926))
        (PORT datab (906:906:906) (1053:1053:1053))
        (PORT datac (905:905:905) (1050:1050:1050))
        (PORT datad (662:662:662) (751:751:751))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1275:1275:1275))
        (PORT datab (906:906:906) (1053:1053:1053))
        (PORT datac (944:944:944) (1102:1102:1102))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SIP\|s_data_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1149:1149:1149))
        (PORT d (117:117:117) (116:116:116))
        (PORT ena (1334:1334:1334) (1207:1207:1207))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (SETUP ena (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
      (HOLD ena (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (795:795:795))
        (PORT datab (680:680:680) (801:801:801))
        (PORT datac (533:533:533) (596:596:596))
        (PORT datad (441:441:441) (492:492:492))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux13\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (571:571:571))
        (PORT datab (621:621:621) (714:714:714))
        (PORT datad (107:107:107) (125:125:125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SIP\|s_data_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1165:1165:1165))
        (PORT d (117:117:117) (116:116:116))
        (PORT ena (1235:1235:1235) (1135:1135:1135))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (SETUP ena (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
      (HOLD ena (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SIP\|s_data_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1166:1166:1166))
        (PORT d (117:117:117) (116:116:116))
        (PORT ena (1243:1243:1243) (1142:1142:1142))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (SETUP ena (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
      (HOLD ena (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[6\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (444:444:444))
        (PORT datab (501:501:501) (599:599:599))
        (PORT datac (474:474:474) (544:544:544))
        (PORT datad (383:383:383) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[6\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (573:573:573))
        (PORT datab (1041:1041:1041) (1204:1204:1204))
        (PORT datac (472:472:472) (542:542:542))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux9\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (161:161:161))
        (PORT datac (179:179:179) (209:209:209))
        (PORT datad (309:309:309) (360:360:360))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SIP\|s_data_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1166:1166:1166))
        (PORT d (117:117:117) (116:116:116))
        (PORT ena (1253:1253:1253) (1145:1145:1145))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (SETUP ena (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
      (HOLD ena (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux7\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (162:162:162))
        (PORT datac (301:301:301) (351:351:351))
        (PORT datad (108:108:108) (128:128:128))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SIP\|s_data_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1166:1166:1166))
        (PORT d (117:117:117) (116:116:116))
        (PORT ena (1253:1253:1253) (1145:1145:1145))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (SETUP ena (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
      (HOLD ena (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[9\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (348:348:348) (411:411:411))
        (PORT datac (1210:1210:1210) (1402:1402:1402))
        (PORT datad (453:453:453) (522:522:522))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[9\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (576:576:576))
        (PORT datab (759:759:759) (886:886:886))
        (PORT datac (571:571:571) (645:645:645))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SIP\|s_data_out\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1165:1165:1165))
        (PORT d (117:117:117) (116:116:116))
        (PORT ena (1252:1252:1252) (1150:1150:1150))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (SETUP ena (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
      (HOLD ena (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[11\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (707:707:707))
        (PORT datab (963:963:963) (1134:1134:1134))
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[11\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (567:567:567))
        (PORT datab (587:587:587) (673:673:673))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (813:813:813) (940:940:940))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SIP\|s_data_out\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1165:1165:1165))
        (PORT d (117:117:117) (116:116:116))
        (PORT ena (1252:1252:1252) (1150:1150:1150))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (SETUP ena (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
      (HOLD ena (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[12\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (710:710:710))
        (PORT datab (960:960:960) (1131:1131:1131))
        (PORT datac (177:177:177) (212:212:212))
        (PORT datad (397:397:397) (456:456:456))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[12\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (573:573:573))
        (PORT datab (584:584:584) (670:670:670))
        (PORT datac (726:726:726) (847:847:847))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (162:162:162))
        (PORT datac (204:204:204) (243:243:243))
        (PORT datad (790:790:790) (913:913:913))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SIP\|s_data_out\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1149:1149:1149))
        (PORT d (117:117:117) (116:116:116))
        (PORT ena (1334:1334:1334) (1207:1207:1207))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (SETUP ena (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
      (HOLD ena (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector18\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (571:571:571) (673:673:673))
        (PORT datad (155:155:155) (198:198:198))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector21\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (751:751:751))
        (PORT datab (236:236:236) (295:295:295))
        (PORT datac (571:571:571) (673:673:673))
        (PORT datad (196:196:196) (232:232:232))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (911:911:911))
        (PORT datab (141:141:141) (193:193:193))
        (PORT datac (768:768:768) (886:886:886))
        (PORT datad (944:944:944) (1082:1082:1082))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (476:476:476))
        (PORT datab (879:879:879) (1020:1020:1020))
        (PORT datac (485:485:485) (581:581:581))
        (PORT datad (375:375:375) (440:440:440))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPRR\|s_data_out\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1158:1158:1158))
        (PORT d (119:119:119) (117:117:117))
        (PORT clrn (531:531:531) (590:590:590))
        (PORT ena (1851:1851:1851) (2047:2047:2047))
        (IOPATH (posedge clk) q (331:331:331) (297:297:297))
        (IOPATH (negedge clrn) q (390:390:390) (356:356:356))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (43:43:43))
      (SETUP ena (posedge clk) (43:43:43))
      (HOLD d (posedge clk) (27:27:27))
      (HOLD ena (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPRR\|s_data_out\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1163:1163:1163))
        (PORT d (119:119:119) (117:117:117))
        (PORT clrn (811:811:811) (897:897:897))
        (PORT ena (1875:1875:1875) (2074:2074:2074))
        (IOPATH (posedge clk) q (331:331:331) (297:297:297))
        (IOPATH (negedge clrn) q (390:390:390) (356:356:356))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (43:43:43))
      (SETUP ena (posedge clk) (43:43:43))
      (HOLD d (posedge clk) (27:27:27))
      (HOLD ena (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPRR\|s_data_out\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1156:1156:1156))
        (PORT d (119:119:119) (117:117:117))
        (PORT clrn (642:642:642) (711:711:711))
        (PORT ena (1965:1965:1965) (2183:2183:2183))
        (IOPATH (posedge clk) q (331:331:331) (297:297:297))
        (IOPATH (negedge clrn) q (390:390:390) (356:356:356))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (43:43:43))
      (SETUP ena (posedge clk) (43:43:43))
      (HOLD d (posedge clk) (27:27:27))
      (HOLD ena (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPRR\|s_data_out\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1155:1155:1155))
        (PORT d (119:119:119) (117:117:117))
        (PORT clrn (786:786:786) (880:880:880))
        (PORT ena (1679:1679:1679) (1838:1838:1838))
        (IOPATH (posedge clk) q (331:331:331) (297:297:297))
        (IOPATH (negedge clrn) q (390:390:390) (356:356:356))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (43:43:43))
      (SETUP ena (posedge clk) (43:43:43))
      (HOLD d (posedge clk) (27:27:27))
      (HOLD ena (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (312:312:312))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datac (456:456:456) (533:533:533))
        (PORT datad (470:470:470) (542:542:542))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPRR\|s_data_out\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1163:1163:1163))
        (PORT d (119:119:119) (117:117:117))
        (PORT clrn (811:811:811) (897:897:897))
        (PORT ena (1875:1875:1875) (2074:2074:2074))
        (IOPATH (posedge clk) q (331:331:331) (297:297:297))
        (IOPATH (negedge clrn) q (390:390:390) (356:356:356))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (43:43:43))
      (SETUP ena (posedge clk) (43:43:43))
      (HOLD d (posedge clk) (27:27:27))
      (HOLD ena (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (953:953:953))
        (PORT datab (342:342:342) (402:402:402))
        (PORT datac (486:486:486) (582:582:582))
        (PORT datad (862:862:862) (993:993:993))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|pc_src\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (705:705:705))
        (PORT datab (437:437:437) (537:537:537))
        (PORT datac (432:432:432) (531:531:531))
        (PORT datad (417:417:417) (506:506:506))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|Z\|s_data_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (730:730:730) (793:793:793))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_pc_wr_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (662:662:662))
        (PORT datab (543:543:543) (654:654:654))
        (PORT datac (454:454:454) (531:531:531))
        (PORT datad (514:514:514) (613:613:613))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_pc_wr_en\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (397:397:397))
        (PORT datac (331:331:331) (398:398:398))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datab (845:845:845) (956:956:956))
        (PORT datac (770:770:770) (884:884:884))
        (PORT datad (110:110:110) (129:129:129))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|ER\|s_data_out\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2139:2139:2139) (2428:2428:2428))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|reset_ER\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (729:729:729))
        (PORT datab (534:534:534) (638:638:638))
        (PORT datac (618:618:618) (726:726:726))
        (PORT datad (287:287:287) (325:325:325))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[7\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (794:794:794))
        (PORT datab (472:472:472) (552:552:552))
        (PORT datac (641:641:641) (746:746:746))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (547:547:547))
        (PORT datab (435:435:435) (533:533:533))
        (PORT datac (387:387:387) (474:474:474))
        (PORT datad (763:763:763) (892:892:892))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|Z\|s_data_out\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (553:553:553))
        (PORT datab (439:439:439) (540:540:540))
        (PORT datac (349:349:349) (412:412:412))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|Z\|s_data_out\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (555:555:555))
        (PORT datab (438:438:438) (535:535:535))
        (PORT datac (638:638:638) (741:741:741))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|Z\|s_data_out\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (518:518:518))
        (PORT datab (569:569:569) (652:652:652))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|reset_Z\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (519:519:519))
        (PORT datab (782:782:782) (925:925:925))
        (PORT datac (116:116:116) (138:138:138))
        (PORT datad (479:479:479) (561:561:561))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|decode2\|w_anode1142w\[3\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (943:943:943))
        (PORT datab (425:425:425) (516:516:516))
        (PORT datad (337:337:337) (392:392:392))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|decode2\|w_anode1112w\[3\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (943:943:943))
        (PORT datab (424:424:424) (516:516:516))
        (PORT datad (337:337:337) (393:393:393))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (883:883:883))
        (PORT datab (420:420:420) (513:513:513))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (480:480:480) (570:570:570))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|decode2\|w_anode1132w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (295:295:295))
        (PORT datab (434:434:434) (526:526:526))
        (PORT datac (107:107:107) (136:136:136))
        (PORT datad (374:374:374) (450:450:450))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|decode2\|w_anode1122w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (297:297:297))
        (PORT datab (119:119:119) (153:153:153))
        (PORT datac (412:412:412) (503:503:503))
        (PORT datad (375:375:375) (451:451:451))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|decode2\|w_anode1112w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (472:472:472))
        (PORT datab (426:426:426) (518:518:518))
        (PORT datac (201:201:201) (255:255:255))
        (PORT datad (101:101:101) (125:125:125))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|decode2\|w_anode1142w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (292:292:292))
        (PORT datab (432:432:432) (524:524:524))
        (PORT datac (106:106:106) (135:135:135))
        (PORT datad (372:372:372) (447:447:447))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|decode2\|w_anode1082w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (476:476:476))
        (PORT datab (430:430:430) (522:522:522))
        (PORT datac (206:206:206) (262:262:262))
        (PORT datad (104:104:104) (128:128:128))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|decode2\|w_anode1092w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (294:294:294))
        (PORT datab (433:433:433) (525:525:525))
        (PORT datac (106:106:106) (136:136:136))
        (PORT datad (374:374:374) (449:449:449))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|decode2\|w_anode1065w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (473:473:473))
        (PORT datab (428:428:428) (519:519:519))
        (PORT datac (203:203:203) (258:258:258))
        (PORT datad (102:102:102) (127:127:127))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|decode2\|w_anode1102w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (285:285:285))
        (PORT datab (428:428:428) (520:520:520))
        (PORT datac (103:103:103) (133:133:133))
        (PORT datad (369:369:369) (443:443:443))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector7\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (526:526:526))
        (PORT datab (453:453:453) (556:556:556))
        (PORT datac (401:401:401) (487:487:487))
        (PORT datad (429:429:429) (527:527:527))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SIP_in\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\ER_in\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (657:657:657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SIP_in\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SIP_in\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SIP_in\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SIP_in\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SIP_in\[9\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SIP_in\[11\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SIP_in\[12\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SIP_in\[14\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DPRR_in\[13\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (667:667:667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DPRR_in\[17\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (667:667:667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DPRR_in\[19\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DPRR_in\[20\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (268:268:268) (647:647:647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DPRR_in\[22\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (311:311:311) (359:359:359))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (480:480:480) (549:549:549))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (375:375:375) (438:438:438))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (334:334:334) (387:387:387))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[8\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (482:482:482) (554:554:554))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (345:345:345) (400:400:400))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (329:329:329) (379:379:379))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (348:348:348) (405:405:405))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (317:317:317) (369:369:369))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (483:483:483) (564:564:564))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (319:319:319) (374:374:374))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (361:361:361) (427:427:427))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (475:475:475) (551:551:551))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (446:446:446) (511:511:511))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (454:454:454) (525:525:525))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (490:490:490) (564:564:564))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (361:361:361) (427:427:427))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (388:388:388) (470:470:470))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (385:385:385) (466:466:466))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (449:449:449) (514:514:514))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[3\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (132:132:132))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (361:361:361) (420:420:420))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (386:386:386) (450:450:450))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (114:114:114) (135:135:135))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (360:360:360) (415:415:415))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (359:359:359) (415:415:415))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (353:353:353) (420:420:420))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (351:351:351) (415:415:415))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (350:350:350) (414:414:414))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (347:347:347) (408:408:408))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (338:338:338) (402:402:402))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (469:469:469) (542:542:542))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (348:348:348) (413:413:413))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (347:347:347) (413:413:413))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (437:437:437) (502:502:502))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (333:333:333) (388:388:388))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (478:478:478) (545:545:545))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (488:488:488) (562:562:562))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (491:491:491) (562:562:562))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[8\]\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (132:132:132))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (341:341:341) (391:391:391))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (383:383:383) (441:441:441))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[3\]\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (115:115:115) (137:137:137))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (358:358:358) (411:411:411))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (376:376:376) (436:436:436))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (377:377:377) (440:440:440))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (355:355:355) (416:416:416))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (366:366:366) (429:429:429))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (495:495:495) (571:571:571))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (498:498:498) (574:574:574))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (492:492:492) (570:570:570))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (558:558:558) (642:642:642))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\EOT_out\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1314:1314:1314) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1372:1372:1372) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1392:1392:1392) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1304:1304:1304) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1314:1314:1314) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1372:1372:1372) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1304:1304:1304) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1352:1352:1352) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2209:2209:2209) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1304:1304:1304) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1344:1344:1344) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1392:1392:1392) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1364:1364:1364) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1304:1304:1304) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[16\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1364:1364:1364) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[17\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1304:1304:1304) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[18\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1304:1304:1304) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[19\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1344:1344:1344) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[20\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[21\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1344:1344:1344) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[22\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2229:2229:2229) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[23\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1324:1324:1324) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[24\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[25\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2227:2227:2227) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[26\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[27\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1304:1304:1304) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[28\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[29\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1344:1344:1344) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[30\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\DPCR_out\[31\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1352:1352:1352) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SVOP_out\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1374:1374:1374) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SVOP_out\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1364:1364:1364) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SVOP_out\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1294:1294:1294) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SVOP_out\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SVOP_out\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1314:1314:1314) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SVOP_out\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SVOP_out\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1352:1352:1352) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SVOP_out\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1344:1344:1344) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SVOP_out\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1372:1372:1372) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SVOP_out\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1304:1304:1304) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SVOP_out\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1304:1304:1304) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SVOP_out\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SVOP_out\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1314:1314:1314) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SVOP_out\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1354:1354:1354) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SVOP_out\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1372:1372:1372) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SVOP_out\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1392:1392:1392) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SOP_out\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2227:2227:2227) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SOP_out\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1304:1304:1304) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SOP_out\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1304:1304:1304) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SOP_out\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1364:1364:1364) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SOP_out\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1354:1354:1354) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SOP_out\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1354:1354:1354) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SOP_out\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1342:1342:1342) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SOP_out\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1354:1354:1354) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SOP_out\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1352:1352:1352) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SOP_out\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1344:1344:1344) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SOP_out\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1354:1354:1354) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SOP_out\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1334:1334:1334) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SOP_out\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1374:1374:1374) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SOP_out\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1344:1344:1344) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SOP_out\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\SOP_out\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1372:1372:1372) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clk\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (368:368:368) (748:748:748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clk\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DPRR_in\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\control_unit\|CS\.DR\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1196:1196:1196))
        (PORT asdata (1560:1560:1560) (1742:1742:1742))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DPRR_in\[31\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPRR\|s_data_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1163:1163:1163))
        (PORT d (119:119:119) (117:117:117))
        (PORT clrn (811:811:811) (897:897:897))
        (PORT ena (1875:1875:1875) (2074:2074:2074))
        (IOPATH (posedge clk) q (331:331:331) (297:297:297))
        (IOPATH (negedge clrn) q (390:390:390) (356:356:356))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (43:43:43))
      (SETUP ena (posedge clk) (43:43:43))
      (HOLD d (posedge clk) (27:27:27))
      (HOLD ena (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (222:222:222))
        (PORT datac (993:993:993) (1155:1155:1155))
        (PORT datad (1032:1032:1032) (1227:1227:1227))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\control_unit\|CS\.IF1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|CS\.IF1S\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\control_unit\|CS\.IF1S\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\control_unit\|CS\.ID1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1202:1202:1202))
        (PORT asdata (313:313:313) (356:356:356))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT asdata (344:344:344) (373:373:373))
        (PORT ena (1169:1169:1169) (1309:1309:1309))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (560:560:560) (635:635:635))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1402:1402:1402))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1068:1068:1068) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT asdata (345:345:345) (376:376:376))
        (PORT ena (924:924:924) (1036:1036:1036))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector20\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (225:225:225))
        (PORT datac (522:522:522) (606:606:606))
        (PORT datad (196:196:196) (232:232:232))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|r_wr_d_sel\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (672:672:672))
        (PORT datab (420:420:420) (514:514:514))
        (PORT datad (481:481:481) (571:571:571))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Equal4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (511:511:511))
        (PORT datac (438:438:438) (536:536:536))
        (PORT datad (409:409:409) (500:500:500))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Equal4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (507:507:507))
        (PORT datab (520:520:520) (617:617:617))
        (PORT datac (493:493:493) (584:584:584))
        (PORT datad (167:167:167) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT asdata (355:355:355) (389:389:389))
        (PORT ena (924:924:924) (1036:1036:1036))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT asdata (268:268:268) (288:288:288))
        (PORT ena (924:924:924) (1036:1036:1036))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SIP_in\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SIP\|s_data_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1166:1166:1166))
        (PORT d (117:117:117) (116:116:116))
        (PORT ena (1243:1243:1243) (1142:1142:1142))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (SETUP ena (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
      (HOLD ena (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[14\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (395:395:395))
        (PORT datab (129:129:129) (162:162:162))
        (PORT datad (327:327:327) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (484:484:484))
        (PORT datab (487:487:487) (563:563:563))
        (PORT datac (396:396:396) (456:456:456))
        (PORT datad (489:489:489) (578:578:578))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (571:571:571))
        (PORT datab (1024:1024:1024) (1213:1213:1213))
        (PORT datac (472:472:472) (543:543:543))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (416:416:416) (512:512:512))
        (PORT datad (494:494:494) (582:582:582))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|state_transition_logic\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (504:504:504))
        (PORT datab (417:417:417) (510:510:510))
        (PORT datac (782:782:782) (916:916:916))
        (PORT datad (328:328:328) (378:378:378))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (215:215:215))
        (PORT datad (197:197:197) (232:232:232))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (172:172:172))
        (PORT datab (479:479:479) (556:556:556))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Equal6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (406:406:406))
        (PORT datab (423:423:423) (517:517:517))
        (PORT datac (422:422:422) (519:519:519))
        (PORT datad (402:402:402) (495:495:495))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (546:546:546) (657:657:657))
        (PORT datac (507:507:507) (603:603:603))
        (PORT datad (569:569:569) (637:637:637))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (984:984:984))
        (PORT datab (300:300:300) (346:346:346))
        (PORT datac (666:666:666) (758:758:758))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\control_unit\|CS\.EX\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (869:869:869) (1002:1002:1002))
        (PORT datad (481:481:481) (564:564:564))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|alu_op\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datab (438:438:438) (537:537:537))
        (PORT datac (392:392:392) (479:479:479))
        (PORT datad (172:172:172) (204:204:204))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (196:196:196))
        (PORT datab (493:493:493) (593:593:593))
        (PORT datac (410:410:410) (512:512:512))
        (PORT datad (342:342:342) (389:389:389))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector9\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datac (634:634:634) (739:739:739))
        (PORT datad (471:471:471) (556:556:556))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|Equal25\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (515:515:515))
        (PORT datab (132:132:132) (167:167:167))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_b_mux_output\[15\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (592:592:592))
        (PORT datab (749:749:749) (854:854:854))
        (PORT datac (510:510:510) (616:616:616))
        (PORT datad (120:120:120) (138:138:138))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (516:516:516))
        (PORT datab (418:418:418) (521:521:521))
        (PORT datac (418:418:418) (514:514:514))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[15\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (514:514:514))
        (PORT datab (512:512:512) (610:610:610))
        (PORT datac (477:477:477) (566:566:566))
        (PORT datad (401:401:401) (494:494:494))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[15\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (607:607:607))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[15\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (692:692:692))
        (PORT datab (423:423:423) (518:518:518))
        (PORT datac (480:480:480) (569:569:569))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|r_rd_sel\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (128:128:128) (164:164:164))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT asdata (454:454:454) (497:497:497))
        (PORT ena (924:924:924) (1036:1036:1036))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[6\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (270:270:270))
        (PORT datab (923:923:923) (1081:1081:1081))
        (PORT datac (473:473:473) (551:551:551))
        (PORT datad (700:700:700) (800:800:800))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|alu_op\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (537:537:537))
        (PORT datac (433:433:433) (530:530:530))
        (PORT datad (413:413:413) (503:503:503))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector16\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (678:678:678))
        (PORT datab (901:901:901) (1041:1041:1041))
        (PORT datac (570:570:570) (646:646:646))
        (PORT datad (782:782:782) (904:904:904))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector16\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (902:902:902))
        (PORT datab (784:784:784) (912:912:912))
        (PORT datac (441:441:441) (495:495:495))
        (PORT datad (162:162:162) (188:188:188))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector16\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (532:532:532))
        (PORT datab (899:899:899) (1039:1039:1039))
        (PORT datad (486:486:486) (571:571:571))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector16\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (616:616:616))
        (PORT datab (514:514:514) (616:616:616))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (272:272:272) (312:312:312))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[14\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (672:672:672))
        (PORT datab (494:494:494) (593:593:593))
        (PORT datac (328:328:328) (372:372:372))
        (PORT datad (401:401:401) (489:489:489))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_b_mux_output\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (461:461:461))
        (PORT datab (410:410:410) (492:492:492))
        (PORT datad (287:287:287) (319:319:319))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (258:258:258))
        (PORT datab (656:656:656) (758:758:758))
        (PORT datac (821:821:821) (960:960:960))
        (PORT datad (338:338:338) (391:391:391))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (179:179:179))
        (PORT datab (794:794:794) (932:932:932))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (592:592:592))
        (PORT datab (515:515:515) (613:613:613))
        (PORT datad (738:738:738) (852:852:852))
        (IOPATH dataa combout (159:159:159) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (925:925:925))
        (PORT datab (1102:1102:1102) (1255:1255:1255))
        (PORT datac (560:560:560) (635:635:635))
        (PORT datad (694:694:694) (784:784:784))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\control_unit\|CS\.JP\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|pc_src\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datac (381:381:381) (447:447:447))
        (PORT datad (562:562:562) (641:641:641))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_b_mux_output\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (516:516:516))
        (PORT datab (134:134:134) (169:169:169))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_b_mux_output\[14\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (393:393:393))
        (PORT datab (138:138:138) (169:169:169))
        (PORT datac (389:389:389) (469:469:469))
        (PORT datad (365:365:365) (432:432:432))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SIP_in\[13\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SIP\|s_data_out\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1165:1165:1165))
        (PORT d (117:117:117) (116:116:116))
        (PORT ena (1235:1235:1235) (1135:1135:1135))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (SETUP ena (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
      (HOLD ena (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[13\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (148:148:148))
        (PORT datab (344:344:344) (406:406:406))
        (PORT datac (1212:1212:1212) (1404:1404:1404))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[13\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (574:574:574))
        (PORT datab (1017:1017:1017) (1180:1180:1180))
        (PORT datac (572:572:572) (646:646:646))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (904:904:904))
        (PORT datab (733:733:733) (838:838:838))
        (PORT datac (558:558:558) (640:640:640))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1406:1406:1406))
        (PORT asdata (536:536:536) (594:594:594))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT asdata (608:608:608) (668:668:668))
        (PORT ena (1070:1070:1070) (1197:1197:1197))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[14\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (396:396:396))
        (PORT datab (127:127:127) (161:161:161))
        (PORT datad (326:326:326) (379:379:379))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DPRR_in\[12\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (657:657:657))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPRR\|s_data_out\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1160:1160:1160))
        (PORT d (119:119:119) (117:117:117))
        (PORT clrn (672:672:672) (745:745:745))
        (PORT ena (1863:1863:1863) (2062:2062:2062))
        (IOPATH (posedge clk) q (331:331:331) (297:297:297))
        (IOPATH (negedge clrn) q (390:390:390) (356:356:356))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (43:43:43))
      (SETUP ena (posedge clk) (43:43:43))
      (HOLD d (posedge clk) (27:27:27))
      (HOLD ena (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Equal4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (680:680:680) (799:799:799))
        (PORT datad (611:611:611) (713:713:713))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_r_mux_output\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (442:442:442))
        (PORT datab (492:492:492) (574:574:574))
        (PORT datac (232:232:232) (289:289:289))
        (PORT datad (495:495:495) (573:573:573))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DPRR_in\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (667:667:667))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPRR\|s_data_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1156:1156:1156))
        (PORT d (119:119:119) (117:117:117))
        (PORT clrn (647:647:647) (719:719:719))
        (PORT ena (1699:1699:1699) (1864:1864:1864))
        (IOPATH (posedge clk) q (331:331:331) (297:297:297))
        (IOPATH (negedge clrn) q (390:390:390) (356:356:356))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (43:43:43))
      (SETUP ena (posedge clk) (43:43:43))
      (HOLD d (posedge clk) (27:27:27))
      (HOLD ena (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (499:499:499) (585:585:585))
        (PORT datac (917:917:917) (1056:1056:1056))
        (PORT datad (452:452:452) (515:515:515))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DPRR_in\[14\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (657:657:657))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPRR\|s_data_out\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1158:1158:1158))
        (PORT d (119:119:119) (117:117:117))
        (PORT clrn (531:531:531) (590:590:590))
        (PORT ena (1851:1851:1851) (2047:2047:2047))
        (IOPATH (posedge clk) q (331:331:331) (297:297:297))
        (IOPATH (negedge clrn) q (390:390:390) (356:356:356))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (43:43:43))
      (SETUP ena (posedge clk) (43:43:43))
      (HOLD d (posedge clk) (27:27:27))
      (HOLD ena (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[2\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (575:575:575))
        (PORT datab (467:467:467) (563:563:563))
        (PORT datac (488:488:488) (574:574:574))
        (PORT datad (699:699:699) (798:798:798))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (759:759:759))
        (PORT datab (237:237:237) (297:297:297))
        (PORT datac (518:518:518) (601:601:601))
        (PORT datad (196:196:196) (231:231:231))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[1\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (753:753:753))
        (PORT datab (236:236:236) (295:295:295))
        (PORT datac (522:522:522) (605:605:605))
        (PORT datad (196:196:196) (232:232:232))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[1\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (631:631:631))
        (PORT datab (342:342:342) (402:402:402))
        (PORT datac (792:792:792) (917:917:917))
        (PORT datad (648:648:648) (726:726:726))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1598:1598:1598))
        (PORT datab (142:142:142) (174:174:174))
        (PORT datac (773:773:773) (883:883:883))
        (PORT datad (441:441:441) (507:507:507))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DPRR_in\[15\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (657:657:657))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPRR\|s_data_out\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1159:1159:1159))
        (PORT d (119:119:119) (117:117:117))
        (PORT clrn (660:660:660) (730:730:730))
        (PORT ena (1856:1856:1856) (2053:2053:2053))
        (IOPATH (posedge clk) q (331:331:331) (297:297:297))
        (IOPATH (negedge clrn) q (390:390:390) (356:356:356))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (43:43:43))
      (SETUP ena (posedge clk) (43:43:43))
      (HOLD d (posedge clk) (27:27:27))
      (HOLD ena (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|NS\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (553:553:553))
        (PORT datab (435:435:435) (533:533:533))
        (PORT datac (428:428:428) (525:525:525))
        (PORT datad (764:764:764) (893:893:893))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|NS\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (439:439:439) (536:536:536))
        (PORT datac (387:387:387) (474:474:474))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (621:621:621))
        (PORT datab (336:336:336) (393:393:393))
        (PORT datad (936:936:936) (1057:1057:1057))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\control_unit\|CS\.LR\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector17\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (758:758:758))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datac (116:116:116) (145:145:145))
        (PORT datad (792:792:792) (919:919:919))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector17\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (224:224:224))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (571:571:571) (673:673:673))
        (PORT datad (196:196:196) (231:231:231))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[3\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (750:750:750))
        (PORT datab (137:137:137) (189:189:189))
        (PORT datac (468:468:468) (542:542:542))
        (PORT datad (564:564:564) (645:645:645))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[3\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (264:264:264))
        (PORT datab (896:896:896) (1033:1033:1033))
        (PORT datac (466:466:466) (541:541:541))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1136:1136:1136))
        (PORT datab (135:135:135) (167:167:167))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (645:645:645) (730:730:730))
        (PORT sload (1078:1078:1078) (1211:1211:1211))
        (PORT ena (784:784:784) (851:851:851))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (452:452:452) (522:522:522))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (733:733:733))
        (PORT datad (646:646:646) (747:747:747))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1194:1194:1194) (1327:1327:1327))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (422:422:422))
        (PORT datab (620:620:620) (709:709:709))
        (PORT datac (641:641:641) (740:740:740))
        (PORT datad (634:634:634) (734:734:734))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (773:773:773))
        (PORT datad (296:296:296) (344:344:344))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[15\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1399:1399:1399))
        (PORT asdata (476:476:476) (520:520:520))
        (PORT ena (831:831:831) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (465:465:465) (533:533:533))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (955:955:955))
        (PORT datab (940:940:940) (1072:1072:1072))
        (PORT datac (703:703:703) (793:793:793))
        (PORT datad (858:858:858) (984:984:984))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (108:108:108) (139:139:139))
        (PORT datad (619:619:619) (717:717:717))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1410:1410:1410))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1114:1114:1114) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (727:727:727))
        (PORT datab (505:505:505) (584:584:584))
        (PORT datac (717:717:717) (809:809:809))
        (PORT datad (515:515:515) (593:593:593))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (482:482:482) (552:552:552))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[12\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1424:1424:1424))
        (PORT asdata (475:475:475) (520:520:520))
        (PORT ena (1037:1037:1037) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_rd_mux_a_output\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (311:311:311))
        (PORT datab (128:128:128) (161:161:161))
        (PORT datad (124:124:124) (145:145:145))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[4\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (529:529:529))
        (PORT datab (628:628:628) (743:743:743))
        (PORT datad (482:482:482) (558:558:558))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[4\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (532:532:532))
        (PORT datab (454:454:454) (534:534:534))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (418:418:418))
        (PORT datab (623:623:623) (712:712:712))
        (PORT datac (639:639:639) (734:734:734))
        (PORT datad (632:632:632) (732:732:732))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (357:357:357))
        (PORT datad (644:644:644) (745:745:745))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1054:1054:1054) (1160:1160:1160))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (332:332:332))
        (PORT datad (445:445:445) (514:514:514))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1413:1413:1413))
        (PORT asdata (490:490:490) (538:538:538))
        (PORT ena (1031:1031:1031) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (357:357:357))
        (PORT datad (646:646:646) (747:747:747))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[8\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1416:1416:1416))
        (PORT asdata (495:495:495) (545:545:545))
        (PORT ena (1228:1228:1228) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_rd_mux_a_output\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (255:255:255))
        (PORT datab (215:215:215) (272:272:272))
        (PORT datad (116:116:116) (139:139:139))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[4\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (786:786:786))
        (PORT datab (525:525:525) (624:624:624))
        (PORT datad (494:494:494) (589:589:589))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[4\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (598:598:598))
        (PORT datab (672:672:672) (790:790:790))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_rd_mux_a_output\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (129:129:129) (161:161:161))
        (PORT datac (225:225:225) (284:284:284))
        (PORT datad (123:123:123) (143:143:143))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (773:773:773))
        (PORT datad (296:296:296) (343:343:343))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1400:1400:1400))
        (PORT asdata (516:516:516) (582:582:582))
        (PORT ena (950:950:950) (1055:1055:1055))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (483:483:483) (553:553:553))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1422:1422:1422))
        (PORT asdata (516:516:516) (581:581:581))
        (PORT ena (1328:1328:1328) (1463:1463:1463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[4\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (463:463:463))
        (PORT datab (548:548:548) (661:661:661))
        (PORT datad (550:550:550) (659:659:659))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[4\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (421:421:421))
        (PORT datab (571:571:571) (687:687:687))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (355:355:355))
        (PORT datad (645:645:645) (746:746:746))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT asdata (528:528:528) (584:584:584))
        (PORT ena (1006:1006:1006) (1104:1104:1104))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (332:332:332))
        (PORT datad (445:445:445) (514:514:514))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[3\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT asdata (613:613:613) (678:678:678))
        (PORT ena (631:631:631) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (354:354:354))
        (PORT datad (645:645:645) (746:746:746))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[0\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1420:1420:1420))
        (PORT asdata (616:616:616) (681:681:681))
        (PORT ena (655:655:655) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[4\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (722:722:722))
        (PORT datab (426:426:426) (520:520:520))
        (PORT datad (385:385:385) (458:458:458))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[4\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (482:482:482))
        (PORT datab (767:767:767) (894:894:894))
        (PORT datad (162:162:162) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[4\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (572:572:572))
        (PORT datab (511:511:511) (600:600:600))
        (PORT datac (162:162:162) (193:193:193))
        (PORT datad (272:272:272) (309:309:309))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[4\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (592:592:592))
        (PORT datab (290:290:290) (338:338:338))
        (PORT datac (271:271:271) (305:305:305))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[4\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (920:920:920))
        (PORT datab (141:141:141) (193:193:193))
        (PORT datac (98:98:98) (124:124:124))
        (PORT datad (906:906:906) (1037:1037:1037))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[4\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (920:920:920))
        (PORT datab (937:937:937) (1088:1088:1088))
        (PORT datac (213:213:213) (249:249:249))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DPRR_in\[16\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPRR\|s_data_out\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1156:1156:1156))
        (PORT d (119:119:119) (117:117:117))
        (PORT clrn (642:642:642) (711:711:711))
        (PORT ena (1965:1965:1965) (2183:2183:2183))
        (IOPATH (posedge clk) q (331:331:331) (297:297:297))
        (IOPATH (negedge clrn) q (390:390:390) (356:356:356))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (43:43:43))
      (SETUP ena (posedge clk) (43:43:43))
      (HOLD d (posedge clk) (27:27:27))
      (HOLD ena (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[4\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (517:517:517))
        (PORT datac (417:417:417) (474:474:474))
        (PORT datad (663:663:663) (777:777:777))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (946:946:946))
        (PORT datab (768:768:768) (883:883:883))
        (PORT datac (598:598:598) (692:692:692))
        (PORT datad (595:595:595) (681:681:681))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector11\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (633:633:633))
        (PORT datab (189:189:189) (231:231:231))
        (PORT datac (347:347:347) (409:409:409))
        (PORT datad (607:607:607) (686:686:686))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (114:114:114) (135:135:135))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1402:1402:1402))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1068:1068:1068) (1203:1203:1203))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (497:497:497) (567:567:567))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (111:111:111) (143:143:143))
        (PORT datad (621:621:621) (719:719:719))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (830:830:830) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1410:1410:1410))
        (PORT asdata (665:665:665) (733:733:733))
        (PORT ena (1114:1114:1114) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (475:475:475) (542:542:542))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (873:873:873) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1435:1435:1435))
        (PORT asdata (665:665:665) (733:733:733))
        (PORT ena (755:755:755) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (521:521:521))
        (PORT datab (409:409:409) (478:478:478))
        (PORT datad (489:489:489) (577:577:577))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[1\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (611:611:611))
        (PORT datab (429:429:429) (503:503:503))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1429:1429:1429))
        (PORT asdata (730:730:730) (817:817:817))
        (PORT ena (875:875:875) (949:949:949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (420:420:420))
        (PORT datab (622:622:622) (711:711:711))
        (PORT datac (640:640:640) (738:738:738))
        (PORT datad (633:633:633) (733:733:733))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (583:583:583) (657:657:657))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (PORT asdata (729:729:729) (816:816:816))
        (PORT ena (800:800:800) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (646:646:646))
        (PORT datab (437:437:437) (533:533:533))
        (PORT datad (377:377:377) (441:441:441))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[1\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (639:639:639))
        (PORT datab (393:393:393) (462:462:462))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (333:333:333) (392:392:392))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1422:1422:1422))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1328:1328:1328) (1463:1463:1463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[12\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1424:1424:1424))
        (PORT asdata (598:598:598) (658:658:658))
        (PORT ena (1037:1037:1037) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[0\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1420:1420:1420))
        (PORT asdata (524:524:524) (576:576:576))
        (PORT ena (655:655:655) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[1\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (391:391:391))
        (PORT datab (366:366:366) (453:453:453))
        (PORT datad (590:590:590) (680:680:680))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (438:438:438))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (495:495:495) (588:588:588))
        (PORT datad (636:636:636) (727:727:727))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (457:457:457))
        (PORT datab (743:743:743) (859:859:859))
        (PORT datad (314:314:314) (363:363:363))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (596:596:596))
        (PORT datab (379:379:379) (460:460:460))
        (PORT datac (509:509:509) (585:585:585))
        (PORT datad (176:176:176) (209:209:209))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[15\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1399:1399:1399))
        (PORT asdata (596:596:596) (656:656:656))
        (PORT ena (831:831:831) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (326:326:326) (385:385:385))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1400:1400:1400))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (950:950:950) (1055:1055:1055))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[3\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1429:1429:1429))
        (PORT asdata (623:623:623) (676:676:676))
        (PORT ena (431:431:431) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[1\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (508:508:508))
        (PORT datab (573:573:573) (671:671:671))
        (PORT datad (487:487:487) (569:569:569))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[1\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (406:406:406))
        (PORT datab (399:399:399) (472:472:472))
        (PORT datad (254:254:254) (289:289:289))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[1\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (852:852:852))
        (PORT datab (447:447:447) (524:524:524))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (640:640:640))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (374:374:374) (437:437:437))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (638:638:638))
        (PORT datab (630:630:630) (758:758:758))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (129:129:129) (151:151:151))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_b_mux_output\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (458:458:458))
        (PORT datab (398:398:398) (473:473:473))
        (PORT datac (967:967:967) (1130:1130:1130))
        (PORT datad (129:129:129) (150:150:150))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (540:540:540))
        (PORT datab (408:408:408) (501:501:501))
        (PORT datac (430:430:430) (527:527:527))
        (PORT datad (397:397:397) (482:482:482))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (631:631:631))
        (PORT datab (187:187:187) (229:229:229))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (606:606:606) (686:686:686))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (533:533:533) (622:622:622))
        (PORT datac (356:356:356) (416:416:416))
        (PORT datad (730:730:730) (823:823:823))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (745:745:745))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (115:115:115) (135:135:135))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (280:280:280) (315:315:315))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1435:1435:1435))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (755:755:755) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[3\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT asdata (372:372:372) (404:404:404))
        (PORT ena (706:706:706) (781:781:781))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[0\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1431:1431:1431))
        (PORT asdata (517:517:517) (575:575:575))
        (PORT ena (1029:1029:1029) (1106:1106:1106))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (355:355:355) (414:414:414))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (881:881:881) (957:957:957))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (450:450:450))
        (PORT datab (491:491:491) (577:577:577))
        (PORT datad (347:347:347) (411:411:411))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (622:622:622))
        (PORT datab (357:357:357) (415:415:415))
        (PORT datac (365:365:365) (418:418:418))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (408:408:408))
        (PORT datab (216:216:216) (274:274:274))
        (PORT datad (324:324:324) (376:376:376))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (307:307:307) (355:355:355))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (732:732:732))
        (PORT datad (645:645:645) (745:745:745))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (897:897:897) (982:982:982))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1400:1400:1400))
        (PORT asdata (651:651:651) (716:716:716))
        (PORT ena (950:950:950) (1055:1055:1055))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (372:372:372) (450:450:450))
        (PORT datad (550:550:550) (658:658:658))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (588:588:588))
        (PORT datab (192:192:192) (231:231:231))
        (PORT datac (362:362:362) (434:434:434))
        (PORT datad (428:428:428) (481:481:481))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (417:417:417))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (877:877:877) (953:953:953))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[8\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1436:1436:1436))
        (PORT asdata (533:533:533) (593:593:593))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT asdata (375:375:375) (408:408:408))
        (PORT ena (917:917:917) (1005:1005:1005))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|Decoder0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (584:584:584) (658:658:658))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1430:1430:1430))
        (PORT asdata (634:634:634) (696:696:696))
        (PORT ena (850:850:850) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (595:595:595))
        (PORT datab (474:474:474) (560:560:560))
        (PORT datad (482:482:482) (566:566:566))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (465:465:465))
        (PORT datab (370:370:370) (449:449:449))
        (PORT datad (279:279:279) (319:319:319))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (404:404:404))
        (PORT datab (578:578:578) (655:655:655))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (266:266:266) (305:305:305))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (473:473:473))
        (PORT datab (127:127:127) (155:155:155))
        (PORT datac (362:362:362) (429:429:429))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (286:286:286))
        (PORT datab (379:379:379) (448:448:448))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (419:419:419))
        (PORT datab (361:361:361) (423:423:423))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (361:361:361))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (235:235:235))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (410:410:410))
        (PORT datac (455:455:455) (519:519:519))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux15\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (745:745:745))
        (PORT datab (644:644:644) (753:753:753))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (1157:1157:1157))
        (PORT datab (608:608:608) (704:704:704))
        (PORT datac (598:598:598) (692:692:692))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1598:1598:1598))
        (PORT datab (605:605:605) (700:700:700))
        (PORT datac (785:785:785) (891:891:891))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (767:767:767) (882:882:882))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SIP_in\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SIP\|s_data_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1154:1154:1154))
        (PORT d (117:117:117) (116:116:116))
        (PORT ena (1292:1292:1292) (1173:1173:1173))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (SETUP ena (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
      (HOLD ena (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DPRR_in\[18\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (268:268:268) (647:647:647))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPRR\|s_data_out\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1160:1160:1160))
        (PORT d (119:119:119) (117:117:117))
        (PORT clrn (672:672:672) (745:745:745))
        (PORT ena (1863:1863:1863) (2062:2062:2062))
        (IOPATH (posedge clk) q (331:331:331) (297:297:297))
        (IOPATH (negedge clrn) q (390:390:390) (356:356:356))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (43:43:43))
      (SETUP ena (posedge clk) (43:43:43))
      (HOLD d (posedge clk) (27:27:27))
      (HOLD ena (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[6\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (149:149:149))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datac (633:633:633) (742:742:742))
        (PORT datad (765:765:765) (879:879:879))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[6\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (172:172:172))
        (PORT datab (778:778:778) (902:902:902))
        (PORT datac (782:782:782) (917:917:917))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[6\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (555:555:555))
        (PORT datac (746:746:746) (867:867:867))
        (PORT datad (375:375:375) (419:419:419))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_b_mux_output\[7\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (792:792:792))
        (PORT datab (669:669:669) (772:772:772))
        (PORT datac (449:449:449) (519:519:519))
        (PORT datad (205:205:205) (238:238:238))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1425:1425:1425))
        (PORT asdata (664:664:664) (738:738:738))
        (PORT ena (1218:1218:1218) (1361:1361:1361))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1428:1428:1428))
        (PORT asdata (652:652:652) (715:715:715))
        (PORT ena (876:876:876) (956:956:956))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (PORT asdata (649:649:649) (712:712:712))
        (PORT ena (800:800:800) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[7\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (366:366:366))
        (PORT datab (437:437:437) (533:533:533))
        (PORT datad (378:378:378) (442:442:442))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[7\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (276:276:276))
        (PORT datab (498:498:498) (592:592:592))
        (PORT datad (173:173:173) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[15\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1410:1410:1410))
        (PORT asdata (661:661:661) (731:731:731))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (686:686:686) (792:792:792))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1407:1407:1407))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (513:513:513) (558:558:558))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[3\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1429:1429:1429))
        (PORT asdata (865:865:865) (970:970:970))
        (PORT ena (431:431:431) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[7\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (514:514:514))
        (PORT datab (203:203:203) (258:258:258))
        (PORT datad (488:488:488) (571:571:571))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[7\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (694:694:694))
        (PORT datab (402:402:402) (491:491:491))
        (PORT datad (339:339:339) (396:396:396))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[8\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1436:1436:1436))
        (PORT asdata (659:659:659) (729:729:729))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[12\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT asdata (886:886:886) (973:973:973))
        (PORT ena (762:762:762) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (318:318:318) (364:364:364))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1431:1431:1431))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (420:420:420) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[0\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1431:1431:1431))
        (PORT asdata (885:885:885) (972:972:972))
        (PORT ena (1029:1029:1029) (1106:1106:1106))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[7\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (514:514:514))
        (PORT datab (356:356:356) (432:432:432))
        (PORT datad (515:515:515) (602:602:602))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[7\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (514:514:514))
        (PORT datab (325:325:325) (392:392:392))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (487:487:487) (559:559:559))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (873:873:873) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1410:1410:1410))
        (PORT asdata (658:658:658) (726:726:726))
        (PORT ena (1114:1114:1114) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (368:368:368) (424:424:424))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (830:830:830) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1435:1435:1435))
        (PORT asdata (657:657:657) (725:725:725))
        (PORT ena (755:755:755) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[7\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (532:532:532))
        (PORT datab (408:408:408) (477:477:477))
        (PORT datad (492:492:492) (580:580:580))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[7\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (536:536:536))
        (PORT datab (430:430:430) (510:510:510))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[7\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (542:542:542))
        (PORT datab (496:496:496) (595:595:595))
        (PORT datac (430:430:430) (491:491:491))
        (PORT datad (447:447:447) (512:512:512))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[7\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (545:545:545))
        (PORT datab (338:338:338) (401:401:401))
        (PORT datac (281:281:281) (327:327:327))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[7\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (567:567:567))
        (PORT datab (232:232:232) (288:288:288))
        (PORT datac (478:478:478) (558:558:558))
        (PORT datad (184:184:184) (216:216:216))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (574:574:574))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (117:117:117) (134:134:134))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux9\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (164:164:164))
        (PORT datac (175:175:175) (204:204:204))
        (PORT datad (388:388:388) (456:456:456))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_b_mux_output\[5\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (1116:1116:1116))
        (PORT datab (456:456:456) (525:525:525))
        (PORT datac (292:292:292) (341:341:341))
        (PORT datad (111:111:111) (131:131:131))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_b_mux_output\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (460:460:460))
        (PORT datab (410:410:410) (491:491:491))
        (PORT datad (360:360:360) (415:415:415))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SIP_in\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SIP\|s_data_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1154:1154:1154))
        (PORT d (117:117:117) (116:116:116))
        (PORT ena (1292:1292:1292) (1173:1173:1173))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (SETUP ena (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
      (HOLD ena (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT asdata (841:841:841) (927:927:927))
        (PORT ena (924:924:924) (1036:1036:1036))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SIP_in\[8\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SIP\|s_data_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1107:1107:1107) (1166:1166:1166))
        (PORT d (117:117:117) (116:116:116))
        (PORT ena (1243:1243:1243) (1142:1142:1142))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (SETUP ena (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
      (HOLD ena (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DPRR_in\[21\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPRR\|s_data_out\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1159:1159:1159))
        (PORT d (119:119:119) (117:117:117))
        (PORT clrn (660:660:660) (730:730:730))
        (PORT ena (1856:1856:1856) (2053:2053:2053))
        (IOPATH (posedge clk) q (331:331:331) (297:297:297))
        (IOPATH (negedge clrn) q (390:390:390) (356:356:356))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (43:43:43))
      (SETUP ena (posedge clk) (43:43:43))
      (HOLD d (posedge clk) (27:27:27))
      (HOLD ena (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (308:308:308) (357:357:357))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SIP_in\[10\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SIP\|s_data_out\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1108:1108:1108) (1166:1166:1166))
        (PORT d (117:117:117) (116:116:116))
        (PORT ena (1253:1253:1253) (1145:1145:1145))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (SETUP ena (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
      (HOLD ena (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[10\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (152:152:152))
        (PORT datab (143:143:143) (196:196:196))
        (PORT datac (631:631:631) (735:735:735))
        (PORT datad (774:774:774) (894:894:894))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1406:1406:1406))
        (PORT asdata (469:469:469) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (PORT asdata (936:936:936) (1038:1038:1038))
        (PORT ena (1090:1090:1090) (1231:1231:1231))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1406:1406:1406))
        (PORT asdata (646:646:646) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT asdata (441:441:441) (478:478:478))
        (PORT ena (924:924:924) (1036:1036:1036))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (380:380:380) (436:436:436))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (447:447:447) (478:478:478))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[12\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1424:1424:1424))
        (PORT asdata (644:644:644) (702:702:702))
        (PORT ena (1037:1037:1037) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[12\]\~132\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (540:540:540))
        (PORT datab (736:736:736) (849:849:849))
        (PORT datad (608:608:608) (700:700:700))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[15\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1399:1399:1399))
        (PORT asdata (645:645:645) (703:703:703))
        (PORT ena (831:831:831) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (362:362:362) (419:419:419))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1083:1083:1083) (1196:1196:1196))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[12\]\~133\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (536:536:536))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (552:552:552) (638:638:638))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT asdata (509:509:509) (554:554:554))
        (PORT ena (916:916:916) (1017:1017:1017))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1413:1413:1413))
        (PORT asdata (521:521:521) (570:570:570))
        (PORT ena (1031:1031:1031) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1413:1413:1413))
        (PORT asdata (539:539:539) (595:595:595))
        (PORT ena (1007:1007:1007) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[12\]\~125\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (455:455:455))
        (PORT datab (366:366:366) (442:442:442))
        (PORT datad (483:483:483) (567:567:567))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[12\]\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (596:596:596))
        (PORT datab (200:200:200) (259:259:259))
        (PORT datad (471:471:471) (544:544:544))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[0\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1420:1420:1420))
        (PORT asdata (514:514:514) (567:567:567))
        (PORT ena (655:655:655) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[12\]\~129\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (756:756:756))
        (PORT datab (425:425:425) (519:519:519))
        (PORT datad (384:384:384) (457:457:457))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[3\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT asdata (516:516:516) (569:569:569))
        (PORT ena (631:631:631) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[12\]\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (664:664:664))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (385:385:385) (458:458:458))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1400:1400:1400))
        (PORT asdata (684:684:684) (761:761:761))
        (PORT ena (950:950:950) (1055:1055:1055))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (383:383:383) (443:443:443))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1418:1418:1418))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1275:1275:1275) (1398:1398:1398))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[12\]\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (569:569:569) (685:685:685))
        (PORT datad (769:769:769) (892:892:892))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[12\]\~131\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (596:596:596))
        (PORT datab (499:499:499) (598:598:598))
        (PORT datac (269:269:269) (307:307:307))
        (PORT datad (331:331:331) (383:383:383))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[12\]\~134\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (593:593:593))
        (PORT datab (439:439:439) (505:505:505))
        (PORT datac (277:277:277) (321:321:321))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[12\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (PORT datab (482:482:482) (568:568:568))
        (PORT datac (593:593:593) (678:678:678))
        (PORT datad (102:102:102) (125:125:125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1402:1402:1402))
        (PORT asdata (644:644:644) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\DPRR_in\[23\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPRR\|s_data_out\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1163:1163:1163))
        (PORT d (119:119:119) (117:117:117))
        (PORT clrn (811:811:811) (897:897:897))
        (PORT ena (1875:1875:1875) (2074:2074:2074))
        (IOPATH (posedge clk) q (331:331:331) (297:297:297))
        (IOPATH (negedge clrn) q (390:390:390) (356:356:356))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (43:43:43))
      (SETUP ena (posedge clk) (43:43:43))
      (HOLD d (posedge clk) (27:27:27))
      (HOLD ena (posedge clk) (27:27:27))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (904:904:904))
        (PORT datab (333:333:333) (384:384:384))
        (PORT datad (300:300:300) (338:338:338))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1401:1401:1401))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (499:499:499) (560:560:560))
        (PORT sload (1063:1063:1063) (1193:1193:1193))
        (PORT ena (656:656:656) (710:710:710))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[11\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (911:911:911))
        (PORT datab (162:162:162) (217:217:217))
        (PORT datac (301:301:301) (366:366:366))
        (PORT datad (523:523:523) (602:602:602))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1410:1410:1410))
        (PORT asdata (535:535:535) (593:593:593))
        (PORT ena (1114:1114:1114) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (499:499:499) (575:575:575))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (830:830:830) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1435:1435:1435))
        (PORT asdata (533:533:533) (591:591:591))
        (PORT ena (755:755:755) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[11\]\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (537:537:537))
        (PORT datab (436:436:436) (509:509:509))
        (PORT datad (493:493:493) (581:581:581))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[11\]\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (395:395:395))
        (PORT datab (603:603:603) (700:700:700))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (357:357:357) (409:409:409))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1431:1431:1431))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (420:420:420) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[0\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1431:1431:1431))
        (PORT asdata (552:552:552) (614:614:614))
        (PORT ena (1029:1029:1029) (1106:1106:1106))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[11\]\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (519:519:519))
        (PORT datab (361:361:361) (439:439:439))
        (PORT datad (513:513:513) (600:600:600))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[12\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT asdata (551:551:551) (612:612:612))
        (PORT ena (762:762:762) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[8\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1436:1436:1436))
        (PORT asdata (664:664:664) (732:732:732))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[11\]\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (515:515:515))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (196:196:196) (245:245:245))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[11\]\~121\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (458:458:458))
        (PORT datab (322:322:322) (380:380:380))
        (PORT datac (450:450:450) (521:521:521))
        (PORT datad (327:327:327) (381:381:381))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[15\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1410:1410:1410))
        (PORT asdata (663:663:663) (730:730:730))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[3\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT asdata (293:293:293) (313:313:313))
        (PORT ena (871:871:871) (942:942:942))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1188:1188:1188))
        (PORT asdata (533:533:533) (590:590:590))
        (PORT ena (654:654:654) (701:701:701))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[11\]\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (358:358:358))
        (PORT datab (361:361:361) (445:445:445))
        (PORT datad (204:204:204) (240:240:240))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[11\]\~123\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (410:410:410))
        (PORT datab (403:403:403) (493:493:493))
        (PORT datad (557:557:557) (629:629:629))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (PORT asdata (666:666:666) (738:738:738))
        (PORT ena (1209:1209:1209) (1336:1336:1336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1388:1388:1388))
        (PORT asdata (783:783:783) (871:871:871))
        (PORT ena (1002:1002:1002) (1096:1096:1096))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[11\]\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (614:614:614))
        (PORT datab (503:503:503) (601:601:601))
        (PORT datad (610:610:610) (699:699:699))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[11\]\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (179:179:179))
        (PORT datab (487:487:487) (574:574:574))
        (PORT datad (315:315:315) (364:364:364))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[11\]\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (458:458:458))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (429:429:429) (485:485:485))
        (PORT datad (442:442:442) (503:503:503))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[11\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (912:912:912))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (107:107:107) (131:131:131))
        (PORT datad (115:115:115) (137:137:137))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[11\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (903:903:903) (1051:1051:1051))
        (PORT datac (269:269:269) (304:304:304))
        (PORT datad (472:472:472) (545:545:545))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[12\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (1142:1142:1142))
        (PORT datab (397:397:397) (470:470:470))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (961:961:961) (1103:1103:1103))
        (PORT sload (1432:1432:1432) (1636:1636:1636))
        (PORT ena (808:808:808) (881:881:881))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[12\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (794:794:794))
        (PORT datab (215:215:215) (273:273:273))
        (PORT datac (808:808:808) (923:923:923))
        (PORT datad (103:103:103) (125:125:125))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[12\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (949:949:949))
        (PORT datab (396:396:396) (469:469:469))
        (PORT datac (807:807:807) (922:922:922))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[12\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (616:616:616) (716:716:716))
        (PORT datad (161:161:161) (187:187:187))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1612:1612:1612))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1422:1422:1422))
        (PORT d[1] (1240:1240:1240) (1477:1477:1477))
        (PORT d[2] (1015:1015:1015) (1175:1175:1175))
        (PORT d[3] (851:851:851) (991:991:991))
        (PORT d[4] (856:856:856) (985:985:985))
        (PORT d[5] (905:905:905) (1044:1044:1044))
        (PORT d[6] (1049:1049:1049) (1203:1203:1203))
        (PORT d[7] (1021:1021:1021) (1209:1209:1209))
        (PORT d[8] (1133:1133:1133) (1339:1339:1339))
        (PORT d[9] (864:864:864) (993:993:993))
        (PORT d[10] (737:737:737) (870:870:870))
        (PORT d[11] (1066:1066:1066) (1230:1230:1230))
        (PORT d[12] (1199:1199:1199) (1401:1401:1401))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1025:1025:1025) (1109:1109:1109))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a126\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1439:1439:1439))
        (PORT d[1] (1230:1230:1230) (1461:1461:1461))
        (PORT d[2] (1026:1026:1026) (1189:1189:1189))
        (PORT d[3] (852:852:852) (991:991:991))
        (PORT d[4] (859:859:859) (990:990:990))
        (PORT d[5] (906:906:906) (1044:1044:1044))
        (PORT d[6] (1050:1050:1050) (1203:1203:1203))
        (PORT d[7] (1022:1022:1022) (1209:1209:1209))
        (PORT d[8] (1134:1134:1134) (1339:1339:1339))
        (PORT d[9] (865:865:865) (993:993:993))
        (PORT d[10] (738:738:738) (870:870:870))
        (PORT d[11] (1067:1067:1067) (1230:1230:1230))
        (PORT d[12] (1200:1200:1200) (1401:1401:1401))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1388:1388:1388))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (698:698:698) (796:796:796))
        (PORT d[1] (859:859:859) (981:981:981))
        (PORT d[2] (1020:1020:1020) (1187:1187:1187))
        (PORT d[3] (782:782:782) (887:887:887))
        (PORT d[4] (825:825:825) (953:953:953))
        (PORT d[5] (848:848:848) (963:963:963))
        (PORT d[6] (760:760:760) (879:879:879))
        (PORT d[7] (806:806:806) (955:955:955))
        (PORT d[8] (1164:1164:1164) (1378:1378:1378))
        (PORT d[9] (896:896:896) (1019:1019:1019))
        (PORT d[10] (838:838:838) (959:959:959))
        (PORT d[11] (861:861:861) (981:981:981))
        (PORT d[12] (1215:1215:1215) (1417:1417:1417))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1147:1147:1147))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (698:698:698) (793:793:793))
        (PORT d[1] (871:871:871) (997:997:997))
        (PORT d[2] (1020:1020:1020) (1185:1185:1185))
        (PORT d[3] (783:783:783) (887:887:887))
        (PORT d[4] (834:834:834) (962:962:962))
        (PORT d[5] (849:849:849) (963:963:963))
        (PORT d[6] (761:761:761) (879:879:879))
        (PORT d[7] (807:807:807) (955:955:955))
        (PORT d[8] (1165:1165:1165) (1378:1378:1378))
        (PORT d[9] (897:897:897) (1019:1019:1019))
        (PORT d[10] (839:839:839) (959:959:959))
        (PORT d[11] (862:862:862) (981:981:981))
        (PORT d[12] (1216:1216:1216) (1417:1417:1417))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1631:1631:1631))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1324:1324:1324))
        (PORT d[1] (993:993:993) (1180:1180:1180))
        (PORT d[2] (1180:1180:1180) (1386:1386:1386))
        (PORT d[3] (1130:1130:1130) (1317:1317:1317))
        (PORT d[4] (966:966:966) (1132:1132:1132))
        (PORT d[5] (1157:1157:1157) (1351:1351:1351))
        (PORT d[6] (951:951:951) (1118:1118:1118))
        (PORT d[7] (1113:1113:1113) (1284:1284:1284))
        (PORT d[8] (1203:1203:1203) (1424:1424:1424))
        (PORT d[9] (1034:1034:1034) (1206:1206:1206))
        (PORT d[10] (983:983:983) (1157:1157:1157))
        (PORT d[11] (1144:1144:1144) (1335:1335:1335))
        (PORT d[12] (1087:1087:1087) (1278:1278:1278))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1369:1369:1369))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1340:1340:1340))
        (PORT d[1] (1002:1002:1002) (1190:1190:1190))
        (PORT d[2] (1206:1206:1206) (1422:1422:1422))
        (PORT d[3] (1131:1131:1131) (1317:1317:1317))
        (PORT d[4] (972:972:972) (1131:1131:1131))
        (PORT d[5] (1158:1158:1158) (1351:1351:1351))
        (PORT d[6] (952:952:952) (1118:1118:1118))
        (PORT d[7] (1114:1114:1114) (1284:1284:1284))
        (PORT d[8] (1204:1204:1204) (1424:1424:1424))
        (PORT d[9] (1035:1035:1035) (1206:1206:1206))
        (PORT d[10] (984:984:984) (1157:1157:1157))
        (PORT d[11] (1145:1145:1145) (1335:1335:1335))
        (PORT d[12] (1088:1088:1088) (1278:1278:1278))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (780:780:780))
        (PORT datab (836:836:836) (982:982:982))
        (PORT datac (460:460:460) (527:527:527))
        (PORT datad (946:946:946) (1089:1089:1089))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (511:511:511))
        (PORT datab (839:839:839) (985:985:985))
        (PORT datac (784:784:784) (884:884:884))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[14\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (410:410:410))
        (PORT datab (1201:1201:1201) (1431:1431:1431))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[14\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (1040:1040:1040))
        (PORT datab (119:119:119) (149:149:149))
        (PORT datac (107:107:107) (132:132:132))
        (PORT datad (453:453:453) (519:519:519))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (799:799:799))
        (PORT datab (791:791:791) (909:909:909))
        (PORT datac (470:470:470) (549:549:549))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1470:1470:1470))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1742:1742:1742))
        (PORT d[1] (1070:1070:1070) (1240:1240:1240))
        (PORT d[2] (1163:1163:1163) (1365:1365:1365))
        (PORT d[3] (1298:1298:1298) (1522:1522:1522))
        (PORT d[4] (1255:1255:1255) (1458:1458:1458))
        (PORT d[5] (1112:1112:1112) (1299:1299:1299))
        (PORT d[6] (1141:1141:1141) (1339:1339:1339))
        (PORT d[7] (1295:1295:1295) (1515:1515:1515))
        (PORT d[8] (883:883:883) (1041:1041:1041))
        (PORT d[9] (1143:1143:1143) (1342:1342:1342))
        (PORT d[10] (1212:1212:1212) (1412:1412:1412))
        (PORT d[11] (1371:1371:1371) (1590:1590:1590))
        (PORT d[12] (1329:1329:1329) (1559:1559:1559))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1043:1043:1043) (1146:1146:1146))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a111\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1620:1620:1620))
        (PORT d[1] (1066:1066:1066) (1241:1241:1241))
        (PORT d[2] (1175:1175:1175) (1379:1379:1379))
        (PORT d[3] (1299:1299:1299) (1522:1522:1522))
        (PORT d[4] (1116:1116:1116) (1308:1308:1308))
        (PORT d[5] (1113:1113:1113) (1299:1299:1299))
        (PORT d[6] (1142:1142:1142) (1339:1339:1339))
        (PORT d[7] (1296:1296:1296) (1515:1515:1515))
        (PORT d[8] (884:884:884) (1041:1041:1041))
        (PORT d[9] (1144:1144:1144) (1342:1342:1342))
        (PORT d[10] (1213:1213:1213) (1412:1412:1412))
        (PORT d[11] (1372:1372:1372) (1590:1590:1590))
        (PORT d[12] (1330:1330:1330) (1559:1559:1559))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (403:403:403) (461:461:461))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (781:781:781) (892:892:892))
        (PORT d[1] (903:903:903) (1043:1043:1043))
        (PORT d[2] (812:812:812) (934:934:934))
        (PORT d[3] (669:669:669) (766:766:766))
        (PORT d[4] (494:494:494) (563:563:563))
        (PORT d[5] (907:907:907) (1058:1058:1058))
        (PORT d[6] (990:990:990) (1139:1139:1139))
        (PORT d[7] (896:896:896) (1036:1036:1036))
        (PORT d[8] (678:678:678) (789:789:789))
        (PORT d[9] (620:620:620) (703:703:703))
        (PORT d[10] (672:672:672) (793:793:793))
        (PORT d[11] (1084:1084:1084) (1264:1264:1264))
        (PORT d[12] (663:663:663) (767:767:767))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (620:620:620) (657:657:657))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (801:801:801) (917:917:917))
        (PORT d[1] (904:904:904) (1045:1045:1045))
        (PORT d[2] (802:802:802) (917:917:917))
        (PORT d[3] (670:670:670) (766:766:766))
        (PORT d[4] (886:886:886) (1026:1026:1026))
        (PORT d[5] (908:908:908) (1058:1058:1058))
        (PORT d[6] (991:991:991) (1139:1139:1139))
        (PORT d[7] (897:897:897) (1036:1036:1036))
        (PORT d[8] (679:679:679) (789:789:789))
        (PORT d[9] (621:621:621) (703:703:703))
        (PORT d[10] (673:673:673) (793:793:793))
        (PORT d[11] (1085:1085:1085) (1264:1264:1264))
        (PORT d[12] (664:664:664) (767:767:767))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (725:725:725) (808:808:808))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (789:789:789) (897:897:897))
        (PORT d[1] (671:671:671) (769:769:769))
        (PORT d[2] (642:642:642) (731:731:731))
        (PORT d[3] (630:630:630) (721:721:721))
        (PORT d[4] (822:822:822) (983:983:983))
        (PORT d[5] (711:711:711) (816:816:816))
        (PORT d[6] (909:909:909) (1044:1044:1044))
        (PORT d[7] (1013:1013:1013) (1202:1202:1202))
        (PORT d[8] (763:763:763) (919:919:919))
        (PORT d[9] (708:708:708) (802:802:802))
        (PORT d[10] (661:661:661) (759:759:759))
        (PORT d[11] (662:662:662) (746:746:746))
        (PORT d[12] (777:777:777) (888:888:888))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (744:744:744) (782:782:782))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (950:950:950) (1079:1079:1079))
        (PORT d[1] (682:682:682) (783:783:783))
        (PORT d[2] (643:643:643) (731:731:731))
        (PORT d[3] (631:631:631) (721:721:721))
        (PORT d[4] (806:806:806) (951:951:951))
        (PORT d[5] (712:712:712) (816:816:816))
        (PORT d[6] (910:910:910) (1044:1044:1044))
        (PORT d[7] (1014:1014:1014) (1202:1202:1202))
        (PORT d[8] (764:764:764) (919:919:919))
        (PORT d[9] (709:709:709) (802:802:802))
        (PORT d[10] (662:662:662) (759:759:759))
        (PORT d[11] (663:663:663) (746:746:746))
        (PORT d[12] (778:778:778) (888:888:888))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (955:955:955))
        (PORT datab (197:197:197) (238:238:238))
        (PORT datac (563:563:563) (653:653:653))
        (PORT datad (689:689:689) (801:801:801))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (1017:1017:1017))
        (PORT datab (1267:1267:1267) (1471:1471:1471))
        (PORT datac (1161:1161:1161) (1334:1334:1334))
        (PORT datad (483:483:483) (546:546:546))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[15\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (516:516:516))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (761:761:761) (883:883:883))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SIP_in\[15\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SIP\|s_data_out\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1152:1152:1152))
        (PORT d (117:117:117) (116:116:116))
        (PORT ena (1304:1304:1304) (1177:1177:1177))
        (IOPATH (posedge clk) q (328:328:328) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (SETUP ena (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (30:30:30))
      (HOLD ena (posedge clk) (30:30:30))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[15\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (875:875:875))
        (PORT datab (103:103:103) (130:130:130))
        (PORT datac (730:730:730) (854:854:854))
        (PORT datad (308:308:308) (355:355:355))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (1038:1038:1038))
        (PORT datab (665:665:665) (771:771:771))
        (PORT datad (464:464:464) (537:537:537))
        (IOPATH dataa combout (159:159:159) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (1038:1038:1038))
        (PORT datab (665:665:665) (771:771:771))
        (PORT datad (368:368:368) (433:433:433))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT asdata (635:635:635) (701:701:701))
        (PORT ena (924:924:924) (1036:1036:1036))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_b_mux_output\[10\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (463:463:463))
        (PORT datab (412:412:412) (493:493:493))
        (PORT datad (322:322:322) (362:362:362))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (790:790:790))
        (PORT datab (392:392:392) (467:467:467))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (636:636:636))
        (PORT datab (501:501:501) (575:575:575))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (454:454:454))
        (PORT datab (370:370:370) (437:437:437))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (555:555:555))
        (PORT datab (368:368:368) (438:438:438))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (577:577:577))
        (PORT datab (557:557:557) (628:628:628))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (1092:1092:1092))
        (PORT datab (644:644:644) (735:735:735))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (734:734:734))
        (PORT datab (826:826:826) (945:945:945))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (1069:1069:1069))
        (PORT datad (631:631:631) (724:724:724))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add1\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (573:573:573))
        (PORT datab (652:652:652) (746:746:746))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add1\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (448:448:448))
        (PORT datad (642:642:642) (743:743:743))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_b_mux_output\[12\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (463:463:463))
        (PORT datab (412:412:412) (494:494:494))
        (PORT datad (105:105:105) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_b_mux_output\[8\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (455:455:455))
        (PORT datab (406:406:406) (487:487:487))
        (PORT datad (465:465:465) (520:520:520))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (407:407:407))
        (PORT datab (343:343:343) (405:405:405))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (574:574:574))
        (PORT datab (369:369:369) (432:432:432))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (448:448:448))
        (PORT datab (331:331:331) (394:394:394))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (464:464:464))
        (PORT datab (369:369:369) (436:436:436))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (399:399:399))
        (PORT datab (311:311:311) (356:356:356))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (451:451:451))
        (PORT datab (600:600:600) (685:685:685))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (381:381:381))
        (PORT datab (346:346:346) (408:408:408))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (524:524:524))
        (PORT datab (313:313:313) (360:360:360))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add1\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (464:464:464))
        (PORT datab (448:448:448) (523:523:523))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (566:566:566))
        (PORT datab (441:441:441) (509:509:509))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (247:247:247))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (232:232:232))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (205:205:205) (243:243:243))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (192:192:192) (232:232:232))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (207:207:207) (246:246:246))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (373:373:373))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (367:367:367))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add2\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (196:196:196) (236:236:236))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add2\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (231:231:231))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add2\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (205:205:205) (242:242:242))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add2\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (381:381:381))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add2\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (204:204:204) (241:241:241))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add2\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (190:190:190) (227:227:227))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add2\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (346:346:346))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (893:893:893))
        (PORT datab (877:877:877) (1011:1011:1011))
        (PORT datac (184:184:184) (221:221:221))
        (PORT datad (328:328:328) (379:379:379))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (1103:1103:1103))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (370:370:370))
        (PORT datab (1110:1110:1110) (1273:1273:1273))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (660:660:660) (751:751:751))
        (PORT d[1] (569:569:569) (649:649:649))
        (PORT d[2] (682:682:682) (788:788:788))
        (PORT d[3] (542:542:542) (625:625:625))
        (PORT d[4] (561:561:561) (645:645:645))
        (PORT d[5] (559:559:559) (646:646:646))
        (PORT d[6] (387:387:387) (437:437:437))
        (PORT d[7] (579:579:579) (662:662:662))
        (PORT d[8] (555:555:555) (642:642:642))
        (PORT d[9] (561:561:561) (649:649:649))
        (PORT d[10] (516:516:516) (592:592:592))
        (PORT d[11] (676:676:676) (775:775:775))
        (PORT d[12] (555:555:555) (629:629:629))
        (PORT d[13] (408:408:408) (466:466:466))
        (PORT d[14] (682:682:682) (784:784:784))
        (PORT d[15] (576:576:576) (665:665:665))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1390:1390:1390))
        (PORT d[1] (1011:1011:1011) (1144:1144:1144))
        (PORT d[2] (673:673:673) (776:776:776))
        (PORT d[3] (788:788:788) (906:906:906))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (979:979:979) (1055:1055:1055))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (351:351:351) (401:401:401))
        (PORT d[1] (559:559:559) (637:637:637))
        (PORT d[2] (605:605:605) (689:689:689))
        (PORT d[3] (716:716:716) (842:842:842))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT stall (1049:1049:1049) (965:965:965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD stall (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (649:649:649))
        (PORT datab (789:789:789) (904:904:904))
        (PORT datad (461:461:461) (517:517:517))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (951:951:951))
        (PORT datab (483:483:483) (568:568:568))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (378:378:378) (446:446:446))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (782:782:782))
        (PORT datab (703:703:703) (829:829:829))
        (PORT datac (362:362:362) (428:428:428))
        (PORT datad (187:187:187) (214:214:214))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (933:933:933))
        (PORT datab (348:348:348) (415:415:415))
        (PORT datac (948:948:948) (1100:1100:1100))
        (PORT datad (335:335:335) (390:390:390))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (778:778:778))
        (PORT datab (129:129:129) (157:157:157))
        (PORT datac (947:947:947) (1098:1098:1098))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (706:706:706) (833:833:833))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (590:590:590))
        (PORT datab (821:821:821) (939:939:939))
        (PORT datac (785:785:785) (929:929:929))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (466:466:466))
        (PORT datac (316:316:316) (382:382:382))
        (PORT datad (608:608:608) (684:684:684))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[11\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (598:598:598))
        (PORT datab (317:317:317) (389:389:389))
        (PORT datac (106:106:106) (129:129:129))
        (PORT datad (613:613:613) (693:693:693))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (595:595:595))
        (PORT datab (128:128:128) (161:161:161))
        (PORT datac (147:147:147) (197:197:197))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (171:171:171))
        (PORT datac (118:118:118) (141:141:141))
        (PORT datad (356:356:356) (424:424:424))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (171:171:171))
        (PORT datac (118:118:118) (141:141:141))
        (PORT datad (544:544:544) (610:610:610))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (447:447:447))
        (PORT datab (461:461:461) (527:527:527))
        (PORT datac (359:359:359) (419:419:419))
        (PORT datad (286:286:286) (328:328:328))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (797:797:797))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (702:702:702))
        (PORT datab (162:162:162) (218:218:218))
        (PORT datac (538:538:538) (610:610:610))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (417:417:417))
        (PORT datac (793:793:793) (901:901:901))
        (PORT datad (500:500:500) (569:569:569))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[10\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (950:950:950))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (131:131:131) (160:160:160))
        (PORT datad (774:774:774) (893:893:893))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[10\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (1004:1004:1004))
        (PORT datab (495:495:495) (575:575:575))
        (PORT datad (389:389:389) (432:432:432))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1068:1068:1068) (1234:1234:1234))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1799:1799:1799))
        (PORT d[1] (1430:1430:1430) (1698:1698:1698))
        (PORT d[2] (1427:1427:1427) (1662:1662:1662))
        (PORT d[3] (1294:1294:1294) (1511:1511:1511))
        (PORT d[4] (1308:1308:1308) (1518:1518:1518))
        (PORT d[5] (1135:1135:1135) (1326:1326:1326))
        (PORT d[6] (1164:1164:1164) (1369:1369:1369))
        (PORT d[7] (1100:1100:1100) (1289:1289:1289))
        (PORT d[8] (1162:1162:1162) (1354:1354:1354))
        (PORT d[9] (1144:1144:1144) (1342:1342:1342))
        (PORT d[10] (1236:1236:1236) (1453:1453:1453))
        (PORT d[11] (1275:1275:1275) (1489:1489:1489))
        (PORT d[12] (1122:1122:1122) (1318:1318:1318))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1552:1552:1552))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1812:1812:1812))
        (PORT d[1] (1420:1420:1420) (1682:1682:1682))
        (PORT d[2] (1423:1423:1423) (1646:1646:1646))
        (PORT d[3] (1295:1295:1295) (1511:1511:1511))
        (PORT d[4] (1344:1344:1344) (1581:1581:1581))
        (PORT d[5] (1136:1136:1136) (1326:1326:1326))
        (PORT d[6] (1165:1165:1165) (1369:1369:1369))
        (PORT d[7] (1101:1101:1101) (1289:1289:1289))
        (PORT d[8] (1163:1163:1163) (1354:1354:1354))
        (PORT d[9] (1145:1145:1145) (1342:1342:1342))
        (PORT d[10] (1237:1237:1237) (1453:1453:1453))
        (PORT d[11] (1276:1276:1276) (1489:1489:1489))
        (PORT d[12] (1123:1123:1123) (1318:1318:1318))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1244:1244:1244))
        (PORT datab (1026:1026:1026) (1208:1208:1208))
        (PORT datac (798:798:798) (929:929:929))
        (PORT datad (929:929:929) (1075:1075:1075))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (958:958:958) (1099:1099:1099))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1563:1563:1563))
        (PORT d[1] (1290:1290:1290) (1509:1509:1509))
        (PORT d[2] (932:932:932) (1107:1107:1107))
        (PORT d[3] (1140:1140:1140) (1346:1346:1346))
        (PORT d[4] (1045:1045:1045) (1212:1212:1212))
        (PORT d[5] (943:943:943) (1099:1099:1099))
        (PORT d[6] (1027:1027:1027) (1202:1202:1202))
        (PORT d[7] (814:814:814) (941:941:941))
        (PORT d[8] (969:969:969) (1110:1110:1110))
        (PORT d[9] (1096:1096:1096) (1291:1291:1291))
        (PORT d[10] (1097:1097:1097) (1283:1283:1283))
        (PORT d[11] (1108:1108:1108) (1291:1291:1291))
        (PORT d[12] (743:743:743) (880:880:880))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1018:1018:1018) (1119:1119:1119))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a122\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1340:1340:1340) (1563:1563:1563))
        (PORT d[1] (1205:1205:1205) (1436:1436:1436))
        (PORT d[2] (946:946:946) (1109:1109:1109))
        (PORT d[3] (1141:1141:1141) (1346:1346:1346))
        (PORT d[4] (1057:1057:1057) (1228:1228:1228))
        (PORT d[5] (944:944:944) (1099:1099:1099))
        (PORT d[6] (1028:1028:1028) (1202:1202:1202))
        (PORT d[7] (815:815:815) (941:941:941))
        (PORT d[8] (970:970:970) (1110:1110:1110))
        (PORT d[9] (1097:1097:1097) (1291:1291:1291))
        (PORT d[10] (1098:1098:1098) (1283:1283:1283))
        (PORT d[11] (1109:1109:1109) (1291:1291:1291))
        (PORT d[12] (744:744:744) (880:880:880))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1264:1264:1264))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (1004:1004:1004) (1171:1171:1171))
        (PORT datad (794:794:794) (901:901:901))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[10\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1183:1183:1183))
        (PORT datab (741:741:741) (858:858:858))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[10\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (1004:1004:1004))
        (PORT datab (735:735:735) (856:856:856))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (573:573:573) (649:649:649))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (327:327:327) (381:381:381))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1379:1379:1379))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (679:679:679) (737:737:737))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[15\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1399:1399:1399))
        (PORT asdata (630:630:630) (696:696:696))
        (PORT ena (831:831:831) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[12\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1424:1424:1424))
        (PORT asdata (628:628:628) (694:694:694))
        (PORT ena (1037:1037:1037) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[10\]\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (577:577:577))
        (PORT datab (553:553:553) (666:666:666))
        (PORT datad (611:611:611) (703:703:703))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[10\]\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (578:578:578))
        (PORT datab (627:627:627) (730:730:730))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (804:804:804) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1404:1404:1404))
        (PORT asdata (507:507:507) (560:560:560))
        (PORT ena (499:499:499) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (472:472:472) (547:547:547))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[5\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1412:1412:1412))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (929:929:929) (1018:1018:1018))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT asdata (612:612:612) (670:670:670))
        (PORT ena (1194:1194:1194) (1330:1330:1330))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[10\]\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (601:601:601))
        (PORT datab (129:129:129) (176:176:176))
        (PORT datad (507:507:507) (598:598:598))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[10\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (717:717:717))
        (PORT datab (364:364:364) (442:442:442))
        (PORT datad (516:516:516) (585:585:585))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1427:1427:1427))
        (PORT asdata (463:463:463) (510:510:510))
        (PORT ena (1010:1010:1010) (1104:1104:1104))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1413:1413:1413))
        (PORT asdata (521:521:521) (585:585:585))
        (PORT ena (1031:1031:1031) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[8\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1416:1416:1416))
        (PORT asdata (509:509:509) (563:563:563))
        (PORT ena (1228:1228:1228) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[10\]\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (277:277:277))
        (PORT datab (527:527:527) (627:627:627))
        (PORT datad (505:505:505) (600:600:600))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[10\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (742:742:742))
        (PORT datab (340:340:340) (412:412:412))
        (PORT datad (170:170:170) (201:201:201))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[3\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT asdata (626:626:626) (689:689:689))
        (PORT ena (631:631:631) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[0\]\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1420:1420:1420))
        (PORT asdata (628:628:628) (690:690:690))
        (PORT ena (655:655:655) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[10\]\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (672:672:672))
        (PORT datab (426:426:426) (520:520:520))
        (PORT datad (385:385:385) (458:458:458))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[10\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (952:952:952))
        (PORT datab (427:427:427) (521:521:521))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[10\]\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (671:671:671))
        (PORT datab (742:742:742) (871:871:871))
        (PORT datac (179:179:179) (213:213:213))
        (PORT datad (439:439:439) (502:502:502))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[10\]\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (777:777:777))
        (PORT datab (476:476:476) (556:556:556))
        (PORT datac (316:316:316) (357:357:357))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (570:570:570))
        (PORT datab (143:143:143) (197:197:197))
        (PORT datac (102:102:102) (129:129:129))
        (PORT datad (522:522:522) (604:604:604))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (951:951:951))
        (PORT datab (536:536:536) (624:624:624))
        (PORT datac (127:127:127) (155:155:155))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (939:939:939))
        (PORT datab (851:851:851) (1005:1005:1005))
        (PORT datac (120:120:120) (144:144:144))
        (PORT datad (476:476:476) (543:543:543))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (744:744:744))
        (PORT datab (508:508:508) (595:595:595))
        (PORT datac (161:161:161) (193:193:193))
        (PORT datad (468:468:468) (536:536:536))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (940:940:940))
        (PORT datab (925:925:925) (1075:1075:1075))
        (PORT datac (118:118:118) (141:141:141))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (851:851:851) (1005:1005:1005))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (950:950:950))
        (PORT datab (875:875:875) (1002:1002:1002))
        (PORT datac (348:348:348) (410:410:410))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (365:365:365))
        (PORT datac (521:521:521) (586:586:586))
        (PORT datad (634:634:634) (730:730:730))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_b_mux_output\[9\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (311:311:311))
        (PORT datab (364:364:364) (424:424:424))
        (PORT datac (482:482:482) (563:563:563))
        (PORT datad (118:118:118) (143:143:143))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (151:151:151))
        (PORT datab (133:133:133) (163:163:163))
        (PORT datad (384:384:384) (448:448:448))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (778:778:778))
        (PORT datab (312:312:312) (367:367:367))
        (PORT datac (342:342:342) (393:393:393))
        (PORT datad (355:355:355) (413:413:413))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux7\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (630:630:630) (734:734:734))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (481:481:481))
        (PORT datab (469:469:469) (544:544:544))
        (PORT datac (227:227:227) (288:288:288))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1433:1433:1433))
        (PORT asdata (668:668:668) (754:754:754))
        (PORT ena (1105:1105:1105) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1410:1410:1410))
        (PORT asdata (692:692:692) (785:785:785))
        (PORT ena (1114:1114:1114) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (971:971:971) (1078:1078:1078))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1435:1435:1435))
        (PORT asdata (694:694:694) (787:787:787))
        (PORT ena (755:755:755) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[9\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (534:534:534))
        (PORT datab (642:642:642) (759:759:759))
        (PORT datad (492:492:492) (581:581:581))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[9\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (610:610:610))
        (PORT datab (314:314:314) (380:380:380))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1429:1429:1429))
        (PORT asdata (461:461:461) (501:501:501))
        (PORT ena (875:875:875) (949:949:949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (PORT asdata (463:463:463) (503:503:503))
        (PORT ena (800:800:800) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[9\]\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (392:392:392))
        (PORT datab (437:437:437) (533:533:533))
        (PORT datad (501:501:501) (583:583:583))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[9\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (368:368:368))
        (PORT datab (525:525:525) (613:613:613))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (402:402:402) (458:458:458))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1431:1431:1431))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (420:420:420) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[12\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT asdata (659:659:659) (735:735:735))
        (PORT ena (762:762:762) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[9\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (573:573:573) (669:669:669))
        (PORT datad (513:513:513) (601:601:601))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[9\]\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (769:769:769))
        (PORT datab (678:678:678) (797:797:797))
        (PORT datac (264:264:264) (299:299:299))
        (PORT datad (413:413:413) (473:473:473))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[15\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1410:1410:1410))
        (PORT asdata (658:658:658) (734:734:734))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1199:1199:1199))
        (PORT asdata (476:476:476) (521:521:521))
        (PORT ena (871:871:871) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[3\]\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1199:1199:1199))
        (PORT asdata (478:478:478) (522:522:522))
        (PORT ena (852:852:852) (937:937:937))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[9\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (482:482:482))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (384:384:384) (453:453:453))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[9\]\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (644:644:644))
        (PORT datab (415:415:415) (497:497:497))
        (PORT datad (319:319:319) (373:373:373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[9\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (766:766:766))
        (PORT datab (454:454:454) (522:522:522))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (426:426:426) (483:483:483))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[9\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (472:472:472) (552:552:552))
        (PORT datac (98:98:98) (124:124:124))
        (PORT datad (122:122:122) (147:147:147))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[9\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (574:574:574))
        (PORT datac (692:692:692) (820:820:820))
        (PORT datad (557:557:557) (628:628:628))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1082:1082:1082) (1250:1250:1250))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (787:787:787) (939:939:939))
        (PORT d[1] (968:968:968) (1150:1150:1150))
        (PORT d[2] (981:981:981) (1164:1164:1164))
        (PORT d[3] (1173:1173:1173) (1348:1348:1348))
        (PORT d[4] (1285:1285:1285) (1520:1520:1520))
        (PORT d[5] (877:877:877) (1018:1018:1018))
        (PORT d[6] (929:929:929) (1083:1083:1083))
        (PORT d[7] (802:802:802) (955:955:955))
        (PORT d[8] (1089:1089:1089) (1274:1274:1274))
        (PORT d[9] (777:777:777) (920:920:920))
        (PORT d[10] (1048:1048:1048) (1214:1214:1214))
        (PORT d[11] (895:895:895) (1038:1038:1038))
        (PORT d[12] (908:908:908) (1072:1072:1072))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1067:1067:1067) (1188:1188:1188))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a104\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (799:799:799) (955:955:955))
        (PORT d[1] (797:797:797) (949:949:949))
        (PORT d[2] (993:993:993) (1180:1180:1180))
        (PORT d[3] (1174:1174:1174) (1348:1348:1348))
        (PORT d[4] (1275:1275:1275) (1506:1506:1506))
        (PORT d[5] (878:878:878) (1018:1018:1018))
        (PORT d[6] (930:930:930) (1083:1083:1083))
        (PORT d[7] (803:803:803) (955:955:955))
        (PORT d[8] (1090:1090:1090) (1274:1274:1274))
        (PORT d[9] (778:778:778) (920:920:920))
        (PORT d[10] (1049:1049:1049) (1214:1214:1214))
        (PORT d[11] (896:896:896) (1038:1038:1038))
        (PORT d[12] (909:909:909) (1072:1072:1072))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1301:1301:1301))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1418:1418:1418))
        (PORT d[1] (1144:1144:1144) (1341:1341:1341))
        (PORT d[2] (1174:1174:1174) (1393:1393:1393))
        (PORT d[3] (1313:1313:1313) (1544:1544:1544))
        (PORT d[4] (1274:1274:1274) (1504:1504:1504))
        (PORT d[5] (1306:1306:1306) (1524:1524:1524))
        (PORT d[6] (1163:1163:1163) (1362:1362:1362))
        (PORT d[7] (1265:1265:1265) (1501:1501:1501))
        (PORT d[8] (1236:1236:1236) (1468:1468:1468))
        (PORT d[9] (1180:1180:1180) (1389:1389:1389))
        (PORT d[10] (1189:1189:1189) (1410:1410:1410))
        (PORT d[11] (1072:1072:1072) (1243:1243:1243))
        (PORT d[12] (1455:1455:1455) (1708:1708:1708))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1278:1278:1278) (1440:1440:1440))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a120\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1388:1388:1388))
        (PORT d[1] (1140:1140:1140) (1343:1343:1343))
        (PORT d[2] (1175:1175:1175) (1393:1393:1393))
        (PORT d[3] (1314:1314:1314) (1544:1544:1544))
        (PORT d[4] (1275:1275:1275) (1504:1504:1504))
        (PORT d[5] (1307:1307:1307) (1524:1524:1524))
        (PORT d[6] (1164:1164:1164) (1362:1362:1362))
        (PORT d[7] (1266:1266:1266) (1501:1501:1501))
        (PORT d[8] (1237:1237:1237) (1468:1468:1468))
        (PORT d[9] (1181:1181:1181) (1389:1389:1389))
        (PORT d[10] (1190:1190:1190) (1410:1410:1410))
        (PORT d[11] (1073:1073:1073) (1243:1243:1243))
        (PORT d[12] (1456:1456:1456) (1708:1708:1708))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1044:1044:1044) (1204:1204:1204))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (798:798:798) (942:942:942))
        (PORT d[1] (923:923:923) (1086:1086:1086))
        (PORT d[2] (1043:1043:1043) (1206:1206:1206))
        (PORT d[3] (1002:1002:1002) (1157:1157:1157))
        (PORT d[4] (1015:1015:1015) (1199:1199:1199))
        (PORT d[5] (859:859:859) (997:997:997))
        (PORT d[6] (1121:1121:1121) (1293:1293:1293))
        (PORT d[7] (853:853:853) (1012:1012:1012))
        (PORT d[8] (1141:1141:1141) (1341:1341:1341))
        (PORT d[9] (753:753:753) (888:888:888))
        (PORT d[10] (1084:1084:1084) (1270:1270:1270))
        (PORT d[11] (868:868:868) (1003:1003:1003))
        (PORT d[12] (969:969:969) (1135:1135:1135))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1104:1104:1104) (1196:1196:1196))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (804:804:804) (958:958:958))
        (PORT d[1] (766:766:766) (910:910:910))
        (PORT d[2] (1044:1044:1044) (1206:1206:1206))
        (PORT d[3] (1003:1003:1003) (1157:1157:1157))
        (PORT d[4] (877:877:877) (1045:1045:1045))
        (PORT d[5] (860:860:860) (997:997:997))
        (PORT d[6] (1122:1122:1122) (1293:1293:1293))
        (PORT d[7] (854:854:854) (1012:1012:1012))
        (PORT d[8] (1142:1142:1142) (1341:1341:1341))
        (PORT d[9] (754:754:754) (888:888:888))
        (PORT d[10] (1085:1085:1085) (1270:1270:1270))
        (PORT d[11] (869:869:869) (1003:1003:1003))
        (PORT d[12] (970:970:970) (1135:1135:1135))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1425:1425:1425))
        (PORT clk (1390:1390:1390) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (1196:1196:1196))
        (PORT d[1] (990:990:990) (1178:1178:1178))
        (PORT d[2] (1002:1002:1002) (1194:1194:1194))
        (PORT d[3] (960:960:960) (1147:1147:1147))
        (PORT d[4] (1263:1263:1263) (1495:1495:1495))
        (PORT d[5] (1086:1086:1086) (1260:1260:1260))
        (PORT d[6] (942:942:942) (1113:1113:1113))
        (PORT d[7] (1016:1016:1016) (1199:1199:1199))
        (PORT d[8] (987:987:987) (1168:1168:1168))
        (PORT d[9] (976:976:976) (1150:1150:1150))
        (PORT d[10] (956:956:956) (1133:1133:1133))
        (PORT d[11] (1248:1248:1248) (1447:1447:1447))
        (PORT d[12] (1106:1106:1106) (1313:1313:1313))
        (PORT clk (1388:1388:1388) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1259:1259:1259) (1403:1403:1403))
        (PORT clk (1388:1388:1388) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1026:1026:1026) (1213:1213:1213))
        (PORT d[1] (1007:1007:1007) (1198:1198:1198))
        (PORT d[2] (1116:1116:1116) (1312:1312:1312))
        (PORT d[3] (961:961:961) (1147:1147:1147))
        (PORT d[4] (1228:1228:1228) (1438:1438:1438))
        (PORT d[5] (1087:1087:1087) (1260:1260:1260))
        (PORT d[6] (943:943:943) (1113:1113:1113))
        (PORT d[7] (1017:1017:1017) (1199:1199:1199))
        (PORT d[8] (988:988:988) (1168:1168:1168))
        (PORT d[9] (977:977:977) (1150:1150:1150))
        (PORT d[10] (957:957:957) (1133:1133:1133))
        (PORT d[11] (1249:1249:1249) (1447:1447:1447))
        (PORT d[12] (1107:1107:1107) (1313:1313:1313))
        (PORT clk (1390:1390:1390) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1628:1628:1628))
        (PORT datab (1136:1136:1136) (1327:1327:1327))
        (PORT datac (505:505:505) (576:576:576))
        (PORT datad (520:520:520) (597:597:597))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1628:1628:1628))
        (PORT datab (516:516:516) (594:594:594))
        (PORT datac (721:721:721) (839:839:839))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[8\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1488:1488:1488))
        (PORT datab (704:704:704) (829:829:829))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[8\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (158:158:158))
        (PORT datab (905:905:905) (1052:1052:1052))
        (PORT datac (646:646:646) (749:749:749))
        (PORT datad (109:109:109) (129:129:129))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (722:722:722))
        (PORT datab (871:871:871) (1003:1003:1003))
        (PORT datac (443:443:443) (511:511:511))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[15\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1399:1399:1399))
        (PORT asdata (482:482:482) (531:531:531))
        (PORT ena (831:831:831) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (992:992:992) (1084:1084:1084))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[12\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1424:1424:1424))
        (PORT asdata (480:480:480) (530:530:530))
        (PORT ena (1037:1037:1037) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[8\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (533:533:533))
        (PORT datab (420:420:420) (493:493:493))
        (PORT datad (612:612:612) (704:704:704))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[8\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (915:915:915))
        (PORT datab (551:551:551) (664:664:664))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1413:1413:1413))
        (PORT asdata (519:519:519) (582:582:582))
        (PORT ena (1031:1031:1031) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[8\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1416:1416:1416))
        (PORT asdata (530:530:530) (595:595:595))
        (PORT ena (1228:1228:1228) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[8\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (431:431:431))
        (PORT datab (525:525:525) (625:625:625))
        (PORT datad (494:494:494) (588:588:588))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[8\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (402:402:402))
        (PORT datab (479:479:479) (567:567:567))
        (PORT datad (280:280:280) (322:322:322))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1400:1400:1400))
        (PORT asdata (481:481:481) (534:534:534))
        (PORT ena (950:950:950) (1055:1055:1055))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1422:1422:1422))
        (PORT asdata (481:481:481) (534:534:534))
        (PORT ena (1328:1328:1328) (1463:1463:1463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[8\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (913:913:913))
        (PORT datab (548:548:548) (660:660:660))
        (PORT datad (547:547:547) (654:654:654))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[8\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (447:447:447))
        (PORT datab (566:566:566) (682:682:682))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT asdata (624:624:624) (685:685:685))
        (PORT ena (1006:1006:1006) (1104:1104:1104))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[3\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT asdata (647:647:647) (724:724:724))
        (PORT ena (631:631:631) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[0\]\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1420:1420:1420))
        (PORT asdata (648:648:648) (724:724:724))
        (PORT ena (655:655:655) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[8\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (479:479:479))
        (PORT datab (425:425:425) (520:520:520))
        (PORT datad (385:385:385) (458:458:458))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[8\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (484:484:484))
        (PORT datab (577:577:577) (670:670:670))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[8\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (605:605:605))
        (PORT datab (836:836:836) (971:971:971))
        (PORT datac (162:162:162) (194:194:194))
        (PORT datad (441:441:441) (507:507:507))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[8\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (599:599:599))
        (PORT datab (296:296:296) (344:344:344))
        (PORT datac (315:315:315) (371:371:371))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[8\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (590:590:590))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datac (101:101:101) (128:128:128))
        (PORT datad (676:676:676) (779:779:779))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (809:809:809))
        (PORT datab (867:867:867) (999:999:999))
        (PORT datac (119:119:119) (142:142:142))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (803:803:803))
        (PORT datab (133:133:133) (163:163:163))
        (PORT datac (767:767:767) (876:876:876))
        (PORT datad (491:491:491) (561:561:561))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (1001:1001:1001))
        (PORT datab (950:950:950) (1104:1104:1104))
        (PORT datac (490:490:490) (561:561:561))
        (PORT datad (318:318:318) (367:367:367))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux8\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (1003:1003:1003))
        (PORT datab (132:132:132) (161:161:161))
        (PORT datac (770:770:770) (879:879:879))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux8\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (803:803:803))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (252:252:252))
        (PORT datab (868:868:868) (1009:1009:1009))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (939:939:939) (1068:1068:1068))
        (PORT sload (1103:1103:1103) (1243:1243:1243))
        (PORT ena (810:810:810) (881:881:881))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[8\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (147:147:147))
        (PORT datab (667:667:667) (779:779:779))
        (PORT datac (935:935:935) (1058:1058:1058))
        (PORT datad (130:130:130) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (251:251:251))
        (PORT datab (865:865:865) (997:997:997))
        (PORT datac (936:936:936) (1058:1058:1058))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[8\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (843:843:843))
        (PORT datab (424:424:424) (515:515:515))
        (PORT datad (534:534:534) (603:603:603))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (951:951:951) (1108:1108:1108))
        (PORT clk (1339:1339:1339) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (906:906:906) (1050:1050:1050))
        (PORT d[1] (719:719:719) (835:835:835))
        (PORT d[2] (964:964:964) (1127:1127:1127))
        (PORT d[3] (665:665:665) (759:759:759))
        (PORT d[4] (715:715:715) (838:838:838))
        (PORT d[5] (783:783:783) (884:884:884))
        (PORT d[6] (926:926:926) (1087:1087:1087))
        (PORT d[7] (1096:1096:1096) (1280:1280:1280))
        (PORT d[8] (636:636:636) (733:733:733))
        (PORT d[9] (941:941:941) (1105:1105:1105))
        (PORT d[10] (824:824:824) (957:957:957))
        (PORT d[11] (1028:1028:1028) (1205:1205:1205))
        (PORT d[12] (856:856:856) (985:985:985))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (864:864:864) (945:945:945))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2379:2379:2379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a115\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (917:917:917) (1063:1063:1063))
        (PORT d[1] (701:701:701) (811:811:811))
        (PORT d[2] (965:965:965) (1129:1129:1129))
        (PORT d[3] (666:666:666) (759:759:759))
        (PORT d[4] (715:715:715) (836:836:836))
        (PORT d[5] (784:784:784) (884:884:884))
        (PORT d[6] (927:927:927) (1087:1087:1087))
        (PORT d[7] (1097:1097:1097) (1280:1280:1280))
        (PORT d[8] (637:637:637) (733:733:733))
        (PORT d[9] (942:942:942) (1105:1105:1105))
        (PORT d[10] (825:825:825) (957:957:957))
        (PORT d[11] (1029:1029:1029) (1205:1205:1205))
        (PORT d[12] (857:857:857) (985:985:985))
        (PORT clk (1339:1339:1339) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1163:1163:1163) (1366:1366:1366))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1634:1634:1634))
        (PORT d[1] (949:949:949) (1119:1119:1119))
        (PORT d[2] (1190:1190:1190) (1400:1400:1400))
        (PORT d[3] (1310:1310:1310) (1542:1542:1542))
        (PORT d[4] (1064:1064:1064) (1251:1251:1251))
        (PORT d[5] (1111:1111:1111) (1302:1302:1302))
        (PORT d[6] (1147:1147:1147) (1355:1355:1355))
        (PORT d[7] (1136:1136:1136) (1339:1339:1339))
        (PORT d[8] (858:858:858) (1009:1009:1009))
        (PORT d[9] (1138:1138:1138) (1333:1333:1333))
        (PORT d[10] (1199:1199:1199) (1396:1396:1396))
        (PORT d[11] (1231:1231:1231) (1442:1442:1442))
        (PORT d[12] (1188:1188:1188) (1408:1408:1408))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1320:1320:1320))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1303:1303:1303) (1491:1491:1491))
        (PORT d[1] (970:970:970) (1146:1146:1146))
        (PORT d[2] (1180:1180:1180) (1383:1383:1383))
        (PORT d[3] (1311:1311:1311) (1542:1542:1542))
        (PORT d[4] (1082:1082:1082) (1266:1266:1266))
        (PORT d[5] (1112:1112:1112) (1302:1302:1302))
        (PORT d[6] (1148:1148:1148) (1355:1355:1355))
        (PORT d[7] (1137:1137:1137) (1339:1339:1339))
        (PORT d[8] (859:859:859) (1009:1009:1009))
        (PORT d[9] (1139:1139:1139) (1333:1333:1333))
        (PORT d[10] (1200:1200:1200) (1396:1396:1396))
        (PORT d[11] (1232:1232:1232) (1442:1442:1442))
        (PORT d[12] (1189:1189:1189) (1408:1408:1408))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (730:730:730) (842:842:842))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (713:713:713) (826:826:826))
        (PORT d[1] (500:500:500) (576:576:576))
        (PORT d[2] (657:657:657) (763:763:763))
        (PORT d[3] (698:698:698) (805:805:805))
        (PORT d[4] (892:892:892) (1034:1034:1034))
        (PORT d[5] (887:887:887) (1034:1034:1034))
        (PORT d[6] (1004:1004:1004) (1156:1156:1156))
        (PORT d[7] (895:895:895) (1035:1035:1035))
        (PORT d[8] (678:678:678) (785:785:785))
        (PORT d[9] (634:634:634) (728:728:728))
        (PORT d[10] (810:810:810) (971:971:971))
        (PORT d[11] (1089:1089:1089) (1269:1269:1269))
        (PORT d[12] (687:687:687) (798:798:798))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (762:762:762) (811:811:811))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (724:724:724) (840:840:840))
        (PORT d[1] (510:510:510) (587:587:587))
        (PORT d[2] (680:680:680) (792:792:792))
        (PORT d[3] (699:699:699) (805:805:805))
        (PORT d[4] (949:949:949) (1089:1089:1089))
        (PORT d[5] (888:888:888) (1034:1034:1034))
        (PORT d[6] (1005:1005:1005) (1156:1156:1156))
        (PORT d[7] (896:896:896) (1035:1035:1035))
        (PORT d[8] (679:679:679) (785:785:785))
        (PORT d[9] (635:635:635) (728:728:728))
        (PORT d[10] (811:811:811) (971:971:971))
        (PORT d[11] (1090:1090:1090) (1269:1269:1269))
        (PORT d[12] (688:688:688) (798:798:798))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (619:619:619))
        (PORT datab (511:511:511) (608:608:608))
        (PORT datac (1026:1026:1026) (1174:1174:1174))
        (PORT datad (582:582:582) (648:648:648))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (927:927:927) (1080:1080:1080))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (907:907:907) (1051:1051:1051))
        (PORT d[1] (704:704:704) (816:816:816))
        (PORT d[2] (819:819:819) (943:943:943))
        (PORT d[3] (836:836:836) (964:964:964))
        (PORT d[4] (727:727:727) (857:857:857))
        (PORT d[5] (1097:1097:1097) (1287:1287:1287))
        (PORT d[6] (837:837:837) (964:964:964))
        (PORT d[7] (1063:1063:1063) (1229:1229:1229))
        (PORT d[8] (679:679:679) (787:787:787))
        (PORT d[9] (922:922:922) (1079:1079:1079))
        (PORT d[10] (841:841:841) (973:973:973))
        (PORT d[11] (1085:1085:1085) (1266:1266:1266))
        (PORT d[12] (677:677:677) (787:787:787))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (817:817:817) (876:876:876))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a99\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (918:918:918) (1064:1064:1064))
        (PORT d[1] (705:705:705) (816:816:816))
        (PORT d[2] (954:954:954) (1115:1115:1115))
        (PORT d[3] (837:837:837) (964:964:964))
        (PORT d[4] (718:718:718) (843:843:843))
        (PORT d[5] (1098:1098:1098) (1287:1287:1287))
        (PORT d[6] (838:838:838) (964:964:964))
        (PORT d[7] (1064:1064:1064) (1229:1229:1229))
        (PORT d[8] (680:680:680) (787:787:787))
        (PORT d[9] (923:923:923) (1079:1079:1079))
        (PORT d[10] (842:842:842) (973:973:973))
        (PORT d[11] (1086:1086:1086) (1266:1266:1266))
        (PORT d[12] (678:678:678) (787:787:787))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (618:618:618))
        (PORT datab (763:763:763) (860:860:860))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (739:739:739) (832:832:832))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (502:502:502) (599:599:599))
        (PORT datac (473:473:473) (543:543:543))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (568:568:568))
        (PORT datab (812:812:812) (956:956:956))
        (PORT datac (473:473:473) (544:544:544))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (159:159:159))
        (PORT datac (459:459:459) (524:524:524))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (317:317:317) (369:369:369))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (798:798:798) (852:852:852))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[15\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1399:1399:1399))
        (PORT asdata (517:517:517) (576:576:576))
        (PORT ena (831:831:831) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1414:1414:1414))
        (PORT asdata (526:526:526) (582:582:582))
        (PORT ena (1169:1169:1169) (1281:1281:1281))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[12\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1424:1424:1424))
        (PORT asdata (516:516:516) (575:575:575))
        (PORT ena (1037:1037:1037) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[2\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (537:537:537))
        (PORT datab (357:357:357) (439:439:439))
        (PORT datad (479:479:479) (555:555:555))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[2\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (579:579:579))
        (PORT datab (325:325:325) (393:393:393))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1400:1400:1400))
        (PORT asdata (640:640:640) (717:717:717))
        (PORT ena (950:950:950) (1055:1055:1055))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1422:1422:1422))
        (PORT asdata (639:639:639) (716:716:716))
        (PORT ena (1328:1328:1328) (1463:1463:1463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[2\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (593:593:593))
        (PORT datab (548:548:548) (661:661:661))
        (PORT datad (551:551:551) (660:660:660))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[2\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (919:919:919))
        (PORT datab (548:548:548) (660:660:660))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1407:1407:1407))
        (PORT asdata (480:480:480) (531:531:531))
        (PORT ena (513:513:513) (558:558:558))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (309:309:309) (362:362:362))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (916:916:916) (1017:1017:1017))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[8\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1416:1416:1416))
        (PORT asdata (504:504:504) (568:568:568))
        (PORT ena (1228:1228:1228) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[2\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (611:611:611))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (536:536:536) (636:636:636))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[2\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (471:471:471))
        (PORT datab (695:695:695) (819:819:819))
        (PORT datac (446:446:446) (500:500:500))
        (PORT datad (289:289:289) (331:331:331))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[2\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (763:763:763))
        (PORT datab (498:498:498) (590:590:590))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[2\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (325:325:325))
        (PORT datab (711:711:711) (810:810:810))
        (PORT datac (347:347:347) (415:415:415))
        (PORT datad (274:274:274) (315:315:315))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[2\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (591:591:591))
        (PORT datab (324:324:324) (385:385:385))
        (PORT datac (417:417:417) (473:473:473))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[2\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (458:458:458))
        (PORT datab (145:145:145) (195:195:195))
        (PORT datac (381:381:381) (456:456:456))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (882:882:882))
        (PORT datab (497:497:497) (577:577:577))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (116:116:116) (139:139:139))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (134:134:134))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (924:924:924) (1036:1036:1036))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_b_mux_output\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (514:514:514))
        (PORT datab (130:130:130) (165:165:165))
        (PORT datac (206:206:206) (264:264:264))
        (PORT datad (100:100:100) (121:121:121))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_b_mux_output\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (107:107:107) (127:127:127))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (370:370:370))
        (PORT datab (206:206:206) (246:246:246))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (537:537:537))
        (PORT datab (377:377:377) (447:447:447))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (572:572:572))
        (PORT datab (347:347:347) (414:414:414))
        (PORT datac (635:635:635) (742:742:742))
        (PORT datad (350:350:350) (408:408:408))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux13\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (497:497:497) (586:586:586))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (757:757:757))
        (PORT datab (589:589:589) (680:680:680))
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (768:768:768) (876:876:876))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[15\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1410:1410:1410))
        (PORT asdata (507:507:507) (565:565:565))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (478:478:478) (549:549:549))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1407:1407:1407))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (513:513:513) (558:558:558))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[3\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1429:1429:1429))
        (PORT asdata (658:658:658) (728:728:728))
        (PORT ena (431:431:431) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[3\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (517:517:517))
        (PORT datab (302:302:302) (367:367:367))
        (PORT datad (489:489:489) (571:571:571))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[3\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (651:651:651))
        (PORT datab (402:402:402) (492:492:492))
        (PORT datad (337:337:337) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[12\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT asdata (510:510:510) (563:563:563))
        (PORT ena (762:762:762) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (462:462:462) (525:525:525))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1431:1431:1431))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (420:420:420) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[0\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1431:1431:1431))
        (PORT asdata (510:510:510) (562:562:562))
        (PORT ena (1029:1029:1029) (1106:1106:1106))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[3\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (517:517:517))
        (PORT datab (362:362:362) (444:444:444))
        (PORT datad (513:513:513) (601:601:601))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[3\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (278:278:278))
        (PORT datab (496:496:496) (568:568:568))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (357:357:357) (426:426:426))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (873:873:873) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1410:1410:1410))
        (PORT asdata (669:669:669) (747:747:747))
        (PORT ena (1114:1114:1114) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (497:497:497) (583:583:583))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (830:830:830) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1435:1435:1435))
        (PORT asdata (666:666:666) (744:744:744))
        (PORT ena (755:755:755) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[3\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (531:531:531))
        (PORT datab (438:438:438) (511:511:511))
        (PORT datad (492:492:492) (580:580:580))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[3\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (522:522:522))
        (PORT datab (320:320:320) (385:385:385))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[3\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (814:814:814))
        (PORT datab (485:485:485) (573:573:573))
        (PORT datac (272:272:272) (310:310:310))
        (PORT datad (418:418:418) (479:479:479))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[3\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (430:430:430))
        (PORT datab (494:494:494) (584:584:584))
        (PORT datac (269:269:269) (307:307:307))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[3\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (372:372:372))
        (PORT datab (142:142:142) (194:194:194))
        (PORT datac (100:100:100) (127:127:127))
        (PORT datad (473:473:473) (539:539:539))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (756:756:756))
        (PORT datab (330:330:330) (387:387:387))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (200:200:200) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (573:573:573))
        (PORT datab (541:541:541) (619:619:619))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (447:447:447))
        (PORT datab (598:598:598) (682:682:682))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (931:931:931))
        (PORT datab (477:477:477) (545:545:545))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (394:394:394))
        (PORT datab (310:310:310) (365:365:365))
        (PORT datac (458:458:458) (518:518:518))
        (PORT datad (322:322:322) (367:367:367))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux9\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (421:421:421) (490:490:490))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (544:544:544))
        (PORT datab (228:228:228) (266:266:266))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (829:829:829) (948:948:948))
        (PORT sload (864:864:864) (969:969:969))
        (PORT ena (813:813:813) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[7\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (793:793:793))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datac (464:464:464) (531:531:531))
        (PORT datad (454:454:454) (531:531:531))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[7\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (459:459:459) (534:534:534))
        (PORT datad (207:207:207) (240:240:240))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (1066:1066:1066))
        (PORT datab (521:521:521) (613:613:613))
        (PORT datad (271:271:271) (306:306:306))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1411:1411:1411))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1209:1209:1209))
        (PORT d[1] (1203:1203:1203) (1425:1425:1425))
        (PORT d[2] (1149:1149:1149) (1350:1350:1350))
        (PORT d[3] (1335:1335:1335) (1567:1567:1567))
        (PORT d[4] (1291:1291:1291) (1534:1534:1534))
        (PORT d[5] (1287:1287:1287) (1497:1497:1497))
        (PORT d[6] (985:985:985) (1159:1159:1159))
        (PORT d[7] (1261:1261:1261) (1494:1494:1494))
        (PORT d[8] (1235:1235:1235) (1471:1471:1471))
        (PORT d[9] (1186:1186:1186) (1396:1396:1396))
        (PORT d[10] (1198:1198:1198) (1422:1422:1422))
        (PORT d[11] (1228:1228:1228) (1412:1412:1412))
        (PORT d[12] (1452:1452:1452) (1700:1700:1700))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1284:1284:1284) (1414:1414:1414))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1209:1209:1209))
        (PORT d[1] (1177:1177:1177) (1401:1401:1401))
        (PORT d[2] (1146:1146:1146) (1353:1353:1353))
        (PORT d[3] (1336:1336:1336) (1567:1567:1567))
        (PORT d[4] (1315:1315:1315) (1562:1562:1562))
        (PORT d[5] (1288:1288:1288) (1497:1497:1497))
        (PORT d[6] (986:986:986) (1159:1159:1159))
        (PORT d[7] (1262:1262:1262) (1494:1494:1494))
        (PORT d[8] (1236:1236:1236) (1471:1471:1471))
        (PORT d[9] (1187:1187:1187) (1396:1396:1396))
        (PORT d[10] (1199:1199:1199) (1422:1422:1422))
        (PORT d[11] (1229:1229:1229) (1412:1412:1412))
        (PORT d[12] (1453:1453:1453) (1700:1700:1700))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1504:1504:1504))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1207:1207:1207))
        (PORT d[1] (1202:1202:1202) (1424:1424:1424))
        (PORT d[2] (1165:1165:1165) (1377:1377:1377))
        (PORT d[3] (1346:1346:1346) (1584:1584:1584))
        (PORT d[4] (1301:1301:1301) (1549:1549:1549))
        (PORT d[5] (1102:1102:1102) (1282:1282:1282))
        (PORT d[6] (1157:1157:1157) (1355:1355:1355))
        (PORT d[7] (1262:1262:1262) (1495:1495:1495))
        (PORT d[8] (1165:1165:1165) (1383:1383:1383))
        (PORT d[9] (977:977:977) (1146:1146:1146))
        (PORT d[10] (1072:1072:1072) (1245:1245:1245))
        (PORT d[11] (1224:1224:1224) (1401:1401:1401))
        (PORT d[12] (1458:1458:1458) (1707:1707:1707))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1411:1411:1411))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1207:1207:1207))
        (PORT d[1] (1202:1202:1202) (1422:1422:1422))
        (PORT d[2] (1165:1165:1165) (1375:1375:1375))
        (PORT d[3] (1347:1347:1347) (1584:1584:1584))
        (PORT d[4] (1356:1356:1356) (1595:1595:1595))
        (PORT d[5] (1103:1103:1103) (1282:1282:1282))
        (PORT d[6] (1158:1158:1158) (1355:1355:1355))
        (PORT d[7] (1263:1263:1263) (1495:1495:1495))
        (PORT d[8] (1166:1166:1166) (1383:1383:1383))
        (PORT d[9] (978:978:978) (1146:1146:1146))
        (PORT d[10] (1073:1073:1073) (1245:1245:1245))
        (PORT d[11] (1225:1225:1225) (1401:1401:1401))
        (PORT d[12] (1459:1459:1459) (1707:1707:1707))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (681:681:681) (802:802:802))
        (PORT datac (932:932:932) (1096:1096:1096))
        (PORT datad (822:822:822) (954:954:954))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (905:905:905))
        (PORT datab (488:488:488) (564:564:564))
        (PORT datac (335:335:335) (394:394:394))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (569:569:569))
        (PORT datab (696:696:696) (814:814:814))
        (PORT datac (473:473:473) (544:544:544))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (885:885:885))
        (PORT datab (951:951:951) (1098:1098:1098))
        (PORT datac (438:438:438) (501:501:501))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (457:457:457))
        (PORT datab (656:656:656) (755:755:755))
        (PORT datad (487:487:487) (561:561:561))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (589:589:589))
        (PORT datab (138:138:138) (190:190:190))
        (PORT datac (941:941:941) (1093:1093:1093))
        (PORT datad (444:444:444) (508:508:508))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[5\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (590:590:590))
        (PORT datab (194:194:194) (234:234:234))
        (PORT datac (108:108:108) (133:133:133))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[5\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (1131:1131:1131))
        (PORT datab (493:493:493) (572:572:572))
        (PORT datad (529:529:529) (596:596:596))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1334:1334:1334) (1556:1556:1556))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1385:1385:1385))
        (PORT d[1] (1312:1312:1312) (1529:1529:1529))
        (PORT d[2] (1347:1347:1347) (1573:1573:1573))
        (PORT d[3] (1120:1120:1120) (1317:1317:1317))
        (PORT d[4] (914:914:914) (1071:1071:1071))
        (PORT d[5] (919:919:919) (1082:1082:1082))
        (PORT d[6] (966:966:966) (1132:1132:1132))
        (PORT d[7] (932:932:932) (1102:1102:1102))
        (PORT d[8] (1069:1069:1069) (1258:1258:1258))
        (PORT d[9] (973:973:973) (1148:1148:1148))
        (PORT d[10] (1064:1064:1064) (1246:1246:1246))
        (PORT d[11] (1179:1179:1179) (1377:1377:1377))
        (PORT d[12] (1192:1192:1192) (1410:1410:1410))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1358:1358:1358))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1306:1306:1306) (1494:1494:1494))
        (PORT d[1] (1293:1293:1293) (1503:1503:1503))
        (PORT d[2] (1340:1340:1340) (1562:1562:1562))
        (PORT d[3] (1121:1121:1121) (1317:1317:1317))
        (PORT d[4] (926:926:926) (1087:1087:1087))
        (PORT d[5] (920:920:920) (1082:1082:1082))
        (PORT d[6] (967:967:967) (1132:1132:1132))
        (PORT d[7] (933:933:933) (1102:1102:1102))
        (PORT d[8] (1070:1070:1070) (1258:1258:1258))
        (PORT d[9] (974:974:974) (1148:1148:1148))
        (PORT d[10] (1065:1065:1065) (1246:1246:1246))
        (PORT d[11] (1180:1180:1180) (1377:1377:1377))
        (PORT d[12] (1193:1193:1193) (1410:1410:1410))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1169:1169:1169) (1373:1373:1373))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1628:1628:1628))
        (PORT d[1] (1139:1139:1139) (1335:1335:1335))
        (PORT d[2] (1188:1188:1188) (1394:1394:1394))
        (PORT d[3] (1333:1333:1333) (1562:1562:1562))
        (PORT d[4] (1120:1120:1120) (1312:1312:1312))
        (PORT d[5] (931:931:931) (1091:1091:1091))
        (PORT d[6] (1163:1163:1163) (1366:1366:1366))
        (PORT d[7] (1116:1116:1116) (1312:1312:1312))
        (PORT d[8] (856:856:856) (1002:1002:1002))
        (PORT d[9] (977:977:977) (1149:1149:1149))
        (PORT d[10] (1047:1047:1047) (1226:1226:1226))
        (PORT d[11] (1305:1305:1305) (1526:1526:1526))
        (PORT d[12] (1361:1361:1361) (1601:1601:1601))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1320:1320:1320))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1483:1483:1483))
        (PORT d[1] (1140:1140:1140) (1335:1335:1335))
        (PORT d[2] (1321:1321:1321) (1540:1540:1540))
        (PORT d[3] (1334:1334:1334) (1562:1562:1562))
        (PORT d[4] (1110:1110:1110) (1296:1296:1296))
        (PORT d[5] (932:932:932) (1091:1091:1091))
        (PORT d[6] (1164:1164:1164) (1366:1366:1366))
        (PORT d[7] (1117:1117:1117) (1312:1312:1312))
        (PORT d[8] (857:857:857) (1002:1002:1002))
        (PORT d[9] (978:978:978) (1149:1149:1149))
        (PORT d[10] (1048:1048:1048) (1226:1226:1226))
        (PORT d[11] (1306:1306:1306) (1526:1526:1526))
        (PORT d[12] (1362:1362:1362) (1601:1601:1601))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (772:772:772) (913:913:913))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1312:1312:1312))
        (PORT d[1] (828:828:828) (943:943:943))
        (PORT d[2] (935:935:935) (1092:1092:1092))
        (PORT d[3] (855:855:855) (986:986:986))
        (PORT d[4] (725:725:725) (849:849:849))
        (PORT d[5] (1104:1104:1104) (1292:1292:1292))
        (PORT d[6] (935:935:935) (1095:1095:1095))
        (PORT d[7] (1065:1065:1065) (1242:1242:1242))
        (PORT d[8] (687:687:687) (797:797:797))
        (PORT d[9] (963:963:963) (1132:1132:1132))
        (PORT d[10] (861:861:861) (1011:1011:1011))
        (PORT d[11] (1098:1098:1098) (1281:1281:1281))
        (PORT d[12] (686:686:686) (792:792:792))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (803:803:803) (866:866:866))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1258:1258:1258))
        (PORT d[1] (839:839:839) (957:957:957))
        (PORT d[2] (902:902:902) (1053:1053:1053))
        (PORT d[3] (856:856:856) (986:986:986))
        (PORT d[4] (715:715:715) (833:833:833))
        (PORT d[5] (1105:1105:1105) (1292:1292:1292))
        (PORT d[6] (936:936:936) (1095:1095:1095))
        (PORT d[7] (1066:1066:1066) (1242:1242:1242))
        (PORT d[8] (688:688:688) (797:797:797))
        (PORT d[9] (964:964:964) (1132:1132:1132))
        (PORT d[10] (862:862:862) (1011:1011:1011))
        (PORT d[11] (1099:1099:1099) (1281:1281:1281))
        (PORT d[12] (687:687:687) (792:792:792))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (617:617:617))
        (PORT datab (512:512:512) (610:610:610))
        (PORT datac (955:955:955) (1119:1119:1119))
        (PORT datad (755:755:755) (846:846:846))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1342:1342:1342))
        (PORT datab (516:516:516) (613:613:613))
        (PORT datac (1005:1005:1005) (1172:1172:1172))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (599:599:599))
        (PORT datac (93:93:93) (118:118:118))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (558:558:558))
        (PORT datab (680:680:680) (797:797:797))
        (PORT datad (364:364:364) (420:420:420))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (678:678:678) (793:793:793))
        (PORT datad (202:202:202) (239:239:239))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (794:794:794) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (785:785:785) (900:900:900))
        (PORT sload (880:880:880) (986:986:986))
        (PORT ena (801:801:801) (870:870:870))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[3\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (759:759:759))
        (PORT datab (497:497:497) (586:586:586))
        (PORT datac (485:485:485) (564:564:564))
        (PORT datad (130:130:130) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (148:148:148))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (484:484:484) (571:571:571))
        (PORT datad (202:202:202) (238:238:238))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (831:831:831) (981:981:981))
        (PORT datac (339:339:339) (402:402:402))
        (PORT datad (696:696:696) (783:783:783))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1106:1106:1106) (1289:1289:1289))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1775:1775:1775))
        (PORT d[1] (1411:1411:1411) (1674:1674:1674))
        (PORT d[2] (1273:1273:1273) (1482:1482:1482))
        (PORT d[3] (1300:1300:1300) (1517:1517:1517))
        (PORT d[4] (1318:1318:1318) (1536:1536:1536))
        (PORT d[5] (1095:1095:1095) (1280:1280:1280))
        (PORT d[6] (1167:1167:1167) (1367:1367:1367))
        (PORT d[7] (1145:1145:1145) (1343:1343:1343))
        (PORT d[8] (1023:1023:1023) (1196:1196:1196))
        (PORT d[9] (1147:1147:1147) (1347:1347:1347))
        (PORT d[10] (1236:1236:1236) (1452:1452:1452))
        (PORT d[11] (1374:1374:1374) (1598:1598:1598))
        (PORT d[12] (1126:1126:1126) (1321:1321:1321))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1444:1444:1444))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1774:1774:1774))
        (PORT d[1] (1412:1412:1412) (1674:1674:1674))
        (PORT d[2] (1284:1284:1284) (1496:1496:1496))
        (PORT d[3] (1301:1301:1301) (1517:1517:1517))
        (PORT d[4] (1319:1319:1319) (1535:1535:1535))
        (PORT d[5] (1096:1096:1096) (1280:1280:1280))
        (PORT d[6] (1168:1168:1168) (1367:1367:1367))
        (PORT d[7] (1146:1146:1146) (1343:1343:1343))
        (PORT d[8] (1024:1024:1024) (1196:1196:1196))
        (PORT d[9] (1148:1148:1148) (1347:1347:1347))
        (PORT d[10] (1237:1237:1237) (1452:1452:1452))
        (PORT d[11] (1375:1375:1375) (1598:1598:1598))
        (PORT d[12] (1127:1127:1127) (1321:1321:1321))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (824:824:824) (949:949:949))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1275:1275:1275))
        (PORT d[1] (852:852:852) (973:973:973))
        (PORT d[2] (835:835:835) (962:962:962))
        (PORT d[3] (845:845:845) (973:973:973))
        (PORT d[4] (875:875:875) (1019:1019:1019))
        (PORT d[5] (1104:1104:1104) (1297:1297:1297))
        (PORT d[6] (979:979:979) (1113:1113:1113))
        (PORT d[7] (952:952:952) (1123:1123:1123))
        (PORT d[8] (701:701:701) (817:817:817))
        (PORT d[9] (949:949:949) (1112:1112:1112))
        (PORT d[10] (1004:1004:1004) (1158:1158:1158))
        (PORT d[11] (1106:1106:1106) (1290:1290:1290))
        (PORT d[12] (838:838:838) (970:970:970))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (936:936:936) (1011:1011:1011))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1275:1275:1275))
        (PORT d[1] (853:853:853) (973:973:973))
        (PORT d[2] (847:847:847) (976:976:976))
        (PORT d[3] (846:846:846) (973:973:973))
        (PORT d[4] (828:828:828) (949:949:949))
        (PORT d[5] (1105:1105:1105) (1297:1297:1297))
        (PORT d[6] (980:980:980) (1113:1113:1113))
        (PORT d[7] (953:953:953) (1123:1123:1123))
        (PORT d[8] (702:702:702) (817:817:817))
        (PORT d[9] (950:950:950) (1112:1112:1112))
        (PORT d[10] (1005:1005:1005) (1158:1158:1158))
        (PORT d[11] (1107:1107:1107) (1290:1290:1290))
        (PORT d[12] (839:839:839) (970:970:970))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (823:823:823) (946:946:946))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1270:1270:1270))
        (PORT d[1] (888:888:888) (1023:1023:1023))
        (PORT d[2] (966:966:966) (1133:1133:1133))
        (PORT d[3] (1144:1144:1144) (1324:1324:1324))
        (PORT d[4] (860:860:860) (994:994:994))
        (PORT d[5] (1109:1109:1109) (1300:1300:1300))
        (PORT d[6] (980:980:980) (1118:1118:1118))
        (PORT d[7] (1065:1065:1065) (1241:1241:1241))
        (PORT d[8] (846:846:846) (979:979:979))
        (PORT d[9] (943:943:943) (1106:1106:1106))
        (PORT d[10] (1009:1009:1009) (1164:1164:1164))
        (PORT d[11] (1107:1107:1107) (1291:1291:1291))
        (PORT d[12] (844:844:844) (974:974:974))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1049:1049:1049))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1284:1284:1284))
        (PORT d[1] (869:869:869) (995:995:995))
        (PORT d[2] (956:956:956) (1117:1117:1117))
        (PORT d[3] (1145:1145:1145) (1324:1324:1324))
        (PORT d[4] (861:861:861) (993:993:993))
        (PORT d[5] (1110:1110:1110) (1300:1300:1300))
        (PORT d[6] (981:981:981) (1118:1118:1118))
        (PORT d[7] (1066:1066:1066) (1241:1241:1241))
        (PORT d[8] (847:847:847) (979:979:979))
        (PORT d[9] (944:944:944) (1106:1106:1106))
        (PORT d[10] (1010:1010:1010) (1164:1164:1164))
        (PORT d[11] (1108:1108:1108) (1291:1291:1291))
        (PORT d[12] (845:845:845) (974:974:974))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (1013:1013:1013))
        (PORT datab (959:959:959) (1116:1116:1116))
        (PORT datac (948:948:948) (1075:1075:1075))
        (PORT datad (843:843:843) (966:966:966))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1234:1234:1234))
        (PORT datab (963:963:963) (1121:1121:1121))
        (PORT datac (825:825:825) (946:946:946))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1024:1024:1024) (1187:1187:1187))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1451:1451:1451) (1656:1656:1656))
        (PORT d[1] (1116:1116:1116) (1307:1307:1307))
        (PORT d[2] (1319:1319:1319) (1537:1537:1537))
        (PORT d[3] (1284:1284:1284) (1511:1511:1511))
        (PORT d[4] (1096:1096:1096) (1282:1282:1282))
        (PORT d[5] (955:955:955) (1126:1126:1126))
        (PORT d[6] (1139:1139:1139) (1337:1337:1337))
        (PORT d[7] (1110:1110:1110) (1301:1301:1301))
        (PORT d[8] (700:700:700) (828:828:828))
        (PORT d[9] (990:990:990) (1169:1169:1169))
        (PORT d[10] (1052:1052:1052) (1230:1230:1230))
        (PORT d[11] (1291:1291:1291) (1510:1510:1510))
        (PORT d[12] (1190:1190:1190) (1412:1412:1412))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1036:1036:1036) (1142:1142:1142))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a97\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1318:1318:1318) (1513:1513:1513))
        (PORT d[1] (1080:1080:1080) (1259:1259:1259))
        (PORT d[2] (1199:1199:1199) (1406:1406:1406))
        (PORT d[3] (1285:1285:1285) (1511:1511:1511))
        (PORT d[4] (1098:1098:1098) (1284:1284:1284))
        (PORT d[5] (956:956:956) (1126:1126:1126))
        (PORT d[6] (1140:1140:1140) (1337:1337:1337))
        (PORT d[7] (1111:1111:1111) (1301:1301:1301))
        (PORT d[8] (701:701:701) (828:828:828))
        (PORT d[9] (991:991:991) (1169:1169:1169))
        (PORT d[10] (1053:1053:1053) (1230:1230:1230))
        (PORT d[11] (1292:1292:1292) (1510:1510:1510))
        (PORT d[12] (1191:1191:1191) (1412:1412:1412))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1183:1183:1183))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1627:1627:1627))
        (PORT d[1] (1101:1101:1101) (1287:1287:1287))
        (PORT d[2] (1165:1165:1165) (1364:1364:1364))
        (PORT d[3] (1295:1295:1295) (1522:1522:1522))
        (PORT d[4] (1129:1129:1129) (1323:1323:1323))
        (PORT d[5] (1290:1290:1290) (1504:1504:1504))
        (PORT d[6] (1185:1185:1185) (1396:1396:1396))
        (PORT d[7] (1313:1313:1313) (1536:1536:1536))
        (PORT d[8] (1070:1070:1070) (1252:1252:1252))
        (PORT d[9] (1139:1139:1139) (1340:1340:1340))
        (PORT d[10] (1184:1184:1184) (1403:1403:1403))
        (PORT d[11] (1312:1312:1312) (1534:1534:1534))
        (PORT d[12] (1359:1359:1359) (1597:1597:1597))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1089:1089:1089) (1210:1210:1210))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2375:2375:2375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a113\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1624:1624:1624))
        (PORT d[1] (1112:1112:1112) (1298:1298:1298))
        (PORT d[2] (1156:1156:1156) (1351:1351:1351))
        (PORT d[3] (1296:1296:1296) (1522:1522:1522))
        (PORT d[4] (1129:1129:1129) (1320:1320:1320))
        (PORT d[5] (1291:1291:1291) (1504:1504:1504))
        (PORT d[6] (1186:1186:1186) (1396:1396:1396))
        (PORT d[7] (1314:1314:1314) (1536:1536:1536))
        (PORT d[8] (1071:1071:1071) (1252:1252:1252))
        (PORT d[9] (1140:1140:1140) (1340:1340:1340))
        (PORT d[10] (1185:1185:1185) (1403:1403:1403))
        (PORT d[11] (1313:1313:1313) (1534:1534:1534))
        (PORT d[12] (1360:1360:1360) (1597:1597:1597))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1291:1291:1291))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1340:1340:1340) (1564:1564:1564))
        (PORT d[1] (1335:1335:1335) (1580:1580:1580))
        (PORT d[2] (1032:1032:1032) (1199:1199:1199))
        (PORT d[3] (1153:1153:1153) (1359:1359:1359))
        (PORT d[4] (1068:1068:1068) (1243:1243:1243))
        (PORT d[5] (955:955:955) (1116:1116:1116))
        (PORT d[6] (857:857:857) (1003:1003:1003))
        (PORT d[7] (940:940:940) (1072:1072:1072))
        (PORT d[8] (963:963:963) (1098:1098:1098))
        (PORT d[9] (1105:1105:1105) (1287:1287:1287))
        (PORT d[10] (1080:1080:1080) (1278:1278:1278))
        (PORT d[11] (1256:1256:1256) (1466:1466:1466))
        (PORT d[12] (916:916:916) (1077:1077:1077))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1030:1030:1030) (1131:1131:1131))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2388:2388:2388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1352:1352:1352) (1579:1579:1579))
        (PORT d[1] (1203:1203:1203) (1431:1431:1431))
        (PORT d[2] (1033:1033:1033) (1199:1199:1199))
        (PORT d[3] (1154:1154:1154) (1359:1359:1359))
        (PORT d[4] (1048:1048:1048) (1215:1215:1215))
        (PORT d[5] (956:956:956) (1116:1116:1116))
        (PORT d[6] (858:858:858) (1003:1003:1003))
        (PORT d[7] (941:941:941) (1072:1072:1072))
        (PORT d[8] (964:964:964) (1098:1098:1098))
        (PORT d[9] (1106:1106:1106) (1287:1287:1287))
        (PORT d[10] (1081:1081:1081) (1278:1278:1278))
        (PORT d[11] (1257:1257:1257) (1466:1466:1466))
        (PORT d[12] (917:917:917) (1077:1077:1077))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (1039:1039:1039))
        (PORT datab (963:963:963) (1120:1120:1120))
        (PORT datac (834:834:834) (981:981:981))
        (PORT datad (781:781:781) (893:893:893))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (1012:1012:1012))
        (PORT datab (1030:1030:1030) (1192:1192:1192))
        (PORT datac (1046:1046:1046) (1208:1208:1208))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (962:962:962))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (455:455:455))
        (PORT datac (471:471:471) (538:538:538))
        (PORT datad (558:558:558) (632:632:632))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[2\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (824:824:824))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (796:796:796) (903:903:903))
        (PORT datad (468:468:468) (544:544:544))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (780:780:780) (893:893:893))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (754:754:754) (898:898:898))
        (PORT d[1] (806:806:806) (961:961:961))
        (PORT d[2] (992:992:992) (1178:1178:1178))
        (PORT d[3] (1177:1177:1177) (1355:1355:1355))
        (PORT d[4] (1049:1049:1049) (1254:1254:1254))
        (PORT d[5] (864:864:864) (1003:1003:1003))
        (PORT d[6] (1127:1127:1127) (1305:1305:1305))
        (PORT d[7] (823:823:823) (975:975:975))
        (PORT d[8] (1123:1123:1123) (1325:1325:1325))
        (PORT d[9] (763:763:763) (903:903:903))
        (PORT d[10] (1162:1162:1162) (1372:1372:1372))
        (PORT d[11] (882:882:882) (1023:1023:1023))
        (PORT d[12] (1056:1056:1056) (1240:1240:1240))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (884:884:884) (964:964:964))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (760:760:760) (896:896:896))
        (PORT d[1] (986:986:986) (1172:1172:1172))
        (PORT d[2] (1149:1149:1149) (1357:1357:1357))
        (PORT d[3] (1178:1178:1178) (1355:1355:1355))
        (PORT d[4] (1052:1052:1052) (1257:1257:1257))
        (PORT d[5] (865:865:865) (1003:1003:1003))
        (PORT d[6] (1128:1128:1128) (1305:1305:1305))
        (PORT d[7] (824:824:824) (975:975:975))
        (PORT d[8] (1124:1124:1124) (1325:1325:1325))
        (PORT d[9] (764:764:764) (903:903:903))
        (PORT d[10] (1163:1163:1163) (1372:1372:1372))
        (PORT d[11] (883:883:883) (1023:1023:1023))
        (PORT d[12] (1057:1057:1057) (1240:1240:1240))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1539:1539:1539))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (1142:1142:1142))
        (PORT d[1] (1006:1006:1006) (1197:1197:1197))
        (PORT d[2] (1186:1186:1186) (1400:1400:1400))
        (PORT d[3] (1046:1046:1046) (1206:1206:1206))
        (PORT d[4] (1251:1251:1251) (1488:1488:1488))
        (PORT d[5] (1080:1080:1080) (1256:1256:1256))
        (PORT d[6] (1262:1262:1262) (1454:1454:1454))
        (PORT d[7] (1207:1207:1207) (1427:1427:1427))
        (PORT d[8] (1191:1191:1191) (1412:1412:1412))
        (PORT d[9] (959:959:959) (1127:1127:1127))
        (PORT d[10] (1359:1359:1359) (1604:1604:1604))
        (PORT d[11] (1050:1050:1050) (1212:1212:1212))
        (PORT d[12] (1130:1130:1130) (1334:1334:1334))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1381:1381:1381))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (988:988:988) (1173:1173:1173))
        (PORT d[1] (1006:1006:1006) (1195:1195:1195))
        (PORT d[2] (1188:1188:1188) (1402:1402:1402))
        (PORT d[3] (1047:1047:1047) (1206:1206:1206))
        (PORT d[4] (1257:1257:1257) (1487:1487:1487))
        (PORT d[5] (1081:1081:1081) (1256:1256:1256))
        (PORT d[6] (1263:1263:1263) (1454:1454:1454))
        (PORT d[7] (1208:1208:1208) (1427:1427:1427))
        (PORT d[8] (1192:1192:1192) (1412:1412:1412))
        (PORT d[9] (960:960:960) (1127:1127:1127))
        (PORT d[10] (1360:1360:1360) (1604:1604:1604))
        (PORT d[11] (1051:1051:1051) (1212:1212:1212))
        (PORT d[12] (1131:1131:1131) (1334:1334:1334))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (618:618:618))
        (PORT datab (512:512:512) (609:609:609))
        (PORT datac (747:747:747) (855:855:855))
        (PORT datad (870:870:870) (1021:1021:1021))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (844:844:844) (971:971:971))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (901:901:901) (1064:1064:1064))
        (PORT d[1] (778:778:778) (925:925:925))
        (PORT d[2] (1167:1167:1167) (1378:1378:1378))
        (PORT d[3] (1146:1146:1146) (1312:1312:1312))
        (PORT d[4] (1022:1022:1022) (1206:1206:1206))
        (PORT d[5] (820:820:820) (949:949:949))
        (PORT d[6] (912:912:912) (1065:1065:1065))
        (PORT d[7] (847:847:847) (1006:1006:1006))
        (PORT d[8] (947:947:947) (1121:1121:1121))
        (PORT d[9] (746:746:746) (882:882:882))
        (PORT d[10] (943:943:943) (1115:1115:1115))
        (PORT d[11] (941:941:941) (1080:1080:1080))
        (PORT d[12] (879:879:879) (1036:1036:1036))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1071:1071:1071) (1189:1189:1189))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2412:2412:2412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a98\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (789:789:789) (941:941:941))
        (PORT d[1] (789:789:789) (939:939:939))
        (PORT d[2] (1158:1158:1158) (1365:1365:1365))
        (PORT d[3] (1147:1147:1147) (1312:1312:1312))
        (PORT d[4] (1039:1039:1039) (1219:1219:1219))
        (PORT d[5] (821:821:821) (949:949:949))
        (PORT d[6] (913:913:913) (1065:1065:1065))
        (PORT d[7] (848:848:848) (1006:1006:1006))
        (PORT d[8] (948:948:948) (1121:1121:1121))
        (PORT d[9] (747:747:747) (882:882:882))
        (PORT d[10] (944:944:944) (1115:1115:1115))
        (PORT d[11] (942:942:942) (1080:1080:1080))
        (PORT d[12] (880:880:880) (1036:1036:1036))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (563:563:563) (648:648:648))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (712:712:712) (825:825:825))
        (PORT d[1] (918:918:918) (1053:1053:1053))
        (PORT d[2] (836:836:836) (965:965:965))
        (PORT d[3] (502:502:502) (580:580:580))
        (PORT d[4] (892:892:892) (1034:1034:1034))
        (PORT d[5] (625:625:625) (710:710:710))
        (PORT d[6] (796:796:796) (920:920:920))
        (PORT d[7] (887:887:887) (1026:1026:1026))
        (PORT d[8] (699:699:699) (813:813:813))
        (PORT d[9] (795:795:795) (904:904:904))
        (PORT d[10] (858:858:858) (1009:1009:1009))
        (PORT d[11] (748:748:748) (850:850:850))
        (PORT d[12] (680:680:680) (785:785:785))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (878:878:878) (962:962:962))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a114\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (723:723:723) (839:839:839))
        (PORT d[1] (914:914:914) (1053:1053:1053))
        (PORT d[2] (817:817:817) (934:934:934))
        (PORT d[3] (503:503:503) (580:580:580))
        (PORT d[4] (939:939:939) (1077:1077:1077))
        (PORT d[5] (626:626:626) (710:710:710))
        (PORT d[6] (797:797:797) (920:920:920))
        (PORT d[7] (888:888:888) (1026:1026:1026))
        (PORT d[8] (700:700:700) (813:813:813))
        (PORT d[9] (796:796:796) (904:904:904))
        (PORT d[10] (859:859:859) (1009:1009:1009))
        (PORT d[11] (749:749:749) (850:850:850))
        (PORT d[12] (681:681:681) (785:785:785))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (615:615:615))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (844:844:844) (990:990:990))
        (PORT datad (864:864:864) (970:970:970))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (904:904:904))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datac (334:334:334) (393:393:393))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|upper_reg\|s_data_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (794:794:794) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_b_mux_output\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (461:461:461))
        (PORT datab (388:388:388) (457:457:457))
        (PORT datac (734:734:734) (861:861:861))
        (PORT datad (116:116:116) (140:140:140))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (155:155:155))
        (PORT datab (783:783:783) (907:907:907))
        (PORT datac (108:108:108) (131:131:131))
        (PORT datad (350:350:350) (404:404:404))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (411:411:411))
        (PORT datab (637:637:637) (746:746:746))
        (PORT datac (789:789:789) (903:903:903))
        (PORT datad (429:429:429) (492:492:492))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (153:153:153))
        (PORT datab (641:641:641) (750:750:750))
        (PORT datac (105:105:105) (128:128:128))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux14\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (783:783:783) (907:907:907))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (169:169:169))
        (PORT datab (736:736:736) (837:837:837))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (904:904:904) (1028:1028:1028))
        (PORT sload (1459:1459:1459) (1643:1643:1643))
        (PORT ena (674:674:674) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (1120:1120:1120))
        (PORT datab (145:145:145) (195:195:195))
        (PORT datac (829:829:829) (930:930:930))
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (166:166:166))
        (PORT datab (179:179:179) (217:217:217))
        (PORT datac (736:736:736) (863:863:863))
        (PORT datad (958:958:958) (1091:1091:1091))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (760:760:760) (893:893:893))
        (PORT datac (341:341:341) (404:404:404))
        (PORT datad (273:273:273) (309:309:309))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1421:1421:1421))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (953:953:953) (1128:1128:1128))
        (PORT d[1] (955:955:955) (1131:1131:1131))
        (PORT d[2] (1055:1055:1055) (1229:1229:1229))
        (PORT d[3] (1166:1166:1166) (1334:1334:1334))
        (PORT d[4] (833:833:833) (994:994:994))
        (PORT d[5] (1065:1065:1065) (1232:1232:1232))
        (PORT d[6] (955:955:955) (1120:1120:1120))
        (PORT d[7] (1049:1049:1049) (1239:1239:1239))
        (PORT d[8] (929:929:929) (1095:1095:1095))
        (PORT d[9] (1093:1093:1093) (1274:1274:1274))
        (PORT d[10] (915:915:915) (1081:1081:1081))
        (PORT d[11] (1050:1050:1050) (1210:1210:1210))
        (PORT d[12] (906:906:906) (1069:1069:1069))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (906:906:906) (986:986:986))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (974:974:974) (1156:1156:1156))
        (PORT d[1] (814:814:814) (974:974:974))
        (PORT d[2] (1075:1075:1075) (1254:1254:1254))
        (PORT d[3] (1167:1167:1167) (1334:1334:1334))
        (PORT d[4] (826:826:826) (982:982:982))
        (PORT d[5] (1066:1066:1066) (1232:1232:1232))
        (PORT d[6] (956:956:956) (1120:1120:1120))
        (PORT d[7] (1050:1050:1050) (1239:1239:1239))
        (PORT d[8] (930:930:930) (1095:1095:1095))
        (PORT d[9] (1094:1094:1094) (1274:1274:1274))
        (PORT d[10] (916:916:916) (1081:1081:1081))
        (PORT d[11] (1051:1051:1051) (1210:1210:1210))
        (PORT d[12] (907:907:907) (1069:1069:1069))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1441:1441:1441))
        (PORT clk (1369:1369:1369) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (790:790:790) (938:938:938))
        (PORT d[1] (688:688:688) (819:819:819))
        (PORT d[2] (823:823:823) (965:965:965))
        (PORT d[3] (1151:1151:1151) (1322:1322:1322))
        (PORT d[4] (886:886:886) (1058:1058:1058))
        (PORT d[5] (884:884:884) (1028:1028:1028))
        (PORT d[6] (920:920:920) (1076:1076:1076))
        (PORT d[7] (1040:1040:1040) (1229:1229:1229))
        (PORT d[8] (927:927:927) (1095:1095:1095))
        (PORT d[9] (778:778:778) (920:920:920))
        (PORT d[10] (923:923:923) (1089:1089:1089))
        (PORT d[11] (882:882:882) (1019:1019:1019))
        (PORT d[12] (897:897:897) (1061:1061:1061))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1188:1188:1188))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (802:802:802) (954:954:954))
        (PORT d[1] (764:764:764) (911:911:911))
        (PORT d[2] (872:872:872) (1021:1021:1021))
        (PORT d[3] (1152:1152:1152) (1322:1322:1322))
        (PORT d[4] (1006:1006:1006) (1175:1175:1175))
        (PORT d[5] (885:885:885) (1028:1028:1028))
        (PORT d[6] (921:921:921) (1076:1076:1076))
        (PORT d[7] (1041:1041:1041) (1229:1229:1229))
        (PORT d[8] (928:928:928) (1095:1095:1095))
        (PORT d[9] (779:779:779) (920:920:920))
        (PORT d[10] (924:924:924) (1089:1089:1089))
        (PORT d[11] (883:883:883) (1019:1019:1019))
        (PORT d[12] (898:898:898) (1061:1061:1061))
        (PORT clk (1369:1369:1369) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1303:1303:1303))
        (PORT datab (532:532:532) (615:615:615))
        (PORT datac (334:334:334) (380:380:380))
        (PORT datad (1531:1531:1531) (1781:1781:1781))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1044:1044:1044) (1217:1217:1217))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1346:1346:1346))
        (PORT d[1] (985:985:985) (1173:1173:1173))
        (PORT d[2] (1164:1164:1164) (1376:1376:1376))
        (PORT d[3] (1107:1107:1107) (1293:1293:1293))
        (PORT d[4] (1000:1000:1000) (1180:1180:1180))
        (PORT d[5] (1060:1060:1060) (1226:1226:1226))
        (PORT d[6] (1101:1101:1101) (1281:1281:1281))
        (PORT d[7] (1037:1037:1037) (1224:1224:1224))
        (PORT d[8] (1150:1150:1150) (1342:1342:1342))
        (PORT d[9] (933:933:933) (1095:1095:1095))
        (PORT d[10] (940:940:940) (1115:1115:1115))
        (PORT d[11] (1063:1063:1063) (1223:1223:1223))
        (PORT d[12] (1064:1064:1064) (1252:1252:1252))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1035:1035:1035) (1140:1140:1140))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a96\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1351:1351:1351))
        (PORT d[1] (815:815:815) (975:975:975))
        (PORT d[2] (1165:1165:1165) (1376:1376:1376))
        (PORT d[3] (1108:1108:1108) (1293:1293:1293))
        (PORT d[4] (992:992:992) (1169:1169:1169))
        (PORT d[5] (1061:1061:1061) (1226:1226:1226))
        (PORT d[6] (1102:1102:1102) (1281:1281:1281))
        (PORT d[7] (1038:1038:1038) (1224:1224:1224))
        (PORT d[8] (1151:1151:1151) (1342:1342:1342))
        (PORT d[9] (934:934:934) (1095:1095:1095))
        (PORT d[10] (941:941:941) (1115:1115:1115))
        (PORT d[11] (1064:1064:1064) (1223:1223:1223))
        (PORT d[12] (1065:1065:1065) (1252:1252:1252))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1059:1059:1059) (1224:1224:1224))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (976:976:976) (1157:1157:1157))
        (PORT d[1] (968:968:968) (1141:1141:1141))
        (PORT d[2] (1098:1098:1098) (1294:1294:1294))
        (PORT d[3] (1014:1014:1014) (1180:1180:1180))
        (PORT d[4] (1043:1043:1043) (1236:1236:1236))
        (PORT d[5] (1067:1067:1067) (1238:1238:1238))
        (PORT d[6] (1318:1318:1318) (1530:1530:1530))
        (PORT d[7] (1038:1038:1038) (1224:1224:1224))
        (PORT d[8] (984:984:984) (1161:1161:1161))
        (PORT d[9] (1087:1087:1087) (1263:1263:1263))
        (PORT d[10] (1106:1106:1106) (1299:1299:1299))
        (PORT d[11] (1256:1256:1256) (1455:1455:1455))
        (PORT d[12] (1223:1223:1223) (1428:1428:1428))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1314:1314:1314))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a112\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (977:977:977) (1157:1157:1157))
        (PORT d[1] (967:967:967) (1147:1147:1147))
        (PORT d[2] (1098:1098:1098) (1292:1292:1292))
        (PORT d[3] (1015:1015:1015) (1180:1180:1180))
        (PORT d[4] (1060:1060:1060) (1249:1249:1249))
        (PORT d[5] (1068:1068:1068) (1238:1238:1238))
        (PORT d[6] (1319:1319:1319) (1530:1530:1530))
        (PORT d[7] (1039:1039:1039) (1224:1224:1224))
        (PORT d[8] (985:985:985) (1161:1161:1161))
        (PORT d[9] (1088:1088:1088) (1263:1263:1263))
        (PORT d[10] (1107:1107:1107) (1299:1299:1299))
        (PORT d[11] (1257:1257:1257) (1455:1455:1455))
        (PORT d[12] (1224:1224:1224) (1428:1428:1428))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1810:1810:1810))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (508:508:508) (582:582:582))
        (PORT datad (658:658:658) (746:746:746))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (813:813:813) (917:917:917))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (806:806:806) (916:916:916))
        (PORT d[1] (658:658:658) (753:753:753))
        (PORT d[2] (847:847:847) (972:972:972))
        (PORT d[3] (838:838:838) (960:960:960))
        (PORT d[4] (807:807:807) (964:964:964))
        (PORT d[5] (915:915:915) (1058:1058:1058))
        (PORT d[6] (906:906:906) (1035:1035:1035))
        (PORT d[7] (994:994:994) (1176:1176:1176))
        (PORT d[8] (799:799:799) (903:903:903))
        (PORT d[9] (872:872:872) (987:987:987))
        (PORT d[10] (1073:1073:1073) (1244:1244:1244))
        (PORT d[11] (909:909:909) (1052:1052:1052))
        (PORT d[12] (935:935:935) (1058:1058:1058))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (877:877:877) (933:933:933))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (817:817:817) (928:928:928))
        (PORT d[1] (683:683:683) (781:781:781))
        (PORT d[2] (842:842:842) (956:956:956))
        (PORT d[3] (839:839:839) (960:960:960))
        (PORT d[4] (819:819:819) (980:980:980))
        (PORT d[5] (916:916:916) (1058:1058:1058))
        (PORT d[6] (907:907:907) (1035:1035:1035))
        (PORT d[7] (995:995:995) (1176:1176:1176))
        (PORT d[8] (800:800:800) (903:903:903))
        (PORT d[9] (873:873:873) (987:987:987))
        (PORT d[10] (1074:1074:1074) (1244:1244:1244))
        (PORT d[11] (910:910:910) (1052:1052:1052))
        (PORT d[12] (936:936:936) (1058:1058:1058))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (976:976:976) (1103:1103:1103))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (795:795:795) (906:906:906))
        (PORT d[1] (681:681:681) (780:780:780))
        (PORT d[2] (639:639:639) (722:722:722))
        (PORT d[3] (801:801:801) (904:904:904))
        (PORT d[4] (825:825:825) (997:997:997))
        (PORT d[5] (883:883:883) (1019:1019:1019))
        (PORT d[6] (912:912:912) (1046:1046:1046))
        (PORT d[7] (1014:1014:1014) (1203:1203:1203))
        (PORT d[8] (886:886:886) (1042:1042:1042))
        (PORT d[9] (864:864:864) (984:984:984))
        (PORT d[10] (819:819:819) (932:932:932))
        (PORT d[11] (899:899:899) (1038:1038:1038))
        (PORT d[12] (771:771:771) (876:876:876))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (910:910:910) (971:971:971))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (940:940:940) (1067:1067:1067))
        (PORT d[1] (697:697:697) (793:793:793))
        (PORT d[2] (625:625:625) (704:704:704))
        (PORT d[3] (802:802:802) (904:904:904))
        (PORT d[4] (834:834:834) (1006:1006:1006))
        (PORT d[5] (884:884:884) (1019:1019:1019))
        (PORT d[6] (913:913:913) (1046:1046:1046))
        (PORT d[7] (1015:1015:1015) (1203:1203:1203))
        (PORT d[8] (887:887:887) (1042:1042:1042))
        (PORT d[9] (865:865:865) (984:984:984))
        (PORT d[10] (820:820:820) (932:932:932))
        (PORT d[11] (900:900:900) (1038:1038:1038))
        (PORT d[12] (772:772:772) (876:876:876))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1048:1048:1048) (1218:1218:1218))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1054:1054:1054) (1231:1231:1231))
        (PORT d[1] (1134:1134:1134) (1337:1337:1337))
        (PORT d[2] (1277:1277:1277) (1498:1498:1498))
        (PORT d[3] (1075:1075:1075) (1255:1255:1255))
        (PORT d[4] (1056:1056:1056) (1251:1251:1251))
        (PORT d[5] (1049:1049:1049) (1216:1216:1216))
        (PORT d[6] (1133:1133:1133) (1321:1321:1321))
        (PORT d[7] (1050:1050:1050) (1242:1242:1242))
        (PORT d[8] (1119:1119:1119) (1306:1306:1306))
        (PORT d[9] (1099:1099:1099) (1281:1281:1281))
        (PORT d[10] (1086:1086:1086) (1274:1274:1274))
        (PORT d[11] (1272:1272:1272) (1475:1475:1475))
        (PORT d[12] (1081:1081:1081) (1266:1266:1266))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1313:1313:1313))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1059:1059:1059) (1237:1237:1237))
        (PORT d[1] (1005:1005:1005) (1192:1192:1192))
        (PORT d[2] (1152:1152:1152) (1360:1360:1360))
        (PORT d[3] (1076:1076:1076) (1255:1255:1255))
        (PORT d[4] (1068:1068:1068) (1266:1266:1266))
        (PORT d[5] (1050:1050:1050) (1216:1216:1216))
        (PORT d[6] (1134:1134:1134) (1321:1321:1321))
        (PORT d[7] (1051:1051:1051) (1242:1242:1242))
        (PORT d[8] (1120:1120:1120) (1306:1306:1306))
        (PORT d[9] (1100:1100:1100) (1281:1281:1281))
        (PORT d[10] (1087:1087:1087) (1274:1274:1274))
        (PORT d[11] (1273:1273:1273) (1475:1475:1475))
        (PORT d[12] (1082:1082:1082) (1266:1266:1266))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (927:927:927))
        (PORT datab (905:905:905) (1052:1052:1052))
        (PORT datac (683:683:683) (782:782:782))
        (PORT datad (1031:1031:1031) (1195:1195:1195))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (1143:1143:1143))
        (PORT datab (703:703:703) (806:806:806))
        (PORT datac (886:886:886) (1031:1031:1031))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (724:724:724) (852:852:852))
        (PORT datac (660:660:660) (790:790:790))
        (PORT datad (410:410:410) (471:471:471))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datac (453:453:453) (508:508:508))
        (PORT datad (308:308:308) (357:357:357))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (1146:1146:1146))
        (PORT datab (143:143:143) (175:175:175))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1144:1144:1144) (1306:1306:1306))
        (PORT sload (1066:1066:1066) (1197:1197:1197))
        (PORT ena (683:683:683) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (627:627:627))
        (PORT datab (805:805:805) (936:936:936))
        (PORT datac (379:379:379) (453:453:453))
        (PORT datad (375:375:375) (440:440:440))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (372:372:372))
        (PORT datab (453:453:453) (520:520:520))
        (PORT datac (899:899:899) (1029:1029:1029))
        (PORT datad (316:316:316) (357:357:357))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[1\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (840:840:840))
        (PORT datab (325:325:325) (380:380:380))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (697:697:697) (787:787:787))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (513:513:513) (583:583:583))
        (PORT d[1] (1110:1110:1110) (1279:1279:1279))
        (PORT d[2] (859:859:859) (992:992:992))
        (PORT d[3] (948:948:948) (1122:1122:1122))
        (PORT d[4] (929:929:929) (1099:1099:1099))
        (PORT d[5] (638:638:638) (729:729:729))
        (PORT d[6] (1018:1018:1018) (1170:1170:1170))
        (PORT d[7] (711:711:711) (824:824:824))
        (PORT d[8] (860:860:860) (992:992:992))
        (PORT d[9] (746:746:746) (874:874:874))
        (PORT d[10] (969:969:969) (1110:1110:1110))
        (PORT d[11] (903:903:903) (1058:1058:1058))
        (PORT d[12] (887:887:887) (1028:1028:1028))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (963:963:963) (1045:1045:1045))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (530:530:530) (615:615:615))
        (PORT d[1] (1111:1111:1111) (1279:1279:1279))
        (PORT d[2] (870:870:870) (1006:1006:1006))
        (PORT d[3] (949:949:949) (1122:1122:1122))
        (PORT d[4] (930:930:930) (1099:1099:1099))
        (PORT d[5] (639:639:639) (729:729:729))
        (PORT d[6] (1019:1019:1019) (1170:1170:1170))
        (PORT d[7] (712:712:712) (824:824:824))
        (PORT d[8] (861:861:861) (992:992:992))
        (PORT d[9] (747:747:747) (874:874:874))
        (PORT d[10] (970:970:970) (1110:1110:1110))
        (PORT d[11] (904:904:904) (1058:1058:1058))
        (PORT d[12] (888:888:888) (1028:1028:1028))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1166:1166:1166))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1476:1476:1476))
        (PORT d[1] (1273:1273:1273) (1482:1482:1482))
        (PORT d[2] (1050:1050:1050) (1228:1228:1228))
        (PORT d[3] (1280:1280:1280) (1492:1492:1492))
        (PORT d[4] (1066:1066:1066) (1236:1236:1236))
        (PORT d[5] (922:922:922) (1086:1086:1086))
        (PORT d[6] (1171:1171:1171) (1375:1375:1375))
        (PORT d[7] (938:938:938) (1106:1106:1106))
        (PORT d[8] (895:895:895) (1049:1049:1049))
        (PORT d[9] (970:970:970) (1146:1146:1146))
        (PORT d[10] (1061:1061:1061) (1255:1255:1255))
        (PORT d[11] (1299:1299:1299) (1515:1515:1515))
        (PORT d[12] (1058:1058:1058) (1232:1232:1232))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1316:1316:1316))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1405:1405:1405))
        (PORT d[1] (1147:1147:1147) (1344:1344:1344))
        (PORT d[2] (1041:1041:1041) (1214:1214:1214))
        (PORT d[3] (1281:1281:1281) (1492:1492:1492))
        (PORT d[4] (1067:1067:1067) (1236:1236:1236))
        (PORT d[5] (923:923:923) (1086:1086:1086))
        (PORT d[6] (1172:1172:1172) (1375:1375:1375))
        (PORT d[7] (939:939:939) (1106:1106:1106))
        (PORT d[8] (896:896:896) (1049:1049:1049))
        (PORT d[9] (971:971:971) (1146:1146:1146))
        (PORT d[10] (1062:1062:1062) (1255:1255:1255))
        (PORT d[11] (1300:1300:1300) (1515:1515:1515))
        (PORT d[12] (1059:1059:1059) (1232:1232:1232))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (815:815:815) (953:953:953))
        (PORT datac (355:355:355) (410:410:410))
        (PORT datad (1104:1104:1104) (1279:1279:1279))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[7\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (699:699:699))
        (PORT datab (303:303:303) (352:352:352))
        (PORT datac (796:796:796) (936:936:936))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[7\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (890:890:890))
        (PORT datab (470:470:470) (546:546:546))
        (PORT datac (341:341:341) (397:397:397))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (793:793:793))
        (PORT datab (623:623:623) (725:725:725))
        (PORT datac (367:367:367) (412:412:412))
        (PORT datad (92:92:92) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT asdata (524:524:524) (583:583:583))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (663:663:663) (770:770:770))
        (PORT datad (367:367:367) (417:417:417))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[7\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (470:470:470) (549:549:549))
        (PORT datac (644:644:644) (749:749:749))
        (PORT datad (206:206:206) (239:239:239))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (877:877:877) (1012:1012:1012))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1399:1399:1399))
        (PORT d[1] (1264:1264:1264) (1467:1467:1467))
        (PORT d[2] (1357:1357:1357) (1583:1583:1583))
        (PORT d[3] (1287:1287:1287) (1499:1499:1499))
        (PORT d[4] (1061:1061:1061) (1230:1230:1230))
        (PORT d[5] (762:762:762) (900:900:900))
        (PORT d[6] (1093:1093:1093) (1265:1265:1265))
        (PORT d[7] (944:944:944) (1117:1117:1117))
        (PORT d[8] (897:897:897) (1060:1060:1060))
        (PORT d[9] (963:963:963) (1142:1142:1142))
        (PORT d[10] (1072:1072:1072) (1269:1269:1269))
        (PORT d[11] (1062:1062:1062) (1237:1237:1237))
        (PORT d[12] (1340:1340:1340) (1586:1586:1586))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (1139:1139:1139))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a103\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1385:1385:1385))
        (PORT d[1] (1303:1303:1303) (1518:1518:1518))
        (PORT d[2] (1376:1376:1376) (1606:1606:1606))
        (PORT d[3] (1288:1288:1288) (1499:1499:1499))
        (PORT d[4] (1064:1064:1064) (1232:1232:1232))
        (PORT d[5] (763:763:763) (900:900:900))
        (PORT d[6] (1094:1094:1094) (1265:1265:1265))
        (PORT d[7] (945:945:945) (1117:1117:1117))
        (PORT d[8] (898:898:898) (1060:1060:1060))
        (PORT d[9] (964:964:964) (1142:1142:1142))
        (PORT d[10] (1073:1073:1073) (1269:1269:1269))
        (PORT d[11] (1063:1063:1063) (1237:1237:1237))
        (PORT d[12] (1341:1341:1341) (1586:1586:1586))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (856:856:856) (983:983:983))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1398:1398:1398))
        (PORT d[1] (1342:1342:1342) (1539:1539:1539))
        (PORT d[2] (1300:1300:1300) (1516:1516:1516))
        (PORT d[3] (1289:1289:1289) (1507:1507:1507))
        (PORT d[4] (1060:1060:1060) (1230:1230:1230))
        (PORT d[5] (930:930:930) (1093:1093:1093))
        (PORT d[6] (1096:1096:1096) (1275:1275:1275))
        (PORT d[7] (963:963:963) (1124:1124:1124))
        (PORT d[8] (1292:1292:1292) (1503:1503:1503))
        (PORT d[9] (976:976:976) (1150:1150:1150))
        (PORT d[10] (1234:1234:1234) (1448:1448:1448))
        (PORT d[11] (1056:1056:1056) (1230:1230:1230))
        (PORT d[12] (1337:1337:1337) (1577:1577:1577))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1420:1420:1420))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a119\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1398:1398:1398))
        (PORT d[1] (1283:1283:1283) (1488:1488:1488))
        (PORT d[2] (1296:1296:1296) (1517:1517:1517))
        (PORT d[3] (1290:1290:1290) (1507:1507:1507))
        (PORT d[4] (1060:1060:1060) (1227:1227:1227))
        (PORT d[5] (931:931:931) (1093:1093:1093))
        (PORT d[6] (1097:1097:1097) (1275:1275:1275))
        (PORT d[7] (964:964:964) (1124:1124:1124))
        (PORT d[8] (1293:1293:1293) (1503:1503:1503))
        (PORT d[9] (977:977:977) (1150:1150:1150))
        (PORT d[10] (1235:1235:1235) (1448:1448:1448))
        (PORT d[11] (1057:1057:1057) (1230:1230:1230))
        (PORT d[12] (1338:1338:1338) (1577:1577:1577))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (711:711:711) (827:827:827))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1424:1424:1424))
        (PORT d[1] (1339:1339:1339) (1531:1531:1531))
        (PORT d[2] (1356:1356:1356) (1585:1585:1585))
        (PORT d[3] (1117:1117:1117) (1312:1312:1312))
        (PORT d[4] (1058:1058:1058) (1222:1222:1222))
        (PORT d[5] (939:939:939) (1102:1102:1102))
        (PORT d[6] (1173:1173:1173) (1377:1377:1377))
        (PORT d[7] (943:943:943) (1113:1113:1113))
        (PORT d[8] (1080:1080:1080) (1269:1269:1269))
        (PORT d[9] (996:996:996) (1179:1179:1179))
        (PORT d[10] (1198:1198:1198) (1429:1429:1429))
        (PORT d[11] (1020:1020:1020) (1200:1200:1200))
        (PORT d[12] (1195:1195:1195) (1412:1412:1412))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1352:1352:1352))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1605:1605:1605))
        (PORT d[1] (1334:1334:1334) (1531:1531:1531))
        (PORT d[2] (1377:1377:1377) (1613:1613:1613))
        (PORT d[3] (1118:1118:1118) (1312:1312:1312))
        (PORT d[4] (1364:1364:1364) (1605:1605:1605))
        (PORT d[5] (940:940:940) (1102:1102:1102))
        (PORT d[6] (1174:1174:1174) (1377:1377:1377))
        (PORT d[7] (944:944:944) (1113:1113:1113))
        (PORT d[8] (1081:1081:1081) (1269:1269:1269))
        (PORT d[9] (997:997:997) (1179:1179:1179))
        (PORT d[10] (1199:1199:1199) (1429:1429:1429))
        (PORT d[11] (1021:1021:1021) (1200:1200:1200))
        (PORT d[12] (1196:1196:1196) (1412:1412:1412))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (865:865:865) (995:995:995))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1405:1405:1405))
        (PORT d[1] (1336:1336:1336) (1532:1532:1532))
        (PORT d[2] (1272:1272:1272) (1487:1487:1487))
        (PORT d[3] (1113:1113:1113) (1309:1309:1309))
        (PORT d[4] (1096:1096:1096) (1274:1274:1274))
        (PORT d[5] (940:940:940) (1107:1107:1107))
        (PORT d[6] (1173:1173:1173) (1378:1378:1378))
        (PORT d[7] (918:918:918) (1081:1081:1081))
        (PORT d[8] (1089:1089:1089) (1282:1282:1282))
        (PORT d[9] (996:996:996) (1178:1178:1178))
        (PORT d[10] (1245:1245:1245) (1460:1460:1460))
        (PORT d[11] (1175:1175:1175) (1377:1377:1377))
        (PORT d[12] (1179:1179:1179) (1402:1402:1402))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1318:1318:1318))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1282:1282:1282) (1459:1459:1459))
        (PORT d[1] (1348:1348:1348) (1548:1548:1548))
        (PORT d[2] (1250:1250:1250) (1464:1464:1464))
        (PORT d[3] (1114:1114:1114) (1309:1309:1309))
        (PORT d[4] (1087:1087:1087) (1261:1261:1261))
        (PORT d[5] (941:941:941) (1107:1107:1107))
        (PORT d[6] (1174:1174:1174) (1378:1378:1378))
        (PORT d[7] (919:919:919) (1081:1081:1081))
        (PORT d[8] (1090:1090:1090) (1282:1282:1282))
        (PORT d[9] (997:997:997) (1178:1178:1178))
        (PORT d[10] (1246:1246:1246) (1460:1460:1460))
        (PORT d[11] (1176:1176:1176) (1377:1377:1377))
        (PORT d[12] (1180:1180:1180) (1402:1402:1402))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (1006:1006:1006))
        (PORT datab (962:962:962) (1120:1120:1120))
        (PORT datac (997:997:997) (1142:1142:1142))
        (PORT datad (894:894:894) (1014:1014:1014))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (1010:1010:1010))
        (PORT datab (1130:1130:1130) (1297:1297:1297))
        (PORT datac (907:907:907) (1037:1037:1037))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (1187:1187:1187))
        (PORT datac (310:310:310) (352:352:352))
        (PORT datad (728:728:728) (825:825:825))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|lower_reg\|s_data_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT asdata (748:748:748) (826:826:826))
        (PORT ena (1434:1434:1434) (1595:1595:1595))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_r_mux_output\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (309:309:309))
        (PORT datab (496:496:496) (579:579:579))
        (PORT datac (474:474:474) (554:554:554))
        (PORT datad (496:496:496) (574:574:574))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT asdata (474:474:474) (513:513:513))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (537:537:537))
        (PORT datad (593:593:593) (673:673:673))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (469:469:469) (539:539:539))
        (PORT datac (841:841:841) (950:950:950))
        (PORT datad (377:377:377) (442:442:442))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (421:421:421))
        (PORT datac (958:958:958) (1127:1127:1127))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (946:946:946) (1104:1104:1104))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1245:1245:1245) (1435:1435:1435))
        (PORT d[1] (1353:1353:1353) (1590:1590:1590))
        (PORT d[2] (1364:1364:1364) (1592:1592:1592))
        (PORT d[3] (1101:1101:1101) (1293:1293:1293))
        (PORT d[4] (1384:1384:1384) (1629:1629:1629))
        (PORT d[5] (1107:1107:1107) (1292:1292:1292))
        (PORT d[6] (1155:1155:1155) (1357:1357:1357))
        (PORT d[7] (951:951:951) (1122:1122:1122))
        (PORT d[8] (1274:1274:1274) (1495:1495:1495))
        (PORT d[9] (1154:1154:1154) (1355:1355:1355))
        (PORT d[10] (1259:1259:1259) (1496:1496:1496))
        (PORT d[11] (1096:1096:1096) (1284:1284:1284))
        (PORT d[12] (1168:1168:1168) (1384:1384:1384))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1537:1537:1537))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1438:1438:1438))
        (PORT d[1] (1364:1364:1364) (1606:1606:1606))
        (PORT d[2] (1358:1358:1358) (1577:1577:1577))
        (PORT d[3] (1102:1102:1102) (1293:1293:1293))
        (PORT d[4] (1367:1367:1367) (1609:1609:1609))
        (PORT d[5] (1108:1108:1108) (1292:1292:1292))
        (PORT d[6] (1156:1156:1156) (1357:1357:1357))
        (PORT d[7] (952:952:952) (1122:1122:1122))
        (PORT d[8] (1275:1275:1275) (1495:1495:1495))
        (PORT d[9] (1155:1155:1155) (1355:1355:1355))
        (PORT d[10] (1260:1260:1260) (1496:1496:1496))
        (PORT d[11] (1097:1097:1097) (1284:1284:1284))
        (PORT d[12] (1169:1169:1169) (1384:1384:1384))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (553:553:553))
        (PORT datab (1178:1178:1178) (1358:1358:1358))
        (PORT datac (857:857:857) (1018:1018:1018))
        (PORT datad (693:693:693) (806:806:806))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (980:980:980) (1153:1153:1153))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1535:1535:1535) (1796:1796:1796))
        (PORT d[1] (1408:1408:1408) (1674:1674:1674))
        (PORT d[2] (1221:1221:1221) (1416:1416:1416))
        (PORT d[3] (1253:1253:1253) (1473:1473:1473))
        (PORT d[4] (1337:1337:1337) (1557:1557:1557))
        (PORT d[5] (1107:1107:1107) (1287:1287:1287))
        (PORT d[6] (1333:1333:1333) (1559:1559:1559))
        (PORT d[7] (1144:1144:1144) (1342:1342:1342))
        (PORT d[8] (1115:1115:1115) (1315:1315:1315))
        (PORT d[9] (1159:1159:1159) (1359:1359:1359))
        (PORT d[10] (1278:1278:1278) (1500:1500:1500))
        (PORT d[11] (1377:1377:1377) (1604:1604:1604))
        (PORT d[12] (1177:1177:1177) (1397:1397:1397))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1539:1539:1539))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1783:1783:1783))
        (PORT d[1] (1421:1421:1421) (1689:1689:1689))
        (PORT d[2] (1233:1233:1233) (1430:1430:1430))
        (PORT d[3] (1254:1254:1254) (1473:1473:1473))
        (PORT d[4] (1326:1326:1326) (1541:1541:1541))
        (PORT d[5] (1108:1108:1108) (1287:1287:1287))
        (PORT d[6] (1334:1334:1334) (1559:1559:1559))
        (PORT d[7] (1145:1145:1145) (1342:1342:1342))
        (PORT d[8] (1116:1116:1116) (1315:1315:1315))
        (PORT d[9] (1160:1160:1160) (1359:1359:1359))
        (PORT d[10] (1279:1279:1279) (1500:1500:1500))
        (PORT d[11] (1378:1378:1378) (1604:1604:1604))
        (PORT d[12] (1178:1178:1178) (1397:1397:1397))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (843:843:843))
        (PORT datab (1179:1179:1179) (1359:1359:1359))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1041:1041:1041) (1202:1202:1202))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (711:711:711))
        (PORT datab (958:958:958) (1129:1129:1129))
        (PORT datac (172:172:172) (202:202:202))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[5\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (1113:1113:1113))
        (PORT datab (584:584:584) (670:670:670))
        (PORT datac (475:475:475) (548:548:548))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1175:1175:1175))
        (PORT datab (828:828:828) (982:982:982))
        (PORT datac (341:341:341) (401:401:401))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1433:1433:1433))
        (PORT asdata (744:744:744) (834:834:834))
        (PORT ena (1105:1105:1105) (1220:1220:1220))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1410:1410:1410))
        (PORT asdata (826:826:826) (927:927:927))
        (PORT ena (1114:1114:1114) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[10\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (607:607:607) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1435:1435:1435))
        (PORT asdata (827:827:827) (928:928:928))
        (PORT ena (755:755:755) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[5\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (530:530:530))
        (PORT datab (650:650:650) (760:760:760))
        (PORT datad (491:491:491) (580:580:580))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[5\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (614:614:614))
        (PORT datab (312:312:312) (376:376:376))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1426:1426:1426))
        (PORT asdata (630:630:630) (697:697:697))
        (PORT ena (866:866:866) (937:937:937))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[15\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1410:1410:1410))
        (PORT asdata (496:496:496) (556:556:556))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (333:333:333) (401:401:401))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1405:1405:1405))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (751:751:751) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[3\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1429:1429:1429))
        (PORT asdata (669:669:669) (751:751:751))
        (PORT ena (431:431:431) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[5\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (517:517:517))
        (PORT datab (591:591:591) (685:685:685))
        (PORT datad (489:489:489) (571:571:571))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[5\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (441:441:441))
        (PORT datab (860:860:860) (989:989:989))
        (PORT datac (202:202:202) (258:258:258))
        (PORT datad (441:441:441) (507:507:507))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[12\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT asdata (494:494:494) (545:545:545))
        (PORT ena (762:762:762) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[8\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1436:1436:1436))
        (PORT asdata (496:496:496) (556:556:556))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[0\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1431:1431:1431))
        (PORT asdata (493:493:493) (545:545:545))
        (PORT ena (1029:1029:1029) (1106:1106:1106))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[5\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (521:521:521))
        (PORT datab (211:211:211) (266:266:266))
        (PORT datad (511:511:511) (599:599:599))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[5\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (556:556:556))
        (PORT datab (530:530:530) (625:625:625))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (PORT asdata (649:649:649) (720:720:720))
        (PORT ena (800:800:800) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[5\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (398:398:398))
        (PORT datab (437:437:437) (533:533:533))
        (PORT datad (502:502:502) (583:583:583))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1429:1429:1429))
        (PORT asdata (652:652:652) (724:724:724))
        (PORT ena (875:875:875) (949:949:949))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[5\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (370:370:370))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (506:506:506) (588:588:588))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[5\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (731:731:731))
        (PORT datab (447:447:447) (523:523:523))
        (PORT datac (275:275:275) (320:320:320))
        (PORT datad (317:317:317) (367:367:367))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[5\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (732:732:732))
        (PORT datab (402:402:402) (460:460:460))
        (PORT datac (174:174:174) (209:209:209))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[5\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (253:253:253))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datac (108:108:108) (133:133:133))
        (PORT datad (577:577:577) (650:650:650))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (252:252:252))
        (PORT datab (826:826:826) (979:979:979))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (112:112:112) (133:133:133))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux11\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (120:120:120) (150:150:150))
        (PORT datac (183:183:183) (217:217:217))
        (PORT datad (483:483:483) (572:572:572))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (120:120:120) (150:150:150))
        (PORT datac (182:182:182) (217:217:217))
        (PORT datad (383:383:383) (453:453:453))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (599:599:599))
        (PORT datab (338:338:338) (400:400:400))
        (PORT datac (482:482:482) (566:566:566))
        (PORT datad (345:345:345) (400:400:400))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux11\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (549:549:549))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (158:158:158))
        (PORT datab (595:595:595) (684:684:684))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1119:1119:1119) (1269:1269:1269))
        (PORT sload (872:872:872) (976:976:976))
        (PORT ena (793:793:793) (860:860:860))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[5\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1201:1201:1201))
        (PORT datab (827:827:827) (980:980:980))
        (PORT datac (126:126:126) (172:172:172))
        (PORT datad (477:477:477) (562:562:562))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1200:1200:1200))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (183:183:183) (216:216:216))
        (PORT datad (478:478:478) (564:564:564))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (960:960:960) (1112:1112:1112))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1532:1532:1532))
        (PORT d[1] (1188:1188:1188) (1425:1425:1425))
        (PORT d[2] (1203:1203:1203) (1388:1388:1388))
        (PORT d[3] (1151:1151:1151) (1358:1358:1358))
        (PORT d[4] (1044:1044:1044) (1214:1214:1214))
        (PORT d[5] (956:956:956) (1114:1114:1114))
        (PORT d[6] (1010:1010:1010) (1175:1175:1175))
        (PORT d[7] (948:948:948) (1084:1084:1084))
        (PORT d[8] (956:956:956) (1096:1096:1096))
        (PORT d[9] (964:964:964) (1142:1142:1142))
        (PORT d[10] (937:937:937) (1115:1115:1115))
        (PORT d[11] (1278:1278:1278) (1488:1488:1488))
        (PORT d[12] (756:756:756) (902:902:902))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a117\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1000:1000:1000) (1094:1094:1094))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a117\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1325:1325:1325))
        (PORT d[1] (1179:1179:1179) (1412:1412:1412))
        (PORT d[2] (1193:1193:1193) (1373:1373:1373))
        (PORT d[3] (1152:1152:1152) (1358:1358:1358))
        (PORT d[4] (1045:1045:1045) (1214:1214:1214))
        (PORT d[5] (957:957:957) (1114:1114:1114))
        (PORT d[6] (1011:1011:1011) (1175:1175:1175))
        (PORT d[7] (949:949:949) (1084:1084:1084))
        (PORT d[8] (957:957:957) (1096:1096:1096))
        (PORT d[9] (965:965:965) (1142:1142:1142))
        (PORT d[10] (938:938:938) (1115:1115:1115))
        (PORT d[11] (1279:1279:1279) (1488:1488:1488))
        (PORT d[12] (757:757:757) (902:902:902))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (936:936:936) (1081:1081:1081))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1310:1310:1310))
        (PORT d[1] (1202:1202:1202) (1368:1368:1368))
        (PORT d[2] (1104:1104:1104) (1287:1287:1287))
        (PORT d[3] (1110:1110:1110) (1312:1312:1312))
        (PORT d[4] (944:944:944) (1111:1111:1111))
        (PORT d[5] (935:935:935) (1092:1092:1092))
        (PORT d[6] (859:859:859) (1005:1005:1005))
        (PORT d[7] (753:753:753) (874:874:874))
        (PORT d[8] (1245:1245:1245) (1434:1434:1434))
        (PORT d[9] (1068:1068:1068) (1255:1255:1255))
        (PORT d[10] (1095:1095:1095) (1277:1277:1277))
        (PORT d[11] (1128:1128:1128) (1326:1326:1326))
        (PORT d[12] (923:923:923) (1089:1089:1089))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (946:946:946) (1032:1032:1032))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a101\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1359:1359:1359))
        (PORT d[1] (1214:1214:1214) (1383:1383:1383))
        (PORT d[2] (1105:1105:1105) (1287:1287:1287))
        (PORT d[3] (1111:1111:1111) (1312:1312:1312))
        (PORT d[4] (957:957:957) (1118:1118:1118))
        (PORT d[5] (936:936:936) (1092:1092:1092))
        (PORT d[6] (860:860:860) (1005:1005:1005))
        (PORT d[7] (754:754:754) (874:874:874))
        (PORT d[8] (1246:1246:1246) (1434:1434:1434))
        (PORT d[9] (1069:1069:1069) (1255:1255:1255))
        (PORT d[10] (1096:1096:1096) (1277:1277:1277))
        (PORT d[11] (1129:1129:1129) (1326:1326:1326))
        (PORT d[12] (924:924:924) (1089:1089:1089))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (761:761:761) (860:860:860))
        (PORT datac (861:861:861) (1022:1022:1022))
        (PORT datad (655:655:655) (745:745:745))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (959:959:959) (1131:1131:1131))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|lower_reg\|s_data_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT asdata (888:888:888) (987:987:987))
        (PORT ena (1434:1434:1434) (1595:1595:1595))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_r_mux_output\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (825:825:825))
        (PORT datab (160:160:160) (212:212:212))
        (PORT datac (362:362:362) (436:436:436))
        (PORT datad (484:484:484) (555:555:555))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (778:778:778))
        (PORT datac (622:622:622) (729:729:729))
        (PORT datad (338:338:338) (381:381:381))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_b_mux_output\[13\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (569:569:569))
        (PORT datab (489:489:489) (571:571:571))
        (PORT datac (753:753:753) (875:875:875))
        (PORT datad (285:285:285) (324:324:324))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (592:592:592))
        (PORT datac (121:121:121) (144:144:144))
        (PORT datad (789:789:789) (912:912:912))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (587:587:587))
        (PORT datab (755:755:755) (876:876:876))
        (PORT datac (455:455:455) (529:529:529))
        (PORT datad (314:314:314) (364:364:364))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (517:517:517) (601:601:601))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[13\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (351:351:351))
        (PORT datab (495:495:495) (573:573:573))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (936:936:936) (1057:1057:1057))
        (PORT sload (912:912:912) (1016:1016:1016))
        (PORT ena (626:626:626) (671:671:671))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (467:467:467) (531:531:531))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (830:830:830) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1410:1410:1410))
        (PORT asdata (669:669:669) (742:742:742))
        (PORT ena (1114:1114:1114) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[2\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1397:1397:1397))
        (PORT asdata (536:536:536) (586:586:586))
        (PORT ena (1132:1132:1132) (1244:1244:1244))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[13\]\~135\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (265:265:265))
        (PORT datab (479:479:479) (560:560:560))
        (PORT datad (664:664:664) (763:763:763))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[13\]\~136\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (609:609:609))
        (PORT datab (833:833:833) (961:961:961))
        (PORT datad (294:294:294) (339:339:339))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[15\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1410:1410:1410))
        (PORT asdata (673:673:673) (746:746:746))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1405:1405:1405))
        (PORT asdata (670:670:670) (734:734:734))
        (PORT ena (751:751:751) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[13\]\~142\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (557:557:557))
        (PORT datab (494:494:494) (586:586:586))
        (PORT datad (622:622:622) (717:717:717))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[13\]\~143\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (1115:1115:1115))
        (PORT datab (410:410:410) (491:491:491))
        (PORT datad (275:275:275) (310:310:310))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (611:611:611) (690:690:690))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1431:1431:1431))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (420:420:420) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[12\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT asdata (691:691:691) (771:771:771))
        (PORT ena (762:762:762) (839:839:839))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[13\]\~140\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (782:782:782) (917:917:917))
        (PORT datad (511:511:511) (598:598:598))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (PORT asdata (651:651:651) (712:712:712))
        (PORT ena (1209:1209:1209) (1336:1336:1336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1388:1388:1388))
        (PORT asdata (549:549:549) (610:610:610))
        (PORT ena (1002:1002:1002) (1096:1096:1096))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[13\]\~137\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (602:602:602))
        (PORT datab (501:501:501) (600:600:600))
        (PORT datad (609:609:609) (698:698:698))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[13\]\~138\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datab (662:662:662) (763:763:763))
        (PORT datad (330:330:330) (385:385:385))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[13\]\~141\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (380:380:380))
        (PORT datab (202:202:202) (246:246:246))
        (PORT datac (338:338:338) (401:401:401))
        (PORT datad (437:437:437) (496:496:496))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[13\]\~144\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (379:379:379))
        (PORT datab (173:173:173) (211:211:211))
        (PORT datac (327:327:327) (376:376:376))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[13\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (570:570:570))
        (PORT datab (339:339:339) (405:405:405))
        (PORT datac (756:756:756) (863:863:863))
        (PORT datad (98:98:98) (120:120:120))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (350:350:350))
        (PORT datab (769:769:769) (882:882:882))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (349:349:349))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add3\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (181:181:181) (215:215:215))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add3\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (183:183:183) (215:215:215))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add3\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (219:219:219))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add3\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (234:234:234))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add3\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (216:216:216))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add3\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (350:350:350))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add3\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (182:182:182) (217:217:217))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add3\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (189:189:189) (226:226:226))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add3\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (234:234:234))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Add3\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (186:186:186))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datab (283:283:283) (324:324:324))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (268:268:268) (304:304:304))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (231:231:231))
        (PORT datab (283:283:283) (326:326:326))
        (PORT datac (266:266:266) (301:301:301))
        (PORT datad (168:168:168) (196:196:196))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (212:212:212))
        (PORT datab (170:170:170) (207:207:207))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (324:324:324))
        (PORT datab (170:170:170) (207:207:207))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (169:169:169) (199:199:199))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (330:330:330))
        (PORT datab (187:187:187) (224:224:224))
        (PORT datac (272:272:272) (308:308:308))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_pc_wr_en\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (836:836:836))
        (PORT datab (490:490:490) (575:575:575))
        (PORT datac (433:433:433) (493:493:493))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (962:962:962) (1095:1095:1095))
        (PORT sload (952:952:952) (1079:1079:1079))
        (PORT ena (736:736:736) (792:792:792))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1400:1400:1400))
        (PORT asdata (552:552:552) (613:613:613))
        (PORT ena (950:950:950) (1055:1055:1055))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (358:358:358) (410:410:410))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (830:830:830) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[6\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (548:548:548) (661:661:661))
        (PORT datad (658:658:658) (763:763:763))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (357:357:357) (411:411:411))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1400:1400:1400))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (789:789:789) (849:849:849))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[15\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1399:1399:1399))
        (PORT asdata (659:659:659) (723:723:723))
        (PORT ena (831:831:831) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (387:387:387) (450:450:450))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1209:1209:1209) (1336:1336:1336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[12\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1424:1424:1424))
        (PORT asdata (660:660:660) (723:723:723))
        (PORT ena (1037:1037:1037) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[6\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (531:531:531))
        (PORT datab (472:472:472) (555:555:555))
        (PORT datad (612:612:612) (705:705:705))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[6\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (582:582:582))
        (PORT datab (656:656:656) (768:768:768))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1388:1388:1388))
        (PORT asdata (558:558:558) (625:625:625))
        (PORT ena (1002:1002:1002) (1096:1096:1096))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[0\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1420:1420:1420))
        (PORT asdata (649:649:649) (713:713:713))
        (PORT ena (655:655:655) (714:714:714))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[6\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (580:580:580))
        (PORT datab (425:425:425) (519:519:519))
        (PORT datad (384:384:384) (458:458:458))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[6\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (559:559:559))
        (PORT datab (625:625:625) (727:727:727))
        (PORT datad (280:280:280) (322:322:322))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1427:1427:1427))
        (PORT asdata (529:529:529) (584:584:584))
        (PORT ena (1010:1010:1010) (1104:1104:1104))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1413:1413:1413))
        (PORT asdata (556:556:556) (623:623:623))
        (PORT ena (1031:1031:1031) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[8\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1416:1416:1416))
        (PORT asdata (638:638:638) (701:701:701))
        (PORT ena (1228:1228:1228) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[6\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (261:261:261))
        (PORT datab (527:527:527) (627:627:627))
        (PORT datad (506:506:506) (600:600:600))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[6\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (738:738:738))
        (PORT datab (476:476:476) (565:565:565))
        (PORT datad (172:172:172) (204:204:204))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[6\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (385:385:385))
        (PORT datab (337:337:337) (392:392:392))
        (PORT datac (324:324:324) (371:371:371))
        (PORT datad (323:323:323) (375:375:375))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[6\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (383:383:383))
        (PORT datab (342:342:342) (405:405:405))
        (PORT datac (445:445:445) (513:513:513))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[6\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (585:585:585))
        (PORT datab (145:145:145) (195:195:195))
        (PORT datac (460:460:460) (521:521:521))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (585:585:585))
        (PORT datab (689:689:689) (819:819:819))
        (PORT datac (129:129:129) (156:156:156))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux10\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (1035:1035:1035))
        (PORT datab (509:509:509) (596:596:596))
        (PORT datac (309:309:309) (362:362:362))
        (PORT datad (456:456:456) (513:513:513))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux10\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (1036:1036:1036))
        (PORT datab (657:657:657) (758:758:758))
        (PORT datac (196:196:196) (234:234:234))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux10\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (835:835:835) (980:980:980))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (508:508:508))
        (PORT datab (688:688:688) (818:818:818))
        (PORT datac (873:873:873) (989:989:989))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (357:357:357) (410:410:410))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1374:1374:1374))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (781:781:781))
        (PORT datab (481:481:481) (567:567:567))
        (PORT datad (181:181:181) (211:211:211))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[6\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (822:822:822))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (473:473:473) (551:551:551))
        (PORT datad (424:424:424) (476:476:476))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (935:935:935) (1096:1096:1096))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1178:1178:1178))
        (PORT d[1] (1007:1007:1007) (1198:1198:1198))
        (PORT d[2] (1173:1173:1173) (1342:1342:1342))
        (PORT d[3] (1053:1053:1053) (1213:1213:1213))
        (PORT d[4] (1261:1261:1261) (1499:1499:1499))
        (PORT d[5] (1093:1093:1093) (1272:1272:1272))
        (PORT d[6] (1263:1263:1263) (1455:1455:1455))
        (PORT d[7] (1034:1034:1034) (1223:1223:1223))
        (PORT d[8] (1232:1232:1232) (1464:1464:1464))
        (PORT d[9] (970:970:970) (1138:1138:1138))
        (PORT d[10] (1370:1370:1370) (1619:1619:1619))
        (PORT d[11] (1064:1064:1064) (1221:1221:1221))
        (PORT d[12] (1125:1125:1125) (1327:1327:1327))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1593:1593:1593))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (994:994:994) (1178:1178:1178))
        (PORT d[1] (1169:1169:1169) (1388:1388:1388))
        (PORT d[2] (1176:1176:1176) (1386:1386:1386))
        (PORT d[3] (1054:1054:1054) (1213:1213:1213))
        (PORT d[4] (1262:1262:1262) (1499:1499:1499))
        (PORT d[5] (1094:1094:1094) (1272:1272:1272))
        (PORT d[6] (1264:1264:1264) (1455:1455:1455))
        (PORT d[7] (1035:1035:1035) (1223:1223:1223))
        (PORT d[8] (1233:1233:1233) (1464:1464:1464))
        (PORT d[9] (971:971:971) (1138:1138:1138))
        (PORT d[10] (1371:1371:1371) (1619:1619:1619))
        (PORT d[11] (1065:1065:1065) (1221:1221:1221))
        (PORT d[12] (1126:1126:1126) (1327:1327:1327))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (753:753:753) (884:884:884))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (791:791:791) (939:939:939))
        (PORT d[1] (782:782:782) (936:936:936))
        (PORT d[2] (1065:1065:1065) (1244:1244:1244))
        (PORT d[3] (1162:1162:1162) (1331:1331:1331))
        (PORT d[4] (1014:1014:1014) (1196:1196:1196))
        (PORT d[5] (878:878:878) (1016:1016:1016))
        (PORT d[6] (934:934:934) (1092:1092:1092))
        (PORT d[7] (1021:1021:1021) (1210:1210:1210))
        (PORT d[8] (949:949:949) (1117:1117:1117))
        (PORT d[9] (771:771:771) (907:907:907))
        (PORT d[10] (912:912:912) (1076:1076:1076))
        (PORT d[11] (890:890:890) (1027:1027:1027))
        (PORT d[12] (912:912:912) (1081:1081:1081))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (887:887:887) (970:970:970))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (947:947:947) (1113:1113:1113))
        (PORT d[1] (787:787:787) (932:932:932))
        (PORT d[2] (1045:1045:1045) (1216:1216:1216))
        (PORT d[3] (1163:1163:1163) (1331:1331:1331))
        (PORT d[4] (1005:1005:1005) (1182:1182:1182))
        (PORT d[5] (879:879:879) (1016:1016:1016))
        (PORT d[6] (935:935:935) (1092:1092:1092))
        (PORT d[7] (1022:1022:1022) (1210:1210:1210))
        (PORT d[8] (950:950:950) (1117:1117:1117))
        (PORT d[9] (772:772:772) (907:907:907))
        (PORT d[10] (913:913:913) (1076:1076:1076))
        (PORT d[11] (891:891:891) (1027:1027:1027))
        (PORT d[12] (913:913:913) (1081:1081:1081))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (926:926:926))
        (PORT datab (906:906:906) (1053:1053:1053))
        (PORT datac (877:877:877) (1023:1023:1023))
        (PORT datad (810:810:810) (927:927:927))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1292:1292:1292))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1364:1364:1364))
        (PORT d[1] (1163:1163:1163) (1374:1374:1374))
        (PORT d[2] (1230:1230:1230) (1415:1415:1415))
        (PORT d[3] (1388:1388:1388) (1646:1646:1646))
        (PORT d[4] (1166:1166:1166) (1391:1391:1391))
        (PORT d[5] (1269:1269:1269) (1469:1469:1469))
        (PORT d[6] (1437:1437:1437) (1661:1661:1661))
        (PORT d[7] (1379:1379:1379) (1620:1620:1620))
        (PORT d[8] (1113:1113:1113) (1311:1311:1311))
        (PORT d[9] (1154:1154:1154) (1357:1357:1357))
        (PORT d[10] (1130:1130:1130) (1331:1331:1331))
        (PORT d[11] (1112:1112:1112) (1295:1295:1295))
        (PORT d[12] (1270:1270:1270) (1484:1484:1484))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1413:1413:1413))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a118\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1350:1350:1350))
        (PORT d[1] (1173:1173:1173) (1382:1382:1382))
        (PORT d[2] (1241:1241:1241) (1429:1429:1429))
        (PORT d[3] (1389:1389:1389) (1646:1646:1646))
        (PORT d[4] (1177:1177:1177) (1405:1405:1405))
        (PORT d[5] (1270:1270:1270) (1469:1469:1469))
        (PORT d[6] (1438:1438:1438) (1661:1661:1661))
        (PORT d[7] (1380:1380:1380) (1620:1620:1620))
        (PORT d[8] (1114:1114:1114) (1311:1311:1311))
        (PORT d[9] (1155:1155:1155) (1357:1357:1357))
        (PORT d[10] (1131:1131:1131) (1331:1331:1331))
        (PORT d[11] (1113:1113:1113) (1295:1295:1295))
        (PORT d[12] (1271:1271:1271) (1484:1484:1484))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1326:1326:1326))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1430:1430:1430))
        (PORT d[1] (1018:1018:1018) (1213:1213:1213))
        (PORT d[2] (1377:1377:1377) (1585:1585:1585))
        (PORT d[3] (1395:1395:1395) (1656:1656:1656))
        (PORT d[4] (1198:1198:1198) (1406:1406:1406))
        (PORT d[5] (1272:1272:1272) (1467:1467:1467))
        (PORT d[6] (1299:1299:1299) (1506:1506:1506))
        (PORT d[7] (1220:1220:1220) (1444:1444:1444))
        (PORT d[8] (1009:1009:1009) (1194:1194:1194))
        (PORT d[9] (1166:1166:1166) (1370:1370:1370))
        (PORT d[10] (1124:1124:1124) (1325:1325:1325))
        (PORT d[11] (1369:1369:1369) (1581:1581:1581))
        (PORT d[12] (1261:1261:1261) (1473:1473:1473))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1213:1213:1213))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a102\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1432:1432:1432))
        (PORT d[1] (1139:1139:1139) (1340:1340:1340))
        (PORT d[2] (1389:1389:1389) (1600:1600:1600))
        (PORT d[3] (1396:1396:1396) (1656:1656:1656))
        (PORT d[4] (1211:1211:1211) (1422:1422:1422))
        (PORT d[5] (1273:1273:1273) (1467:1467:1467))
        (PORT d[6] (1300:1300:1300) (1506:1506:1506))
        (PORT d[7] (1221:1221:1221) (1444:1444:1444))
        (PORT d[8] (1010:1010:1010) (1194:1194:1194))
        (PORT d[9] (1167:1167:1167) (1370:1370:1370))
        (PORT d[10] (1125:1125:1125) (1325:1325:1325))
        (PORT d[11] (1370:1370:1370) (1581:1581:1581))
        (PORT d[12] (1262:1262:1262) (1473:1473:1473))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (927:927:927))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (912:912:912) (1073:1073:1073))
        (PORT datad (1056:1056:1056) (1224:1224:1224))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (579:579:579))
        (PORT datab (426:426:426) (494:494:494))
        (PORT datad (414:414:414) (507:507:507))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|lower_reg\|s_data_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT asdata (448:448:448) (489:489:489))
        (PORT ena (1434:1434:1434) (1595:1595:1595))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_rd_mux_a_output\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (311:311:311))
        (PORT datab (136:136:136) (167:167:167))
        (PORT datad (115:115:115) (138:138:138))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[15\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1410:1410:1410))
        (PORT asdata (662:662:662) (732:732:732))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1407:1407:1407))
        (PORT asdata (699:699:699) (789:789:789))
        (PORT ena (513:513:513) (558:558:558))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[3\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1429:1429:1429))
        (PORT asdata (698:698:698) (788:788:788))
        (PORT ena (431:431:431) (447:447:447))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[15\]\~162\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (597:597:597))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (402:402:402) (488:488:488))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[15\]\~163\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (412:412:412))
        (PORT datab (404:404:404) (494:494:494))
        (PORT datad (346:346:346) (405:405:405))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (569:569:569) (667:667:667))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1209:1209:1209) (1336:1336:1336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1388:1388:1388))
        (PORT asdata (697:697:697) (775:775:775))
        (PORT ena (1002:1002:1002) (1096:1096:1096))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[15\]\~155\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (903:903:903))
        (PORT datab (502:502:502) (600:600:600))
        (PORT datad (609:609:609) (698:698:698))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[15\]\~156\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (320:320:320) (385:385:385))
        (PORT datac (429:429:429) (485:485:485))
        (PORT datad (802:802:802) (927:927:927))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[12\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT asdata (560:560:560) (622:622:622))
        (PORT ena (762:762:762) (837:837:837))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[8\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1436:1436:1436))
        (PORT asdata (660:660:660) (730:730:730))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[15\]\~160\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (509:509:509))
        (PORT datab (495:495:495) (580:580:580))
        (PORT datad (475:475:475) (559:559:559))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1410:1410:1410))
        (PORT asdata (505:505:505) (560:560:560))
        (PORT ena (1114:1114:1114) (1222:1222:1222))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[6\]\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT asdata (520:520:520) (578:578:578))
        (PORT ena (830:830:830) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[15\]\~157\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (383:383:383))
        (PORT datab (495:495:495) (590:590:590))
        (PORT datad (586:586:586) (667:667:667))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[15\]\~158\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (402:402:402))
        (PORT datab (600:600:600) (697:697:697))
        (PORT datad (525:525:525) (593:593:593))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[15\]\~161\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (601:601:601))
        (PORT datab (525:525:525) (623:623:623))
        (PORT datac (529:529:529) (614:614:614))
        (PORT datad (604:604:604) (698:698:698))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[15\]\~164\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (978:978:978))
        (PORT datab (748:748:748) (860:860:860))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[15\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (563:563:563))
        (PORT datab (774:774:774) (883:883:883))
        (PORT datac (108:108:108) (132:132:132))
        (PORT datad (544:544:544) (633:633:633))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (640:640:640))
        (PORT datab (132:132:132) (162:162:162))
        (PORT datac (756:756:756) (863:863:863))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_b_mux_output\[11\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (564:564:564))
        (PORT datab (161:161:161) (216:216:216))
        (PORT datac (474:474:474) (546:546:546))
        (PORT datad (117:117:117) (140:140:140))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[9\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (541:541:541))
        (PORT datab (132:132:132) (166:166:166))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (404:404:404) (464:464:464))
        (PORT sload (764:764:764) (860:860:860))
        (PORT ena (816:816:816) (888:888:888))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[9\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (553:553:553))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (98:98:98) (124:124:124))
        (PORT datad (353:353:353) (409:409:409))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (312:312:312))
        (PORT datab (473:473:473) (550:550:550))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (119:119:119) (144:144:144))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (425:425:425))
        (PORT datab (352:352:352) (412:412:412))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|LessThan0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (447:447:447))
        (PORT datab (374:374:374) (438:438:438))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|LessThan0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (437:437:437))
        (PORT datab (364:364:364) (434:434:434))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|LessThan0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (673:673:673))
        (PORT datab (372:372:372) (444:444:444))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|LessThan0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (555:555:555))
        (PORT datab (182:182:182) (225:225:225))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|LessThan0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (448:448:448))
        (PORT datab (483:483:483) (559:559:559))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|LessThan0\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (491:491:491))
        (PORT datab (308:308:308) (351:351:351))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|LessThan0\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (565:565:565))
        (PORT datab (472:472:472) (545:545:545))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|LessThan0\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (571:571:571))
        (PORT datab (299:299:299) (353:353:353))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|LessThan0\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (465:465:465))
        (PORT datab (376:376:376) (441:441:441))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|LessThan0\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (551:551:551))
        (PORT datab (201:201:201) (244:244:244))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|LessThan0\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (640:640:640))
        (PORT datab (474:474:474) (542:542:542))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|LessThan0\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (838:838:838))
        (PORT datab (390:390:390) (455:455:455))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|LessThan0\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (372:372:372))
        (PORT datab (448:448:448) (511:511:511))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|LessThan0\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (430:430:430))
        (PORT datab (214:214:214) (257:257:257))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|LessThan0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (369:369:369) (432:432:432))
        (PORT datad (368:368:368) (437:437:437))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (165:165:165))
        (PORT datab (798:798:798) (926:926:926))
        (PORT datac (366:366:366) (432:432:432))
        (PORT datad (348:348:348) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1213:1213:1213))
        (PORT datab (903:903:903) (1041:1041:1041))
        (PORT datac (340:340:340) (400:400:400))
        (PORT datad (348:348:348) (406:406:406))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux12\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (168:168:168))
        (PORT datab (361:361:361) (434:434:434))
        (PORT datac (716:716:716) (814:814:814))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux12\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1160:1160:1160) (1343:1343:1343))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (1137:1137:1137))
        (PORT datab (937:937:937) (1089:1089:1089))
        (PORT datac (454:454:454) (528:528:528))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1406:1406:1406))
        (PORT asdata (647:647:647) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (371:371:371))
        (PORT datac (475:475:475) (565:565:565))
        (PORT datad (469:469:469) (528:528:528))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (1022:1022:1022))
        (PORT datab (937:937:937) (1088:1088:1088))
        (PORT datac (931:931:931) (1068:1068:1068))
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (1023:1023:1023))
        (PORT datab (141:141:141) (173:173:173))
        (PORT datac (933:933:933) (1071:1071:1071))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (686:686:686) (811:811:811))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (634:634:634) (726:726:726))
        (PORT d[1] (509:509:509) (584:584:584))
        (PORT d[2] (636:636:636) (725:725:725))
        (PORT d[3] (767:767:767) (870:870:870))
        (PORT d[4] (758:758:758) (853:853:853))
        (PORT d[5] (726:726:726) (837:837:837))
        (PORT d[6] (722:722:722) (824:824:824))
        (PORT d[7] (822:822:822) (980:980:980))
        (PORT d[8] (791:791:791) (896:896:896))
        (PORT d[9] (701:701:701) (794:794:794))
        (PORT d[10] (707:707:707) (830:830:830))
        (PORT d[11] (717:717:717) (831:831:831))
        (PORT d[12] (759:759:759) (861:861:861))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (891:891:891) (951:951:951))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (715:715:715) (816:816:816))
        (PORT d[1] (504:504:504) (575:575:575))
        (PORT d[2] (788:788:788) (896:896:896))
        (PORT d[3] (768:768:768) (870:870:870))
        (PORT d[4] (759:759:759) (853:853:853))
        (PORT d[5] (727:727:727) (837:837:837))
        (PORT d[6] (723:723:723) (824:824:824))
        (PORT d[7] (823:823:823) (980:980:980))
        (PORT d[8] (792:792:792) (896:896:896))
        (PORT d[9] (702:702:702) (794:794:794))
        (PORT d[10] (708:708:708) (830:830:830))
        (PORT d[11] (718:718:718) (831:831:831))
        (PORT d[12] (760:760:760) (861:861:861))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (942:942:942) (1102:1102:1102))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (989:989:989) (1177:1177:1177))
        (PORT d[1] (997:997:997) (1185:1185:1185))
        (PORT d[2] (1147:1147:1147) (1313:1313:1313))
        (PORT d[3] (1034:1034:1034) (1191:1191:1191))
        (PORT d[4] (1423:1423:1423) (1686:1686:1686))
        (PORT d[5] (1058:1058:1058) (1233:1233:1233))
        (PORT d[6] (1256:1256:1256) (1447:1447:1447))
        (PORT d[7] (1217:1217:1217) (1436:1436:1436))
        (PORT d[8] (1011:1011:1011) (1194:1194:1194))
        (PORT d[9] (951:951:951) (1118:1118:1118))
        (PORT d[10] (1134:1134:1134) (1336:1336:1336))
        (PORT d[11] (903:903:903) (1050:1050:1050))
        (PORT d[12] (1094:1094:1094) (1289:1289:1289))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1331:1331:1331))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (989:989:989) (1174:1174:1174))
        (PORT d[1] (1175:1175:1175) (1394:1394:1394))
        (PORT d[2] (1310:1310:1310) (1498:1498:1498))
        (PORT d[3] (1035:1035:1035) (1191:1191:1191))
        (PORT d[4] (1261:1261:1261) (1500:1500:1500))
        (PORT d[5] (1059:1059:1059) (1233:1233:1233))
        (PORT d[6] (1257:1257:1257) (1447:1447:1447))
        (PORT d[7] (1218:1218:1218) (1436:1436:1436))
        (PORT d[8] (1012:1012:1012) (1194:1194:1194))
        (PORT d[9] (952:952:952) (1118:1118:1118))
        (PORT d[10] (1135:1135:1135) (1336:1336:1336))
        (PORT d[11] (904:904:904) (1050:1050:1050))
        (PORT d[12] (1095:1095:1095) (1289:1289:1289))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (927:927:927))
        (PORT datab (905:905:905) (1051:1051:1051))
        (PORT datac (498:498:498) (564:564:564))
        (PORT datad (876:876:876) (1018:1018:1018))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1052:1052:1052) (1222:1222:1222))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (704:704:704) (801:801:801))
        (PORT d[1] (665:665:665) (764:764:764))
        (PORT d[2] (615:615:615) (696:696:696))
        (PORT d[3] (790:790:790) (899:899:899))
        (PORT d[4] (630:630:630) (710:710:710))
        (PORT d[5] (735:735:735) (853:853:853))
        (PORT d[6] (736:736:736) (845:845:845))
        (PORT d[7] (1016:1016:1016) (1208:1208:1208))
        (PORT d[8] (622:622:622) (704:704:704))
        (PORT d[9] (708:708:708) (801:801:801))
        (PORT d[10] (721:721:721) (852:852:852))
        (PORT d[11] (685:685:685) (779:779:779))
        (PORT d[12] (783:783:783) (889:889:889))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (736:736:736) (764:764:764))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (705:705:705) (801:801:801))
        (PORT d[1] (643:643:643) (735:735:735))
        (PORT d[2] (768:768:768) (867:867:867))
        (PORT d[3] (791:791:791) (899:899:899))
        (PORT d[4] (632:632:632) (712:712:712))
        (PORT d[5] (736:736:736) (853:853:853))
        (PORT d[6] (737:737:737) (845:845:845))
        (PORT d[7] (1017:1017:1017) (1208:1208:1208))
        (PORT d[8] (623:623:623) (704:704:704))
        (PORT d[9] (709:709:709) (801:801:801))
        (PORT d[10] (722:722:722) (852:852:852))
        (PORT d[11] (686:686:686) (779:779:779))
        (PORT d[12] (784:784:784) (889:889:889))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (1061:1061:1061))
        (PORT datab (905:905:905) (1052:1052:1052))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (500:500:500) (569:569:569))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (877:877:877) (1024:1024:1024))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (672:672:672) (762:762:762))
        (PORT d[1] (674:674:674) (774:774:774))
        (PORT d[2] (612:612:612) (695:695:695))
        (PORT d[3] (765:765:765) (869:869:869))
        (PORT d[4] (886:886:886) (992:992:992))
        (PORT d[5] (515:515:515) (582:582:582))
        (PORT d[6] (724:724:724) (833:833:833))
        (PORT d[7] (824:824:824) (983:983:983))
        (PORT d[8] (823:823:823) (934:934:934))
        (PORT d[9] (535:535:535) (610:610:610))
        (PORT d[10] (530:530:530) (614:614:614))
        (PORT d[11] (505:505:505) (575:575:575))
        (PORT d[12] (967:967:967) (1101:1101:1101))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (878:878:878) (934:934:934))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (684:684:684) (778:778:778))
        (PORT d[1] (665:665:665) (761:761:761))
        (PORT d[2] (782:782:782) (885:885:885))
        (PORT d[3] (766:766:766) (869:869:869))
        (PORT d[4] (739:739:739) (825:825:825))
        (PORT d[5] (516:516:516) (582:582:582))
        (PORT d[6] (725:725:725) (833:833:833))
        (PORT d[7] (825:825:825) (983:983:983))
        (PORT d[8] (824:824:824) (934:934:934))
        (PORT d[9] (536:536:536) (610:610:610))
        (PORT d[10] (531:531:531) (614:614:614))
        (PORT d[11] (506:506:506) (575:575:575))
        (PORT d[12] (968:968:968) (1101:1101:1101))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (840:840:840) (975:975:975))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (696:696:696) (792:792:792))
        (PORT d[1] (659:659:659) (757:757:757))
        (PORT d[2] (535:535:535) (613:613:613))
        (PORT d[3] (477:477:477) (547:547:547))
        (PORT d[4] (832:832:832) (992:992:992))
        (PORT d[5] (693:693:693) (796:796:796))
        (PORT d[6] (727:727:727) (835:835:835))
        (PORT d[7] (822:822:822) (979:979:979))
        (PORT d[8] (805:805:805) (911:911:911))
        (PORT d[9] (646:646:646) (729:729:729))
        (PORT d[10] (640:640:640) (735:735:735))
        (PORT d[11] (676:676:676) (774:774:774))
        (PORT d[12] (625:625:625) (711:711:711))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (739:739:739) (773:773:773))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (840:840:840) (953:953:953))
        (PORT d[1] (636:636:636) (725:725:725))
        (PORT d[2] (488:488:488) (556:556:556))
        (PORT d[3] (478:478:478) (547:547:547))
        (PORT d[4] (843:843:843) (1006:1006:1006))
        (PORT d[5] (694:694:694) (796:796:796))
        (PORT d[6] (728:728:728) (835:835:835))
        (PORT d[7] (823:823:823) (979:979:979))
        (PORT d[8] (806:806:806) (911:911:911))
        (PORT d[9] (647:647:647) (729:729:729))
        (PORT d[10] (641:641:641) (735:735:735))
        (PORT d[11] (677:677:677) (774:774:774))
        (PORT d[12] (626:626:626) (711:711:711))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (926:926:926))
        (PORT datab (905:905:905) (1052:1052:1052))
        (PORT datac (500:500:500) (576:576:576))
        (PORT datad (523:523:523) (605:605:605))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1086:1086:1086) (1268:1268:1268))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1012:1012:1012) (1202:1202:1202))
        (PORT d[1] (1135:1135:1135) (1344:1344:1344))
        (PORT d[2] (1205:1205:1205) (1382:1382:1382))
        (PORT d[3] (1195:1195:1195) (1372:1372:1372))
        (PORT d[4] (1193:1193:1193) (1405:1405:1405))
        (PORT d[5] (1106:1106:1106) (1291:1291:1291))
        (PORT d[6] (1254:1254:1254) (1448:1448:1448))
        (PORT d[7] (1396:1396:1396) (1638:1638:1638))
        (PORT d[8] (1007:1007:1007) (1193:1193:1193))
        (PORT d[9] (976:976:976) (1144:1144:1144))
        (PORT d[10] (1116:1116:1116) (1317:1317:1317))
        (PORT d[11] (1090:1090:1090) (1259:1259:1259))
        (PORT d[12] (1102:1102:1102) (1297:1297:1297))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1025:1025:1025) (1134:1134:1134))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a100\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1405:1405:1405))
        (PORT d[1] (993:993:993) (1180:1180:1180))
        (PORT d[2] (1206:1206:1206) (1382:1382:1382))
        (PORT d[3] (1196:1196:1196) (1372:1372:1372))
        (PORT d[4] (1194:1194:1194) (1425:1425:1425))
        (PORT d[5] (1107:1107:1107) (1291:1291:1291))
        (PORT d[6] (1255:1255:1255) (1448:1448:1448))
        (PORT d[7] (1397:1397:1397) (1638:1638:1638))
        (PORT d[8] (1008:1008:1008) (1193:1193:1193))
        (PORT d[9] (977:977:977) (1144:1144:1144))
        (PORT d[10] (1117:1117:1117) (1317:1317:1317))
        (PORT d[11] (1091:1091:1091) (1259:1259:1259))
        (PORT d[12] (1103:1103:1103) (1297:1297:1297))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (920:920:920) (1083:1083:1083))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1173:1173:1173) (1388:1388:1388))
        (PORT d[1] (950:950:950) (1113:1113:1113))
        (PORT d[2] (1203:1203:1203) (1384:1384:1384))
        (PORT d[3] (1170:1170:1170) (1334:1334:1334))
        (PORT d[4] (1201:1201:1201) (1435:1435:1435))
        (PORT d[5] (1096:1096:1096) (1277:1277:1277))
        (PORT d[6] (1245:1245:1245) (1444:1444:1444))
        (PORT d[7] (1410:1410:1410) (1658:1658:1658))
        (PORT d[8] (1005:1005:1005) (1187:1187:1187))
        (PORT d[9] (969:969:969) (1138:1138:1138))
        (PORT d[10] (1127:1127:1127) (1328:1328:1328))
        (PORT d[11] (1096:1096:1096) (1270:1270:1270))
        (PORT d[12] (1090:1090:1090) (1285:1285:1285))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1340:1340:1340))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a116\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1188:1188:1188))
        (PORT d[1] (945:945:945) (1115:1115:1115))
        (PORT d[2] (1198:1198:1198) (1365:1365:1365))
        (PORT d[3] (1171:1171:1171) (1334:1334:1334))
        (PORT d[4] (1201:1201:1201) (1433:1433:1433))
        (PORT d[5] (1097:1097:1097) (1277:1277:1277))
        (PORT d[6] (1246:1246:1246) (1444:1444:1444))
        (PORT d[7] (1411:1411:1411) (1658:1658:1658))
        (PORT d[8] (1006:1006:1006) (1187:1187:1187))
        (PORT d[9] (970:970:970) (1138:1138:1138))
        (PORT d[10] (1128:1128:1128) (1328:1328:1328))
        (PORT d[11] (1097:1097:1097) (1270:1270:1270))
        (PORT d[12] (1091:1091:1091) (1285:1285:1285))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (927:927:927))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (865:865:865) (1001:1001:1001))
        (PORT datad (888:888:888) (1035:1035:1035))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (675:675:675) (812:812:812))
        (PORT datac (511:511:511) (583:583:583))
        (PORT datad (540:540:540) (615:615:615))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|lower_reg\|s_data_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1427:1427:1427) (1584:1584:1584))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_r_mux_output\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (310:310:310))
        (PORT datab (510:510:510) (598:598:598))
        (PORT datac (461:461:461) (539:539:539))
        (PORT datad (481:481:481) (552:552:552))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (439:439:439))
        (PORT datac (647:647:647) (735:735:735))
        (PORT datad (460:460:460) (528:528:528))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[15\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1065:1065:1065))
        (PORT datab (498:498:498) (566:566:566))
        (PORT datad (474:474:474) (537:537:537))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (881:881:881) (990:990:990))
        (PORT sload (1175:1175:1175) (1317:1317:1317))
        (PORT ena (434:434:434) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[15\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (934:934:934))
        (PORT datab (871:871:871) (1001:1001:1001))
        (PORT datac (366:366:366) (440:440:440))
        (PORT datad (633:633:633) (744:744:744))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[15\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (933:933:933))
        (PORT datab (871:871:871) (1001:1001:1001))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (320:320:320) (360:360:360))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1660:1660:1660))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1406:1406:1406))
        (PORT d[1] (1095:1095:1095) (1272:1272:1272))
        (PORT d[2] (1360:1360:1360) (1591:1591:1591))
        (PORT d[3] (1329:1329:1329) (1564:1564:1564))
        (PORT d[4] (1087:1087:1087) (1262:1262:1262))
        (PORT d[5] (923:923:923) (1082:1082:1082))
        (PORT d[6] (1172:1172:1172) (1379:1379:1379))
        (PORT d[7] (1117:1117:1117) (1318:1318:1318))
        (PORT d[8] (871:871:871) (1021:1021:1021))
        (PORT d[9] (983:983:983) (1160:1160:1160))
        (PORT d[10] (908:908:908) (1083:1083:1083))
        (PORT d[11] (1309:1309:1309) (1529:1529:1529))
        (PORT d[12] (1175:1175:1175) (1393:1393:1393))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1307:1307:1307))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1491:1491:1491))
        (PORT d[1] (1092:1092:1092) (1274:1274:1274))
        (PORT d[2] (1360:1360:1360) (1588:1588:1588))
        (PORT d[3] (1330:1330:1330) (1564:1564:1564))
        (PORT d[4] (1117:1117:1117) (1303:1303:1303))
        (PORT d[5] (924:924:924) (1082:1082:1082))
        (PORT d[6] (1173:1173:1173) (1379:1379:1379))
        (PORT d[7] (1118:1118:1118) (1318:1318:1318))
        (PORT d[8] (872:872:872) (1021:1021:1021))
        (PORT d[9] (984:984:984) (1160:1160:1160))
        (PORT d[10] (909:909:909) (1083:1083:1083))
        (PORT d[11] (1310:1310:1310) (1529:1529:1529))
        (PORT d[12] (1176:1176:1176) (1393:1393:1393))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (893:893:893) (1012:1012:1012))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1261:1261:1261))
        (PORT d[1] (850:850:850) (971:971:971))
        (PORT d[2] (850:850:850) (974:974:974))
        (PORT d[3] (810:810:810) (927:927:927))
        (PORT d[4] (946:946:946) (1113:1113:1113))
        (PORT d[5] (1103:1103:1103) (1277:1277:1277))
        (PORT d[6] (1073:1073:1073) (1228:1228:1228))
        (PORT d[7] (1183:1183:1183) (1397:1397:1397))
        (PORT d[8] (1024:1024:1024) (1195:1195:1195))
        (PORT d[9] (860:860:860) (972:972:972))
        (PORT d[10] (1065:1065:1065) (1235:1235:1235))
        (PORT d[11] (895:895:895) (1026:1026:1026))
        (PORT d[12] (958:958:958) (1091:1091:1091))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (914:914:914) (978:978:978))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1247:1247:1247))
        (PORT d[1] (831:831:831) (944:944:944))
        (PORT d[2] (851:851:851) (974:974:974))
        (PORT d[3] (811:811:811) (927:927:927))
        (PORT d[4] (829:829:829) (988:988:988))
        (PORT d[5] (1104:1104:1104) (1277:1277:1277))
        (PORT d[6] (1074:1074:1074) (1228:1228:1228))
        (PORT d[7] (1184:1184:1184) (1397:1397:1397))
        (PORT d[8] (1025:1025:1025) (1195:1195:1195))
        (PORT d[9] (861:861:861) (972:972:972))
        (PORT d[10] (1066:1066:1066) (1235:1235:1235))
        (PORT d[11] (896:896:896) (1026:1026:1026))
        (PORT d[12] (959:959:959) (1091:1091:1091))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (757:757:757) (855:855:855))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1383:1383:1383))
        (PORT d[1] (846:846:846) (964:964:964))
        (PORT d[2] (842:842:842) (964:964:964))
        (PORT d[3] (864:864:864) (985:985:985))
        (PORT d[4] (948:948:948) (1115:1115:1115))
        (PORT d[5] (1048:1048:1048) (1199:1199:1199))
        (PORT d[6] (1084:1084:1084) (1238:1238:1238))
        (PORT d[7] (1171:1171:1171) (1372:1372:1372))
        (PORT d[8] (967:967:967) (1092:1092:1092))
        (PORT d[9] (1016:1016:1016) (1150:1150:1150))
        (PORT d[10] (1055:1055:1055) (1226:1226:1226))
        (PORT d[11] (1072:1072:1072) (1234:1234:1234))
        (PORT d[12] (1121:1121:1121) (1276:1276:1276))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1075:1075:1075) (1157:1157:1157))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2375:2375:2375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1399:1399:1399))
        (PORT d[1] (868:868:868) (993:993:993))
        (PORT d[2] (846:846:846) (962:962:962))
        (PORT d[3] (865:865:865) (985:985:985))
        (PORT d[4] (840:840:840) (1003:1003:1003))
        (PORT d[5] (1049:1049:1049) (1199:1199:1199))
        (PORT d[6] (1085:1085:1085) (1238:1238:1238))
        (PORT d[7] (1172:1172:1172) (1372:1372:1372))
        (PORT d[8] (968:968:968) (1092:1092:1092))
        (PORT d[9] (1017:1017:1017) (1150:1150:1150))
        (PORT d[10] (1056:1056:1056) (1226:1226:1226))
        (PORT d[11] (1073:1073:1073) (1234:1234:1234))
        (PORT d[12] (1122:1122:1122) (1276:1276:1276))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (693:693:693))
        (PORT datab (746:746:746) (865:865:865))
        (PORT datac (670:670:670) (761:761:761))
        (PORT datad (671:671:671) (764:764:764))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1257:1257:1257))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1613:1613:1613))
        (PORT d[1] (1276:1276:1276) (1481:1481:1481))
        (PORT d[2] (1300:1300:1300) (1511:1511:1511))
        (PORT d[3] (1289:1289:1289) (1513:1513:1513))
        (PORT d[4] (1117:1117:1117) (1306:1306:1306))
        (PORT d[5] (1144:1144:1144) (1342:1342:1342))
        (PORT d[6] (1161:1161:1161) (1361:1361:1361))
        (PORT d[7] (1300:1300:1300) (1516:1516:1516))
        (PORT d[8] (890:890:890) (1049:1049:1049))
        (PORT d[9] (1137:1137:1137) (1344:1344:1344))
        (PORT d[10] (1144:1144:1144) (1361:1361:1361))
        (PORT d[11] (1299:1299:1299) (1515:1515:1515))
        (PORT d[12] (1354:1354:1354) (1592:1592:1592))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1173:1173:1173) (1300:1300:1300))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1647:1647:1647))
        (PORT d[1] (1276:1276:1276) (1479:1479:1479))
        (PORT d[2] (1145:1145:1145) (1338:1338:1338))
        (PORT d[3] (1290:1290:1290) (1513:1513:1513))
        (PORT d[4] (1118:1118:1118) (1306:1306:1306))
        (PORT d[5] (1145:1145:1145) (1342:1342:1342))
        (PORT d[6] (1162:1162:1162) (1361:1361:1361))
        (PORT d[7] (1301:1301:1301) (1516:1516:1516))
        (PORT d[8] (891:891:891) (1049:1049:1049))
        (PORT d[9] (1138:1138:1138) (1344:1344:1344))
        (PORT d[10] (1145:1145:1145) (1361:1361:1361))
        (PORT d[11] (1300:1300:1300) (1515:1515:1515))
        (PORT d[12] (1355:1355:1355) (1592:1592:1592))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1134:1134:1134))
        (PORT datab (1068:1068:1068) (1222:1222:1222))
        (PORT datac (792:792:792) (904:904:904))
        (PORT datad (1095:1095:1095) (1268:1268:1268))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (528:528:528))
        (PORT datac (440:440:440) (500:500:500))
        (PORT datad (600:600:600) (680:680:680))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|lower_reg\|s_data_out\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1434:1434:1434) (1595:1595:1595))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Equal9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (528:528:528))
        (PORT datad (590:590:590) (681:681:681))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (620:620:620))
        (PORT datab (452:452:452) (516:516:516))
        (PORT datac (557:557:557) (625:625:625))
        (PORT datad (449:449:449) (507:507:507))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (721:721:721))
        (PORT datab (364:364:364) (439:439:439))
        (PORT datac (258:258:258) (289:289:289))
        (PORT datad (449:449:449) (513:513:513))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux16\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (246:246:246))
        (PORT datab (364:364:364) (439:439:439))
        (PORT datac (306:306:306) (354:354:354))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (246:246:246))
        (PORT datab (594:594:594) (684:684:684))
        (PORT datac (306:306:306) (354:354:354))
        (PORT datad (321:321:321) (366:366:366))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux16\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (592:592:592) (682:682:682))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (407:407:407))
        (PORT datab (695:695:695) (806:806:806))
        (PORT datac (326:326:326) (371:371:371))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (397:397:397))
        (PORT datab (951:951:951) (1110:1110:1110))
        (PORT datac (447:447:447) (510:510:510))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_r_wr_mux_output\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (344:344:344))
        (PORT datab (129:129:129) (162:162:162))
        (PORT datac (414:414:414) (471:471:471))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (714:714:714))
        (PORT datac (436:436:436) (500:500:500))
        (PORT datad (521:521:521) (590:590:590))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[8\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (329:329:329))
        (PORT datab (784:784:784) (908:908:908))
        (PORT datac (120:120:120) (143:143:143))
        (PORT datad (944:944:944) (1082:1082:1082))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1174:1174:1174) (1367:1367:1367))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1350:1350:1350))
        (PORT d[1] (1182:1182:1182) (1402:1402:1402))
        (PORT d[2] (1209:1209:1209) (1439:1439:1439))
        (PORT d[3] (1171:1171:1171) (1391:1391:1391))
        (PORT d[4] (1366:1366:1366) (1624:1624:1624))
        (PORT d[5] (1297:1297:1297) (1508:1508:1508))
        (PORT d[6] (1196:1196:1196) (1406:1406:1406))
        (PORT d[7] (1235:1235:1235) (1465:1465:1465))
        (PORT d[8] (1246:1246:1246) (1479:1479:1479))
        (PORT d[9] (1163:1163:1163) (1371:1371:1371))
        (PORT d[10] (1160:1160:1160) (1375:1375:1375))
        (PORT d[11] (1264:1264:1264) (1455:1455:1455))
        (PORT d[12] (1290:1290:1290) (1521:1521:1521))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1470:1470:1470))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1352:1352:1352))
        (PORT d[1] (1188:1188:1188) (1411:1411:1411))
        (PORT d[2] (1195:1195:1195) (1406:1406:1406))
        (PORT d[3] (1172:1172:1172) (1391:1391:1391))
        (PORT d[4] (1305:1305:1305) (1551:1551:1551))
        (PORT d[5] (1298:1298:1298) (1508:1508:1508))
        (PORT d[6] (1197:1197:1197) (1406:1406:1406))
        (PORT d[7] (1236:1236:1236) (1465:1465:1465))
        (PORT d[8] (1247:1247:1247) (1479:1479:1479))
        (PORT d[9] (1164:1164:1164) (1371:1371:1371))
        (PORT d[10] (1161:1161:1161) (1375:1375:1375))
        (PORT d[11] (1265:1265:1265) (1455:1455:1455))
        (PORT d[12] (1291:1291:1291) (1521:1521:1521))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1342:1342:1342))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1213:1213:1213))
        (PORT d[1] (1193:1193:1193) (1413:1413:1413))
        (PORT d[2] (1173:1173:1173) (1375:1375:1375))
        (PORT d[3] (1054:1054:1054) (1214:1214:1214))
        (PORT d[4] (1284:1284:1284) (1527:1527:1527))
        (PORT d[5] (1101:1101:1101) (1281:1281:1281))
        (PORT d[6] (1121:1121:1121) (1291:1291:1291))
        (PORT d[7] (1194:1194:1194) (1409:1409:1409))
        (PORT d[8] (1210:1210:1210) (1436:1436:1436))
        (PORT d[9] (977:977:977) (1145:1145:1145))
        (PORT d[10] (1209:1209:1209) (1394:1394:1394))
        (PORT d[11] (1079:1079:1079) (1246:1246:1246))
        (PORT d[12] (1091:1091:1091) (1281:1281:1281))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1527:1527:1527))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1005:1005:1005) (1181:1181:1181))
        (PORT d[1] (1335:1335:1335) (1557:1557:1557))
        (PORT d[2] (1179:1179:1179) (1391:1391:1391))
        (PORT d[3] (1055:1055:1055) (1214:1214:1214))
        (PORT d[4] (1275:1275:1275) (1513:1513:1513))
        (PORT d[5] (1102:1102:1102) (1281:1281:1281))
        (PORT d[6] (1122:1122:1122) (1291:1291:1291))
        (PORT d[7] (1195:1195:1195) (1409:1409:1409))
        (PORT d[8] (1211:1211:1211) (1436:1436:1436))
        (PORT d[9] (978:978:978) (1145:1145:1145))
        (PORT d[10] (1210:1210:1210) (1394:1394:1394))
        (PORT d[11] (1080:1080:1080) (1246:1246:1246))
        (PORT d[12] (1092:1092:1092) (1281:1281:1281))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1244:1244:1244))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (793:793:793) (944:944:944))
        (PORT d[1] (985:985:985) (1167:1167:1167))
        (PORT d[2] (989:989:989) (1168:1168:1168))
        (PORT d[3] (1124:1124:1124) (1319:1319:1319))
        (PORT d[4] (1073:1073:1073) (1283:1283:1283))
        (PORT d[5] (898:898:898) (1046:1046:1046))
        (PORT d[6] (1096:1096:1096) (1267:1267:1267))
        (PORT d[7] (827:827:827) (983:983:983))
        (PORT d[8] (1190:1190:1190) (1401:1401:1401))
        (PORT d[9] (799:799:799) (950:950:950))
        (PORT d[10] (1169:1169:1169) (1382:1382:1382))
        (PORT d[11] (890:890:890) (1027:1027:1027))
        (PORT d[12] (1125:1125:1125) (1328:1328:1328))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1291:1291:1291))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (899:899:899) (1051:1051:1051))
        (PORT d[1] (981:981:981) (1168:1168:1168))
        (PORT d[2] (995:995:995) (1184:1184:1184))
        (PORT d[3] (1125:1125:1125) (1319:1319:1319))
        (PORT d[4] (1074:1074:1074) (1282:1282:1282))
        (PORT d[5] (899:899:899) (1046:1046:1046))
        (PORT d[6] (1097:1097:1097) (1267:1267:1267))
        (PORT d[7] (828:828:828) (983:983:983))
        (PORT d[8] (1191:1191:1191) (1401:1401:1401))
        (PORT d[9] (800:800:800) (950:950:950))
        (PORT d[10] (1170:1170:1170) (1382:1382:1382))
        (PORT d[11] (891:891:891) (1027:1027:1027))
        (PORT d[12] (1126:1126:1126) (1328:1328:1328))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1389:1389:1389) (1632:1632:1632))
        (PORT datab (1140:1140:1140) (1331:1331:1331))
        (PORT datac (671:671:671) (781:781:781))
        (PORT datad (340:340:340) (389:389:389))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (799:799:799))
        (PORT datab (1137:1137:1137) (1328:1328:1328))
        (PORT datac (745:745:745) (872:872:872))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (663:663:663) (795:795:795))
        (PORT datac (987:987:987) (1145:1145:1145))
        (PORT datad (771:771:771) (907:907:907))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|lower_reg\|s_data_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1197:1197:1197))
        (PORT asdata (342:342:342) (370:370:370))
        (PORT ena (1071:1071:1071) (1189:1189:1189))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|wr_SOP\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (400:400:400) (491:491:491))
        (PORT datad (388:388:388) (468:468:468))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector7\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (448:448:448) (552:552:552))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (115:115:115) (131:131:131))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (540:540:540))
        (PORT datab (445:445:445) (546:546:546))
        (PORT datac (390:390:390) (477:477:477))
        (PORT datad (396:396:396) (482:482:482))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (555:555:555))
        (PORT datab (434:434:434) (530:530:530))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector7\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (764:764:764))
        (PORT datab (346:346:346) (405:405:405))
        (PORT datac (312:312:312) (364:364:364))
        (PORT datad (113:113:113) (137:137:137))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (367:367:367) (430:430:430))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[14\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (447:447:447) (478:478:478))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[15\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1399:1399:1399))
        (PORT asdata (644:644:644) (709:709:709))
        (PORT ena (831:831:831) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (380:380:380) (443:443:443))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[13\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1209:1209:1209) (1336:1336:1336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[12\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1424:1424:1424))
        (PORT asdata (644:644:644) (709:709:709))
        (PORT ena (1037:1037:1037) (1133:1133:1133))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[14\]\~152\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (543:543:543))
        (PORT datab (755:755:755) (874:874:874))
        (PORT datad (606:606:606) (699:699:699))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[14\]\~153\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (580:580:580))
        (PORT datab (609:609:609) (705:705:705))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[7\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1405:1405:1405))
        (PORT asdata (537:537:537) (599:599:599))
        (PORT ena (751:751:751) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[4\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1422:1422:1422))
        (PORT asdata (541:541:541) (599:599:599))
        (PORT ena (1328:1328:1328) (1463:1463:1463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[14\]\~145\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (756:756:756))
        (PORT datab (548:548:548) (661:661:661))
        (PORT datad (549:549:549) (656:656:656))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[14\]\~146\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (279:279:279))
        (PORT datab (595:595:595) (697:697:697))
        (PORT datad (602:602:602) (688:688:688))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (360:360:360) (423:423:423))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[9\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1430:1430:1430))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (850:850:850) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[11\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1413:1413:1413))
        (PORT asdata (366:366:366) (401:401:401))
        (PORT ena (1031:1031:1031) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[8\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1416:1416:1416))
        (PORT asdata (484:484:484) (529:529:529))
        (PORT ena (1228:1228:1228) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[14\]\~147\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (524:524:524) (624:624:624))
        (PORT datad (507:507:507) (601:601:601))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[14\]\~148\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (738:738:738))
        (PORT datab (809:809:809) (942:942:942))
        (PORT datad (171:171:171) (203:203:203))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[3\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT asdata (498:498:498) (548:548:548))
        (PORT ena (631:631:631) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (190:190:190) (227:227:227))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers\[1\]\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1388:1388:1388))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1002:1002:1002) (1096:1096:1096))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[14\]\~150\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (425:425:425) (519:519:519))
        (PORT datad (404:404:404) (471:471:471))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[14\]\~151\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (886:886:886))
        (PORT datab (586:586:586) (670:670:670))
        (PORT datac (430:430:430) (487:487:487))
        (PORT datad (337:337:337) (394:394:394))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_a\[14\]\~154\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (887:887:887))
        (PORT datab (514:514:514) (596:596:596))
        (PORT datac (280:280:280) (322:322:322))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[14\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (248:248:248))
        (PORT datab (493:493:493) (586:586:586))
        (PORT datac (571:571:571) (638:638:638))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_alu_src_a_mux_output\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (246:246:246))
        (PORT datab (367:367:367) (449:449:449))
        (PORT datac (343:343:343) (393:393:393))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (564:564:564))
        (PORT datab (518:518:518) (601:601:601))
        (PORT datac (911:911:911) (1063:1063:1063))
        (PORT datad (461:461:461) (525:525:525))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (556:556:556))
        (PORT datab (679:679:679) (790:790:790))
        (PORT datac (319:319:319) (367:367:367))
        (PORT datad (860:860:860) (986:986:986))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (1009:1009:1009))
        (PORT datab (523:523:523) (605:605:605))
        (PORT datac (766:766:766) (885:885:885))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|alu_component\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (1087:1087:1087))
        (PORT datab (176:176:176) (213:213:213))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[14\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1065:1065:1065))
        (PORT datab (757:757:757) (859:859:859))
        (PORT datad (466:466:466) (535:535:535))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (821:821:821) (932:932:932))
        (PORT sload (1175:1175:1175) (1317:1317:1317))
        (PORT ena (434:434:434) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[14\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (567:567:567))
        (PORT datab (596:596:596) (702:702:702))
        (PORT datac (597:597:597) (680:680:680))
        (PORT datad (489:489:489) (567:567:567))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[14\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (397:397:397))
        (PORT datab (505:505:505) (589:589:589))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (124:124:124) (144:144:144))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[14\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (411:411:411) (501:501:501))
        (PORT datad (333:333:333) (388:388:388))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[12\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (954:954:954))
        (PORT datab (855:855:855) (981:981:981))
        (PORT datac (744:744:744) (850:850:850))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[12\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (874:874:874))
        (PORT datab (852:852:852) (978:978:978))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (375:375:375) (442:442:442))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1042:1042:1042) (1208:1208:1208))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1059:1059:1059) (1267:1267:1267))
        (PORT d[1] (1122:1122:1122) (1339:1339:1339))
        (PORT d[2] (1008:1008:1008) (1171:1171:1171))
        (PORT d[3] (1104:1104:1104) (1296:1296:1296))
        (PORT d[4] (1008:1008:1008) (1160:1160:1160))
        (PORT d[5] (749:749:749) (872:872:872))
        (PORT d[6] (1055:1055:1055) (1215:1215:1215))
        (PORT d[7] (1009:1009:1009) (1190:1190:1190))
        (PORT d[8] (1146:1146:1146) (1358:1358:1358))
        (PORT d[9] (870:870:870) (998:998:998))
        (PORT d[10] (736:736:736) (869:869:869))
        (PORT d[11] (905:905:905) (1052:1052:1052))
        (PORT d[12] (1029:1029:1029) (1207:1207:1207))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1210:1210:1210))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a124\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1294:1294:1294))
        (PORT d[1] (1159:1159:1159) (1374:1374:1374))
        (PORT d[2] (1163:1163:1163) (1342:1342:1342))
        (PORT d[3] (1105:1105:1105) (1296:1296:1296))
        (PORT d[4] (1010:1010:1010) (1162:1162:1162))
        (PORT d[5] (750:750:750) (872:872:872))
        (PORT d[6] (1056:1056:1056) (1215:1215:1215))
        (PORT d[7] (1010:1010:1010) (1190:1190:1190))
        (PORT d[8] (1147:1147:1147) (1358:1358:1358))
        (PORT d[9] (871:871:871) (998:998:998))
        (PORT d[10] (737:737:737) (869:869:869))
        (PORT d[11] (906:906:906) (1052:1052:1052))
        (PORT d[12] (1030:1030:1030) (1207:1207:1207))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (1207:1207:1207))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1057:1057:1057) (1267:1267:1267))
        (PORT d[1] (1061:1061:1061) (1213:1213:1213))
        (PORT d[2] (986:986:986) (1132:1132:1132))
        (PORT d[3] (1092:1092:1092) (1288:1288:1288))
        (PORT d[4] (996:996:996) (1174:1174:1174))
        (PORT d[5] (916:916:916) (1059:1059:1059))
        (PORT d[6] (1046:1046:1046) (1207:1207:1207))
        (PORT d[7] (990:990:990) (1172:1172:1172))
        (PORT d[8] (1145:1145:1145) (1353:1353:1353))
        (PORT d[9] (1074:1074:1074) (1225:1225:1225))
        (PORT d[10] (911:911:911) (1060:1060:1060))
        (PORT d[11] (1009:1009:1009) (1143:1143:1143))
        (PORT d[12] (1009:1009:1009) (1177:1177:1177))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1349:1349:1349))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1058:1058:1058) (1267:1267:1267))
        (PORT d[1] (1072:1072:1072) (1229:1229:1229))
        (PORT d[2] (987:987:987) (1132:1132:1132))
        (PORT d[3] (1093:1093:1093) (1288:1288:1288))
        (PORT d[4] (997:997:997) (1174:1174:1174))
        (PORT d[5] (917:917:917) (1059:1059:1059))
        (PORT d[6] (1047:1047:1047) (1207:1207:1207))
        (PORT d[7] (991:991:991) (1172:1172:1172))
        (PORT d[8] (1146:1146:1146) (1353:1353:1353))
        (PORT d[9] (1075:1075:1075) (1225:1225:1225))
        (PORT d[10] (912:912:912) (1060:1060:1060))
        (PORT d[11] (1010:1010:1010) (1143:1143:1143))
        (PORT d[12] (1010:1010:1010) (1177:1177:1177))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1057:1057:1057) (1229:1229:1229))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1405:1405:1405))
        (PORT d[1] (1253:1253:1253) (1490:1490:1490))
        (PORT d[2] (1132:1132:1132) (1339:1339:1339))
        (PORT d[3] (1109:1109:1109) (1304:1304:1304))
        (PORT d[4] (1032:1032:1032) (1187:1187:1187))
        (PORT d[5] (905:905:905) (1043:1043:1043))
        (PORT d[6] (885:885:885) (1028:1028:1028))
        (PORT d[7] (1008:1008:1008) (1193:1193:1193))
        (PORT d[8] (1286:1286:1286) (1501:1501:1501))
        (PORT d[9] (869:869:869) (998:998:998))
        (PORT d[10] (877:877:877) (1017:1017:1017))
        (PORT d[11] (916:916:916) (1067:1067:1067))
        (PORT d[12] (1012:1012:1012) (1182:1182:1182))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1344:1344:1344))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1405:1405:1405))
        (PORT d[1] (1397:1397:1397) (1646:1646:1646))
        (PORT d[2] (1122:1122:1122) (1324:1324:1324))
        (PORT d[3] (1110:1110:1110) (1304:1304:1304))
        (PORT d[4] (1033:1033:1033) (1187:1187:1187))
        (PORT d[5] (906:906:906) (1043:1043:1043))
        (PORT d[6] (886:886:886) (1028:1028:1028))
        (PORT d[7] (1009:1009:1009) (1193:1193:1193))
        (PORT d[8] (1287:1287:1287) (1501:1501:1501))
        (PORT d[9] (870:870:870) (998:998:998))
        (PORT d[10] (878:878:878) (1017:1017:1017))
        (PORT d[11] (917:917:917) (1067:1067:1067))
        (PORT d[12] (1013:1013:1013) (1182:1182:1182))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1250:1250:1250))
        (PORT datab (964:964:964) (1118:1118:1118))
        (PORT datac (504:504:504) (573:573:573))
        (PORT datad (761:761:761) (873:873:873))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (634:634:634))
        (PORT datab (963:963:963) (1118:1118:1118))
        (PORT datac (686:686:686) (782:782:782))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1076:1076:1076) (1250:1250:1250))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1133:1133:1133) (1322:1322:1322))
        (PORT d[1] (1019:1019:1019) (1211:1211:1211))
        (PORT d[2] (1265:1265:1265) (1480:1480:1480))
        (PORT d[3] (1111:1111:1111) (1298:1298:1298))
        (PORT d[4] (994:994:994) (1162:1162:1162))
        (PORT d[5] (1105:1105:1105) (1288:1288:1288))
        (PORT d[6] (1022:1022:1022) (1196:1196:1196))
        (PORT d[7] (1035:1035:1035) (1224:1224:1224))
        (PORT d[8] (1370:1370:1370) (1608:1608:1608))
        (PORT d[9] (1136:1136:1136) (1334:1334:1334))
        (PORT d[10] (959:959:959) (1132:1132:1132))
        (PORT d[11] (1081:1081:1081) (1260:1260:1260))
        (PORT d[12] (1099:1099:1099) (1294:1294:1294))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1496:1496:1496))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2412:2412:2412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1351:1351:1351))
        (PORT d[1] (1012:1012:1012) (1199:1199:1199))
        (PORT d[2] (1170:1170:1170) (1377:1377:1377))
        (PORT d[3] (1112:1112:1112) (1298:1298:1298))
        (PORT d[4] (1006:1006:1006) (1178:1178:1178))
        (PORT d[5] (1106:1106:1106) (1288:1288:1288))
        (PORT d[6] (1023:1023:1023) (1196:1196:1196))
        (PORT d[7] (1036:1036:1036) (1224:1224:1224))
        (PORT d[8] (1371:1371:1371) (1608:1608:1608))
        (PORT d[9] (1137:1137:1137) (1334:1334:1334))
        (PORT d[10] (960:960:960) (1132:1132:1132))
        (PORT d[11] (1082:1082:1082) (1260:1260:1260))
        (PORT d[12] (1100:1100:1100) (1294:1294:1294))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1226:1226:1226))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1211:1211:1211))
        (PORT d[1] (995:995:995) (1186:1186:1186))
        (PORT d[2] (985:985:985) (1175:1175:1175))
        (PORT d[3] (1106:1106:1106) (1299:1299:1299))
        (PORT d[4] (1105:1105:1105) (1319:1319:1319))
        (PORT d[5] (1063:1063:1063) (1229:1229:1229))
        (PORT d[6] (913:913:913) (1070:1070:1070))
        (PORT d[7] (861:861:861) (1028:1028:1028))
        (PORT d[8] (1158:1158:1158) (1360:1360:1360))
        (PORT d[9] (956:956:956) (1124:1124:1124))
        (PORT d[10] (987:987:987) (1175:1175:1175))
        (PORT d[11] (1071:1071:1071) (1236:1236:1236))
        (PORT d[12] (1104:1104:1104) (1302:1302:1302))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1509:1509:1509))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1007:1007:1007) (1178:1178:1178))
        (PORT d[1] (978:978:978) (1168:1168:1168))
        (PORT d[2] (997:997:997) (1192:1192:1192))
        (PORT d[3] (1107:1107:1107) (1299:1299:1299))
        (PORT d[4] (1095:1095:1095) (1305:1305:1305))
        (PORT d[5] (1064:1064:1064) (1229:1229:1229))
        (PORT d[6] (914:914:914) (1070:1070:1070))
        (PORT d[7] (862:862:862) (1028:1028:1028))
        (PORT d[8] (1159:1159:1159) (1360:1360:1360))
        (PORT d[9] (957:957:957) (1124:1124:1124))
        (PORT d[10] (988:988:988) (1175:1175:1175))
        (PORT d[11] (1072:1072:1072) (1236:1236:1236))
        (PORT d[12] (1105:1105:1105) (1302:1302:1302))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1243:1243:1243))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (976:976:976) (1150:1150:1150))
        (PORT d[1] (1008:1008:1008) (1197:1197:1197))
        (PORT d[2] (1026:1026:1026) (1226:1226:1226))
        (PORT d[3] (1097:1097:1097) (1282:1282:1282))
        (PORT d[4] (1080:1080:1080) (1286:1286:1286))
        (PORT d[5] (1112:1112:1112) (1298:1298:1298))
        (PORT d[6] (961:961:961) (1135:1135:1135))
        (PORT d[7] (1043:1043:1043) (1238:1238:1238))
        (PORT d[8] (1015:1015:1015) (1210:1210:1210))
        (PORT d[9] (1134:1134:1134) (1333:1333:1333))
        (PORT d[10] (950:950:950) (1124:1124:1124))
        (PORT d[11] (1250:1250:1250) (1450:1450:1450))
        (PORT d[12] (1111:1111:1111) (1305:1305:1305))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1144:1144:1144) (1276:1276:1276))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (994:994:994) (1182:1182:1182))
        (PORT d[1] (1010:1010:1010) (1199:1199:1199))
        (PORT d[2] (1016:1016:1016) (1209:1209:1209))
        (PORT d[3] (1098:1098:1098) (1282:1282:1282))
        (PORT d[4] (1081:1081:1081) (1286:1286:1286))
        (PORT d[5] (1113:1113:1113) (1298:1298:1298))
        (PORT d[6] (962:962:962) (1135:1135:1135))
        (PORT d[7] (1044:1044:1044) (1238:1238:1238))
        (PORT d[8] (1016:1016:1016) (1210:1210:1210))
        (PORT d[9] (1135:1135:1135) (1333:1333:1333))
        (PORT d[10] (951:951:951) (1124:1124:1124))
        (PORT d[11] (1251:1251:1251) (1450:1450:1450))
        (PORT d[12] (1112:1112:1112) (1305:1305:1305))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1514:1514:1514))
        (PORT datab (1309:1309:1309) (1519:1519:1519))
        (PORT datac (330:330:330) (376:376:376))
        (PORT datad (531:531:531) (614:614:614))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1365:1365:1365))
        (PORT datab (1183:1183:1183) (1364:1364:1364))
        (PORT datac (1110:1110:1110) (1285:1285:1285))
        (PORT datad (612:612:612) (714:714:714))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (529:529:529))
        (PORT datac (721:721:721) (826:826:826))
        (PORT datad (443:443:443) (503:503:503))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|lower_reg\|s_data_out\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1434:1434:1434) (1595:1595:1595))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Equal12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (217:217:217))
        (PORT datab (450:450:450) (554:554:554))
        (PORT datac (403:403:403) (490:490:490))
        (PORT datad (405:405:405) (495:495:495))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (757:757:757))
        (PORT datab (237:237:237) (296:296:296))
        (PORT datac (519:519:519) (602:602:602))
        (PORT datad (196:196:196) (231:231:231))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[9\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (540:540:540))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (448:448:448) (523:523:523))
        (PORT datad (310:310:310) (364:364:364))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[9\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (559:559:559))
        (PORT datab (193:193:193) (234:234:234))
        (PORT datac (458:458:458) (537:537:537))
        (PORT datad (121:121:121) (147:147:147))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (689:689:689) (803:803:803))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (617:617:617) (703:703:703))
        (PORT d[1] (665:665:665) (762:762:762))
        (PORT d[2] (819:819:819) (931:931:931))
        (PORT d[3] (672:672:672) (761:761:761))
        (PORT d[4] (954:954:954) (1095:1095:1095))
        (PORT d[5] (677:677:677) (770:770:770))
        (PORT d[6] (721:721:721) (827:827:827))
        (PORT d[7] (795:795:795) (951:951:951))
        (PORT d[8] (960:960:960) (1141:1141:1141))
        (PORT d[9] (714:714:714) (813:813:813))
        (PORT d[10] (693:693:693) (795:795:795))
        (PORT d[11] (687:687:687) (781:781:781))
        (PORT d[12] (951:951:951) (1084:1084:1084))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1058:1058:1058) (1144:1144:1144))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (629:629:629) (715:715:715))
        (PORT d[1] (684:684:684) (785:785:785))
        (PORT d[2] (752:752:752) (843:843:843))
        (PORT d[3] (673:673:673) (761:761:761))
        (PORT d[4] (1012:1012:1012) (1167:1167:1167))
        (PORT d[5] (678:678:678) (770:770:770))
        (PORT d[6] (722:722:722) (827:827:827))
        (PORT d[7] (796:796:796) (951:951:951))
        (PORT d[8] (961:961:961) (1141:1141:1141))
        (PORT d[9] (715:715:715) (813:813:813))
        (PORT d[10] (694:694:694) (795:795:795))
        (PORT d[11] (688:688:688) (781:781:781))
        (PORT d[12] (952:952:952) (1084:1084:1084))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (696:696:696) (811:811:811))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (521:521:521) (593:593:593))
        (PORT d[1] (693:693:693) (800:800:800))
        (PORT d[2] (685:685:685) (781:781:781))
        (PORT d[3] (776:776:776) (882:882:882))
        (PORT d[4] (1018:1018:1018) (1168:1168:1168))
        (PORT d[5] (645:645:645) (734:734:734))
        (PORT d[6] (538:538:538) (617:617:617))
        (PORT d[7] (812:812:812) (972:972:972))
        (PORT d[8] (811:811:811) (915:915:915))
        (PORT d[9] (647:647:647) (728:728:728))
        (PORT d[10] (690:690:690) (796:796:796))
        (PORT d[11] (686:686:686) (786:786:786))
        (PORT d[12] (974:974:974) (1114:1114:1114))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (870:870:870) (922:922:922))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (522:522:522) (593:593:593))
        (PORT d[1] (694:694:694) (800:800:800))
        (PORT d[2] (691:691:691) (779:779:779))
        (PORT d[3] (777:777:777) (882:882:882))
        (PORT d[4] (1024:1024:1024) (1184:1184:1184))
        (PORT d[5] (646:646:646) (734:734:734))
        (PORT d[6] (539:539:539) (617:617:617))
        (PORT d[7] (813:813:813) (972:972:972))
        (PORT d[8] (812:812:812) (915:915:915))
        (PORT d[9] (648:648:648) (728:728:728))
        (PORT d[10] (691:691:691) (796:796:796))
        (PORT d[11] (687:687:687) (786:786:786))
        (PORT d[12] (975:975:975) (1114:1114:1114))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (927:927:927))
        (PORT datab (904:904:904) (1051:1051:1051))
        (PORT datac (494:494:494) (570:570:570))
        (PORT datad (330:330:330) (376:376:376))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1104:1104:1104) (1291:1291:1291))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1378:1378:1378))
        (PORT d[1] (1182:1182:1182) (1399:1399:1399))
        (PORT d[2] (1208:1208:1208) (1433:1433:1433))
        (PORT d[3] (1184:1184:1184) (1369:1369:1369))
        (PORT d[4] (1272:1272:1272) (1508:1508:1508))
        (PORT d[5] (1287:1287:1287) (1511:1511:1511))
        (PORT d[6] (1193:1193:1193) (1397:1397:1397))
        (PORT d[7] (1442:1442:1442) (1692:1692:1692))
        (PORT d[8] (1246:1246:1246) (1479:1479:1479))
        (PORT d[9] (1153:1153:1153) (1360:1360:1360))
        (PORT d[10] (1146:1146:1146) (1358:1358:1358))
        (PORT d[11] (1502:1502:1502) (1734:1734:1734))
        (PORT d[12] (1435:1435:1435) (1690:1690:1690))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1441:1441:1441))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1364:1364:1364))
        (PORT d[1] (1189:1189:1189) (1408:1408:1408))
        (PORT d[2] (1209:1209:1209) (1433:1433:1433))
        (PORT d[3] (1185:1185:1185) (1369:1369:1369))
        (PORT d[4] (1283:1283:1283) (1521:1521:1521))
        (PORT d[5] (1288:1288:1288) (1511:1511:1511))
        (PORT d[6] (1194:1194:1194) (1397:1397:1397))
        (PORT d[7] (1443:1443:1443) (1692:1692:1692))
        (PORT d[8] (1247:1247:1247) (1479:1479:1479))
        (PORT d[9] (1154:1154:1154) (1360:1360:1360))
        (PORT d[10] (1147:1147:1147) (1358:1358:1358))
        (PORT d[11] (1503:1503:1503) (1734:1734:1734))
        (PORT d[12] (1436:1436:1436) (1690:1690:1690))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1301:1301:1301))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1404:1404:1404))
        (PORT d[1] (1347:1347:1347) (1590:1590:1590))
        (PORT d[2] (1389:1389:1389) (1638:1638:1638))
        (PORT d[3] (1328:1328:1328) (1563:1563:1563))
        (PORT d[4] (1417:1417:1417) (1689:1689:1689))
        (PORT d[5] (1289:1289:1289) (1502:1502:1502))
        (PORT d[6] (1206:1206:1206) (1423:1423:1423))
        (PORT d[7] (1264:1264:1264) (1495:1495:1495))
        (PORT d[8] (1238:1238:1238) (1469:1469:1469))
        (PORT d[9] (1181:1181:1181) (1386:1386:1386))
        (PORT d[10] (1353:1353:1353) (1597:1597:1597))
        (PORT d[11] (1452:1452:1452) (1671:1671:1671))
        (PORT d[12] (1248:1248:1248) (1478:1478:1478))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1344:1344:1344) (1497:1497:1497))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1404:1404:1404))
        (PORT d[1] (1198:1198:1198) (1421:1421:1421))
        (PORT d[2] (1390:1390:1390) (1638:1638:1638))
        (PORT d[3] (1329:1329:1329) (1563:1563:1563))
        (PORT d[4] (1408:1408:1408) (1675:1675:1675))
        (PORT d[5] (1290:1290:1290) (1502:1502:1502))
        (PORT d[6] (1207:1207:1207) (1423:1423:1423))
        (PORT d[7] (1265:1265:1265) (1495:1495:1495))
        (PORT d[8] (1239:1239:1239) (1469:1469:1469))
        (PORT d[9] (1182:1182:1182) (1386:1386:1386))
        (PORT d[10] (1354:1354:1354) (1597:1597:1597))
        (PORT d[11] (1453:1453:1453) (1671:1671:1671))
        (PORT d[12] (1249:1249:1249) (1478:1478:1478))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (976:976:976))
        (PORT datab (105:105:105) (133:133:133))
        (PORT datac (959:959:959) (1119:1119:1119))
        (PORT datad (1080:1080:1080) (1249:1249:1249))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (543:543:543))
        (PORT datab (432:432:432) (532:532:532))
        (PORT datad (492:492:492) (559:559:559))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|lower_reg\|s_data_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT asdata (345:345:345) (374:374:374))
        (PORT ena (1434:1434:1434) (1595:1595:1595))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector13\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (809:809:809))
        (PORT datab (165:165:165) (217:217:217))
        (PORT datac (517:517:517) (618:618:618))
        (PORT datad (496:496:496) (573:573:573))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (626:626:626))
        (PORT datab (777:777:777) (911:911:911))
        (PORT datac (682:682:682) (800:800:800))
        (PORT datad (606:606:606) (708:708:708))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|reset_ER\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (544:544:544))
        (PORT datab (423:423:423) (517:517:517))
        (PORT datac (422:422:422) (520:520:520))
        (PORT datad (402:402:402) (495:495:495))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector13\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (954:954:954))
        (PORT datab (531:531:531) (636:636:636))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (568:568:568) (647:647:647))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|r_wr_d_sel\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (PORT datab (144:144:144) (194:194:194))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector13\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (531:531:531) (637:637:637))
        (PORT datac (438:438:438) (490:490:490))
        (PORT datad (457:457:457) (517:517:517))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector13\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (211:211:211))
        (PORT datab (544:544:544) (655:655:655))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector13\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (559:559:559))
        (PORT datac (89:89:89) (110:110:110))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (457:457:457) (535:535:535))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (475:475:475) (539:539:539))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (928:928:928))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT asdata (963:963:963) (1064:1064:1064))
        (PORT ena (832:832:832) (928:928:928))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (107:107:107) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT asdata (606:606:606) (666:666:666))
        (PORT ena (832:832:832) (928:928:928))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (105:105:105) (123:123:123))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|regfile\|registers_rtl_0_bypass\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (180:180:180))
        (PORT datab (129:129:129) (176:176:176))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (176:176:176))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|regfile\|data_out_b\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (569:569:569))
        (PORT datac (559:559:559) (625:625:625))
        (PORT datad (469:469:469) (525:525:525))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[14\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (589:589:589))
        (PORT datab (472:472:472) (549:549:549))
        (PORT datad (585:585:585) (681:681:681))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[14\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (588:588:588))
        (PORT datab (137:137:137) (167:167:167))
        (PORT datac (460:460:460) (530:530:530))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1774:1774:1774))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1060:1060:1060) (1270:1270:1270))
        (PORT d[1] (1243:1243:1243) (1478:1478:1478))
        (PORT d[2] (1024:1024:1024) (1185:1185:1185))
        (PORT d[3] (829:829:829) (958:958:958))
        (PORT d[4] (1001:1001:1001) (1154:1154:1154))
        (PORT d[5] (885:885:885) (1021:1021:1021))
        (PORT d[6] (1062:1062:1062) (1223:1223:1223))
        (PORT d[7] (993:993:993) (1172:1172:1172))
        (PORT d[8] (1150:1150:1150) (1364:1364:1364))
        (PORT d[9] (869:869:869) (999:999:999))
        (PORT d[10] (889:889:889) (1034:1034:1034))
        (PORT d[11] (1053:1053:1053) (1200:1200:1200))
        (PORT d[12] (1198:1198:1198) (1396:1396:1396))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1122:1122:1122) (1241:1241:1241))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1064:1064:1064) (1264:1264:1264))
        (PORT d[1] (1254:1254:1254) (1492:1492:1492))
        (PORT d[2] (1025:1025:1025) (1185:1185:1185))
        (PORT d[3] (830:830:830) (958:958:958))
        (PORT d[4] (1002:1002:1002) (1154:1154:1154))
        (PORT d[5] (886:886:886) (1021:1021:1021))
        (PORT d[6] (1063:1063:1063) (1223:1223:1223))
        (PORT d[7] (994:994:994) (1172:1172:1172))
        (PORT d[8] (1151:1151:1151) (1364:1364:1364))
        (PORT d[9] (870:870:870) (999:999:999))
        (PORT d[10] (890:890:890) (1034:1034:1034))
        (PORT d[11] (1054:1054:1054) (1200:1200:1200))
        (PORT d[12] (1199:1199:1199) (1396:1396:1396))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1594:1594:1594))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (804:804:804) (957:957:957))
        (PORT d[1] (1016:1016:1016) (1206:1206:1206))
        (PORT d[2] (944:944:944) (1119:1119:1119))
        (PORT d[3] (1112:1112:1112) (1304:1304:1304))
        (PORT d[4] (1276:1276:1276) (1513:1513:1513))
        (PORT d[5] (1048:1048:1048) (1213:1213:1213))
        (PORT d[6] (769:769:769) (913:913:913))
        (PORT d[7] (848:848:848) (1008:1008:1008))
        (PORT d[8] (1169:1169:1169) (1373:1373:1373))
        (PORT d[9] (954:954:954) (1121:1121:1121))
        (PORT d[10] (981:981:981) (1162:1162:1162))
        (PORT d[11] (1059:1059:1059) (1222:1222:1222))
        (PORT d[12] (1115:1115:1115) (1315:1315:1315))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1415:1415:1415))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (805:805:805) (957:957:957))
        (PORT d[1] (982:982:982) (1171:1171:1171))
        (PORT d[2] (894:894:894) (1056:1056:1056))
        (PORT d[3] (1113:1113:1113) (1304:1304:1304))
        (PORT d[4] (1264:1264:1264) (1493:1493:1493))
        (PORT d[5] (1049:1049:1049) (1213:1213:1213))
        (PORT d[6] (770:770:770) (913:913:913))
        (PORT d[7] (849:849:849) (1008:1008:1008))
        (PORT d[8] (1170:1170:1170) (1373:1373:1373))
        (PORT d[9] (955:955:955) (1121:1121:1121))
        (PORT d[10] (982:982:982) (1162:1162:1162))
        (PORT d[11] (1060:1060:1060) (1222:1222:1222))
        (PORT d[12] (1116:1116:1116) (1315:1315:1315))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1067:1067:1067) (1237:1237:1237))
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (808:808:808) (923:923:923))
        (PORT d[1] (1032:1032:1032) (1179:1179:1179))
        (PORT d[2] (862:862:862) (1007:1007:1007))
        (PORT d[3] (1016:1016:1016) (1177:1177:1177))
        (PORT d[4] (960:960:960) (1102:1102:1102))
        (PORT d[5] (857:857:857) (974:974:974))
        (PORT d[6] (928:928:928) (1061:1061:1061))
        (PORT d[7] (1010:1010:1010) (1193:1193:1193))
        (PORT d[8] (1004:1004:1004) (1197:1197:1197))
        (PORT d[9] (845:845:845) (969:969:969))
        (PORT d[10] (877:877:877) (1003:1003:1003))
        (PORT d[11] (850:850:850) (967:967:967))
        (PORT d[12] (1193:1193:1193) (1387:1387:1387))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1215:1215:1215))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (819:819:819) (935:935:935))
        (PORT d[1] (1029:1029:1029) (1175:1175:1175))
        (PORT d[2] (841:841:841) (977:977:977))
        (PORT d[3] (1017:1017:1017) (1177:1177:1177))
        (PORT d[4] (997:997:997) (1147:1147:1147))
        (PORT d[5] (858:858:858) (974:974:974))
        (PORT d[6] (929:929:929) (1061:1061:1061))
        (PORT d[7] (1011:1011:1011) (1193:1193:1193))
        (PORT d[8] (1005:1005:1005) (1197:1197:1197))
        (PORT d[9] (846:846:846) (969:969:969))
        (PORT d[10] (878:878:878) (1003:1003:1003))
        (PORT d[11] (851:851:851) (967:967:967))
        (PORT d[12] (1194:1194:1194) (1387:1387:1387))
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1052:1052:1052) (1217:1217:1217))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (792:792:792) (903:903:903))
        (PORT d[1] (860:860:860) (982:982:982))
        (PORT d[2] (998:998:998) (1158:1158:1158))
        (PORT d[3] (1031:1031:1031) (1196:1196:1196))
        (PORT d[4] (994:994:994) (1171:1171:1171))
        (PORT d[5] (698:698:698) (813:813:813))
        (PORT d[6] (924:924:924) (1062:1062:1062))
        (PORT d[7] (807:807:807) (955:955:955))
        (PORT d[8] (1142:1142:1142) (1351:1351:1351))
        (PORT d[9] (885:885:885) (1012:1012:1012))
        (PORT d[10] (842:842:842) (959:959:959))
        (PORT d[11] (876:876:876) (998:998:998))
        (PORT d[12] (996:996:996) (1146:1146:1146))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1239:1239:1239) (1349:1349:1349))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (803:803:803) (915:915:915))
        (PORT d[1] (864:864:864) (989:989:989))
        (PORT d[2] (1009:1009:1009) (1172:1172:1172))
        (PORT d[3] (1032:1032:1032) (1196:1196:1196))
        (PORT d[4] (995:995:995) (1171:1171:1171))
        (PORT d[5] (699:699:699) (813:813:813))
        (PORT d[6] (925:925:925) (1062:1062:1062))
        (PORT d[7] (808:808:808) (955:955:955))
        (PORT d[8] (1143:1143:1143) (1351:1351:1351))
        (PORT d[9] (886:886:886) (1012:1012:1012))
        (PORT d[10] (843:843:843) (959:959:959))
        (PORT d[11] (877:877:877) (998:998:998))
        (PORT d[12] (997:997:997) (1146:1146:1146))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1256:1256:1256))
        (PORT datab (960:960:960) (1114:1114:1114))
        (PORT datac (512:512:512) (593:593:593))
        (PORT datad (350:350:350) (405:405:405))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (781:781:781))
        (PORT datab (777:777:777) (883:883:883))
        (PORT datac (863:863:863) (987:987:987))
        (PORT datad (372:372:372) (421:421:421))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (530:530:530))
        (PORT datac (471:471:471) (549:549:549))
        (PORT datad (471:471:471) (542:542:542))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|lower_reg\|s_data_out\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1434:1434:1434) (1595:1595:1595))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|state_transition_logic\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (572:572:572) (675:675:675))
        (PORT datad (629:629:629) (733:733:733))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (565:565:565))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (114:114:114) (143:143:143))
        (PORT datad (460:460:460) (530:530:530))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\control_unit\|CS\.MA\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector18\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (145:145:145) (195:195:195))
        (PORT datac (115:115:115) (144:144:144))
        (PORT datad (792:792:792) (919:919:919))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector18\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (226:226:226))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (599:599:599) (689:689:689))
        (PORT datad (196:196:196) (231:231:231))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[13\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (468:468:468))
        (PORT datab (144:144:144) (194:194:194))
        (PORT datac (380:380:380) (454:454:454))
        (PORT datad (323:323:323) (383:383:383))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[13\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (468:468:468))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (819:819:819) (920:920:920))
        (PORT datad (99:99:99) (121:121:121))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[13\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (406:406:406) (495:495:495))
        (PORT datad (367:367:367) (442:442:442))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[13\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (819:819:819))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (753:753:753) (874:874:874))
        (PORT datad (468:468:468) (545:545:545))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[13\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (821:821:821))
        (PORT datab (175:175:175) (213:213:213))
        (PORT datac (473:473:473) (551:551:551))
        (PORT datad (285:285:285) (324:324:324))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1756:1756:1756))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1401:1401:1401))
        (PORT d[1] (1184:1184:1184) (1406:1406:1406))
        (PORT d[2] (1400:1400:1400) (1653:1653:1653))
        (PORT d[3] (1219:1219:1219) (1408:1408:1408))
        (PORT d[4] (1406:1406:1406) (1672:1672:1672))
        (PORT d[5] (1283:1283:1283) (1493:1493:1493))
        (PORT d[6] (1350:1350:1350) (1585:1585:1585))
        (PORT d[7] (1265:1265:1265) (1496:1496:1496))
        (PORT d[8] (1183:1183:1183) (1402:1402:1402))
        (PORT d[9] (1176:1176:1176) (1383:1383:1383))
        (PORT d[10] (1185:1185:1185) (1401:1401:1401))
        (PORT d[11] (1311:1311:1311) (1518:1518:1518))
        (PORT d[12] (1256:1256:1256) (1486:1486:1486))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1442:1442:1442))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1423:1423:1423))
        (PORT d[1] (1185:1185:1185) (1405:1405:1405))
        (PORT d[2] (1401:1401:1401) (1653:1653:1653))
        (PORT d[3] (1220:1220:1220) (1408:1408:1408))
        (PORT d[4] (1396:1396:1396) (1658:1658:1658))
        (PORT d[5] (1284:1284:1284) (1493:1493:1493))
        (PORT d[6] (1351:1351:1351) (1585:1585:1585))
        (PORT d[7] (1266:1266:1266) (1496:1496:1496))
        (PORT d[8] (1184:1184:1184) (1402:1402:1402))
        (PORT d[9] (1177:1177:1177) (1383:1383:1383))
        (PORT d[10] (1186:1186:1186) (1401:1401:1401))
        (PORT d[11] (1312:1312:1312) (1518:1518:1518))
        (PORT d[12] (1257:1257:1257) (1486:1486:1486))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1482:1482:1482))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1434:1434:1434))
        (PORT d[1] (1364:1364:1364) (1604:1604:1604))
        (PORT d[2] (1242:1242:1242) (1457:1457:1457))
        (PORT d[3] (1063:1063:1063) (1246:1246:1246))
        (PORT d[4] (1385:1385:1385) (1630:1630:1630))
        (PORT d[5] (1105:1105:1105) (1295:1295:1295))
        (PORT d[6] (1179:1179:1179) (1390:1390:1390))
        (PORT d[7] (950:950:950) (1121:1121:1121))
        (PORT d[8] (1270:1270:1270) (1493:1493:1493))
        (PORT d[9] (1157:1157:1157) (1361:1361:1361))
        (PORT d[10] (1244:1244:1244) (1479:1479:1479))
        (PORT d[11] (1078:1078:1078) (1263:1263:1263))
        (PORT d[12] (1193:1193:1193) (1420:1420:1420))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1508:1508:1508))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1245:1245:1245) (1434:1434:1434))
        (PORT d[1] (1312:1312:1312) (1503:1503:1503))
        (PORT d[2] (1265:1265:1265) (1478:1478:1478))
        (PORT d[3] (1064:1064:1064) (1246:1246:1246))
        (PORT d[4] (1360:1360:1360) (1604:1604:1604))
        (PORT d[5] (1106:1106:1106) (1295:1295:1295))
        (PORT d[6] (1180:1180:1180) (1390:1390:1390))
        (PORT d[7] (951:951:951) (1121:1121:1121))
        (PORT d[8] (1271:1271:1271) (1493:1493:1493))
        (PORT d[9] (1158:1158:1158) (1361:1361:1361))
        (PORT d[10] (1245:1245:1245) (1479:1479:1479))
        (PORT d[11] (1079:1079:1079) (1263:1263:1263))
        (PORT d[12] (1194:1194:1194) (1420:1420:1420))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1009:1009:1009) (1131:1131:1131))
        (PORT clk (1380:1380:1380) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (689:689:689) (786:786:786))
        (PORT d[1] (843:843:843) (967:967:967))
        (PORT d[2] (635:635:635) (716:716:716))
        (PORT d[3] (672:672:672) (762:762:762))
        (PORT d[4] (1014:1014:1014) (1174:1174:1174))
        (PORT d[5] (675:675:675) (771:771:771))
        (PORT d[6] (738:738:738) (847:847:847))
        (PORT d[7] (788:788:788) (936:936:936))
        (PORT d[8] (1171:1171:1171) (1386:1386:1386))
        (PORT d[9] (734:734:734) (839:839:839))
        (PORT d[10] (674:674:674) (770:770:770))
        (PORT d[11] (707:707:707) (810:810:810))
        (PORT d[12] (807:807:807) (928:928:928))
        (PORT clk (1378:1378:1378) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1116:1116:1116) (1246:1246:1246))
        (PORT clk (1378:1378:1378) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (689:689:689) (784:784:784))
        (PORT d[1] (827:827:827) (941:941:941))
        (PORT d[2] (799:799:799) (903:903:903))
        (PORT d[3] (673:673:673) (762:762:762))
        (PORT d[4] (995:995:995) (1146:1146:1146))
        (PORT d[5] (676:676:676) (771:771:771))
        (PORT d[6] (739:739:739) (847:847:847))
        (PORT d[7] (789:789:789) (936:936:936))
        (PORT d[8] (1172:1172:1172) (1386:1386:1386))
        (PORT d[9] (735:735:735) (839:839:839))
        (PORT d[10] (675:675:675) (770:770:770))
        (PORT d[11] (708:708:708) (810:810:810))
        (PORT d[12] (808:808:808) (928:928:928))
        (PORT clk (1380:1380:1380) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (794:794:794))
        (PORT datab (682:682:682) (803:803:803))
        (PORT datac (934:934:934) (1089:1089:1089))
        (PORT datad (615:615:615) (706:706:706))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1232:1232:1232))
        (PORT datab (678:678:678) (799:799:799))
        (PORT datac (1023:1023:1023) (1186:1186:1186))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1140:1140:1140) (1322:1322:1322))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1627:1627:1627))
        (PORT d[1] (1341:1341:1341) (1577:1577:1577))
        (PORT d[2] (1076:1076:1076) (1263:1263:1263))
        (PORT d[3] (1130:1130:1130) (1330:1330:1330))
        (PORT d[4] (1374:1374:1374) (1620:1620:1620))
        (PORT d[5] (1131:1131:1131) (1323:1323:1323))
        (PORT d[6] (1092:1092:1092) (1288:1288:1288))
        (PORT d[7] (1095:1095:1095) (1280:1280:1280))
        (PORT d[8] (1268:1268:1268) (1484:1484:1484))
        (PORT d[9] (1181:1181:1181) (1388:1388:1388))
        (PORT d[10] (1282:1282:1282) (1526:1526:1526))
        (PORT d[11] (1242:1242:1242) (1450:1450:1450))
        (PORT d[12] (1155:1155:1155) (1369:1369:1369))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1352:1352:1352))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1640:1640:1640))
        (PORT d[1] (1352:1352:1352) (1593:1593:1593))
        (PORT d[2] (1077:1077:1077) (1263:1263:1263))
        (PORT d[3] (1131:1131:1131) (1330:1330:1330))
        (PORT d[4] (1375:1375:1375) (1617:1617:1617))
        (PORT d[5] (1132:1132:1132) (1323:1323:1323))
        (PORT d[6] (1093:1093:1093) (1288:1288:1288))
        (PORT d[7] (1096:1096:1096) (1280:1280:1280))
        (PORT d[8] (1269:1269:1269) (1484:1484:1484))
        (PORT d[9] (1182:1182:1182) (1388:1388:1388))
        (PORT d[10] (1283:1283:1283) (1526:1526:1526))
        (PORT d[11] (1243:1243:1243) (1450:1450:1450))
        (PORT d[12] (1156:1156:1156) (1369:1369:1369))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1302:1302:1302) (1508:1508:1508))
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1406:1406:1406))
        (PORT d[1] (1236:1236:1236) (1469:1469:1469))
        (PORT d[2] (1018:1018:1018) (1179:1179:1179))
        (PORT d[3] (1091:1091:1091) (1281:1281:1281))
        (PORT d[4] (1031:1031:1031) (1186:1186:1186))
        (PORT d[5] (917:917:917) (1061:1061:1061))
        (PORT d[6] (870:870:870) (1003:1003:1003))
        (PORT d[7] (1016:1016:1016) (1200:1200:1200))
        (PORT d[8] (1285:1285:1285) (1500:1500:1500))
        (PORT d[9] (866:866:866) (994:994:994))
        (PORT d[10] (731:731:731) (858:858:858))
        (PORT d[11] (1050:1050:1050) (1213:1213:1213))
        (PORT d[12] (1125:1125:1125) (1320:1320:1320))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1355:1355:1355))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1422:1422:1422))
        (PORT d[1] (1237:1237:1237) (1469:1469:1469))
        (PORT d[2] (1019:1019:1019) (1179:1179:1179))
        (PORT d[3] (1092:1092:1092) (1281:1281:1281))
        (PORT d[4] (1043:1043:1043) (1201:1201:1201))
        (PORT d[5] (918:918:918) (1061:1061:1061))
        (PORT d[6] (871:871:871) (1003:1003:1003))
        (PORT d[7] (1017:1017:1017) (1200:1200:1200))
        (PORT d[8] (1286:1286:1286) (1500:1500:1500))
        (PORT d[9] (867:867:867) (994:994:994))
        (PORT d[10] (732:732:732) (858:858:858))
        (PORT d[11] (1051:1051:1051) (1213:1213:1213))
        (PORT d[12] (1126:1126:1126) (1320:1320:1320))
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (793:793:793))
        (PORT datab (684:684:684) (806:806:806))
        (PORT datac (910:910:910) (1033:1033:1033))
        (PORT datad (789:789:789) (903:903:903))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1509:1509:1509))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1433:1433:1433))
        (PORT d[1] (1235:1235:1235) (1470:1470:1470))
        (PORT d[2] (872:872:872) (1016:1016:1016))
        (PORT d[3] (952:952:952) (1130:1130:1130))
        (PORT d[4] (946:946:946) (1084:1084:1084))
        (PORT d[5] (897:897:897) (1035:1035:1035))
        (PORT d[6] (1030:1030:1030) (1183:1183:1183))
        (PORT d[7] (1011:1011:1011) (1191:1191:1191))
        (PORT d[8] (1279:1279:1279) (1493:1493:1493))
        (PORT d[9] (871:871:871) (1000:1000:1000))
        (PORT d[10] (859:859:859) (990:990:990))
        (PORT d[11] (894:894:894) (1035:1035:1035))
        (PORT d[12] (990:990:990) (1175:1175:1175))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1230:1230:1230))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a125\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1272:1272:1272))
        (PORT d[1] (1219:1219:1219) (1438:1438:1438))
        (PORT d[2] (873:873:873) (1016:1016:1016))
        (PORT d[3] (953:953:953) (1130:1130:1130))
        (PORT d[4] (1109:1109:1109) (1269:1269:1269))
        (PORT d[5] (898:898:898) (1035:1035:1035))
        (PORT d[6] (1031:1031:1031) (1183:1183:1183))
        (PORT d[7] (1012:1012:1012) (1191:1191:1191))
        (PORT d[8] (1280:1280:1280) (1493:1493:1493))
        (PORT d[9] (872:872:872) (1000:1000:1000))
        (PORT d[10] (860:860:860) (990:990:990))
        (PORT d[11] (895:895:895) (1035:1035:1035))
        (PORT d[12] (991:991:991) (1175:1175:1175))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1598:1598:1598))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1408:1408:1408))
        (PORT d[1] (1113:1113:1113) (1299:1299:1299))
        (PORT d[2] (1392:1392:1392) (1644:1644:1644))
        (PORT d[3] (1190:1190:1190) (1380:1380:1380))
        (PORT d[4] (1279:1279:1279) (1514:1514:1514))
        (PORT d[5] (1294:1294:1294) (1507:1507:1507))
        (PORT d[6] (1164:1164:1164) (1368:1368:1368))
        (PORT d[7] (1425:1425:1425) (1673:1673:1673))
        (PORT d[8] (1229:1229:1229) (1457:1457:1457))
        (PORT d[9] (1175:1175:1175) (1382:1382:1382))
        (PORT d[10] (1184:1184:1184) (1401:1401:1401))
        (PORT d[11] (1096:1096:1096) (1265:1265:1265))
        (PORT d[12] (1256:1256:1256) (1487:1487:1487))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1467:1467:1467))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a109\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1410:1410:1410))
        (PORT d[1] (1113:1113:1113) (1296:1296:1296))
        (PORT d[2] (1400:1400:1400) (1652:1652:1652))
        (PORT d[3] (1191:1191:1191) (1380:1380:1380))
        (PORT d[4] (1280:1280:1280) (1514:1514:1514))
        (PORT d[5] (1295:1295:1295) (1507:1507:1507))
        (PORT d[6] (1165:1165:1165) (1368:1368:1368))
        (PORT d[7] (1426:1426:1426) (1673:1673:1673))
        (PORT d[8] (1230:1230:1230) (1457:1457:1457))
        (PORT d[9] (1176:1176:1176) (1382:1382:1382))
        (PORT d[10] (1185:1185:1185) (1401:1401:1401))
        (PORT d[11] (1097:1097:1097) (1265:1265:1265))
        (PORT d[12] (1257:1257:1257) (1487:1487:1487))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (793:793:793))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (950:950:950) (1081:1081:1081))
        (PORT datad (1112:1112:1112) (1293:1293:1293))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (559:559:559) (638:638:638))
        (PORT datac (477:477:477) (552:552:552))
        (PORT datad (414:414:414) (508:508:508))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|lower_reg\|s_data_out\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1434:1434:1434) (1595:1595:1595))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|wr_DPCR\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|NS\.IF2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (902:902:902) (1042:1042:1042))
        (PORT datac (515:515:515) (618:618:618))
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\control_unit\|CS\.IF2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\control_unit\|CS\.ID2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1188:1188:1188) (1202:1202:1202))
        (PORT asdata (310:310:310) (352:352:352))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (648:648:648))
        (PORT datab (208:208:208) (246:246:246))
        (PORT datac (571:571:571) (648:648:648))
        (PORT datad (511:511:511) (609:609:609))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (674:674:674))
        (PORT datab (598:598:598) (686:686:686))
        (PORT datac (318:318:318) (379:379:379))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Equal5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (517:517:517))
        (PORT datab (451:451:451) (556:556:556))
        (PORT datac (419:419:419) (517:517:517))
        (PORT datad (183:183:183) (211:211:211))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector4\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (258:258:258))
        (PORT datab (479:479:479) (556:556:556))
        (PORT datac (470:470:470) (546:546:546))
        (PORT datad (163:163:163) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\control_unit\|CS\.SM\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1186:1186:1186) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|NS\.NOOP\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (982:982:982))
        (PORT datab (585:585:585) (674:674:674))
        (PORT datac (507:507:507) (603:603:603))
        (PORT datad (527:527:527) (633:633:633))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\control_unit\|CS\.NOOP\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (424:424:424))
        (PORT datab (522:522:522) (616:616:616))
        (PORT datac (141:141:141) (189:189:189))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Selector6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (743:743:743))
        (PORT datac (1051:1051:1051) (1228:1228:1228))
        (PORT datad (471:471:471) (544:544:544))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\control_unit\|CS\.DS\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|m_addr_sel\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (810:810:810))
        (PORT datab (166:166:166) (218:218:218))
        (PORT datac (516:516:516) (617:617:617))
        (PORT datad (495:495:495) (573:573:573))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[15\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (945:945:945))
        (PORT datab (299:299:299) (341:341:341))
        (PORT datac (940:940:940) (1075:1075:1075))
        (PORT datad (633:633:633) (744:744:744))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (951:951:951))
        (PORT datab (379:379:379) (459:459:459))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (321:321:321) (361:361:361))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_addr_mux_output\[15\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (524:524:524))
        (PORT datac (208:208:208) (265:265:265))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[11\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (1073:1073:1073))
        (PORT datab (318:318:318) (390:390:390))
        (PORT datad (486:486:486) (561:561:561))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[11\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (1074:1074:1074))
        (PORT datab (130:130:130) (163:163:163))
        (PORT datac (272:272:272) (310:310:310))
        (PORT datad (486:486:486) (562:562:562))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1032:1032:1032) (1193:1193:1193))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (950:950:950) (1132:1132:1132))
        (PORT d[1] (847:847:847) (965:965:965))
        (PORT d[2] (1034:1034:1034) (1199:1199:1199))
        (PORT d[3] (1060:1060:1060) (1250:1250:1250))
        (PORT d[4] (983:983:983) (1162:1162:1162))
        (PORT d[5] (1112:1112:1112) (1288:1288:1288))
        (PORT d[6] (1077:1077:1077) (1226:1226:1226))
        (PORT d[7] (1172:1172:1172) (1373:1373:1373))
        (PORT d[8] (978:978:978) (1108:1108:1108))
        (PORT d[9] (1039:1039:1039) (1178:1178:1178))
        (PORT d[10] (888:888:888) (1034:1034:1034))
        (PORT d[11] (1068:1068:1068) (1226:1226:1226))
        (PORT d[12] (1195:1195:1195) (1398:1398:1398))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (915:915:915) (967:967:967))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a123\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (951:951:951) (1132:1132:1132))
        (PORT d[1] (838:838:838) (951:951:951))
        (PORT d[2] (1041:1041:1041) (1214:1214:1214))
        (PORT d[3] (1061:1061:1061) (1250:1250:1250))
        (PORT d[4] (995:995:995) (1177:1177:1177))
        (PORT d[5] (1113:1113:1113) (1288:1288:1288))
        (PORT d[6] (1078:1078:1078) (1226:1226:1226))
        (PORT d[7] (1173:1173:1173) (1373:1373:1373))
        (PORT d[8] (979:979:979) (1108:1108:1108))
        (PORT d[9] (1040:1040:1040) (1178:1178:1178))
        (PORT d[10] (889:889:889) (1034:1034:1034))
        (PORT d[11] (1069:1069:1069) (1226:1226:1226))
        (PORT d[12] (1196:1196:1196) (1398:1398:1398))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (922:922:922) (1067:1067:1067))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1306:1306:1306))
        (PORT d[1] (1010:1010:1010) (1198:1198:1198))
        (PORT d[2] (1194:1194:1194) (1413:1413:1413))
        (PORT d[3] (1120:1120:1120) (1316:1316:1316))
        (PORT d[4] (1112:1112:1112) (1299:1299:1299))
        (PORT d[5] (1122:1122:1122) (1310:1310:1310))
        (PORT d[6] (1120:1120:1120) (1312:1312:1312))
        (PORT d[7] (1046:1046:1046) (1237:1237:1237))
        (PORT d[8] (1012:1012:1012) (1205:1205:1205))
        (PORT d[9] (1133:1133:1133) (1332:1332:1332))
        (PORT d[10] (961:961:961) (1136:1136:1136))
        (PORT d[11] (1237:1237:1237) (1427:1427:1427))
        (PORT d[12] (1110:1110:1110) (1304:1304:1304))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1427:1427:1427))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1320:1320:1320))
        (PORT d[1] (1022:1022:1022) (1211:1211:1211))
        (PORT d[2] (1207:1207:1207) (1429:1429:1429))
        (PORT d[3] (1121:1121:1121) (1316:1316:1316))
        (PORT d[4] (1244:1244:1244) (1471:1471:1471))
        (PORT d[5] (1123:1123:1123) (1310:1310:1310))
        (PORT d[6] (1121:1121:1121) (1312:1312:1312))
        (PORT d[7] (1047:1047:1047) (1237:1237:1237))
        (PORT d[8] (1013:1013:1013) (1205:1205:1205))
        (PORT d[9] (1134:1134:1134) (1332:1332:1332))
        (PORT d[10] (962:962:962) (1136:1136:1136))
        (PORT d[11] (1238:1238:1238) (1427:1427:1427))
        (PORT d[12] (1111:1111:1111) (1304:1304:1304))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (1003:1003:1003))
        (PORT datab (883:883:883) (1045:1045:1045))
        (PORT datac (716:716:716) (831:831:831))
        (PORT datad (1157:1157:1157) (1327:1327:1327))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (534:534:534))
        (PORT datab (884:884:884) (1046:1046:1046))
        (PORT datac (1081:1081:1081) (1243:1243:1243))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (704:704:704))
        (PORT datab (432:432:432) (532:532:532))
        (PORT datad (720:720:720) (816:816:816))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|lower_reg\|s_data_out\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1434:1434:1434) (1595:1595:1595))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Equal6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (430:430:430) (528:528:528))
        (PORT datad (389:389:389) (469:469:469))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|pc_src\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (233:233:233))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (380:380:380) (446:446:446))
        (PORT datad (560:560:560) (639:639:639))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (179:179:179))
        (PORT datab (644:644:644) (738:738:738))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|PC\|s_data_out\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (955:955:955) (1071:1071:1071))
        (PORT sload (953:953:953) (1079:1079:1079))
        (PORT ena (625:625:625) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[10\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (951:951:951))
        (PORT datab (140:140:140) (193:193:193))
        (PORT datac (839:839:839) (961:961:961))
        (PORT datad (755:755:755) (871:871:871))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_m_data_mux_output\[10\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (984:984:984))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (130:130:130) (158:158:158))
        (PORT datad (755:755:755) (871:871:871))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (934:934:934) (1081:1081:1081))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (976:976:976) (1154:1154:1154))
        (PORT d[1] (1006:1006:1006) (1195:1195:1195))
        (PORT d[2] (1178:1178:1178) (1377:1377:1377))
        (PORT d[3] (970:970:970) (1151:1151:1151))
        (PORT d[4] (987:987:987) (1154:1154:1154))
        (PORT d[5] (1126:1126:1126) (1312:1312:1312))
        (PORT d[6] (1022:1022:1022) (1197:1197:1197))
        (PORT d[7] (1034:1034:1034) (1225:1225:1225))
        (PORT d[8] (1374:1374:1374) (1615:1615:1615))
        (PORT d[9] (1129:1129:1129) (1327:1327:1327))
        (PORT d[10] (965:965:965) (1138:1138:1138))
        (PORT d[11] (1282:1282:1282) (1487:1487:1487))
        (PORT d[12] (1025:1025:1025) (1216:1216:1216))
        (PORT clk (1377:1377:1377) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1518:1518:1518))
        (PORT clk (1377:1377:1377) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1166:1166:1166))
        (PORT d[1] (1011:1011:1011) (1198:1198:1198))
        (PORT d[2] (1184:1184:1184) (1393:1393:1393))
        (PORT d[3] (971:971:971) (1151:1151:1151))
        (PORT d[4] (1266:1266:1266) (1495:1495:1495))
        (PORT d[5] (1127:1127:1127) (1312:1312:1312))
        (PORT d[6] (1023:1023:1023) (1197:1197:1197))
        (PORT d[7] (1035:1035:1035) (1225:1225:1225))
        (PORT d[8] (1375:1375:1375) (1615:1615:1615))
        (PORT d[9] (1130:1130:1130) (1327:1327:1327))
        (PORT d[10] (966:966:966) (1138:1138:1138))
        (PORT d[11] (1283:1283:1283) (1487:1487:1487))
        (PORT d[12] (1026:1026:1026) (1216:1216:1216))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1209:1209:1209))
        (PORT clk (1385:1385:1385) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (968:968:968) (1143:1143:1143))
        (PORT d[1] (998:998:998) (1184:1184:1184))
        (PORT d[2] (1193:1193:1193) (1409:1409:1409))
        (PORT d[3] (1145:1145:1145) (1339:1339:1339))
        (PORT d[4] (1247:1247:1247) (1476:1476:1476))
        (PORT d[5] (1158:1158:1158) (1352:1352:1352))
        (PORT d[6] (1140:1140:1140) (1336:1336:1336))
        (PORT d[7] (1187:1187:1187) (1399:1399:1399))
        (PORT d[8] (1176:1176:1176) (1390:1390:1390))
        (PORT d[9] (1127:1127:1127) (1327:1327:1327))
        (PORT d[10] (984:984:984) (1157:1157:1157))
        (PORT d[11] (1232:1232:1232) (1425:1425:1425))
        (PORT d[12] (1111:1111:1111) (1319:1319:1319))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1252:1252:1252) (1406:1406:1406))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (973:973:973) (1141:1141:1141))
        (PORT d[1] (999:999:999) (1184:1184:1184))
        (PORT d[2] (1194:1194:1194) (1409:1409:1409))
        (PORT d[3] (1146:1146:1146) (1339:1339:1339))
        (PORT d[4] (1251:1251:1251) (1478:1478:1478))
        (PORT d[5] (1159:1159:1159) (1352:1352:1352))
        (PORT d[6] (1141:1141:1141) (1336:1336:1336))
        (PORT d[7] (1188:1188:1188) (1399:1399:1399))
        (PORT d[8] (1177:1177:1177) (1390:1390:1390))
        (PORT d[9] (1128:1128:1128) (1327:1327:1327))
        (PORT d[10] (985:985:985) (1157:1157:1157))
        (PORT d[11] (1233:1233:1233) (1425:1425:1425))
        (PORT d[12] (1112:1112:1112) (1319:1319:1319))
        (PORT clk (1385:1385:1385) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (734:734:734))
        (PORT datab (1034:1034:1034) (1214:1214:1214))
        (PORT datac (800:800:800) (931:931:931))
        (PORT datad (1211:1211:1211) (1401:1401:1401))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|memory\|ram_a\|auto_generated\|mux3\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1189:1189:1189))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|ir\|lower_reg\|s_data_out\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1187:1187:1187))
        (PORT asdata (769:769:769) (853:853:853))
        (PORT ena (1434:1434:1434) (1595:1595:1595))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|reset_EOT\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (286:286:286))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (382:382:382) (461:461:461))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|EOT\|s_data_out\[0\]\~_Duplicate_1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1183:1183:1183) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (625:625:625) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|Equal12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (518:518:518))
        (PORT datac (434:434:434) (532:532:532))
        (PORT datad (390:390:390) (470:470:470))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|EOT\|s_data_out\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (683:683:683))
        (PORT datad (311:311:311) (360:360:360))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|EOT\|s_data_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1147:1147:1147) (1180:1180:1180))
        (PORT d (953:953:953) (1070:1070:1070))
        (PORT clrn (1154:1154:1154) (1291:1291:1291))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
        (IOPATH (negedge clrn) q (395:395:395) (395:395:395))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_DPCR_in\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (905:905:905))
        (PORT datac (842:842:842) (950:950:950))
        (PORT datad (864:864:864) (995:995:995))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|wr_DPCR\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (671:671:671))
        (PORT datab (597:597:597) (685:685:685))
        (PORT datad (599:599:599) (692:692:692))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1172:1172:1172))
        (PORT d (1397:1397:1397) (1568:1568:1568))
        (PORT ena (1328:1328:1328) (1524:1524:1524))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_DPCR_in\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (704:704:704))
        (PORT datab (563:563:563) (642:642:642))
        (PORT datad (1229:1229:1229) (1414:1414:1414))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1179:1179:1179))
        (PORT d (1315:1315:1315) (1465:1465:1465))
        (PORT ena (1347:1347:1347) (1546:1546:1546))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|r_rd_sel\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (1007:1007:1007))
        (PORT datab (482:482:482) (564:564:564))
        (PORT datac (654:654:654) (753:753:753))
        (PORT datad (610:610:610) (712:712:712))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_DPCR_in\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (112:112:112) (143:143:143))
        (PORT datac (733:733:733) (860:860:860))
        (PORT datad (691:691:691) (782:782:782))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1166:1166:1166))
        (PORT d (1318:1318:1318) (1465:1465:1465))
        (PORT ena (1170:1170:1170) (1318:1318:1318))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_DPCR_in\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (147:147:147))
        (PORT datab (725:725:725) (831:831:831))
        (PORT datac (610:610:610) (726:726:726))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1163:1163:1163))
        (PORT d (1347:1347:1347) (1499:1499:1499))
        (PORT ena (1170:1170:1170) (1316:1316:1316))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_DPCR_in\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (577:577:577))
        (PORT datab (882:882:882) (1011:1011:1011))
        (PORT datac (98:98:98) (124:124:124))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1177:1177:1177))
        (PORT d (899:899:899) (1002:1002:1002))
        (PORT ena (1353:1353:1353) (1557:1557:1557))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_DPCR_in\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (723:723:723))
        (PORT datad (551:551:551) (626:626:626))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1121:1121:1121) (1149:1149:1149))
        (PORT d (1365:1365:1365) (1532:1532:1532))
        (PORT ena (1263:1263:1263) (1445:1445:1445))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_DPCR_in\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (1040:1040:1040))
        (PORT datab (689:689:689) (819:819:819))
        (PORT datad (98:98:98) (120:120:120))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1133:1133:1133) (1166:1166:1166))
        (PORT d (1188:1188:1188) (1323:1323:1323))
        (PORT ena (1170:1170:1170) (1318:1318:1318))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_DPCR_in\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (240:240:240))
        (PORT datad (882:882:882) (999:999:999))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1168:1168:1168))
        (PORT d (1259:1259:1259) (1392:1392:1392))
        (PORT ena (1170:1170:1170) (1318:1318:1318))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_DPCR_in\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (909:909:909))
        (PORT datac (98:98:98) (125:125:125))
        (PORT datad (865:865:865) (989:989:989))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1177:1177:1177))
        (PORT d (860:860:860) (947:947:947))
        (PORT ena (1353:1353:1353) (1557:1557:1557))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_DPCR_in\[9\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (312:312:312))
        (PORT datac (100:100:100) (125:125:125))
        (PORT datad (448:448:448) (509:509:509))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1193:1193:1193))
        (PORT d (1142:1142:1142) (1270:1270:1270))
        (PORT ena (1363:1363:1363) (1562:1562:1562))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_DPCR_in\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (950:950:950))
        (PORT datac (100:100:100) (127:127:127))
        (PORT datad (869:869:869) (994:994:994))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1163:1163:1163))
        (PORT d (1044:1044:1044) (1168:1168:1168))
        (PORT ena (1170:1170:1170) (1316:1316:1316))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_DPCR_in\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (572:572:572))
        (PORT datab (162:162:162) (218:218:218))
        (PORT datad (393:393:393) (440:440:440))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1168:1168:1168))
        (PORT d (1226:1226:1226) (1362:1362:1362))
        (PORT ena (1170:1170:1170) (1318:1318:1318))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_DPCR_in\[12\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (147:147:147))
        (PORT datac (779:779:779) (922:922:922))
        (PORT datad (708:708:708) (812:812:812))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1151:1151:1151) (1179:1179:1179))
        (PORT d (964:964:964) (1057:1057:1057))
        (PORT ena (1347:1347:1347) (1546:1546:1546))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_DPCR_in\[13\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (905:905:905))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1179:1179:1179))
        (PORT d (1225:1225:1225) (1346:1346:1346))
        (PORT ena (1170:1170:1170) (1321:1321:1321))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_DPCR_in\[14\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (705:705:705))
        (PORT datab (570:570:570) (652:652:652))
        (PORT datad (308:308:308) (369:369:369))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1179:1179:1179))
        (PORT d (1273:1273:1273) (1412:1412:1412))
        (PORT ena (1170:1170:1170) (1321:1321:1321))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\datapath_unit\|s_DPCR_in\[15\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (641:641:641))
        (PORT datac (105:105:105) (128:128:128))
        (PORT datad (998:998:998) (1144:1144:1144))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1145:1145:1145) (1172:1172:1172))
        (PORT d (898:898:898) (1001:1001:1001))
        (PORT ena (1328:1328:1328) (1524:1524:1524))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1162:1162:1162))
        (PORT d (1900:1900:1900) (2109:2109:2109))
        (PORT ena (1174:1174:1174) (1318:1318:1318))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1173:1173:1173))
        (PORT d (1966:1966:1966) (2197:2197:2197))
        (PORT ena (1323:1323:1323) (1500:1500:1500))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1173:1173:1173))
        (PORT d (1386:1386:1386) (1556:1556:1556))
        (PORT ena (1323:1323:1323) (1500:1500:1500))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1169:1169:1169))
        (PORT d (2200:2200:2200) (2456:2456:2456))
        (PORT ena (1194:1194:1194) (1345:1345:1345))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1175:1175:1175))
        (PORT d (2093:2093:2093) (2348:2348:2348))
        (PORT ena (1774:1774:1774) (2009:2009:2009))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1172:1172:1172))
        (PORT d (2327:2327:2327) (2580:2580:2580))
        (PORT ena (1661:1661:1661) (1887:1887:1887))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1169:1169:1169))
        (PORT d (1805:1805:1805) (2013:2013:2013))
        (PORT ena (1167:1167:1167) (1341:1341:1341))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1179:1179:1179))
        (PORT d (2358:2358:2358) (2636:2636:2636))
        (PORT ena (1392:1392:1392) (1577:1577:1577))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1160:1160:1160))
        (PORT d (1653:1653:1653) (1860:1860:1860))
        (PORT ena (1427:1427:1427) (1624:1624:1624))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1179:1179:1179))
        (PORT d (1700:1700:1700) (1908:1908:1908))
        (PORT ena (1392:1392:1392) (1577:1577:1577))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1175:1175:1175))
        (PORT d (1977:1977:1977) (2235:2235:2235))
        (PORT ena (1774:1774:1774) (2009:2009:2009))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1189:1189:1189))
        (PORT d (1615:1615:1615) (1835:1835:1835))
        (PORT ena (1692:1692:1692) (1945:1945:1945))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1169:1169:1169))
        (PORT d (1545:1545:1545) (1717:1717:1717))
        (PORT ena (1194:1194:1194) (1345:1345:1345))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1179:1179:1179))
        (PORT d (1902:1902:1902) (2136:2136:2136))
        (PORT ena (1392:1392:1392) (1577:1577:1577))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1142:1142:1142))
        (PORT d (1458:1458:1458) (1632:1632:1632))
        (PORT ena (1263:1263:1263) (1444:1444:1444))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|DPCR\|s_data_out\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1160:1160:1160))
        (PORT d (1573:1573:1573) (1729:1729:1729))
        (PORT ena (1427:1427:1427) (1624:1624:1624))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|wr_SVOP\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (645:645:645))
        (PORT datab (438:438:438) (537:537:537))
        (PORT datac (432:432:432) (529:529:529))
        (PORT datad (579:579:579) (653:653:653))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SVOP\|s_data_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1130:1130:1130) (1162:1162:1162))
        (PORT d (1900:1900:1900) (2109:2109:2109))
        (PORT ena (1821:1821:1821) (2085:2085:2085))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SVOP\|s_data_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1142:1142:1142) (1174:1174:1174))
        (PORT d (1860:1860:1860) (2085:2085:2085))
        (PORT ena (1662:1662:1662) (1882:1882:1882))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SVOP\|s_data_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1167:1167:1167))
        (PORT d (1386:1386:1386) (1553:1553:1553))
        (PORT ena (1631:1631:1631) (1867:1867:1867))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SVOP\|s_data_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1169:1169:1169))
        (PORT d (2200:2200:2200) (2456:2456:2456))
        (PORT ena (1775:1775:1775) (2004:2004:2004))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SVOP\|s_data_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1185:1185:1185))
        (PORT d (2041:2041:2041) (2278:2278:2278))
        (PORT ena (1578:1578:1578) (1807:1807:1807))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SVOP\|s_data_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1172:1172:1172))
        (PORT d (2327:2327:2327) (2580:2580:2580))
        (PORT ena (1495:1495:1495) (1698:1698:1698))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SVOP\|s_data_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1169:1169:1169))
        (PORT d (1805:1805:1805) (2013:2013:2013))
        (PORT ena (1443:1443:1443) (1654:1654:1654))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SVOP\|s_data_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1175:1175:1175))
        (PORT d (2191:2191:2191) (2437:2437:2437))
        (PORT ena (1440:1440:1440) (1640:1640:1640))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SVOP\|s_data_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1155:1155:1155))
        (PORT d (1658:1658:1658) (1874:1874:1874))
        (PORT ena (1443:1443:1443) (1658:1658:1658))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SVOP\|s_data_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1135:1135:1135) (1167:1167:1167))
        (PORT d (1687:1687:1687) (1893:1893:1893))
        (PORT ena (1631:1631:1631) (1867:1867:1867))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SVOP\|s_data_out\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1153:1153:1153) (1185:1185:1185))
        (PORT d (2248:2248:2248) (2539:2539:2539))
        (PORT ena (1578:1578:1578) (1807:1807:1807))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SVOP\|s_data_out\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1187:1187:1187))
        (PORT d (1580:1580:1580) (1788:1788:1788))
        (PORT ena (1595:1595:1595) (1827:1827:1827))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SVOP\|s_data_out\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1137:1137:1137) (1169:1169:1169))
        (PORT d (1545:1545:1545) (1717:1717:1717))
        (PORT ena (1775:1775:1775) (2004:2004:2004))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SVOP\|s_data_out\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1175:1175:1175))
        (PORT d (2173:2173:2173) (2431:2431:2431))
        (PORT ena (1440:1440:1440) (1640:1640:1640))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SVOP\|s_data_out\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1142:1142:1142))
        (PORT d (1458:1458:1458) (1632:1632:1632))
        (PORT ena (1446:1446:1446) (1657:1657:1657))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SVOP\|s_data_out\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1127:1127:1127) (1155:1155:1155))
        (PORT d (1590:1590:1590) (1756:1756:1756))
        (PORT ena (1443:1443:1443) (1658:1658:1658))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\control_unit\|wr_SOP\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (842:842:842))
        (PORT datab (446:446:446) (548:548:548))
        (PORT datac (419:419:419) (516:516:516))
        (PORT datad (508:508:508) (603:603:603))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SOP\|s_data_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1165:1165:1165))
        (PORT d (2102:2102:2102) (2332:2332:2332))
        (PORT ena (1619:1619:1619) (1849:1849:1849))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SOP\|s_data_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1173:1173:1173))
        (PORT d (1966:1966:1966) (2197:2197:2197))
        (PORT ena (1618:1618:1618) (1824:1824:1824))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SOP\|s_data_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1141:1141:1141) (1173:1173:1173))
        (PORT d (1386:1386:1386) (1556:1556:1556))
        (PORT ena (1618:1618:1618) (1824:1824:1824))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SOP\|s_data_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1165:1165:1165))
        (PORT d (2198:2198:2198) (2452:2452:2452))
        (PORT ena (1619:1619:1619) (1849:1849:1849))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SOP\|s_data_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1186:1186:1186))
        (PORT d (2041:2041:2041) (2277:2277:2277))
        (PORT ena (2104:2104:2104) (2407:2407:2407))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SOP\|s_data_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1138:1138:1138) (1170:1170:1170))
        (PORT d (2207:2207:2207) (2443:2443:2443))
        (PORT ena (2081:2081:2081) (2381:2381:2381))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SOP\|s_data_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1169:1169:1169))
        (PORT d (1805:1805:1805) (2013:2013:2013))
        (PORT ena (1640:1640:1640) (1867:1867:1867))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SOP\|s_data_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1175:1175:1175))
        (PORT d (2191:2191:2191) (2437:2437:2437))
        (PORT ena (1513:1513:1513) (1705:1705:1705))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SOP\|s_data_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1165:1165:1165))
        (PORT d (1835:1835:1835) (2074:2074:2074))
        (PORT ena (1408:1408:1408) (1611:1611:1611))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SOP\|s_data_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1146:1146:1146) (1179:1179:1179))
        (PORT d (1700:1700:1700) (1908:1908:1908))
        (PORT ena (1367:1367:1367) (1545:1545:1545))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SOP\|s_data_out\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1186:1186:1186))
        (PORT d (2256:2256:2256) (2547:2547:2547))
        (PORT ena (2104:2104:2104) (2407:2407:2407))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SOP\|s_data_out\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1187:1187:1187))
        (PORT d (1580:1580:1580) (1788:1788:1788))
        (PORT ena (2213:2213:2213) (2525:2525:2525))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SOP\|s_data_out\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1165:1165:1165))
        (PORT d (1736:1736:1736) (1916:1916:1916))
        (PORT ena (1619:1619:1619) (1849:1849:1849))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SOP\|s_data_out\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1175:1175:1175))
        (PORT d (2173:2173:2173) (2431:2431:2431))
        (PORT ena (1513:1513:1513) (1705:1705:1705))
        (IOPATH (posedge clk) q (329:329:329) (329:329:329))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (41:41:41))
      (SETUP ena (posedge clk) (41:41:41))
      (HOLD d (posedge clk) (56:56:56))
      (HOLD ena (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SOP\|s_data_out\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1115:1115:1115) (1142:1142:1142))
        (PORT d (1458:1458:1458) (1632:1632:1632))
        (PORT ena (1652:1652:1652) (1889:1889:1889))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\datapath_unit\|SOP\|s_data_out\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1165:1165:1165))
        (PORT d (1343:1343:1343) (1480:1480:1480))
        (PORT ena (1408:1408:1408) (1611:1611:1611))
        (IOPATH (posedge clk) q (345:345:345) (339:339:339))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (40:40:40))
      (SETUP ena (posedge clk) (40:40:40))
      (HOLD d (posedge clk) (58:58:58))
      (HOLD ena (posedge clk) (58:58:58))
    )
  )
)
