/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_tm.h $
 * $brcm_Revision: Hydra_Software_Devel/5 $
 * $brcm_Date: 7/12/12 12:42p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Jul 12 11:18:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3472/rdb/a0/bchp_tm.h $
 * 
 * Hydra_Software_Devel/5   7/12/12 12:42p farshidf
 * SW3472-6: fix compile
 * 
 * Hydra_Software_Devel/4   7/12/12 12:40p farshidf
 * SW3472-6: update
 * 
 * Hydra_Software_Devel/3   7/12/12 11:31a farshidf
 * SW3472-6: update RDB
 * 
 * Hydra_Software_Devel/3   7/12/12 11:30a farshidf
 * SW3472-6: update RDB
 *
 ***************************************************************************/

#ifndef BCHP_TM_H__
#define BCHP_TM_H__

/***************************************************************************
 *TM - TM registers
 ***************************************************************************/
#define BCHP_TM_FAMILY_ID                        0x00100000 /* Chip Family ID */
#define BCHP_TM_CHIP_ID                          0x00100004 /* Chip ID */
#define BCHP_TM_REV_ID                           0x00100008 /* Chip Revision ID */
#define BCHP_TM_REV_ID_INT                       0x0010000c /* Chip Internal Revision ID */
#define BCHP_TM_SFT_RST                          0x00100010 /* Soft Reset Control Register */
#define BCHP_TM_SFT_RST_CFG                      0x00100014 /* Soft Reset Configuration Control Register */
#define BCHP_TM_PWRDN                            0x00100018 /* Power Down Control Register */
#define BCHP_TM_MEM_CTRL                         0x0010001c /* Memory Power Control Register */
#define BCHP_TM_OSC_CML_CTRL                     0x00100020 /* XTAL Oscillator CML Control */
#define BCHP_TM_MISC6                            0x00100024 /* Misc Control Register */
#define BCHP_TM_MISC5                            0x00100028 /* Misc Control Register */
#define BCHP_TM_MISC4                            0x0010002c /* Misc Control Register */
#define BCHP_TM_REG_PLL_STATUS                   0x00100030 /* Register PLL Status */
#define BCHP_TM_SYS_PLL0_STATUS                  0x00100034 /* System PLL0 Status */
#define BCHP_TM_SYS_PLL1_STATUS                  0x00100038 /* System PLL1 Status */
#define BCHP_TM_REG_PLL_STAT_CTRL                0x00100040 /* Register PLL Status Control */
#define BCHP_TM_SYS_PLL0_STAT_CTRL               0x00100058 /* System PLL0 Status Control */
#define BCHP_TM_SYS_PLL1_STAT_CTRL               0x0010005c /* System PLL1 Status Control */
#define BCHP_TM_SYS_PLL0_PDIV                    0x00100060 /* System PLL0 Divider Control */
#define BCHP_TM_SYS_PLL0_NDIV_INT                0x00100064 /* System PLL0 Divider Control */
#define BCHP_TM_SYS_PLL0_NDIV_FRAC               0x00100068 /* System PLL0 Divider Control */
#define BCHP_TM_SYS_PLL0_CLK_THD                 0x0010006c /* System PLL0 Clock for THD0 */
#define BCHP_TM_SYS_PLL0_CLK_054                 0x00100070 /* System PLL1 Clock for Feedback */
#define BCHP_TM_SYS_PLL0_RST                     0x00100074 /* System PLL0 Reset Control */
#define BCHP_TM_SYS_PLL0_DCO_CTRL                0x00100078 /* System PLL0 DCO Control */
#define BCHP_TM_SYS_PLL0_FB_CTRL                 0x0010007c /* System PLL0 Feedback Control */
#define BCHP_TM_SYS_PLL0_SS_CTRL                 0x00100080 /* System PLL0 Spread Spectrum Control */
#define BCHP_TM_SYS_PLL0_SS_LIMIT                0x00100084 /* System PLL0 Spread Spectrum Limit Control */
#define BCHP_TM_SYS_PLL0_GAIN_CTRL               0x00100088 /* System PLL0 Gain Control */
#define BCHP_TM_SYS_PLL0_MISC_CTRL               0x0010008c /* System PLL0 Misc Control */
#define BCHP_TM_SYS_PLL1_PDIV                    0x00100090 /* System PLL1 Divider Control */
#define BCHP_TM_SYS_PLL1_NDIV_INT                0x00100094 /* System PLL1 Divider Control */
#define BCHP_TM_SYS_PLL1_NDIV_FRAC               0x00100098 /* System PLL1 Divider Control */
#define BCHP_TM_SYS_PLL1_CLK_THD                 0x0010009c /* System PLL1 Clock for THD1 */
#define BCHP_TM_SYS_PLL1_CLK_054                 0x001000a0 /* System PLL1 Clock for Feedback */
#define BCHP_TM_SYS_PLL1_RST                     0x001000a4 /* System PLL1 Reset Control */
#define BCHP_TM_SYS_PLL1_DCO_CTRL                0x001000a8 /* System PLL1 DCO Control */
#define BCHP_TM_SYS_PLL1_FB_CTRL                 0x001000ac /* System PLL1 Feedback Control */
#define BCHP_TM_SYS_PLL1_SS_CTRL                 0x001000b0 /* System PLL1 Spread Spectrum Control */
#define BCHP_TM_SYS_PLL1_SS_LIMIT                0x001000b4 /* System PLL1 Spread Spectrum Limit Control */
#define BCHP_TM_SYS_PLL1_GAIN_CTRL               0x001000b8 /* System PLL1 Gain Control */
#define BCHP_TM_SYS_PLL1_MISC_CTRL               0x001000bc /* System PLL1 Misc Control */
#define BCHP_TM_REG_PLL_CLK_XPT_XMT              0x001000c0 /* Register PLL Clock for Transport XMT Clock */
#define BCHP_TM_REG_PLL_CLK_XPT_216              0x001000c4 /* Register PLL Clock for Transport 216 MHz Clock */
#define BCHP_TM_REG_PLL_CLK_TMT                  0x001000c8 /* Register PLL Clock for TMT */
#define BCHP_TM_OSC_CLK_EN                       0x00100180 /* XTAL Oscillator Clock Enable Register */
#define BCHP_TM_REG_CLK_EN                       0x00100184 /* Register Clock Enable Register */
#define BCHP_TM_SYS_CLK_EN                       0x00100188 /* System Clock Enable Register */
#define BCHP_TM_TEST_MODE                        0x001001a0 /* Test Mode Control Register */
#define BCHP_TM_TEST_MISC2                       0x001001a4 /* Test Misc2 Control Register */
#define BCHP_TM_TEST_MISC1                       0x001001a8 /* Test Misc1 Control Register */
#define BCHP_TM_TEST_MISC0                       0x001001ac /* Test Misc0 Control Register */
#define BCHP_TM_TS_CTRL                          0x001001b4 /* Transport Control Register */
#define BCHP_TM_TS_GPO_EN                        0x001001b8 /* TS GPO Enable Control Register */
#define BCHP_TM_TS_GPO_VAL                       0x001001bc /* TS GPO Value Control Register */
#define BCHP_TM_CWD_CTRL                         0x001001cc /* CWD Control Register */
#define BCHP_TM_PDD_CTRL                         0x001001d0 /* PDD Control Register */
#define BCHP_TM_UART_CTRL                        0x001001d4 /* UART Control Register */
#define BCHP_TM_GPIO_MUX                         0x001001d8 /* GPIO Mux Control Register */
#define BCHP_TM_GPIO_IODIR                       0x001001dc /* GPIO IO Directional Control Register */
#define BCHP_TM_GPIO_OD                          0x001001e0 /* GPIO Open Drain Control Register */
#define BCHP_TM_GPIO_DATA                        0x001001e4 /* GPIO Data Control Register */
#define BCHP_TM_GPO_MUX                          0x001001e8 /* GPO Mux Control Register */
#define BCHP_TM_GPO_DATA                         0x001001ec /* GPO Data Control Register */
#define BCHP_TM_TP_IN_EN                         0x001001f4 /* TP_IN Enable Control Register */
#define BCHP_TM_TP_IN_VAL                        0x001001f8 /* TP_IN Value Control Register */
#define BCHP_TM_IRQ_CTRL                         0x001001fc /* Interrupt Pad Control Register */
#define BCHP_TM_PWM_CTRL                         0x00100200 /* PWM Control Register */
#define BCHP_TM_BSC_CTRL                         0x00100204 /* Master BSC Control Register */
#define BCHP_TM_PAD_CTRL1                        0x00100208 /* Pad Control Register */
#define BCHP_TM_PAD_CTRL0                        0x0010020c /* Pad Control Register */
#define BCHP_TM_MISC3                            0x00100210 /* Misc Control Register */
#define BCHP_TM_MISC2                            0x00100214 /* Misc Control Register */
#define BCHP_TM_MISC1                            0x00100218 /* Misc Control Register */
#define BCHP_TM_MISC0                            0x0010021c /* Misc Control Register */
#define BCHP_TM_SFT7                             0x00100220 /* Software Control Register */
#define BCHP_TM_SFT6                             0x00100224 /* Software Control Register */
#define BCHP_TM_SFT5                             0x00100228 /* Software Control Register */
#define BCHP_TM_SFT4                             0x0010022c /* Software Control Register */
#define BCHP_TM_SFT3                             0x00100230 /* Software Control Register */
#define BCHP_TM_SFT2                             0x00100234 /* Software Control Register */
#define BCHP_TM_SFT1                             0x00100238 /* Software Control Register */
#define BCHP_TM_SFT0                             0x0010023c /* Software Control Register */
#define BCHP_TM_TP_DIAG_CTRL                     0x00100240 /* Testport Diagnostic Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL8               0x00100244 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL7               0x00100248 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL6               0x0010024c /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL5               0x00100250 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL4               0x00100254 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL3               0x00100258 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL2               0x0010025c /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL1               0x00100260 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL0               0x00100264 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_INV_CTRL1               0x00100268 /* Internal Diagnostic Inversion Control Register */
#define BCHP_TM_INT_DIAG_INV_CTRL0               0x0010026c /* Internal Diagnostic Inversion Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8               0x00100274 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7               0x00100278 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6               0x0010027c /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5               0x00100280 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4               0x00100284 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3               0x00100288 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2               0x0010028c /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1               0x00100290 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0               0x00100294 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_INV_CTRL1               0x00100298 /* External Diagnostic Inversion Control Register */
#define BCHP_TM_EXT_DIAG_INV_CTRL0               0x0010029c /* External Diagnostic Inversion Control Register */
#define BCHP_TM_EXT_DIAG_PAD_CTRL1               0x001002a0 /* External Diagnostic Pad Control Register */
#define BCHP_TM_EXT_DIAG_PAD_CTRL0               0x001002a4 /* External Diagnostic Pad Control Register */
#define BCHP_TM_ROSC_CTRL                        0x001002b0 /* Ring Oscillator Control Register */
#define BCHP_TM_GPIO_READ                        0x001002dc /* GPIO Read Control Register */
#define BCHP_TM_GPO_READ                         0x001002e0 /* GPO Read Control Register */
#define BCHP_TM_TS_READ                          0x001002e4 /* TS Read Control Register */
#define BCHP_TM_BSC_READ                         0x001002e8 /* BSC Read Control Register */
#define BCHP_TM_EJTAG_READ                       0x001002ec /* EJTAG Read Control Register */
#define BCHP_TM_MISC_READ                        0x001002f0 /* Misc Read Control Register */
#define BCHP_TM_GPIO_OUT_READ                    0x001002f4 /* GPIO Output Read Control Register */
#define BCHP_TM_GPO_OUT_READ                     0x001002f8 /* GPO Output Read Register */
#define BCHP_TM_TS_OUT_READ                      0x001002fc /* TS Read Output Control Register */
#define BCHP_TM_BSC_OUT_READ                     0x00100300 /* BSC Output Read Control Register */
#define BCHP_TM_MISC_OUT_READ                    0x00100304 /* Misc Output Read Control Register */
#define BCHP_TM_GPIO_OE_READ                     0x00100308 /* GPIO Output Enable Read Control Register */
#define BCHP_TM_GPO_OE_READ                      0x0010030c /* GPO Output Enable Read Register */
#define BCHP_TM_TS_OE_READ                       0x00100310 /* TS Read Output Enable Control Register */
#define BCHP_TM_BSC_OE_READ                      0x00100314 /* BSC Output Enable Read Control Register */
#define BCHP_TM_MISC_OE_READ                     0x00100318 /* Misc Output Enable Read Control Register */
#define BCHP_TM_PIN_STRAP                        0x0010031c /* Pin Strap Read Control Register */
#define BCHP_TM_TP_DIAG_OUT1                     0x00100320 /* Testport / Diagnostic Read Control Register */
#define BCHP_TM_TP_DIAG_OUT0                     0x00100324 /* Testport / Diagnostic Read Control Register */
#define BCHP_TM_CLOCK_MONITOR_CONTROL            0x00100328 /* Clock Monitor Control Register */
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT          0x0010032c /* Clock Monitor Max Reference Count Control Register */
#define BCHP_TM_CLOCK_MONITOR_REF_COUNTER        0x00100330 /* Clock Monitor Reference Counter Register */
#define BCHP_TM_CLOCK_MONITOR_REF_DONE           0x00100334 /* Clock Reference Counter Status Register */
#define BCHP_TM_CLOCK_MONITOR_VIEW_COUNTER       0x00100338 /* Clock Monitor View Counter Register */
#define BCHP_TM_CLOCK_OBSERVATION_CTRL           0x0010033c /* Clock Observation Control Register */
#define BCHP_TM_ICID_DATA7                       0x00100340 /* ICID Data Register */
#define BCHP_TM_ICID_DATA6                       0x00100344 /* ICID Data Register */
#define BCHP_TM_ICID_DATA5                       0x00100348 /* ICID Data Register */
#define BCHP_TM_ICID_DATA4                       0x0010034c /* ICID Data Register */
#define BCHP_TM_ICID_DATA3                       0x00100350 /* ICID Data Register */
#define BCHP_TM_ICID_DATA2                       0x00100354 /* ICID Data Register */
#define BCHP_TM_ICID_DATA1                       0x00100358 /* ICID Data Register */
#define BCHP_TM_ICID_DATA0                       0x0010035c /* ICID Data Register */
#define BCHP_TM_ICID_READ                        0x00100360 /* ICID Read Register */
#define BCHP_TM_ICID_CLK_CTRL                    0x00100364 /* ICID Clock Register */
#define BCHP_TM_ICID_MISC_CTRL                   0x00100368 /* ICID Miscellaneous Control Register */

/***************************************************************************
 *FAMILY_ID - Chip Family ID
 ***************************************************************************/
/* TM :: FAMILY_ID :: RSVD [31:16] */
#define BCHP_TM_FAMILY_ID_RSVD_MASK                                0xffff0000
#define BCHP_TM_FAMILY_ID_RSVD_SHIFT                               16
#define BCHP_TM_FAMILY_ID_RSVD_DEFAULT                             0x00000000

/* TM :: FAMILY_ID :: ID [15:00] */
#define BCHP_TM_FAMILY_ID_ID_MASK                                  0x0000ffff
#define BCHP_TM_FAMILY_ID_ID_SHIFT                                 0
#define BCHP_TM_FAMILY_ID_ID_DEFAULT                               0x00003472

/***************************************************************************
 *CHIP_ID - Chip ID
 ***************************************************************************/
/* TM :: CHIP_ID :: RSVD [31:16] */
#define BCHP_TM_CHIP_ID_RSVD_MASK                                  0xffff0000
#define BCHP_TM_CHIP_ID_RSVD_SHIFT                                 16
#define BCHP_TM_CHIP_ID_RSVD_DEFAULT                               0x00000000

/* TM :: CHIP_ID :: ID [15:00] */
#define BCHP_TM_CHIP_ID_ID_MASK                                    0x0000ffff
#define BCHP_TM_CHIP_ID_ID_SHIFT                                   0
#define BCHP_TM_CHIP_ID_ID_DEFAULT                                 0x00003472

/***************************************************************************
 *REV_ID - Chip Revision ID
 ***************************************************************************/
/* TM :: REV_ID :: RSVD [31:16] */
#define BCHP_TM_REV_ID_RSVD_MASK                                   0xffff0000
#define BCHP_TM_REV_ID_RSVD_SHIFT                                  16
#define BCHP_TM_REV_ID_RSVD_DEFAULT                                0x00000000

/* TM :: REV_ID :: ID [15:00] */
#define BCHP_TM_REV_ID_ID_MASK                                     0x0000ffff
#define BCHP_TM_REV_ID_ID_SHIFT                                    0
#define BCHP_TM_REV_ID_ID_DEFAULT                                  0x00000000

/***************************************************************************
 *REV_ID_INT - Chip Internal Revision ID
 ***************************************************************************/
/* TM :: REV_ID_INT :: RSVD [31:16] */
#define BCHP_TM_REV_ID_INT_RSVD_MASK                               0xffff0000
#define BCHP_TM_REV_ID_INT_RSVD_SHIFT                              16
#define BCHP_TM_REV_ID_INT_RSVD_DEFAULT                            0x00000000

/* TM :: REV_ID_INT :: ID [15:00] */
#define BCHP_TM_REV_ID_INT_ID_MASK                                 0x0000ffff
#define BCHP_TM_REV_ID_INT_ID_SHIFT                                0
#define BCHP_TM_REV_ID_INT_ID_DEFAULT                              0x00000000

/***************************************************************************
 *SFT_RST - Soft Reset Control Register
 ***************************************************************************/
/* TM :: SFT_RST :: RSVD [31:16] */
#define BCHP_TM_SFT_RST_RSVD_MASK                                  0xffff0000
#define BCHP_TM_SFT_RST_RSVD_SHIFT                                 16
#define BCHP_TM_SFT_RST_RSVD_DEFAULT                               0x0000ffff

/* TM :: SFT_RST :: PWM [15:15] */
#define BCHP_TM_SFT_RST_PWM_MASK                                   0x00008000
#define BCHP_TM_SFT_RST_PWM_SHIFT                                  15
#define BCHP_TM_SFT_RST_PWM_DEFAULT                                0x00000001

/* TM :: SFT_RST :: PWM_1 [14:14] */
#define BCHP_TM_SFT_RST_PWM_1_MASK                                 0x00004000
#define BCHP_TM_SFT_RST_PWM_1_SHIFT                                14
#define BCHP_TM_SFT_RST_PWM_1_DEFAULT                              0x00000001

/* TM :: SFT_RST :: PWM_0 [13:13] */
#define BCHP_TM_SFT_RST_PWM_0_MASK                                 0x00002000
#define BCHP_TM_SFT_RST_PWM_0_SHIFT                                13
#define BCHP_TM_SFT_RST_PWM_0_DEFAULT                              0x00000001

/* TM :: SFT_RST :: OTP [12:12] */
#define BCHP_TM_SFT_RST_OTP_MASK                                   0x00001000
#define BCHP_TM_SFT_RST_OTP_SHIFT                                  12
#define BCHP_TM_SFT_RST_OTP_DEFAULT                                0x00000001

/* TM :: SFT_RST :: AVS [11:11] */
#define BCHP_TM_SFT_RST_AVS_MASK                                   0x00000800
#define BCHP_TM_SFT_RST_AVS_SHIFT                                  11
#define BCHP_TM_SFT_RST_AVS_DEFAULT                                0x00000001

/* TM :: SFT_RST :: TMT [10:10] */
#define BCHP_TM_SFT_RST_TMT_MASK                                   0x00000400
#define BCHP_TM_SFT_RST_TMT_SHIFT                                  10
#define BCHP_TM_SFT_RST_TMT_DEFAULT                                0x00000001

/* TM :: SFT_RST :: WDT [09:09] */
#define BCHP_TM_SFT_RST_WDT_MASK                                   0x00000200
#define BCHP_TM_SFT_RST_WDT_SHIFT                                  9
#define BCHP_TM_SFT_RST_WDT_DEFAULT                                0x00000001

/* TM :: SFT_RST :: UPG [08:08] */
#define BCHP_TM_SFT_RST_UPG_MASK                                   0x00000100
#define BCHP_TM_SFT_RST_UPG_SHIFT                                  8
#define BCHP_TM_SFT_RST_UPG_DEFAULT                                0x00000001

/* TM :: SFT_RST :: TIMERS [07:07] */
#define BCHP_TM_SFT_RST_TIMERS_MASK                                0x00000080
#define BCHP_TM_SFT_RST_TIMERS_SHIFT                               7
#define BCHP_TM_SFT_RST_TIMERS_DEFAULT                             0x00000001

/* TM :: SFT_RST :: MBSC [06:06] */
#define BCHP_TM_SFT_RST_MBSC_MASK                                  0x00000040
#define BCHP_TM_SFT_RST_MBSC_SHIFT                                 6
#define BCHP_TM_SFT_RST_MBSC_DEFAULT                               0x00000001

/* TM :: SFT_RST :: DIAG_CAPT [05:05] */
#define BCHP_TM_SFT_RST_DIAG_CAPT_MASK                             0x00000020
#define BCHP_TM_SFT_RST_DIAG_CAPT_SHIFT                            5
#define BCHP_TM_SFT_RST_DIAG_CAPT_DEFAULT                          0x00000001

/* TM :: SFT_RST :: XPT [04:04] */
#define BCHP_TM_SFT_RST_XPT_MASK                                   0x00000010
#define BCHP_TM_SFT_RST_XPT_SHIFT                                  4
#define BCHP_TM_SFT_RST_XPT_DEFAULT                                0x00000001

/* TM :: SFT_RST :: THD1 [03:03] */
#define BCHP_TM_SFT_RST_THD1_MASK                                  0x00000008
#define BCHP_TM_SFT_RST_THD1_SHIFT                                 3
#define BCHP_TM_SFT_RST_THD1_DEFAULT                               0x00000001

/* TM :: SFT_RST :: THD0 [02:02] */
#define BCHP_TM_SFT_RST_THD0_MASK                                  0x00000004
#define BCHP_TM_SFT_RST_THD0_SHIFT                                 2
#define BCHP_TM_SFT_RST_THD0_DEFAULT                               0x00000001

/* TM :: SFT_RST :: UFE1 [01:01] */
#define BCHP_TM_SFT_RST_UFE1_MASK                                  0x00000002
#define BCHP_TM_SFT_RST_UFE1_SHIFT                                 1
#define BCHP_TM_SFT_RST_UFE1_DEFAULT                               0x00000001

/* TM :: SFT_RST :: UFE0 [00:00] */
#define BCHP_TM_SFT_RST_UFE0_MASK                                  0x00000001
#define BCHP_TM_SFT_RST_UFE0_SHIFT                                 0
#define BCHP_TM_SFT_RST_UFE0_DEFAULT                               0x00000001

/***************************************************************************
 *SFT_RST_CFG - Soft Reset Configuration Control Register
 ***************************************************************************/
/* TM :: SFT_RST_CFG :: RSVD [31:16] */
#define BCHP_TM_SFT_RST_CFG_RSVD_MASK                              0xffff0000
#define BCHP_TM_SFT_RST_CFG_RSVD_SHIFT                             16
#define BCHP_TM_SFT_RST_CFG_RSVD_DEFAULT                           0x0000ffff

/* TM :: SFT_RST_CFG :: PWM [15:15] */
#define BCHP_TM_SFT_RST_CFG_PWM_MASK                               0x00008000
#define BCHP_TM_SFT_RST_CFG_PWM_SHIFT                              15
#define BCHP_TM_SFT_RST_CFG_PWM_DEFAULT                            0x00000001

/* TM :: SFT_RST_CFG :: PWM_1 [14:14] */
#define BCHP_TM_SFT_RST_CFG_PWM_1_MASK                             0x00004000
#define BCHP_TM_SFT_RST_CFG_PWM_1_SHIFT                            14
#define BCHP_TM_SFT_RST_CFG_PWM_1_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG :: PWM_0 [13:13] */
#define BCHP_TM_SFT_RST_CFG_PWM_0_MASK                             0x00002000
#define BCHP_TM_SFT_RST_CFG_PWM_0_SHIFT                            13
#define BCHP_TM_SFT_RST_CFG_PWM_0_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG :: OTP [12:12] */
#define BCHP_TM_SFT_RST_CFG_OTP_MASK                               0x00001000
#define BCHP_TM_SFT_RST_CFG_OTP_SHIFT                              12
#define BCHP_TM_SFT_RST_CFG_OTP_DEFAULT                            0x00000001

/* TM :: SFT_RST_CFG :: AVS [11:11] */
#define BCHP_TM_SFT_RST_CFG_AVS_MASK                               0x00000800
#define BCHP_TM_SFT_RST_CFG_AVS_SHIFT                              11
#define BCHP_TM_SFT_RST_CFG_AVS_DEFAULT                            0x00000001

/* TM :: SFT_RST_CFG :: TMT [10:10] */
#define BCHP_TM_SFT_RST_CFG_TMT_MASK                               0x00000400
#define BCHP_TM_SFT_RST_CFG_TMT_SHIFT                              10
#define BCHP_TM_SFT_RST_CFG_TMT_DEFAULT                            0x00000001

/* TM :: SFT_RST_CFG :: WDT [09:09] */
#define BCHP_TM_SFT_RST_CFG_WDT_MASK                               0x00000200
#define BCHP_TM_SFT_RST_CFG_WDT_SHIFT                              9
#define BCHP_TM_SFT_RST_CFG_WDT_DEFAULT                            0x00000001

/* TM :: SFT_RST_CFG :: UPG [08:08] */
#define BCHP_TM_SFT_RST_CFG_UPG_MASK                               0x00000100
#define BCHP_TM_SFT_RST_CFG_UPG_SHIFT                              8
#define BCHP_TM_SFT_RST_CFG_UPG_DEFAULT                            0x00000001

/* TM :: SFT_RST_CFG :: TIMERS [07:07] */
#define BCHP_TM_SFT_RST_CFG_TIMERS_MASK                            0x00000080
#define BCHP_TM_SFT_RST_CFG_TIMERS_SHIFT                           7
#define BCHP_TM_SFT_RST_CFG_TIMERS_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG :: MBSC [06:06] */
#define BCHP_TM_SFT_RST_CFG_MBSC_MASK                              0x00000040
#define BCHP_TM_SFT_RST_CFG_MBSC_SHIFT                             6
#define BCHP_TM_SFT_RST_CFG_MBSC_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG :: DIAG_CAPT [05:05] */
#define BCHP_TM_SFT_RST_CFG_DIAG_CAPT_MASK                         0x00000020
#define BCHP_TM_SFT_RST_CFG_DIAG_CAPT_SHIFT                        5
#define BCHP_TM_SFT_RST_CFG_DIAG_CAPT_DEFAULT                      0x00000001

/* TM :: SFT_RST_CFG :: XPT [04:04] */
#define BCHP_TM_SFT_RST_CFG_XPT_MASK                               0x00000010
#define BCHP_TM_SFT_RST_CFG_XPT_SHIFT                              4
#define BCHP_TM_SFT_RST_CFG_XPT_DEFAULT                            0x00000001

/* TM :: SFT_RST_CFG :: THD1 [03:03] */
#define BCHP_TM_SFT_RST_CFG_THD1_MASK                              0x00000008
#define BCHP_TM_SFT_RST_CFG_THD1_SHIFT                             3
#define BCHP_TM_SFT_RST_CFG_THD1_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG :: THD0 [02:02] */
#define BCHP_TM_SFT_RST_CFG_THD0_MASK                              0x00000004
#define BCHP_TM_SFT_RST_CFG_THD0_SHIFT                             2
#define BCHP_TM_SFT_RST_CFG_THD0_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG :: UFE1 [01:01] */
#define BCHP_TM_SFT_RST_CFG_UFE1_MASK                              0x00000002
#define BCHP_TM_SFT_RST_CFG_UFE1_SHIFT                             1
#define BCHP_TM_SFT_RST_CFG_UFE1_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG :: UFE0 [00:00] */
#define BCHP_TM_SFT_RST_CFG_UFE0_MASK                              0x00000001
#define BCHP_TM_SFT_RST_CFG_UFE0_SHIFT                             0
#define BCHP_TM_SFT_RST_CFG_UFE0_DEFAULT                           0x00000001

/***************************************************************************
 *PWRDN - Power Down Control Register
 ***************************************************************************/
/* TM :: PWRDN :: RSVD [31:03] */
#define BCHP_TM_PWRDN_RSVD_MASK                                    0xfffffff8
#define BCHP_TM_PWRDN_RSVD_SHIFT                                   3
#define BCHP_TM_PWRDN_RSVD_DEFAULT                                 0x00000000

/* TM :: PWRDN :: CLK54_CML [02:02] */
#define BCHP_TM_PWRDN_CLK54_CML_MASK                               0x00000004
#define BCHP_TM_PWRDN_CLK54_CML_SHIFT                              2
#define BCHP_TM_PWRDN_CLK54_CML_DEFAULT                            0x00000000

/* TM :: PWRDN :: SYS_PLL1 [01:01] */
#define BCHP_TM_PWRDN_SYS_PLL1_MASK                                0x00000002
#define BCHP_TM_PWRDN_SYS_PLL1_SHIFT                               1
#define BCHP_TM_PWRDN_SYS_PLL1_DEFAULT                             0x00000001

/* TM :: PWRDN :: SYS_PLL0 [00:00] */
#define BCHP_TM_PWRDN_SYS_PLL0_MASK                                0x00000001
#define BCHP_TM_PWRDN_SYS_PLL0_SHIFT                               0
#define BCHP_TM_PWRDN_SYS_PLL0_DEFAULT                             0x00000001

/***************************************************************************
 *MEM_CTRL - Memory Power Control Register
 ***************************************************************************/
/* TM :: MEM_CTRL :: ROM_STBY_DIAG [31:31] */
#define BCHP_TM_MEM_CTRL_ROM_STBY_DIAG_MASK                        0x80000000
#define BCHP_TM_MEM_CTRL_ROM_STBY_DIAG_SHIFT                       31
#define BCHP_TM_MEM_CTRL_ROM_STBY_DIAG_DEFAULT                     0x00000001

/* TM :: MEM_CTRL :: RAM_STBY_DIAG [30:30] */
#define BCHP_TM_MEM_CTRL_RAM_STBY_DIAG_MASK                        0x40000000
#define BCHP_TM_MEM_CTRL_RAM_STBY_DIAG_SHIFT                       30
#define BCHP_TM_MEM_CTRL_RAM_STBY_DIAG_DEFAULT                     0x00000001

/* TM :: MEM_CTRL :: PSM_DIAG [29:28] */
#define BCHP_TM_MEM_CTRL_PSM_DIAG_MASK                             0x30000000
#define BCHP_TM_MEM_CTRL_PSM_DIAG_SHIFT                            28
#define BCHP_TM_MEM_CTRL_PSM_DIAG_DEFAULT                          0x00000003

/* TM :: MEM_CTRL :: ROM_STBY_XPT [27:27] */
#define BCHP_TM_MEM_CTRL_ROM_STBY_XPT_MASK                         0x08000000
#define BCHP_TM_MEM_CTRL_ROM_STBY_XPT_SHIFT                        27
#define BCHP_TM_MEM_CTRL_ROM_STBY_XPT_DEFAULT                      0x00000001

/* TM :: MEM_CTRL :: RAM_STBY_XPT [26:26] */
#define BCHP_TM_MEM_CTRL_RAM_STBY_XPT_MASK                         0x04000000
#define BCHP_TM_MEM_CTRL_RAM_STBY_XPT_SHIFT                        26
#define BCHP_TM_MEM_CTRL_RAM_STBY_XPT_DEFAULT                      0x00000001

/* TM :: MEM_CTRL :: PSM_XPT [25:24] */
#define BCHP_TM_MEM_CTRL_PSM_XPT_MASK                              0x03000000
#define BCHP_TM_MEM_CTRL_PSM_XPT_SHIFT                             24
#define BCHP_TM_MEM_CTRL_PSM_XPT_DEFAULT                           0x00000003

/* TM :: MEM_CTRL :: ROM_STBY_THD1_1 [23:23] */
#define BCHP_TM_MEM_CTRL_ROM_STBY_THD1_1_MASK                      0x00800000
#define BCHP_TM_MEM_CTRL_ROM_STBY_THD1_1_SHIFT                     23
#define BCHP_TM_MEM_CTRL_ROM_STBY_THD1_1_DEFAULT                   0x00000001

/* TM :: MEM_CTRL :: RAM_STBY_THD1_1 [22:22] */
#define BCHP_TM_MEM_CTRL_RAM_STBY_THD1_1_MASK                      0x00400000
#define BCHP_TM_MEM_CTRL_RAM_STBY_THD1_1_SHIFT                     22
#define BCHP_TM_MEM_CTRL_RAM_STBY_THD1_1_DEFAULT                   0x00000001

/* TM :: MEM_CTRL :: PSM_THD1_1 [21:20] */
#define BCHP_TM_MEM_CTRL_PSM_THD1_1_MASK                           0x00300000
#define BCHP_TM_MEM_CTRL_PSM_THD1_1_SHIFT                          20
#define BCHP_TM_MEM_CTRL_PSM_THD1_1_DEFAULT                        0x00000003

/* TM :: MEM_CTRL :: ROM_STBY_THD1_0 [19:19] */
#define BCHP_TM_MEM_CTRL_ROM_STBY_THD1_0_MASK                      0x00080000
#define BCHP_TM_MEM_CTRL_ROM_STBY_THD1_0_SHIFT                     19
#define BCHP_TM_MEM_CTRL_ROM_STBY_THD1_0_DEFAULT                   0x00000001

/* TM :: MEM_CTRL :: RAM_STBY_THD1_0 [18:18] */
#define BCHP_TM_MEM_CTRL_RAM_STBY_THD1_0_MASK                      0x00040000
#define BCHP_TM_MEM_CTRL_RAM_STBY_THD1_0_SHIFT                     18
#define BCHP_TM_MEM_CTRL_RAM_STBY_THD1_0_DEFAULT                   0x00000001

/* TM :: MEM_CTRL :: PSM_THD1_0 [17:16] */
#define BCHP_TM_MEM_CTRL_PSM_THD1_0_MASK                           0x00030000
#define BCHP_TM_MEM_CTRL_PSM_THD1_0_SHIFT                          16
#define BCHP_TM_MEM_CTRL_PSM_THD1_0_DEFAULT                        0x00000003

/* TM :: MEM_CTRL :: ROM_STBY_THD0_1 [15:15] */
#define BCHP_TM_MEM_CTRL_ROM_STBY_THD0_1_MASK                      0x00008000
#define BCHP_TM_MEM_CTRL_ROM_STBY_THD0_1_SHIFT                     15
#define BCHP_TM_MEM_CTRL_ROM_STBY_THD0_1_DEFAULT                   0x00000001

/* TM :: MEM_CTRL :: RAM_STBY_THD0_1 [14:14] */
#define BCHP_TM_MEM_CTRL_RAM_STBY_THD0_1_MASK                      0x00004000
#define BCHP_TM_MEM_CTRL_RAM_STBY_THD0_1_SHIFT                     14
#define BCHP_TM_MEM_CTRL_RAM_STBY_THD0_1_DEFAULT                   0x00000001

/* TM :: MEM_CTRL :: PSM_THD0_1 [13:12] */
#define BCHP_TM_MEM_CTRL_PSM_THD0_1_MASK                           0x00003000
#define BCHP_TM_MEM_CTRL_PSM_THD0_1_SHIFT                          12
#define BCHP_TM_MEM_CTRL_PSM_THD0_1_DEFAULT                        0x00000003

/* TM :: MEM_CTRL :: ROM_STBY_THD0_0 [11:11] */
#define BCHP_TM_MEM_CTRL_ROM_STBY_THD0_0_MASK                      0x00000800
#define BCHP_TM_MEM_CTRL_ROM_STBY_THD0_0_SHIFT                     11
#define BCHP_TM_MEM_CTRL_ROM_STBY_THD0_0_DEFAULT                   0x00000001

/* TM :: MEM_CTRL :: RAM_STBY_THD0_0 [10:10] */
#define BCHP_TM_MEM_CTRL_RAM_STBY_THD0_0_MASK                      0x00000400
#define BCHP_TM_MEM_CTRL_RAM_STBY_THD0_0_SHIFT                     10
#define BCHP_TM_MEM_CTRL_RAM_STBY_THD0_0_DEFAULT                   0x00000001

/* TM :: MEM_CTRL :: PSM_THD0_0 [09:08] */
#define BCHP_TM_MEM_CTRL_PSM_THD0_0_MASK                           0x00000300
#define BCHP_TM_MEM_CTRL_PSM_THD0_0_SHIFT                          8
#define BCHP_TM_MEM_CTRL_PSM_THD0_0_DEFAULT                        0x00000003

/* TM :: MEM_CTRL :: ROM_STBY_UFE1 [07:07] */
#define BCHP_TM_MEM_CTRL_ROM_STBY_UFE1_MASK                        0x00000080
#define BCHP_TM_MEM_CTRL_ROM_STBY_UFE1_SHIFT                       7
#define BCHP_TM_MEM_CTRL_ROM_STBY_UFE1_DEFAULT                     0x00000001

/* TM :: MEM_CTRL :: RAM_STBY_UFE1 [06:06] */
#define BCHP_TM_MEM_CTRL_RAM_STBY_UFE1_MASK                        0x00000040
#define BCHP_TM_MEM_CTRL_RAM_STBY_UFE1_SHIFT                       6
#define BCHP_TM_MEM_CTRL_RAM_STBY_UFE1_DEFAULT                     0x00000001

/* TM :: MEM_CTRL :: PSM_UFE1 [05:04] */
#define BCHP_TM_MEM_CTRL_PSM_UFE1_MASK                             0x00000030
#define BCHP_TM_MEM_CTRL_PSM_UFE1_SHIFT                            4
#define BCHP_TM_MEM_CTRL_PSM_UFE1_DEFAULT                          0x00000003

/* TM :: MEM_CTRL :: ROM_STBY_UFE0 [03:03] */
#define BCHP_TM_MEM_CTRL_ROM_STBY_UFE0_MASK                        0x00000008
#define BCHP_TM_MEM_CTRL_ROM_STBY_UFE0_SHIFT                       3
#define BCHP_TM_MEM_CTRL_ROM_STBY_UFE0_DEFAULT                     0x00000001

/* TM :: MEM_CTRL :: RAM_STBY_UFE0 [02:02] */
#define BCHP_TM_MEM_CTRL_RAM_STBY_UFE0_MASK                        0x00000004
#define BCHP_TM_MEM_CTRL_RAM_STBY_UFE0_SHIFT                       2
#define BCHP_TM_MEM_CTRL_RAM_STBY_UFE0_DEFAULT                     0x00000001

/* TM :: MEM_CTRL :: PSM_UFE0 [01:00] */
#define BCHP_TM_MEM_CTRL_PSM_UFE0_MASK                             0x00000003
#define BCHP_TM_MEM_CTRL_PSM_UFE0_SHIFT                            0
#define BCHP_TM_MEM_CTRL_PSM_UFE0_DEFAULT                          0x00000003

/***************************************************************************
 *OSC_CML_CTRL - XTAL Oscillator CML Control
 ***************************************************************************/
/* TM :: OSC_CML_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_OSC_CML_CTRL_RSVD_2_MASK                           0xffffff00
#define BCHP_TM_OSC_CML_CTRL_RSVD_2_SHIFT                          8
#define BCHP_TM_OSC_CML_CTRL_RSVD_2_DEFAULT                        0x00000000

/* TM :: OSC_CML_CTRL :: RSVD_1 [07:05] */
#define BCHP_TM_OSC_CML_CTRL_RSVD_1_MASK                           0x000000e0
#define BCHP_TM_OSC_CML_CTRL_RSVD_1_SHIFT                          5
#define BCHP_TM_OSC_CML_CTRL_RSVD_1_DEFAULT                        0x00000000

/* TM :: OSC_CML_CTRL :: CUR [04:04] */
#define BCHP_TM_OSC_CML_CTRL_CUR_MASK                              0x00000010
#define BCHP_TM_OSC_CML_CTRL_CUR_SHIFT                             4
#define BCHP_TM_OSC_CML_CTRL_CUR_DEFAULT                           0x00000000

/* TM :: OSC_CML_CTRL :: RSVD_0 [03:02] */
#define BCHP_TM_OSC_CML_CTRL_RSVD_0_MASK                           0x0000000c
#define BCHP_TM_OSC_CML_CTRL_RSVD_0_SHIFT                          2
#define BCHP_TM_OSC_CML_CTRL_RSVD_0_DEFAULT                        0x00000000

/* TM :: OSC_CML_CTRL :: DRIVE [01:00] */
#define BCHP_TM_OSC_CML_CTRL_DRIVE_MASK                            0x00000003
#define BCHP_TM_OSC_CML_CTRL_DRIVE_SHIFT                           0
#define BCHP_TM_OSC_CML_CTRL_DRIVE_DEFAULT                         0x00000001

/***************************************************************************
 *MISC6 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC6 :: RSVD [31:00] */
#define BCHP_TM_MISC6_RSVD_MASK                                    0xffffffff
#define BCHP_TM_MISC6_RSVD_SHIFT                                   0
#define BCHP_TM_MISC6_RSVD_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC5 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC5 :: RSVD [31:00] */
#define BCHP_TM_MISC5_RSVD_MASK                                    0xffffffff
#define BCHP_TM_MISC5_RSVD_SHIFT                                   0
#define BCHP_TM_MISC5_RSVD_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC4 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC4 :: RSVD [31:00] */
#define BCHP_TM_MISC4_RSVD_MASK                                    0xffffffff
#define BCHP_TM_MISC4_RSVD_SHIFT                                   0
#define BCHP_TM_MISC4_RSVD_DEFAULT                                 0x00000000

/***************************************************************************
 *REG_PLL_STATUS - Register PLL Status
 ***************************************************************************/
/* TM :: REG_PLL_STATUS :: RSVD [31:17] */
#define BCHP_TM_REG_PLL_STATUS_RSVD_MASK                           0xfffe0000
#define BCHP_TM_REG_PLL_STATUS_RSVD_SHIFT                          17
#define BCHP_TM_REG_PLL_STATUS_RSVD_DEFAULT                        0x00000000

/* TM :: REG_PLL_STATUS :: LOCK [16:16] */
#define BCHP_TM_REG_PLL_STATUS_LOCK_MASK                           0x00010000
#define BCHP_TM_REG_PLL_STATUS_LOCK_SHIFT                          16
#define BCHP_TM_REG_PLL_STATUS_LOCK_DEFAULT                        0x00000001

/* TM :: REG_PLL_STATUS :: STAT_OUT [15:00] */
#define BCHP_TM_REG_PLL_STATUS_STAT_OUT_MASK                       0x0000ffff
#define BCHP_TM_REG_PLL_STATUS_STAT_OUT_SHIFT                      0
#define BCHP_TM_REG_PLL_STATUS_STAT_OUT_DEFAULT                    0x00000102

/***************************************************************************
 *SYS_PLL0_STATUS - System PLL0 Status
 ***************************************************************************/
/* TM :: SYS_PLL0_STATUS :: RSVD [31:17] */
#define BCHP_TM_SYS_PLL0_STATUS_RSVD_MASK                          0xfffe0000
#define BCHP_TM_SYS_PLL0_STATUS_RSVD_SHIFT                         17
#define BCHP_TM_SYS_PLL0_STATUS_RSVD_DEFAULT                       0x00000000

/* TM :: SYS_PLL0_STATUS :: LOCK [16:16] */
#define BCHP_TM_SYS_PLL0_STATUS_LOCK_MASK                          0x00010000
#define BCHP_TM_SYS_PLL0_STATUS_LOCK_SHIFT                         16
#define BCHP_TM_SYS_PLL0_STATUS_LOCK_DEFAULT                       0x00000001

/* TM :: SYS_PLL0_STATUS :: STAT_OUT [15:00] */
#define BCHP_TM_SYS_PLL0_STATUS_STAT_OUT_MASK                      0x0000ffff
#define BCHP_TM_SYS_PLL0_STATUS_STAT_OUT_SHIFT                     0
#define BCHP_TM_SYS_PLL0_STATUS_STAT_OUT_DEFAULT                   0x00000102

/***************************************************************************
 *SYS_PLL1_STATUS - System PLL1 Status
 ***************************************************************************/
/* TM :: SYS_PLL1_STATUS :: RSVD [31:17] */
#define BCHP_TM_SYS_PLL1_STATUS_RSVD_MASK                          0xfffe0000
#define BCHP_TM_SYS_PLL1_STATUS_RSVD_SHIFT                         17
#define BCHP_TM_SYS_PLL1_STATUS_RSVD_DEFAULT                       0x00000000

/* TM :: SYS_PLL1_STATUS :: LOCK [16:16] */
#define BCHP_TM_SYS_PLL1_STATUS_LOCK_MASK                          0x00010000
#define BCHP_TM_SYS_PLL1_STATUS_LOCK_SHIFT                         16
#define BCHP_TM_SYS_PLL1_STATUS_LOCK_DEFAULT                       0x00000001

/* TM :: SYS_PLL1_STATUS :: STAT_OUT [15:00] */
#define BCHP_TM_SYS_PLL1_STATUS_STAT_OUT_MASK                      0x0000ffff
#define BCHP_TM_SYS_PLL1_STATUS_STAT_OUT_SHIFT                     0
#define BCHP_TM_SYS_PLL1_STATUS_STAT_OUT_DEFAULT                   0x00000102

/***************************************************************************
 *REG_PLL_STAT_CTRL - Register PLL Status Control
 ***************************************************************************/
/* TM :: REG_PLL_STAT_CTRL :: RSVD_1 [31:08] */
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_1_MASK                      0xffffff00
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_1_SHIFT                     8
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_1_DEFAULT                   0x00000000

/* TM :: REG_PLL_STAT_CTRL :: UPDATE [07:07] */
#define BCHP_TM_REG_PLL_STAT_CTRL_UPDATE_MASK                      0x00000080
#define BCHP_TM_REG_PLL_STAT_CTRL_UPDATE_SHIFT                     7
#define BCHP_TM_REG_PLL_STAT_CTRL_UPDATE_DEFAULT                   0x00000000

/* TM :: REG_PLL_STAT_CTRL :: MODE [06:05] */
#define BCHP_TM_REG_PLL_STAT_CTRL_MODE_MASK                        0x00000060
#define BCHP_TM_REG_PLL_STAT_CTRL_MODE_SHIFT                       5
#define BCHP_TM_REG_PLL_STAT_CTRL_MODE_DEFAULT                     0x00000000

/* TM :: REG_PLL_STAT_CTRL :: RST [04:04] */
#define BCHP_TM_REG_PLL_STAT_CTRL_RST_MASK                         0x00000010
#define BCHP_TM_REG_PLL_STAT_CTRL_RST_SHIFT                        4
#define BCHP_TM_REG_PLL_STAT_CTRL_RST_DEFAULT                      0x00000000

/* TM :: REG_PLL_STAT_CTRL :: RSVD_0 [03:03] */
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_0_MASK                      0x00000008
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_0_SHIFT                     3
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_0_DEFAULT                   0x00000000

/* TM :: REG_PLL_STAT_CTRL :: SEL [02:00] */
#define BCHP_TM_REG_PLL_STAT_CTRL_SEL_MASK                         0x00000007
#define BCHP_TM_REG_PLL_STAT_CTRL_SEL_SHIFT                        0
#define BCHP_TM_REG_PLL_STAT_CTRL_SEL_DEFAULT                      0x00000000

/***************************************************************************
 *SYS_PLL0_STAT_CTRL - System PLL0 Status Control
 ***************************************************************************/
/* TM :: SYS_PLL0_STAT_CTRL :: RSVD [31:08] */
#define BCHP_TM_SYS_PLL0_STAT_CTRL_RSVD_MASK                       0xffffff00
#define BCHP_TM_SYS_PLL0_STAT_CTRL_RSVD_SHIFT                      8
#define BCHP_TM_SYS_PLL0_STAT_CTRL_RSVD_DEFAULT                    0x00000000

/* TM :: SYS_PLL0_STAT_CTRL :: UPDATE [07:07] */
#define BCHP_TM_SYS_PLL0_STAT_CTRL_UPDATE_MASK                     0x00000080
#define BCHP_TM_SYS_PLL0_STAT_CTRL_UPDATE_SHIFT                    7
#define BCHP_TM_SYS_PLL0_STAT_CTRL_UPDATE_DEFAULT                  0x00000000

/* TM :: SYS_PLL0_STAT_CTRL :: MODE [06:05] */
#define BCHP_TM_SYS_PLL0_STAT_CTRL_MODE_MASK                       0x00000060
#define BCHP_TM_SYS_PLL0_STAT_CTRL_MODE_SHIFT                      5
#define BCHP_TM_SYS_PLL0_STAT_CTRL_MODE_DEFAULT                    0x00000000

/* TM :: SYS_PLL0_STAT_CTRL :: RST [04:04] */
#define BCHP_TM_SYS_PLL0_STAT_CTRL_RST_MASK                        0x00000010
#define BCHP_TM_SYS_PLL0_STAT_CTRL_RST_SHIFT                       4
#define BCHP_TM_SYS_PLL0_STAT_CTRL_RST_DEFAULT                     0x00000000

/* TM :: SYS_PLL0_STAT_CTRL :: RSVD_0 [03:03] */
#define BCHP_TM_SYS_PLL0_STAT_CTRL_RSVD_0_MASK                     0x00000008
#define BCHP_TM_SYS_PLL0_STAT_CTRL_RSVD_0_SHIFT                    3
#define BCHP_TM_SYS_PLL0_STAT_CTRL_RSVD_0_DEFAULT                  0x00000000

/* TM :: SYS_PLL0_STAT_CTRL :: SEL [02:00] */
#define BCHP_TM_SYS_PLL0_STAT_CTRL_SEL_MASK                        0x00000007
#define BCHP_TM_SYS_PLL0_STAT_CTRL_SEL_SHIFT                       0
#define BCHP_TM_SYS_PLL0_STAT_CTRL_SEL_DEFAULT                     0x00000000

/***************************************************************************
 *SYS_PLL1_STAT_CTRL - System PLL1 Status Control
 ***************************************************************************/
/* TM :: SYS_PLL1_STAT_CTRL :: RSVD [31:08] */
#define BCHP_TM_SYS_PLL1_STAT_CTRL_RSVD_MASK                       0xffffff00
#define BCHP_TM_SYS_PLL1_STAT_CTRL_RSVD_SHIFT                      8
#define BCHP_TM_SYS_PLL1_STAT_CTRL_RSVD_DEFAULT                    0x00000000

/* TM :: SYS_PLL1_STAT_CTRL :: UPDATE [07:07] */
#define BCHP_TM_SYS_PLL1_STAT_CTRL_UPDATE_MASK                     0x00000080
#define BCHP_TM_SYS_PLL1_STAT_CTRL_UPDATE_SHIFT                    7
#define BCHP_TM_SYS_PLL1_STAT_CTRL_UPDATE_DEFAULT                  0x00000000

/* TM :: SYS_PLL1_STAT_CTRL :: MODE [06:05] */
#define BCHP_TM_SYS_PLL1_STAT_CTRL_MODE_MASK                       0x00000060
#define BCHP_TM_SYS_PLL1_STAT_CTRL_MODE_SHIFT                      5
#define BCHP_TM_SYS_PLL1_STAT_CTRL_MODE_DEFAULT                    0x00000000

/* TM :: SYS_PLL1_STAT_CTRL :: RST [04:04] */
#define BCHP_TM_SYS_PLL1_STAT_CTRL_RST_MASK                        0x00000010
#define BCHP_TM_SYS_PLL1_STAT_CTRL_RST_SHIFT                       4
#define BCHP_TM_SYS_PLL1_STAT_CTRL_RST_DEFAULT                     0x00000000

/* TM :: SYS_PLL1_STAT_CTRL :: RSVD_0 [03:03] */
#define BCHP_TM_SYS_PLL1_STAT_CTRL_RSVD_0_MASK                     0x00000008
#define BCHP_TM_SYS_PLL1_STAT_CTRL_RSVD_0_SHIFT                    3
#define BCHP_TM_SYS_PLL1_STAT_CTRL_RSVD_0_DEFAULT                  0x00000000

/* TM :: SYS_PLL1_STAT_CTRL :: SEL [02:00] */
#define BCHP_TM_SYS_PLL1_STAT_CTRL_SEL_MASK                        0x00000007
#define BCHP_TM_SYS_PLL1_STAT_CTRL_SEL_SHIFT                       0
#define BCHP_TM_SYS_PLL1_STAT_CTRL_SEL_DEFAULT                     0x00000000

/***************************************************************************
 *SYS_PLL0_PDIV - System PLL0 Divider Control
 ***************************************************************************/
/* TM :: SYS_PLL0_PDIV :: RSVD [31:04] */
#define BCHP_TM_SYS_PLL0_PDIV_RSVD_MASK                            0xfffffff0
#define BCHP_TM_SYS_PLL0_PDIV_RSVD_SHIFT                           4
#define BCHP_TM_SYS_PLL0_PDIV_RSVD_DEFAULT                         0x00000000

/* TM :: SYS_PLL0_PDIV :: DIV [03:00] */
#define BCHP_TM_SYS_PLL0_PDIV_DIV_MASK                             0x0000000f
#define BCHP_TM_SYS_PLL0_PDIV_DIV_SHIFT                            0
#define BCHP_TM_SYS_PLL0_PDIV_DIV_DEFAULT                          0x00000002

/***************************************************************************
 *SYS_PLL0_NDIV_INT - System PLL0 Divider Control
 ***************************************************************************/
/* TM :: SYS_PLL0_NDIV_INT :: RSVD [31:08] */
#define BCHP_TM_SYS_PLL0_NDIV_INT_RSVD_MASK                        0xffffff00
#define BCHP_TM_SYS_PLL0_NDIV_INT_RSVD_SHIFT                       8
#define BCHP_TM_SYS_PLL0_NDIV_INT_RSVD_DEFAULT                     0x00000000

/* TM :: SYS_PLL0_NDIV_INT :: DIV [07:00] */
#define BCHP_TM_SYS_PLL0_NDIV_INT_DIV_MASK                         0x000000ff
#define BCHP_TM_SYS_PLL0_NDIV_INT_DIV_SHIFT                        0
#define BCHP_TM_SYS_PLL0_NDIV_INT_DIV_DEFAULT                      0x00000050

/***************************************************************************
 *SYS_PLL0_NDIV_FRAC - System PLL0 Divider Control
 ***************************************************************************/
/* TM :: SYS_PLL0_NDIV_FRAC :: RSVD [31:20] */
#define BCHP_TM_SYS_PLL0_NDIV_FRAC_RSVD_MASK                       0xfff00000
#define BCHP_TM_SYS_PLL0_NDIV_FRAC_RSVD_SHIFT                      20
#define BCHP_TM_SYS_PLL0_NDIV_FRAC_RSVD_DEFAULT                    0x00000000

/* TM :: SYS_PLL0_NDIV_FRAC :: DIV [19:00] */
#define BCHP_TM_SYS_PLL0_NDIV_FRAC_DIV_MASK                        0x000fffff
#define BCHP_TM_SYS_PLL0_NDIV_FRAC_DIV_SHIFT                       0
#define BCHP_TM_SYS_PLL0_NDIV_FRAC_DIV_DEFAULT                     0x00000000

/***************************************************************************
 *SYS_PLL0_CLK_THD - System PLL0 Clock for THD0
 ***************************************************************************/
/* TM :: SYS_PLL0_CLK_THD :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL0_CLK_THD_RSVD_2_MASK                       0xfffe0000
#define BCHP_TM_SYS_PLL0_CLK_THD_RSVD_2_SHIFT                      17
#define BCHP_TM_SYS_PLL0_CLK_THD_RSVD_2_DEFAULT                    0x00000000

/* TM :: SYS_PLL0_CLK_THD :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL0_CLK_THD_LOAD_DIS_MASK                     0x00010000
#define BCHP_TM_SYS_PLL0_CLK_THD_LOAD_DIS_SHIFT                    16
#define BCHP_TM_SYS_PLL0_CLK_THD_LOAD_DIS_DEFAULT                  0x00000000

/* TM :: SYS_PLL0_CLK_THD :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL0_CLK_THD_RSVD_1_MASK                       0x00008000
#define BCHP_TM_SYS_PLL0_CLK_THD_RSVD_1_SHIFT                      15
#define BCHP_TM_SYS_PLL0_CLK_THD_RSVD_1_DEFAULT                    0x00000000

/* TM :: SYS_PLL0_CLK_THD :: DLY [14:12] */
#define BCHP_TM_SYS_PLL0_CLK_THD_DLY_MASK                          0x00007000
#define BCHP_TM_SYS_PLL0_CLK_THD_DLY_SHIFT                         12
#define BCHP_TM_SYS_PLL0_CLK_THD_DLY_DEFAULT                       0x00000000

/* TM :: SYS_PLL0_CLK_THD :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL0_CLK_THD_RSVD_0_MASK                       0x00000c00
#define BCHP_TM_SYS_PLL0_CLK_THD_RSVD_0_SHIFT                      10
#define BCHP_TM_SYS_PLL0_CLK_THD_RSVD_0_DEFAULT                    0x00000000

/* TM :: SYS_PLL0_CLK_THD :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL0_CLK_THD_PWRUP_MASK                        0x00000200
#define BCHP_TM_SYS_PLL0_CLK_THD_PWRUP_SHIFT                       9
#define BCHP_TM_SYS_PLL0_CLK_THD_PWRUP_DEFAULT                     0x00000000

/* TM :: SYS_PLL0_CLK_THD :: EN [08:08] */
#define BCHP_TM_SYS_PLL0_CLK_THD_EN_MASK                           0x00000100
#define BCHP_TM_SYS_PLL0_CLK_THD_EN_SHIFT                          8
#define BCHP_TM_SYS_PLL0_CLK_THD_EN_DEFAULT                        0x00000000

/* TM :: SYS_PLL0_CLK_THD :: DIV [07:00] */
#define BCHP_TM_SYS_PLL0_CLK_THD_DIV_MASK                          0x000000ff
#define BCHP_TM_SYS_PLL0_CLK_THD_DIV_SHIFT                         0
#define BCHP_TM_SYS_PLL0_CLK_THD_DIV_DEFAULT                       0x0000000a

/***************************************************************************
 *SYS_PLL0_CLK_054 - System PLL1 Clock for Feedback
 ***************************************************************************/
/* TM :: SYS_PLL0_CLK_054 :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL0_CLK_054_RSVD_2_MASK                       0xfffe0000
#define BCHP_TM_SYS_PLL0_CLK_054_RSVD_2_SHIFT                      17
#define BCHP_TM_SYS_PLL0_CLK_054_RSVD_2_DEFAULT                    0x00000000

/* TM :: SYS_PLL0_CLK_054 :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL0_CLK_054_LOAD_DIS_MASK                     0x00010000
#define BCHP_TM_SYS_PLL0_CLK_054_LOAD_DIS_SHIFT                    16
#define BCHP_TM_SYS_PLL0_CLK_054_LOAD_DIS_DEFAULT                  0x00000000

/* TM :: SYS_PLL0_CLK_054 :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL0_CLK_054_RSVD_1_MASK                       0x00008000
#define BCHP_TM_SYS_PLL0_CLK_054_RSVD_1_SHIFT                      15
#define BCHP_TM_SYS_PLL0_CLK_054_RSVD_1_DEFAULT                    0x00000000

/* TM :: SYS_PLL0_CLK_054 :: DLY [14:12] */
#define BCHP_TM_SYS_PLL0_CLK_054_DLY_MASK                          0x00007000
#define BCHP_TM_SYS_PLL0_CLK_054_DLY_SHIFT                         12
#define BCHP_TM_SYS_PLL0_CLK_054_DLY_DEFAULT                       0x00000000

/* TM :: SYS_PLL0_CLK_054 :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL0_CLK_054_RSVD_0_MASK                       0x00000c00
#define BCHP_TM_SYS_PLL0_CLK_054_RSVD_0_SHIFT                      10
#define BCHP_TM_SYS_PLL0_CLK_054_RSVD_0_DEFAULT                    0x00000000

/* TM :: SYS_PLL0_CLK_054 :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL0_CLK_054_PWRUP_MASK                        0x00000200
#define BCHP_TM_SYS_PLL0_CLK_054_PWRUP_SHIFT                       9
#define BCHP_TM_SYS_PLL0_CLK_054_PWRUP_DEFAULT                     0x00000000

/* TM :: SYS_PLL0_CLK_054 :: EN [08:08] */
#define BCHP_TM_SYS_PLL0_CLK_054_EN_MASK                           0x00000100
#define BCHP_TM_SYS_PLL0_CLK_054_EN_SHIFT                          8
#define BCHP_TM_SYS_PLL0_CLK_054_EN_DEFAULT                        0x00000000

/* TM :: SYS_PLL0_CLK_054 :: DIV [07:00] */
#define BCHP_TM_SYS_PLL0_CLK_054_DIV_MASK                          0x000000ff
#define BCHP_TM_SYS_PLL0_CLK_054_DIV_SHIFT                         0
#define BCHP_TM_SYS_PLL0_CLK_054_DIV_DEFAULT                       0x00000028

/***************************************************************************
 *SYS_PLL0_RST - System PLL0 Reset Control
 ***************************************************************************/
/* TM :: SYS_PLL0_RST :: RSVD [31:02] */
#define BCHP_TM_SYS_PLL0_RST_RSVD_MASK                             0xfffffffc
#define BCHP_TM_SYS_PLL0_RST_RSVD_SHIFT                            2
#define BCHP_TM_SYS_PLL0_RST_RSVD_DEFAULT                          0x00000000

/* TM :: SYS_PLL0_RST :: POST [01:01] */
#define BCHP_TM_SYS_PLL0_RST_POST_MASK                             0x00000002
#define BCHP_TM_SYS_PLL0_RST_POST_SHIFT                            1
#define BCHP_TM_SYS_PLL0_RST_POST_DEFAULT                          0x00000000

/* TM :: SYS_PLL0_RST :: GLOBAL [00:00] */
#define BCHP_TM_SYS_PLL0_RST_GLOBAL_MASK                           0x00000001
#define BCHP_TM_SYS_PLL0_RST_GLOBAL_SHIFT                          0
#define BCHP_TM_SYS_PLL0_RST_GLOBAL_DEFAULT                        0x00000000

/***************************************************************************
 *SYS_PLL0_DCO_CTRL - System PLL0 DCO Control
 ***************************************************************************/
/* TM :: SYS_PLL0_DCO_CTRL :: RSVD [31:13] */
#define BCHP_TM_SYS_PLL0_DCO_CTRL_RSVD_MASK                        0xffffe000
#define BCHP_TM_SYS_PLL0_DCO_CTRL_RSVD_SHIFT                       13
#define BCHP_TM_SYS_PLL0_DCO_CTRL_RSVD_DEFAULT                     0x00000000

/* TM :: SYS_PLL0_DCO_CTRL :: EN [12:12] */
#define BCHP_TM_SYS_PLL0_DCO_CTRL_EN_MASK                          0x00001000
#define BCHP_TM_SYS_PLL0_DCO_CTRL_EN_SHIFT                         12
#define BCHP_TM_SYS_PLL0_DCO_CTRL_EN_DEFAULT                       0x00000000

/* TM :: SYS_PLL0_DCO_CTRL :: VAL [11:00] */
#define BCHP_TM_SYS_PLL0_DCO_CTRL_VAL_MASK                         0x00000fff
#define BCHP_TM_SYS_PLL0_DCO_CTRL_VAL_SHIFT                        0
#define BCHP_TM_SYS_PLL0_DCO_CTRL_VAL_DEFAULT                      0x00000000

/***************************************************************************
 *SYS_PLL0_FB_CTRL - System PLL0 Feedback Control
 ***************************************************************************/
/* TM :: SYS_PLL0_FB_CTRL :: RSVD [31:13] */
#define BCHP_TM_SYS_PLL0_FB_CTRL_RSVD_MASK                         0xffffe000
#define BCHP_TM_SYS_PLL0_FB_CTRL_RSVD_SHIFT                        13
#define BCHP_TM_SYS_PLL0_FB_CTRL_RSVD_DEFAULT                      0x00000000

/* TM :: SYS_PLL0_FB_CTRL :: EN [12:12] */
#define BCHP_TM_SYS_PLL0_FB_CTRL_EN_MASK                           0x00001000
#define BCHP_TM_SYS_PLL0_FB_CTRL_EN_SHIFT                          12
#define BCHP_TM_SYS_PLL0_FB_CTRL_EN_DEFAULT                        0x00000000

/* TM :: SYS_PLL0_FB_CTRL :: OFFSET [11:00] */
#define BCHP_TM_SYS_PLL0_FB_CTRL_OFFSET_MASK                       0x00000fff
#define BCHP_TM_SYS_PLL0_FB_CTRL_OFFSET_SHIFT                      0
#define BCHP_TM_SYS_PLL0_FB_CTRL_OFFSET_DEFAULT                    0x00000000

/***************************************************************************
 *SYS_PLL0_SS_CTRL - System PLL0 Spread Spectrum Control
 ***************************************************************************/
/* TM :: SYS_PLL0_SS_CTRL :: RSVD [31:17] */
#define BCHP_TM_SYS_PLL0_SS_CTRL_RSVD_MASK                         0xfffe0000
#define BCHP_TM_SYS_PLL0_SS_CTRL_RSVD_SHIFT                        17
#define BCHP_TM_SYS_PLL0_SS_CTRL_RSVD_DEFAULT                      0x00000000

/* TM :: SYS_PLL0_SS_CTRL :: EN [16:16] */
#define BCHP_TM_SYS_PLL0_SS_CTRL_EN_MASK                           0x00010000
#define BCHP_TM_SYS_PLL0_SS_CTRL_EN_SHIFT                          16
#define BCHP_TM_SYS_PLL0_SS_CTRL_EN_DEFAULT                        0x00000000

/* TM :: SYS_PLL0_SS_CTRL :: STEP_SIZE [15:00] */
#define BCHP_TM_SYS_PLL0_SS_CTRL_STEP_SIZE_MASK                    0x0000ffff
#define BCHP_TM_SYS_PLL0_SS_CTRL_STEP_SIZE_SHIFT                   0
#define BCHP_TM_SYS_PLL0_SS_CTRL_STEP_SIZE_DEFAULT                 0x00000000

/***************************************************************************
 *SYS_PLL0_SS_LIMIT - System PLL0 Spread Spectrum Limit Control
 ***************************************************************************/
/* TM :: SYS_PLL0_SS_LIMIT :: RSVD [31:26] */
#define BCHP_TM_SYS_PLL0_SS_LIMIT_RSVD_MASK                        0xfc000000
#define BCHP_TM_SYS_PLL0_SS_LIMIT_RSVD_SHIFT                       26
#define BCHP_TM_SYS_PLL0_SS_LIMIT_RSVD_DEFAULT                     0x00000000

/* TM :: SYS_PLL0_SS_LIMIT :: LIMIT [25:00] */
#define BCHP_TM_SYS_PLL0_SS_LIMIT_LIMIT_MASK                       0x03ffffff
#define BCHP_TM_SYS_PLL0_SS_LIMIT_LIMIT_SHIFT                      0
#define BCHP_TM_SYS_PLL0_SS_LIMIT_LIMIT_DEFAULT                    0x00000000

/***************************************************************************
 *SYS_PLL0_GAIN_CTRL - System PLL0 Gain Control
 ***************************************************************************/
/* TM :: SYS_PLL0_GAIN_CTRL :: RSVD_2 [31:12] */
#define BCHP_TM_SYS_PLL0_GAIN_CTRL_RSVD_2_MASK                     0xfffff000
#define BCHP_TM_SYS_PLL0_GAIN_CTRL_RSVD_2_SHIFT                    12
#define BCHP_TM_SYS_PLL0_GAIN_CTRL_RSVD_2_DEFAULT                  0x00000000

/* TM :: SYS_PLL0_GAIN_CTRL :: RSVD_1 [11:11] */
#define BCHP_TM_SYS_PLL0_GAIN_CTRL_RSVD_1_MASK                     0x00000800
#define BCHP_TM_SYS_PLL0_GAIN_CTRL_RSVD_1_SHIFT                    11
#define BCHP_TM_SYS_PLL0_GAIN_CTRL_RSVD_1_DEFAULT                  0x00000000

/* TM :: SYS_PLL0_GAIN_CTRL :: KA [10:08] */
#define BCHP_TM_SYS_PLL0_GAIN_CTRL_KA_MASK                         0x00000700
#define BCHP_TM_SYS_PLL0_GAIN_CTRL_KA_SHIFT                        8
#define BCHP_TM_SYS_PLL0_GAIN_CTRL_KA_DEFAULT                      0x00000001

/* TM :: SYS_PLL0_GAIN_CTRL :: RSVD_0 [07:07] */
#define BCHP_TM_SYS_PLL0_GAIN_CTRL_RSVD_0_MASK                     0x00000080
#define BCHP_TM_SYS_PLL0_GAIN_CTRL_RSVD_0_SHIFT                    7
#define BCHP_TM_SYS_PLL0_GAIN_CTRL_RSVD_0_DEFAULT                  0x00000000

/* TM :: SYS_PLL0_GAIN_CTRL :: KI [06:04] */
#define BCHP_TM_SYS_PLL0_GAIN_CTRL_KI_MASK                         0x00000070
#define BCHP_TM_SYS_PLL0_GAIN_CTRL_KI_SHIFT                        4
#define BCHP_TM_SYS_PLL0_GAIN_CTRL_KI_DEFAULT                      0x00000002

/* TM :: SYS_PLL0_GAIN_CTRL :: KP [03:00] */
#define BCHP_TM_SYS_PLL0_GAIN_CTRL_KP_MASK                         0x0000000f
#define BCHP_TM_SYS_PLL0_GAIN_CTRL_KP_SHIFT                        0
#define BCHP_TM_SYS_PLL0_GAIN_CTRL_KP_DEFAULT                      0x0000000a

/***************************************************************************
 *SYS_PLL0_MISC_CTRL - System PLL0 Misc Control
 ***************************************************************************/
/* TM :: SYS_PLL0_MISC_CTRL :: RSVD_1 [31:12] */
#define BCHP_TM_SYS_PLL0_MISC_CTRL_RSVD_1_MASK                     0xfffff000
#define BCHP_TM_SYS_PLL0_MISC_CTRL_RSVD_1_SHIFT                    12
#define BCHP_TM_SYS_PLL0_MISC_CTRL_RSVD_1_DEFAULT                  0x00000000

/* TM :: SYS_PLL0_MISC_CTRL :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL0_MISC_CTRL_RSVD_0_MASK                     0x00000c00
#define BCHP_TM_SYS_PLL0_MISC_CTRL_RSVD_0_SHIFT                    10
#define BCHP_TM_SYS_PLL0_MISC_CTRL_RSVD_0_DEFAULT                  0x00000000

/* TM :: SYS_PLL0_MISC_CTRL :: NDIV_RELOCK [09:09] */
#define BCHP_TM_SYS_PLL0_MISC_CTRL_NDIV_RELOCK_MASK                0x00000200
#define BCHP_TM_SYS_PLL0_MISC_CTRL_NDIV_RELOCK_SHIFT               9
#define BCHP_TM_SYS_PLL0_MISC_CTRL_NDIV_RELOCK_DEFAULT             0x00000000

/* TM :: SYS_PLL0_MISC_CTRL :: FAST_LOCK [08:08] */
#define BCHP_TM_SYS_PLL0_MISC_CTRL_FAST_LOCK_MASK                  0x00000100
#define BCHP_TM_SYS_PLL0_MISC_CTRL_FAST_LOCK_SHIFT                 8
#define BCHP_TM_SYS_PLL0_MISC_CTRL_FAST_LOCK_DEFAULT               0x00000000

/* TM :: SYS_PLL0_MISC_CTRL :: PWM_RATE [07:06] */
#define BCHP_TM_SYS_PLL0_MISC_CTRL_PWM_RATE_MASK                   0x000000c0
#define BCHP_TM_SYS_PLL0_MISC_CTRL_PWM_RATE_SHIFT                  6
#define BCHP_TM_SYS_PLL0_MISC_CTRL_PWM_RATE_DEFAULT                0x00000002

/* TM :: SYS_PLL0_MISC_CTRL :: VCO_DLY [05:04] */
#define BCHP_TM_SYS_PLL0_MISC_CTRL_VCO_DLY_MASK                    0x00000030
#define BCHP_TM_SYS_PLL0_MISC_CTRL_VCO_DLY_SHIFT                   4
#define BCHP_TM_SYS_PLL0_MISC_CTRL_VCO_DLY_DEFAULT                 0x00000000

/* TM :: SYS_PLL0_MISC_CTRL :: VCO_DIV2 [03:03] */
#define BCHP_TM_SYS_PLL0_MISC_CTRL_VCO_DIV2_MASK                   0x00000008
#define BCHP_TM_SYS_PLL0_MISC_CTRL_VCO_DIV2_SHIFT                  3
#define BCHP_TM_SYS_PLL0_MISC_CTRL_VCO_DIV2_DEFAULT                0x00000001

/* TM :: SYS_PLL0_MISC_CTRL :: VCO_DIV2_POST [02:02] */
#define BCHP_TM_SYS_PLL0_MISC_CTRL_VCO_DIV2_POST_MASK              0x00000004
#define BCHP_TM_SYS_PLL0_MISC_CTRL_VCO_DIV2_POST_SHIFT             2
#define BCHP_TM_SYS_PLL0_MISC_CTRL_VCO_DIV2_POST_DEFAULT           0x00000000

/* TM :: SYS_PLL0_MISC_CTRL :: AUX [01:01] */
#define BCHP_TM_SYS_PLL0_MISC_CTRL_AUX_MASK                        0x00000002
#define BCHP_TM_SYS_PLL0_MISC_CTRL_AUX_SHIFT                       1
#define BCHP_TM_SYS_PLL0_MISC_CTRL_AUX_DEFAULT                     0x00000000

/* TM :: SYS_PLL0_MISC_CTRL :: EN_REF_OUT [00:00] */
#define BCHP_TM_SYS_PLL0_MISC_CTRL_EN_REF_OUT_MASK                 0x00000001
#define BCHP_TM_SYS_PLL0_MISC_CTRL_EN_REF_OUT_SHIFT                0
#define BCHP_TM_SYS_PLL0_MISC_CTRL_EN_REF_OUT_DEFAULT              0x00000000

/***************************************************************************
 *SYS_PLL1_PDIV - System PLL1 Divider Control
 ***************************************************************************/
/* TM :: SYS_PLL1_PDIV :: RSVD [31:04] */
#define BCHP_TM_SYS_PLL1_PDIV_RSVD_MASK                            0xfffffff0
#define BCHP_TM_SYS_PLL1_PDIV_RSVD_SHIFT                           4
#define BCHP_TM_SYS_PLL1_PDIV_RSVD_DEFAULT                         0x00000000

/* TM :: SYS_PLL1_PDIV :: DIV [03:00] */
#define BCHP_TM_SYS_PLL1_PDIV_DIV_MASK                             0x0000000f
#define BCHP_TM_SYS_PLL1_PDIV_DIV_SHIFT                            0
#define BCHP_TM_SYS_PLL1_PDIV_DIV_DEFAULT                          0x00000002

/***************************************************************************
 *SYS_PLL1_NDIV_INT - System PLL1 Divider Control
 ***************************************************************************/
/* TM :: SYS_PLL1_NDIV_INT :: RSVD [31:08] */
#define BCHP_TM_SYS_PLL1_NDIV_INT_RSVD_MASK                        0xffffff00
#define BCHP_TM_SYS_PLL1_NDIV_INT_RSVD_SHIFT                       8
#define BCHP_TM_SYS_PLL1_NDIV_INT_RSVD_DEFAULT                     0x00000000

/* TM :: SYS_PLL1_NDIV_INT :: DIV [07:00] */
#define BCHP_TM_SYS_PLL1_NDIV_INT_DIV_MASK                         0x000000ff
#define BCHP_TM_SYS_PLL1_NDIV_INT_DIV_SHIFT                        0
#define BCHP_TM_SYS_PLL1_NDIV_INT_DIV_DEFAULT                      0x00000050

/***************************************************************************
 *SYS_PLL1_NDIV_FRAC - System PLL1 Divider Control
 ***************************************************************************/
/* TM :: SYS_PLL1_NDIV_FRAC :: RSVD [31:20] */
#define BCHP_TM_SYS_PLL1_NDIV_FRAC_RSVD_MASK                       0xfff00000
#define BCHP_TM_SYS_PLL1_NDIV_FRAC_RSVD_SHIFT                      20
#define BCHP_TM_SYS_PLL1_NDIV_FRAC_RSVD_DEFAULT                    0x00000000

/* TM :: SYS_PLL1_NDIV_FRAC :: DIV [19:00] */
#define BCHP_TM_SYS_PLL1_NDIV_FRAC_DIV_MASK                        0x000fffff
#define BCHP_TM_SYS_PLL1_NDIV_FRAC_DIV_SHIFT                       0
#define BCHP_TM_SYS_PLL1_NDIV_FRAC_DIV_DEFAULT                     0x00000000

/***************************************************************************
 *SYS_PLL1_CLK_THD - System PLL1 Clock for THD1
 ***************************************************************************/
/* TM :: SYS_PLL1_CLK_THD :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL1_CLK_THD_RSVD_2_MASK                       0xfffe0000
#define BCHP_TM_SYS_PLL1_CLK_THD_RSVD_2_SHIFT                      17
#define BCHP_TM_SYS_PLL1_CLK_THD_RSVD_2_DEFAULT                    0x00000000

/* TM :: SYS_PLL1_CLK_THD :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL1_CLK_THD_LOAD_DIS_MASK                     0x00010000
#define BCHP_TM_SYS_PLL1_CLK_THD_LOAD_DIS_SHIFT                    16
#define BCHP_TM_SYS_PLL1_CLK_THD_LOAD_DIS_DEFAULT                  0x00000000

/* TM :: SYS_PLL1_CLK_THD :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL1_CLK_THD_RSVD_1_MASK                       0x00008000
#define BCHP_TM_SYS_PLL1_CLK_THD_RSVD_1_SHIFT                      15
#define BCHP_TM_SYS_PLL1_CLK_THD_RSVD_1_DEFAULT                    0x00000000

/* TM :: SYS_PLL1_CLK_THD :: DLY [14:12] */
#define BCHP_TM_SYS_PLL1_CLK_THD_DLY_MASK                          0x00007000
#define BCHP_TM_SYS_PLL1_CLK_THD_DLY_SHIFT                         12
#define BCHP_TM_SYS_PLL1_CLK_THD_DLY_DEFAULT                       0x00000000

/* TM :: SYS_PLL1_CLK_THD :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL1_CLK_THD_RSVD_0_MASK                       0x00000c00
#define BCHP_TM_SYS_PLL1_CLK_THD_RSVD_0_SHIFT                      10
#define BCHP_TM_SYS_PLL1_CLK_THD_RSVD_0_DEFAULT                    0x00000000

/* TM :: SYS_PLL1_CLK_THD :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL1_CLK_THD_PWRUP_MASK                        0x00000200
#define BCHP_TM_SYS_PLL1_CLK_THD_PWRUP_SHIFT                       9
#define BCHP_TM_SYS_PLL1_CLK_THD_PWRUP_DEFAULT                     0x00000000

/* TM :: SYS_PLL1_CLK_THD :: EN [08:08] */
#define BCHP_TM_SYS_PLL1_CLK_THD_EN_MASK                           0x00000100
#define BCHP_TM_SYS_PLL1_CLK_THD_EN_SHIFT                          8
#define BCHP_TM_SYS_PLL1_CLK_THD_EN_DEFAULT                        0x00000000

/* TM :: SYS_PLL1_CLK_THD :: DIV [07:00] */
#define BCHP_TM_SYS_PLL1_CLK_THD_DIV_MASK                          0x000000ff
#define BCHP_TM_SYS_PLL1_CLK_THD_DIV_SHIFT                         0
#define BCHP_TM_SYS_PLL1_CLK_THD_DIV_DEFAULT                       0x0000000a

/***************************************************************************
 *SYS_PLL1_CLK_054 - System PLL1 Clock for Feedback
 ***************************************************************************/
/* TM :: SYS_PLL1_CLK_054 :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL1_CLK_054_RSVD_2_MASK                       0xfffe0000
#define BCHP_TM_SYS_PLL1_CLK_054_RSVD_2_SHIFT                      17
#define BCHP_TM_SYS_PLL1_CLK_054_RSVD_2_DEFAULT                    0x00000000

/* TM :: SYS_PLL1_CLK_054 :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL1_CLK_054_LOAD_DIS_MASK                     0x00010000
#define BCHP_TM_SYS_PLL1_CLK_054_LOAD_DIS_SHIFT                    16
#define BCHP_TM_SYS_PLL1_CLK_054_LOAD_DIS_DEFAULT                  0x00000000

/* TM :: SYS_PLL1_CLK_054 :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL1_CLK_054_RSVD_1_MASK                       0x00008000
#define BCHP_TM_SYS_PLL1_CLK_054_RSVD_1_SHIFT                      15
#define BCHP_TM_SYS_PLL1_CLK_054_RSVD_1_DEFAULT                    0x00000000

/* TM :: SYS_PLL1_CLK_054 :: DLY [14:12] */
#define BCHP_TM_SYS_PLL1_CLK_054_DLY_MASK                          0x00007000
#define BCHP_TM_SYS_PLL1_CLK_054_DLY_SHIFT                         12
#define BCHP_TM_SYS_PLL1_CLK_054_DLY_DEFAULT                       0x00000000

/* TM :: SYS_PLL1_CLK_054 :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL1_CLK_054_RSVD_0_MASK                       0x00000c00
#define BCHP_TM_SYS_PLL1_CLK_054_RSVD_0_SHIFT                      10
#define BCHP_TM_SYS_PLL1_CLK_054_RSVD_0_DEFAULT                    0x00000000

/* TM :: SYS_PLL1_CLK_054 :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL1_CLK_054_PWRUP_MASK                        0x00000200
#define BCHP_TM_SYS_PLL1_CLK_054_PWRUP_SHIFT                       9
#define BCHP_TM_SYS_PLL1_CLK_054_PWRUP_DEFAULT                     0x00000000

/* TM :: SYS_PLL1_CLK_054 :: EN [08:08] */
#define BCHP_TM_SYS_PLL1_CLK_054_EN_MASK                           0x00000100
#define BCHP_TM_SYS_PLL1_CLK_054_EN_SHIFT                          8
#define BCHP_TM_SYS_PLL1_CLK_054_EN_DEFAULT                        0x00000000

/* TM :: SYS_PLL1_CLK_054 :: DIV [07:00] */
#define BCHP_TM_SYS_PLL1_CLK_054_DIV_MASK                          0x000000ff
#define BCHP_TM_SYS_PLL1_CLK_054_DIV_SHIFT                         0
#define BCHP_TM_SYS_PLL1_CLK_054_DIV_DEFAULT                       0x00000028

/***************************************************************************
 *SYS_PLL1_RST - System PLL1 Reset Control
 ***************************************************************************/
/* TM :: SYS_PLL1_RST :: RSVD [31:02] */
#define BCHP_TM_SYS_PLL1_RST_RSVD_MASK                             0xfffffffc
#define BCHP_TM_SYS_PLL1_RST_RSVD_SHIFT                            2
#define BCHP_TM_SYS_PLL1_RST_RSVD_DEFAULT                          0x00000000

/* TM :: SYS_PLL1_RST :: POST [01:01] */
#define BCHP_TM_SYS_PLL1_RST_POST_MASK                             0x00000002
#define BCHP_TM_SYS_PLL1_RST_POST_SHIFT                            1
#define BCHP_TM_SYS_PLL1_RST_POST_DEFAULT                          0x00000000

/* TM :: SYS_PLL1_RST :: GLOBAL [00:00] */
#define BCHP_TM_SYS_PLL1_RST_GLOBAL_MASK                           0x00000001
#define BCHP_TM_SYS_PLL1_RST_GLOBAL_SHIFT                          0
#define BCHP_TM_SYS_PLL1_RST_GLOBAL_DEFAULT                        0x00000000

/***************************************************************************
 *SYS_PLL1_DCO_CTRL - System PLL1 DCO Control
 ***************************************************************************/
/* TM :: SYS_PLL1_DCO_CTRL :: RSVD [31:13] */
#define BCHP_TM_SYS_PLL1_DCO_CTRL_RSVD_MASK                        0xffffe000
#define BCHP_TM_SYS_PLL1_DCO_CTRL_RSVD_SHIFT                       13
#define BCHP_TM_SYS_PLL1_DCO_CTRL_RSVD_DEFAULT                     0x00000000

/* TM :: SYS_PLL1_DCO_CTRL :: EN [12:12] */
#define BCHP_TM_SYS_PLL1_DCO_CTRL_EN_MASK                          0x00001000
#define BCHP_TM_SYS_PLL1_DCO_CTRL_EN_SHIFT                         12
#define BCHP_TM_SYS_PLL1_DCO_CTRL_EN_DEFAULT                       0x00000000

/* TM :: SYS_PLL1_DCO_CTRL :: VAL [11:00] */
#define BCHP_TM_SYS_PLL1_DCO_CTRL_VAL_MASK                         0x00000fff
#define BCHP_TM_SYS_PLL1_DCO_CTRL_VAL_SHIFT                        0
#define BCHP_TM_SYS_PLL1_DCO_CTRL_VAL_DEFAULT                      0x00000000

/***************************************************************************
 *SYS_PLL1_FB_CTRL - System PLL1 Feedback Control
 ***************************************************************************/
/* TM :: SYS_PLL1_FB_CTRL :: RSVD [31:13] */
#define BCHP_TM_SYS_PLL1_FB_CTRL_RSVD_MASK                         0xffffe000
#define BCHP_TM_SYS_PLL1_FB_CTRL_RSVD_SHIFT                        13
#define BCHP_TM_SYS_PLL1_FB_CTRL_RSVD_DEFAULT                      0x00000000

/* TM :: SYS_PLL1_FB_CTRL :: EN [12:12] */
#define BCHP_TM_SYS_PLL1_FB_CTRL_EN_MASK                           0x00001000
#define BCHP_TM_SYS_PLL1_FB_CTRL_EN_SHIFT                          12
#define BCHP_TM_SYS_PLL1_FB_CTRL_EN_DEFAULT                        0x00000000

/* TM :: SYS_PLL1_FB_CTRL :: OFFSET [11:00] */
#define BCHP_TM_SYS_PLL1_FB_CTRL_OFFSET_MASK                       0x00000fff
#define BCHP_TM_SYS_PLL1_FB_CTRL_OFFSET_SHIFT                      0
#define BCHP_TM_SYS_PLL1_FB_CTRL_OFFSET_DEFAULT                    0x00000000

/***************************************************************************
 *SYS_PLL1_SS_CTRL - System PLL1 Spread Spectrum Control
 ***************************************************************************/
/* TM :: SYS_PLL1_SS_CTRL :: RSVD [31:17] */
#define BCHP_TM_SYS_PLL1_SS_CTRL_RSVD_MASK                         0xfffe0000
#define BCHP_TM_SYS_PLL1_SS_CTRL_RSVD_SHIFT                        17
#define BCHP_TM_SYS_PLL1_SS_CTRL_RSVD_DEFAULT                      0x00000000

/* TM :: SYS_PLL1_SS_CTRL :: EN [16:16] */
#define BCHP_TM_SYS_PLL1_SS_CTRL_EN_MASK                           0x00010000
#define BCHP_TM_SYS_PLL1_SS_CTRL_EN_SHIFT                          16
#define BCHP_TM_SYS_PLL1_SS_CTRL_EN_DEFAULT                        0x00000000

/* TM :: SYS_PLL1_SS_CTRL :: STEP_SIZE [15:00] */
#define BCHP_TM_SYS_PLL1_SS_CTRL_STEP_SIZE_MASK                    0x0000ffff
#define BCHP_TM_SYS_PLL1_SS_CTRL_STEP_SIZE_SHIFT                   0
#define BCHP_TM_SYS_PLL1_SS_CTRL_STEP_SIZE_DEFAULT                 0x00000000

/***************************************************************************
 *SYS_PLL1_SS_LIMIT - System PLL1 Spread Spectrum Limit Control
 ***************************************************************************/
/* TM :: SYS_PLL1_SS_LIMIT :: RSVD [31:26] */
#define BCHP_TM_SYS_PLL1_SS_LIMIT_RSVD_MASK                        0xfc000000
#define BCHP_TM_SYS_PLL1_SS_LIMIT_RSVD_SHIFT                       26
#define BCHP_TM_SYS_PLL1_SS_LIMIT_RSVD_DEFAULT                     0x00000000

/* TM :: SYS_PLL1_SS_LIMIT :: LIMIT [25:00] */
#define BCHP_TM_SYS_PLL1_SS_LIMIT_LIMIT_MASK                       0x03ffffff
#define BCHP_TM_SYS_PLL1_SS_LIMIT_LIMIT_SHIFT                      0
#define BCHP_TM_SYS_PLL1_SS_LIMIT_LIMIT_DEFAULT                    0x00000000

/***************************************************************************
 *SYS_PLL1_GAIN_CTRL - System PLL1 Gain Control
 ***************************************************************************/
/* TM :: SYS_PLL1_GAIN_CTRL :: RSVD_2 [31:12] */
#define BCHP_TM_SYS_PLL1_GAIN_CTRL_RSVD_2_MASK                     0xfffff000
#define BCHP_TM_SYS_PLL1_GAIN_CTRL_RSVD_2_SHIFT                    12
#define BCHP_TM_SYS_PLL1_GAIN_CTRL_RSVD_2_DEFAULT                  0x00000000

/* TM :: SYS_PLL1_GAIN_CTRL :: RSVD_1 [11:11] */
#define BCHP_TM_SYS_PLL1_GAIN_CTRL_RSVD_1_MASK                     0x00000800
#define BCHP_TM_SYS_PLL1_GAIN_CTRL_RSVD_1_SHIFT                    11
#define BCHP_TM_SYS_PLL1_GAIN_CTRL_RSVD_1_DEFAULT                  0x00000000

/* TM :: SYS_PLL1_GAIN_CTRL :: KA [10:08] */
#define BCHP_TM_SYS_PLL1_GAIN_CTRL_KA_MASK                         0x00000700
#define BCHP_TM_SYS_PLL1_GAIN_CTRL_KA_SHIFT                        8
#define BCHP_TM_SYS_PLL1_GAIN_CTRL_KA_DEFAULT                      0x00000001

/* TM :: SYS_PLL1_GAIN_CTRL :: RSVD_0 [07:07] */
#define BCHP_TM_SYS_PLL1_GAIN_CTRL_RSVD_0_MASK                     0x00000080
#define BCHP_TM_SYS_PLL1_GAIN_CTRL_RSVD_0_SHIFT                    7
#define BCHP_TM_SYS_PLL1_GAIN_CTRL_RSVD_0_DEFAULT                  0x00000000

/* TM :: SYS_PLL1_GAIN_CTRL :: KI [06:04] */
#define BCHP_TM_SYS_PLL1_GAIN_CTRL_KI_MASK                         0x00000070
#define BCHP_TM_SYS_PLL1_GAIN_CTRL_KI_SHIFT                        4
#define BCHP_TM_SYS_PLL1_GAIN_CTRL_KI_DEFAULT                      0x00000002

/* TM :: SYS_PLL1_GAIN_CTRL :: KP [03:00] */
#define BCHP_TM_SYS_PLL1_GAIN_CTRL_KP_MASK                         0x0000000f
#define BCHP_TM_SYS_PLL1_GAIN_CTRL_KP_SHIFT                        0
#define BCHP_TM_SYS_PLL1_GAIN_CTRL_KP_DEFAULT                      0x0000000a

/***************************************************************************
 *SYS_PLL1_MISC_CTRL - System PLL1 Misc Control
 ***************************************************************************/
/* TM :: SYS_PLL1_MISC_CTRL :: RSVD_1 [31:12] */
#define BCHP_TM_SYS_PLL1_MISC_CTRL_RSVD_1_MASK                     0xfffff000
#define BCHP_TM_SYS_PLL1_MISC_CTRL_RSVD_1_SHIFT                    12
#define BCHP_TM_SYS_PLL1_MISC_CTRL_RSVD_1_DEFAULT                  0x00000000

/* TM :: SYS_PLL1_MISC_CTRL :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL1_MISC_CTRL_RSVD_0_MASK                     0x00000c00
#define BCHP_TM_SYS_PLL1_MISC_CTRL_RSVD_0_SHIFT                    10
#define BCHP_TM_SYS_PLL1_MISC_CTRL_RSVD_0_DEFAULT                  0x00000000

/* TM :: SYS_PLL1_MISC_CTRL :: NDIV_RELOCK [09:09] */
#define BCHP_TM_SYS_PLL1_MISC_CTRL_NDIV_RELOCK_MASK                0x00000200
#define BCHP_TM_SYS_PLL1_MISC_CTRL_NDIV_RELOCK_SHIFT               9
#define BCHP_TM_SYS_PLL1_MISC_CTRL_NDIV_RELOCK_DEFAULT             0x00000000

/* TM :: SYS_PLL1_MISC_CTRL :: FAST_LOCK [08:08] */
#define BCHP_TM_SYS_PLL1_MISC_CTRL_FAST_LOCK_MASK                  0x00000100
#define BCHP_TM_SYS_PLL1_MISC_CTRL_FAST_LOCK_SHIFT                 8
#define BCHP_TM_SYS_PLL1_MISC_CTRL_FAST_LOCK_DEFAULT               0x00000000

/* TM :: SYS_PLL1_MISC_CTRL :: PWM_RATE [07:06] */
#define BCHP_TM_SYS_PLL1_MISC_CTRL_PWM_RATE_MASK                   0x000000c0
#define BCHP_TM_SYS_PLL1_MISC_CTRL_PWM_RATE_SHIFT                  6
#define BCHP_TM_SYS_PLL1_MISC_CTRL_PWM_RATE_DEFAULT                0x00000002

/* TM :: SYS_PLL1_MISC_CTRL :: VCO_DLY [05:04] */
#define BCHP_TM_SYS_PLL1_MISC_CTRL_VCO_DLY_MASK                    0x00000030
#define BCHP_TM_SYS_PLL1_MISC_CTRL_VCO_DLY_SHIFT                   4
#define BCHP_TM_SYS_PLL1_MISC_CTRL_VCO_DLY_DEFAULT                 0x00000000

/* TM :: SYS_PLL1_MISC_CTRL :: VCO_DIV2 [03:03] */
#define BCHP_TM_SYS_PLL1_MISC_CTRL_VCO_DIV2_MASK                   0x00000008
#define BCHP_TM_SYS_PLL1_MISC_CTRL_VCO_DIV2_SHIFT                  3
#define BCHP_TM_SYS_PLL1_MISC_CTRL_VCO_DIV2_DEFAULT                0x00000001

/* TM :: SYS_PLL1_MISC_CTRL :: VCO_DIV2_POST [02:02] */
#define BCHP_TM_SYS_PLL1_MISC_CTRL_VCO_DIV2_POST_MASK              0x00000004
#define BCHP_TM_SYS_PLL1_MISC_CTRL_VCO_DIV2_POST_SHIFT             2
#define BCHP_TM_SYS_PLL1_MISC_CTRL_VCO_DIV2_POST_DEFAULT           0x00000000

/* TM :: SYS_PLL1_MISC_CTRL :: AUX [01:01] */
#define BCHP_TM_SYS_PLL1_MISC_CTRL_AUX_MASK                        0x00000002
#define BCHP_TM_SYS_PLL1_MISC_CTRL_AUX_SHIFT                       1
#define BCHP_TM_SYS_PLL1_MISC_CTRL_AUX_DEFAULT                     0x00000000

/* TM :: SYS_PLL1_MISC_CTRL :: EN_REF_OUT [00:00] */
#define BCHP_TM_SYS_PLL1_MISC_CTRL_EN_REF_OUT_MASK                 0x00000001
#define BCHP_TM_SYS_PLL1_MISC_CTRL_EN_REF_OUT_SHIFT                0
#define BCHP_TM_SYS_PLL1_MISC_CTRL_EN_REF_OUT_DEFAULT              0x00000000

/***************************************************************************
 *REG_PLL_CLK_XPT_XMT - Register PLL Clock for Transport XMT Clock
 ***************************************************************************/
/* TM :: REG_PLL_CLK_XPT_XMT :: RSVD_2 [31:17] */
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_RSVD_2_MASK                    0xfffe0000
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_RSVD_2_SHIFT                   17
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_RSVD_2_DEFAULT                 0x00000000

/* TM :: REG_PLL_CLK_XPT_XMT :: LOAD_DIS [16:16] */
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_LOAD_DIS_MASK                  0x00010000
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_LOAD_DIS_SHIFT                 16
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_LOAD_DIS_DEFAULT               0x00000000

/* TM :: REG_PLL_CLK_XPT_XMT :: RSVD_1 [15:15] */
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_RSVD_1_MASK                    0x00008000
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_RSVD_1_SHIFT                   15
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_RSVD_1_DEFAULT                 0x00000000

/* TM :: REG_PLL_CLK_XPT_XMT :: DLY [14:12] */
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_DLY_MASK                       0x00007000
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_DLY_SHIFT                      12
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_DLY_DEFAULT                    0x00000000

/* TM :: REG_PLL_CLK_XPT_XMT :: RSVD_0 [11:10] */
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_RSVD_0_MASK                    0x00000c00
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_RSVD_0_SHIFT                   10
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_RSVD_0_DEFAULT                 0x00000000

/* TM :: REG_PLL_CLK_XPT_XMT :: PWRUP [09:09] */
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_PWRUP_MASK                     0x00000200
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_PWRUP_SHIFT                    9
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_PWRUP_DEFAULT                  0x00000000

/* TM :: REG_PLL_CLK_XPT_XMT :: EN [08:08] */
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_EN_MASK                        0x00000100
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_EN_SHIFT                       8
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_EN_DEFAULT                     0x00000000

/* TM :: REG_PLL_CLK_XPT_XMT :: DIV [07:00] */
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_DIV_MASK                       0x000000ff
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_DIV_SHIFT                      0
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_DIV_DEFAULT                    0x00000010

/***************************************************************************
 *REG_PLL_CLK_XPT_216 - Register PLL Clock for Transport 216 MHz Clock
 ***************************************************************************/
/* TM :: REG_PLL_CLK_XPT_216 :: RSVD_2 [31:17] */
#define BCHP_TM_REG_PLL_CLK_XPT_216_RSVD_2_MASK                    0xfffe0000
#define BCHP_TM_REG_PLL_CLK_XPT_216_RSVD_2_SHIFT                   17
#define BCHP_TM_REG_PLL_CLK_XPT_216_RSVD_2_DEFAULT                 0x00000000

/* TM :: REG_PLL_CLK_XPT_216 :: LOAD_DIS [16:16] */
#define BCHP_TM_REG_PLL_CLK_XPT_216_LOAD_DIS_MASK                  0x00010000
#define BCHP_TM_REG_PLL_CLK_XPT_216_LOAD_DIS_SHIFT                 16
#define BCHP_TM_REG_PLL_CLK_XPT_216_LOAD_DIS_DEFAULT               0x00000000

/* TM :: REG_PLL_CLK_XPT_216 :: RSVD_1 [15:15] */
#define BCHP_TM_REG_PLL_CLK_XPT_216_RSVD_1_MASK                    0x00008000
#define BCHP_TM_REG_PLL_CLK_XPT_216_RSVD_1_SHIFT                   15
#define BCHP_TM_REG_PLL_CLK_XPT_216_RSVD_1_DEFAULT                 0x00000000

/* TM :: REG_PLL_CLK_XPT_216 :: DLY [14:12] */
#define BCHP_TM_REG_PLL_CLK_XPT_216_DLY_MASK                       0x00007000
#define BCHP_TM_REG_PLL_CLK_XPT_216_DLY_SHIFT                      12
#define BCHP_TM_REG_PLL_CLK_XPT_216_DLY_DEFAULT                    0x00000000

/* TM :: REG_PLL_CLK_XPT_216 :: RSVD_0 [11:10] */
#define BCHP_TM_REG_PLL_CLK_XPT_216_RSVD_0_MASK                    0x00000c00
#define BCHP_TM_REG_PLL_CLK_XPT_216_RSVD_0_SHIFT                   10
#define BCHP_TM_REG_PLL_CLK_XPT_216_RSVD_0_DEFAULT                 0x00000000

/* TM :: REG_PLL_CLK_XPT_216 :: PWRUP [09:09] */
#define BCHP_TM_REG_PLL_CLK_XPT_216_PWRUP_MASK                     0x00000200
#define BCHP_TM_REG_PLL_CLK_XPT_216_PWRUP_SHIFT                    9
#define BCHP_TM_REG_PLL_CLK_XPT_216_PWRUP_DEFAULT                  0x00000000

/* TM :: REG_PLL_CLK_XPT_216 :: EN [08:08] */
#define BCHP_TM_REG_PLL_CLK_XPT_216_EN_MASK                        0x00000100
#define BCHP_TM_REG_PLL_CLK_XPT_216_EN_SHIFT                       8
#define BCHP_TM_REG_PLL_CLK_XPT_216_EN_DEFAULT                     0x00000000

/* TM :: REG_PLL_CLK_XPT_216 :: DIV [07:00] */
#define BCHP_TM_REG_PLL_CLK_XPT_216_DIV_MASK                       0x000000ff
#define BCHP_TM_REG_PLL_CLK_XPT_216_DIV_SHIFT                      0
#define BCHP_TM_REG_PLL_CLK_XPT_216_DIV_DEFAULT                    0x0000000a

/***************************************************************************
 *REG_PLL_CLK_TMT - Register PLL Clock for TMT
 ***************************************************************************/
/* TM :: REG_PLL_CLK_TMT :: RSVD_2 [31:17] */
#define BCHP_TM_REG_PLL_CLK_TMT_RSVD_2_MASK                        0xfffe0000
#define BCHP_TM_REG_PLL_CLK_TMT_RSVD_2_SHIFT                       17
#define BCHP_TM_REG_PLL_CLK_TMT_RSVD_2_DEFAULT                     0x00000000

/* TM :: REG_PLL_CLK_TMT :: LOAD_DIS [16:16] */
#define BCHP_TM_REG_PLL_CLK_TMT_LOAD_DIS_MASK                      0x00010000
#define BCHP_TM_REG_PLL_CLK_TMT_LOAD_DIS_SHIFT                     16
#define BCHP_TM_REG_PLL_CLK_TMT_LOAD_DIS_DEFAULT                   0x00000000

/* TM :: REG_PLL_CLK_TMT :: RSVD_1 [15:15] */
#define BCHP_TM_REG_PLL_CLK_TMT_RSVD_1_MASK                        0x00008000
#define BCHP_TM_REG_PLL_CLK_TMT_RSVD_1_SHIFT                       15
#define BCHP_TM_REG_PLL_CLK_TMT_RSVD_1_DEFAULT                     0x00000000

/* TM :: REG_PLL_CLK_TMT :: DLY [14:12] */
#define BCHP_TM_REG_PLL_CLK_TMT_DLY_MASK                           0x00007000
#define BCHP_TM_REG_PLL_CLK_TMT_DLY_SHIFT                          12
#define BCHP_TM_REG_PLL_CLK_TMT_DLY_DEFAULT                        0x00000000

/* TM :: REG_PLL_CLK_TMT :: RSVD_0 [11:10] */
#define BCHP_TM_REG_PLL_CLK_TMT_RSVD_0_MASK                        0x00000c00
#define BCHP_TM_REG_PLL_CLK_TMT_RSVD_0_SHIFT                       10
#define BCHP_TM_REG_PLL_CLK_TMT_RSVD_0_DEFAULT                     0x00000000

/* TM :: REG_PLL_CLK_TMT :: PWRUP [09:09] */
#define BCHP_TM_REG_PLL_CLK_TMT_PWRUP_MASK                         0x00000200
#define BCHP_TM_REG_PLL_CLK_TMT_PWRUP_SHIFT                        9
#define BCHP_TM_REG_PLL_CLK_TMT_PWRUP_DEFAULT                      0x00000000

/* TM :: REG_PLL_CLK_TMT :: EN [08:08] */
#define BCHP_TM_REG_PLL_CLK_TMT_EN_MASK                            0x00000100
#define BCHP_TM_REG_PLL_CLK_TMT_EN_SHIFT                           8
#define BCHP_TM_REG_PLL_CLK_TMT_EN_DEFAULT                         0x00000000

/* TM :: REG_PLL_CLK_TMT :: DIV [07:00] */
#define BCHP_TM_REG_PLL_CLK_TMT_DIV_MASK                           0x000000ff
#define BCHP_TM_REG_PLL_CLK_TMT_DIV_SHIFT                          0
#define BCHP_TM_REG_PLL_CLK_TMT_DIV_DEFAULT                        0x0000000a

/***************************************************************************
 *OSC_CLK_EN - XTAL Oscillator Clock Enable Register
 ***************************************************************************/
/* TM :: OSC_CLK_EN :: RSVD_1 [31:08] */
#define BCHP_TM_OSC_CLK_EN_RSVD_1_MASK                             0xffffff00
#define BCHP_TM_OSC_CLK_EN_RSVD_1_SHIFT                            8
#define BCHP_TM_OSC_CLK_EN_RSVD_1_DEFAULT                          0x00000000

/* TM :: OSC_CLK_EN :: RSVD_0 [07:07] */
#define BCHP_TM_OSC_CLK_EN_RSVD_0_MASK                             0x00000080
#define BCHP_TM_OSC_CLK_EN_RSVD_0_SHIFT                            7
#define BCHP_TM_OSC_CLK_EN_RSVD_0_DEFAULT                          0x00000000

/* TM :: OSC_CLK_EN :: CML_TNR [06:06] */
#define BCHP_TM_OSC_CLK_EN_CML_TNR_MASK                            0x00000040
#define BCHP_TM_OSC_CLK_EN_CML_TNR_SHIFT                           6
#define BCHP_TM_OSC_CLK_EN_CML_TNR_DEFAULT                         0x00000000

/* TM :: OSC_CLK_EN :: CMOS_5 [05:05] */
#define BCHP_TM_OSC_CLK_EN_CMOS_5_MASK                             0x00000020
#define BCHP_TM_OSC_CLK_EN_CMOS_5_SHIFT                            5
#define BCHP_TM_OSC_CLK_EN_CMOS_5_DEFAULT                          0x00000000

/* TM :: OSC_CLK_EN :: CMOS_4 [04:04] */
#define BCHP_TM_OSC_CLK_EN_CMOS_4_MASK                             0x00000010
#define BCHP_TM_OSC_CLK_EN_CMOS_4_SHIFT                            4
#define BCHP_TM_OSC_CLK_EN_CMOS_4_DEFAULT                          0x00000000

/* TM :: OSC_CLK_EN :: CMOS_TNR1 [03:03] */
#define BCHP_TM_OSC_CLK_EN_CMOS_TNR1_MASK                          0x00000008
#define BCHP_TM_OSC_CLK_EN_CMOS_TNR1_SHIFT                         3
#define BCHP_TM_OSC_CLK_EN_CMOS_TNR1_DEFAULT                       0x00000000

/* TM :: OSC_CLK_EN :: CMOS_TNR0 [02:02] */
#define BCHP_TM_OSC_CLK_EN_CMOS_TNR0_MASK                          0x00000004
#define BCHP_TM_OSC_CLK_EN_CMOS_TNR0_SHIFT                         2
#define BCHP_TM_OSC_CLK_EN_CMOS_TNR0_DEFAULT                       0x00000000

/* TM :: OSC_CLK_EN :: CMOS_SYS_PLL1 [01:01] */
#define BCHP_TM_OSC_CLK_EN_CMOS_SYS_PLL1_MASK                      0x00000002
#define BCHP_TM_OSC_CLK_EN_CMOS_SYS_PLL1_SHIFT                     1
#define BCHP_TM_OSC_CLK_EN_CMOS_SYS_PLL1_DEFAULT                   0x00000000

/* TM :: OSC_CLK_EN :: CMOS_SYS_PLL0 [00:00] */
#define BCHP_TM_OSC_CLK_EN_CMOS_SYS_PLL0_MASK                      0x00000001
#define BCHP_TM_OSC_CLK_EN_CMOS_SYS_PLL0_SHIFT                     0
#define BCHP_TM_OSC_CLK_EN_CMOS_SYS_PLL0_DEFAULT                   0x00000000

/***************************************************************************
 *REG_CLK_EN - Register Clock Enable Register
 ***************************************************************************/
/* TM :: REG_CLK_EN :: RSVD_4 [31:04] */
#define BCHP_TM_REG_CLK_EN_RSVD_4_MASK                             0xfffffff0
#define BCHP_TM_REG_CLK_EN_RSVD_4_SHIFT                            4
#define BCHP_TM_REG_CLK_EN_RSVD_4_DEFAULT                          0x00000000

/* TM :: REG_CLK_EN :: THD1 [03:03] */
#define BCHP_TM_REG_CLK_EN_THD1_MASK                               0x00000008
#define BCHP_TM_REG_CLK_EN_THD1_SHIFT                              3
#define BCHP_TM_REG_CLK_EN_THD1_DEFAULT                            0x00000001

/* TM :: REG_CLK_EN :: UFE1 [02:02] */
#define BCHP_TM_REG_CLK_EN_UFE1_MASK                               0x00000004
#define BCHP_TM_REG_CLK_EN_UFE1_SHIFT                              2
#define BCHP_TM_REG_CLK_EN_UFE1_DEFAULT                            0x00000001

/* TM :: REG_CLK_EN :: THD0 [01:01] */
#define BCHP_TM_REG_CLK_EN_THD0_MASK                               0x00000002
#define BCHP_TM_REG_CLK_EN_THD0_SHIFT                              1
#define BCHP_TM_REG_CLK_EN_THD0_DEFAULT                            0x00000001

/* TM :: REG_CLK_EN :: UFE0 [00:00] */
#define BCHP_TM_REG_CLK_EN_UFE0_MASK                               0x00000001
#define BCHP_TM_REG_CLK_EN_UFE0_SHIFT                              0
#define BCHP_TM_REG_CLK_EN_UFE0_DEFAULT                            0x00000001

/***************************************************************************
 *SYS_CLK_EN - System Clock Enable Register
 ***************************************************************************/
/* TM :: SYS_CLK_EN :: RSVD_1 [31:16] */
#define BCHP_TM_SYS_CLK_EN_RSVD_1_MASK                             0xffff0000
#define BCHP_TM_SYS_CLK_EN_RSVD_1_SHIFT                            16
#define BCHP_TM_SYS_CLK_EN_RSVD_1_DEFAULT                          0x00000000

/* TM :: SYS_CLK_EN :: RSVD_0 [15:07] */
#define BCHP_TM_SYS_CLK_EN_RSVD_0_MASK                             0x0000ff80
#define BCHP_TM_SYS_CLK_EN_RSVD_0_SHIFT                            7
#define BCHP_TM_SYS_CLK_EN_RSVD_0_DEFAULT                          0x00000000

/* TM :: SYS_CLK_EN :: TMT_216 [06:06] */
#define BCHP_TM_SYS_CLK_EN_TMT_216_MASK                            0x00000040
#define BCHP_TM_SYS_CLK_EN_TMT_216_SHIFT                           6
#define BCHP_TM_SYS_CLK_EN_TMT_216_DEFAULT                         0x00000000

/* TM :: SYS_CLK_EN :: OTP_009 [05:05] */
#define BCHP_TM_SYS_CLK_EN_OTP_009_MASK                            0x00000020
#define BCHP_TM_SYS_CLK_EN_OTP_009_SHIFT                           5
#define BCHP_TM_SYS_CLK_EN_OTP_009_DEFAULT                         0x00000000

/* TM :: SYS_CLK_EN :: LEAP_027 [04:04] */
#define BCHP_TM_SYS_CLK_EN_LEAP_027_MASK                           0x00000010
#define BCHP_TM_SYS_CLK_EN_LEAP_027_SHIFT                          4
#define BCHP_TM_SYS_CLK_EN_LEAP_027_DEFAULT                        0x00000000

/* TM :: SYS_CLK_EN :: XPT_XMT [03:03] */
#define BCHP_TM_SYS_CLK_EN_XPT_XMT_MASK                            0x00000008
#define BCHP_TM_SYS_CLK_EN_XPT_XMT_SHIFT                           3
#define BCHP_TM_SYS_CLK_EN_XPT_XMT_DEFAULT                         0x00000000

/* TM :: SYS_CLK_EN :: XPT_216 [02:02] */
#define BCHP_TM_SYS_CLK_EN_XPT_216_MASK                            0x00000004
#define BCHP_TM_SYS_CLK_EN_XPT_216_SHIFT                           2
#define BCHP_TM_SYS_CLK_EN_XPT_216_DEFAULT                         0x00000000

/* TM :: SYS_CLK_EN :: THD1_216 [01:01] */
#define BCHP_TM_SYS_CLK_EN_THD1_216_MASK                           0x00000002
#define BCHP_TM_SYS_CLK_EN_THD1_216_SHIFT                          1
#define BCHP_TM_SYS_CLK_EN_THD1_216_DEFAULT                        0x00000000

/* TM :: SYS_CLK_EN :: THD0_216 [00:00] */
#define BCHP_TM_SYS_CLK_EN_THD0_216_MASK                           0x00000001
#define BCHP_TM_SYS_CLK_EN_THD0_216_SHIFT                          0
#define BCHP_TM_SYS_CLK_EN_THD0_216_DEFAULT                        0x00000000

/***************************************************************************
 *TEST_MODE - Test Mode Control Register
 ***************************************************************************/
/* TM :: TEST_MODE :: RSVD [31:09] */
#define BCHP_TM_TEST_MODE_RSVD_MASK                                0xfffffe00
#define BCHP_TM_TEST_MODE_RSVD_SHIFT                               9
#define BCHP_TM_TEST_MODE_RSVD_DEFAULT                             0x00000000

/* TM :: TEST_MODE :: EN [08:08] */
#define BCHP_TM_TEST_MODE_EN_MASK                                  0x00000100
#define BCHP_TM_TEST_MODE_EN_SHIFT                                 8
#define BCHP_TM_TEST_MODE_EN_DEFAULT                               0x00000000

/* TM :: TEST_MODE :: MODE [07:00] */
#define BCHP_TM_TEST_MODE_MODE_MASK                                0x000000ff
#define BCHP_TM_TEST_MODE_MODE_SHIFT                               0
#define BCHP_TM_TEST_MODE_MODE_DEFAULT                             0x00000000

/***************************************************************************
 *TEST_MISC2 - Test Misc2 Control Register
 ***************************************************************************/
/* TM :: TEST_MISC2 :: MISC [31:00] */
#define BCHP_TM_TEST_MISC2_MISC_MASK                               0xffffffff
#define BCHP_TM_TEST_MISC2_MISC_SHIFT                              0
#define BCHP_TM_TEST_MISC2_MISC_DEFAULT                            0x00000000

/***************************************************************************
 *TEST_MISC1 - Test Misc1 Control Register
 ***************************************************************************/
/* TM :: TEST_MISC1 :: MISC [31:00] */
#define BCHP_TM_TEST_MISC1_MISC_MASK                               0xffffffff
#define BCHP_TM_TEST_MISC1_MISC_SHIFT                              0
#define BCHP_TM_TEST_MISC1_MISC_DEFAULT                            0x00000000

/***************************************************************************
 *TEST_MISC0 - Test Misc0 Control Register
 ***************************************************************************/
/* TM :: TEST_MISC0 :: MISC [31:00] */
#define BCHP_TM_TEST_MISC0_MISC_MASK                               0xffffffff
#define BCHP_TM_TEST_MISC0_MISC_SHIFT                              0
#define BCHP_TM_TEST_MISC0_MISC_DEFAULT                            0x00000000

/***************************************************************************
 *TS_CTRL - Transport Control Register
 ***************************************************************************/
/* TM :: TS_CTRL :: RSVD_2 [31:18] */
#define BCHP_TM_TS_CTRL_RSVD_2_MASK                                0xfffc0000
#define BCHP_TM_TS_CTRL_RSVD_2_SHIFT                               18
#define BCHP_TM_TS_CTRL_RSVD_2_DEFAULT                             0x00000000

/* TM :: TS_CTRL :: EN_TS1 [17:17] */
#define BCHP_TM_TS_CTRL_EN_TS1_MASK                                0x00020000
#define BCHP_TM_TS_CTRL_EN_TS1_SHIFT                               17
#define BCHP_TM_TS_CTRL_EN_TS1_DEFAULT                             0x00000000

/* TM :: TS_CTRL :: EN_TS0 [16:16] */
#define BCHP_TM_TS_CTRL_EN_TS0_MASK                                0x00010000
#define BCHP_TM_TS_CTRL_EN_TS0_SHIFT                               16
#define BCHP_TM_TS_CTRL_EN_TS0_DEFAULT                             0x00000000

/* TM :: TS_CTRL :: RSVD_1 [15:15] */
#define BCHP_TM_TS_CTRL_RSVD_1_MASK                                0x00008000
#define BCHP_TM_TS_CTRL_RSVD_1_SHIFT                               15
#define BCHP_TM_TS_CTRL_RSVD_1_DEFAULT                             0x00000000

/* TM :: TS_CTRL :: PDN_ATS [14:14] */
#define BCHP_TM_TS_CTRL_PDN_ATS_MASK                               0x00004000
#define BCHP_TM_TS_CTRL_PDN_ATS_SHIFT                              14
#define BCHP_TM_TS_CTRL_PDN_ATS_DEFAULT                            0x00000000

/* TM :: TS_CTRL :: PDN_UNUSED [13:13] */
#define BCHP_TM_TS_CTRL_PDN_UNUSED_MASK                            0x00002000
#define BCHP_TM_TS_CTRL_PDN_UNUSED_SHIFT                           13
#define BCHP_TM_TS_CTRL_PDN_UNUSED_DEFAULT                         0x00000000

/* TM :: TS_CTRL :: PDN_INP [12:12] */
#define BCHP_TM_TS_CTRL_PDN_INP_MASK                               0x00001000
#define BCHP_TM_TS_CTRL_PDN_INP_SHIFT                              12
#define BCHP_TM_TS_CTRL_PDN_INP_DEFAULT                            0x00000000

/* TM :: TS_CTRL :: RSVD_0 [11:11] */
#define BCHP_TM_TS_CTRL_RSVD_0_MASK                                0x00000800
#define BCHP_TM_TS_CTRL_RSVD_0_SHIFT                               11
#define BCHP_TM_TS_CTRL_RSVD_0_DEFAULT                             0x00000000

/* TM :: TS_CTRL :: IND_ATS [10:10] */
#define BCHP_TM_TS_CTRL_IND_ATS_MASK                               0x00000400
#define BCHP_TM_TS_CTRL_IND_ATS_SHIFT                              10
#define BCHP_TM_TS_CTRL_IND_ATS_DEFAULT                            0x00000000

/* TM :: TS_CTRL :: IND_UNUSED [09:09] */
#define BCHP_TM_TS_CTRL_IND_UNUSED_MASK                            0x00000200
#define BCHP_TM_TS_CTRL_IND_UNUSED_SHIFT                           9
#define BCHP_TM_TS_CTRL_IND_UNUSED_DEFAULT                         0x00000000

/* TM :: TS_CTRL :: IND_OUT [08:08] */
#define BCHP_TM_TS_CTRL_IND_OUT_MASK                               0x00000100
#define BCHP_TM_TS_CTRL_IND_OUT_SHIFT                              8
#define BCHP_TM_TS_CTRL_IND_OUT_DEFAULT                            0x00000000

/* TM :: TS_CTRL :: TS1_CFG [07:04] */
#define BCHP_TM_TS_CTRL_TS1_CFG_MASK                               0x000000f0
#define BCHP_TM_TS_CTRL_TS1_CFG_SHIFT                              4
#define BCHP_TM_TS_CTRL_TS1_CFG_DEFAULT                            0x00000000

/* TM :: TS_CTRL :: TS0_CFG [03:00] */
#define BCHP_TM_TS_CTRL_TS0_CFG_MASK                               0x0000000f
#define BCHP_TM_TS_CTRL_TS0_CFG_SHIFT                              0
#define BCHP_TM_TS_CTRL_TS0_CFG_DEFAULT                            0x00000000

/***************************************************************************
 *TS_GPO_EN - TS GPO Enable Control Register
 ***************************************************************************/
/* TM :: TS_GPO_EN :: RSVD_1 [31:28] */
#define BCHP_TM_TS_GPO_EN_RSVD_1_MASK                              0xf0000000
#define BCHP_TM_TS_GPO_EN_RSVD_1_SHIFT                             28
#define BCHP_TM_TS_GPO_EN_RSVD_1_DEFAULT                           0x00000000

/* TM :: TS_GPO_EN :: TS1_CLK [27:27] */
#define BCHP_TM_TS_GPO_EN_TS1_CLK_MASK                             0x08000000
#define BCHP_TM_TS_GPO_EN_TS1_CLK_SHIFT                            27
#define BCHP_TM_TS_GPO_EN_TS1_CLK_DEFAULT                          0x00000000

/* TM :: TS_GPO_EN :: TS1_SYNC [26:26] */
#define BCHP_TM_TS_GPO_EN_TS1_SYNC_MASK                            0x04000000
#define BCHP_TM_TS_GPO_EN_TS1_SYNC_SHIFT                           26
#define BCHP_TM_TS_GPO_EN_TS1_SYNC_DEFAULT                         0x00000000

/* TM :: TS_GPO_EN :: TS1_VALID [25:25] */
#define BCHP_TM_TS_GPO_EN_TS1_VALID_MASK                           0x02000000
#define BCHP_TM_TS_GPO_EN_TS1_VALID_SHIFT                          25
#define BCHP_TM_TS_GPO_EN_TS1_VALID_DEFAULT                        0x00000000

/* TM :: TS_GPO_EN :: TS1_ERROR [24:24] */
#define BCHP_TM_TS_GPO_EN_TS1_ERROR_MASK                           0x01000000
#define BCHP_TM_TS_GPO_EN_TS1_ERROR_SHIFT                          24
#define BCHP_TM_TS_GPO_EN_TS1_ERROR_DEFAULT                        0x00000000

/* TM :: TS_GPO_EN :: TS1_DATA_7 [23:23] */
#define BCHP_TM_TS_GPO_EN_TS1_DATA_7_MASK                          0x00800000
#define BCHP_TM_TS_GPO_EN_TS1_DATA_7_SHIFT                         23
#define BCHP_TM_TS_GPO_EN_TS1_DATA_7_DEFAULT                       0x00000000

/* TM :: TS_GPO_EN :: TS1_DATA_6 [22:22] */
#define BCHP_TM_TS_GPO_EN_TS1_DATA_6_MASK                          0x00400000
#define BCHP_TM_TS_GPO_EN_TS1_DATA_6_SHIFT                         22
#define BCHP_TM_TS_GPO_EN_TS1_DATA_6_DEFAULT                       0x00000000

/* TM :: TS_GPO_EN :: TS1_DATA_5 [21:21] */
#define BCHP_TM_TS_GPO_EN_TS1_DATA_5_MASK                          0x00200000
#define BCHP_TM_TS_GPO_EN_TS1_DATA_5_SHIFT                         21
#define BCHP_TM_TS_GPO_EN_TS1_DATA_5_DEFAULT                       0x00000000

/* TM :: TS_GPO_EN :: TS1_DATA_4 [20:20] */
#define BCHP_TM_TS_GPO_EN_TS1_DATA_4_MASK                          0x00100000
#define BCHP_TM_TS_GPO_EN_TS1_DATA_4_SHIFT                         20
#define BCHP_TM_TS_GPO_EN_TS1_DATA_4_DEFAULT                       0x00000000

/* TM :: TS_GPO_EN :: TS1_DATA_3 [19:19] */
#define BCHP_TM_TS_GPO_EN_TS1_DATA_3_MASK                          0x00080000
#define BCHP_TM_TS_GPO_EN_TS1_DATA_3_SHIFT                         19
#define BCHP_TM_TS_GPO_EN_TS1_DATA_3_DEFAULT                       0x00000000

/* TM :: TS_GPO_EN :: TS1_DATA_2 [18:18] */
#define BCHP_TM_TS_GPO_EN_TS1_DATA_2_MASK                          0x00040000
#define BCHP_TM_TS_GPO_EN_TS1_DATA_2_SHIFT                         18
#define BCHP_TM_TS_GPO_EN_TS1_DATA_2_DEFAULT                       0x00000000

/* TM :: TS_GPO_EN :: TS1_DATA_1 [17:17] */
#define BCHP_TM_TS_GPO_EN_TS1_DATA_1_MASK                          0x00020000
#define BCHP_TM_TS_GPO_EN_TS1_DATA_1_SHIFT                         17
#define BCHP_TM_TS_GPO_EN_TS1_DATA_1_DEFAULT                       0x00000000

/* TM :: TS_GPO_EN :: TS1_DATA_0 [16:16] */
#define BCHP_TM_TS_GPO_EN_TS1_DATA_0_MASK                          0x00010000
#define BCHP_TM_TS_GPO_EN_TS1_DATA_0_SHIFT                         16
#define BCHP_TM_TS_GPO_EN_TS1_DATA_0_DEFAULT                       0x00000000

/* TM :: TS_GPO_EN :: RSVD_0 [15:12] */
#define BCHP_TM_TS_GPO_EN_RSVD_0_MASK                              0x0000f000
#define BCHP_TM_TS_GPO_EN_RSVD_0_SHIFT                             12
#define BCHP_TM_TS_GPO_EN_RSVD_0_DEFAULT                           0x00000000

/* TM :: TS_GPO_EN :: TS0_CLK [11:11] */
#define BCHP_TM_TS_GPO_EN_TS0_CLK_MASK                             0x00000800
#define BCHP_TM_TS_GPO_EN_TS0_CLK_SHIFT                            11
#define BCHP_TM_TS_GPO_EN_TS0_CLK_DEFAULT                          0x00000000

/* TM :: TS_GPO_EN :: TS0_SYNC [10:10] */
#define BCHP_TM_TS_GPO_EN_TS0_SYNC_MASK                            0x00000400
#define BCHP_TM_TS_GPO_EN_TS0_SYNC_SHIFT                           10
#define BCHP_TM_TS_GPO_EN_TS0_SYNC_DEFAULT                         0x00000000

/* TM :: TS_GPO_EN :: TS0_VALID [09:09] */
#define BCHP_TM_TS_GPO_EN_TS0_VALID_MASK                           0x00000200
#define BCHP_TM_TS_GPO_EN_TS0_VALID_SHIFT                          9
#define BCHP_TM_TS_GPO_EN_TS0_VALID_DEFAULT                        0x00000000

/* TM :: TS_GPO_EN :: TS0_ERROR [08:08] */
#define BCHP_TM_TS_GPO_EN_TS0_ERROR_MASK                           0x00000100
#define BCHP_TM_TS_GPO_EN_TS0_ERROR_SHIFT                          8
#define BCHP_TM_TS_GPO_EN_TS0_ERROR_DEFAULT                        0x00000000

/* TM :: TS_GPO_EN :: TS0_DATA_7 [07:07] */
#define BCHP_TM_TS_GPO_EN_TS0_DATA_7_MASK                          0x00000080
#define BCHP_TM_TS_GPO_EN_TS0_DATA_7_SHIFT                         7
#define BCHP_TM_TS_GPO_EN_TS0_DATA_7_DEFAULT                       0x00000000

/* TM :: TS_GPO_EN :: TS0_DATA_6 [06:06] */
#define BCHP_TM_TS_GPO_EN_TS0_DATA_6_MASK                          0x00000040
#define BCHP_TM_TS_GPO_EN_TS0_DATA_6_SHIFT                         6
#define BCHP_TM_TS_GPO_EN_TS0_DATA_6_DEFAULT                       0x00000000

/* TM :: TS_GPO_EN :: TS0_DATA_5 [05:05] */
#define BCHP_TM_TS_GPO_EN_TS0_DATA_5_MASK                          0x00000020
#define BCHP_TM_TS_GPO_EN_TS0_DATA_5_SHIFT                         5
#define BCHP_TM_TS_GPO_EN_TS0_DATA_5_DEFAULT                       0x00000000

/* TM :: TS_GPO_EN :: TS0_DATA_4 [04:04] */
#define BCHP_TM_TS_GPO_EN_TS0_DATA_4_MASK                          0x00000010
#define BCHP_TM_TS_GPO_EN_TS0_DATA_4_SHIFT                         4
#define BCHP_TM_TS_GPO_EN_TS0_DATA_4_DEFAULT                       0x00000000

/* TM :: TS_GPO_EN :: TS0_DATA_3 [03:03] */
#define BCHP_TM_TS_GPO_EN_TS0_DATA_3_MASK                          0x00000008
#define BCHP_TM_TS_GPO_EN_TS0_DATA_3_SHIFT                         3
#define BCHP_TM_TS_GPO_EN_TS0_DATA_3_DEFAULT                       0x00000000

/* TM :: TS_GPO_EN :: TS0_DATA_2 [02:02] */
#define BCHP_TM_TS_GPO_EN_TS0_DATA_2_MASK                          0x00000004
#define BCHP_TM_TS_GPO_EN_TS0_DATA_2_SHIFT                         2
#define BCHP_TM_TS_GPO_EN_TS0_DATA_2_DEFAULT                       0x00000000

/* TM :: TS_GPO_EN :: TS0_DATA_1 [01:01] */
#define BCHP_TM_TS_GPO_EN_TS0_DATA_1_MASK                          0x00000002
#define BCHP_TM_TS_GPO_EN_TS0_DATA_1_SHIFT                         1
#define BCHP_TM_TS_GPO_EN_TS0_DATA_1_DEFAULT                       0x00000000

/* TM :: TS_GPO_EN :: TS0_DATA_0 [00:00] */
#define BCHP_TM_TS_GPO_EN_TS0_DATA_0_MASK                          0x00000001
#define BCHP_TM_TS_GPO_EN_TS0_DATA_0_SHIFT                         0
#define BCHP_TM_TS_GPO_EN_TS0_DATA_0_DEFAULT                       0x00000000

/***************************************************************************
 *TS_GPO_VAL - TS GPO Value Control Register
 ***************************************************************************/
/* TM :: TS_GPO_VAL :: RSVD_1 [31:28] */
#define BCHP_TM_TS_GPO_VAL_RSVD_1_MASK                             0xf0000000
#define BCHP_TM_TS_GPO_VAL_RSVD_1_SHIFT                            28
#define BCHP_TM_TS_GPO_VAL_RSVD_1_DEFAULT                          0x00000000

/* TM :: TS_GPO_VAL :: TS1_CLK [27:27] */
#define BCHP_TM_TS_GPO_VAL_TS1_CLK_MASK                            0x08000000
#define BCHP_TM_TS_GPO_VAL_TS1_CLK_SHIFT                           27
#define BCHP_TM_TS_GPO_VAL_TS1_CLK_DEFAULT                         0x00000000

/* TM :: TS_GPO_VAL :: TS1_SYNC [26:26] */
#define BCHP_TM_TS_GPO_VAL_TS1_SYNC_MASK                           0x04000000
#define BCHP_TM_TS_GPO_VAL_TS1_SYNC_SHIFT                          26
#define BCHP_TM_TS_GPO_VAL_TS1_SYNC_DEFAULT                        0x00000000

/* TM :: TS_GPO_VAL :: TS1_VALID [25:25] */
#define BCHP_TM_TS_GPO_VAL_TS1_VALID_MASK                          0x02000000
#define BCHP_TM_TS_GPO_VAL_TS1_VALID_SHIFT                         25
#define BCHP_TM_TS_GPO_VAL_TS1_VALID_DEFAULT                       0x00000000

/* TM :: TS_GPO_VAL :: TS1_ERROR [24:24] */
#define BCHP_TM_TS_GPO_VAL_TS1_ERROR_MASK                          0x01000000
#define BCHP_TM_TS_GPO_VAL_TS1_ERROR_SHIFT                         24
#define BCHP_TM_TS_GPO_VAL_TS1_ERROR_DEFAULT                       0x00000000

/* TM :: TS_GPO_VAL :: TS1_DATA_7 [23:23] */
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_7_MASK                         0x00800000
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_7_SHIFT                        23
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_7_DEFAULT                      0x00000000

/* TM :: TS_GPO_VAL :: TS1_DATA_6 [22:22] */
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_6_MASK                         0x00400000
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_6_SHIFT                        22
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_6_DEFAULT                      0x00000000

/* TM :: TS_GPO_VAL :: TS1_DATA_5 [21:21] */
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_5_MASK                         0x00200000
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_5_SHIFT                        21
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_5_DEFAULT                      0x00000000

/* TM :: TS_GPO_VAL :: TS1_DATA_4 [20:20] */
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_4_MASK                         0x00100000
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_4_SHIFT                        20
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_4_DEFAULT                      0x00000000

/* TM :: TS_GPO_VAL :: TS1_DATA_3 [19:19] */
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_3_MASK                         0x00080000
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_3_SHIFT                        19
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_3_DEFAULT                      0x00000000

/* TM :: TS_GPO_VAL :: TS1_DATA_2 [18:18] */
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_2_MASK                         0x00040000
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_2_SHIFT                        18
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_2_DEFAULT                      0x00000000

/* TM :: TS_GPO_VAL :: TS1_DATA_1 [17:17] */
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_1_MASK                         0x00020000
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_1_SHIFT                        17
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_1_DEFAULT                      0x00000000

/* TM :: TS_GPO_VAL :: TS1_DATA_0 [16:16] */
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_0_MASK                         0x00010000
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_0_SHIFT                        16
#define BCHP_TM_TS_GPO_VAL_TS1_DATA_0_DEFAULT                      0x00000000

/* TM :: TS_GPO_VAL :: RSVD_0 [15:12] */
#define BCHP_TM_TS_GPO_VAL_RSVD_0_MASK                             0x0000f000
#define BCHP_TM_TS_GPO_VAL_RSVD_0_SHIFT                            12
#define BCHP_TM_TS_GPO_VAL_RSVD_0_DEFAULT                          0x00000000

/* TM :: TS_GPO_VAL :: TS0_CLK [11:11] */
#define BCHP_TM_TS_GPO_VAL_TS0_CLK_MASK                            0x00000800
#define BCHP_TM_TS_GPO_VAL_TS0_CLK_SHIFT                           11
#define BCHP_TM_TS_GPO_VAL_TS0_CLK_DEFAULT                         0x00000000

/* TM :: TS_GPO_VAL :: TS0_SYNC [10:10] */
#define BCHP_TM_TS_GPO_VAL_TS0_SYNC_MASK                           0x00000400
#define BCHP_TM_TS_GPO_VAL_TS0_SYNC_SHIFT                          10
#define BCHP_TM_TS_GPO_VAL_TS0_SYNC_DEFAULT                        0x00000000

/* TM :: TS_GPO_VAL :: TS0_VALID [09:09] */
#define BCHP_TM_TS_GPO_VAL_TS0_VALID_MASK                          0x00000200
#define BCHP_TM_TS_GPO_VAL_TS0_VALID_SHIFT                         9
#define BCHP_TM_TS_GPO_VAL_TS0_VALID_DEFAULT                       0x00000000

/* TM :: TS_GPO_VAL :: TS0_ERROR [08:08] */
#define BCHP_TM_TS_GPO_VAL_TS0_ERROR_MASK                          0x00000100
#define BCHP_TM_TS_GPO_VAL_TS0_ERROR_SHIFT                         8
#define BCHP_TM_TS_GPO_VAL_TS0_ERROR_DEFAULT                       0x00000000

/* TM :: TS_GPO_VAL :: TS0_DATA_7 [07:07] */
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_7_MASK                         0x00000080
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_7_SHIFT                        7
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_7_DEFAULT                      0x00000000

/* TM :: TS_GPO_VAL :: TS0_DATA_6 [06:06] */
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_6_MASK                         0x00000040
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_6_SHIFT                        6
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_6_DEFAULT                      0x00000000

/* TM :: TS_GPO_VAL :: TS0_DATA_5 [05:05] */
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_5_MASK                         0x00000020
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_5_SHIFT                        5
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_5_DEFAULT                      0x00000000

/* TM :: TS_GPO_VAL :: TS0_DATA_4 [04:04] */
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_4_MASK                         0x00000010
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_4_SHIFT                        4
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_4_DEFAULT                      0x00000000

/* TM :: TS_GPO_VAL :: TS0_DATA_3 [03:03] */
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_3_MASK                         0x00000008
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_3_SHIFT                        3
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_3_DEFAULT                      0x00000000

/* TM :: TS_GPO_VAL :: TS0_DATA_2 [02:02] */
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_2_MASK                         0x00000004
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_2_SHIFT                        2
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_2_DEFAULT                      0x00000000

/* TM :: TS_GPO_VAL :: TS0_DATA_1 [01:01] */
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_1_MASK                         0x00000002
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_1_SHIFT                        1
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_1_DEFAULT                      0x00000000

/* TM :: TS_GPO_VAL :: TS0_DATA_0 [00:00] */
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_0_MASK                         0x00000001
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_0_SHIFT                        0
#define BCHP_TM_TS_GPO_VAL_TS0_DATA_0_DEFAULT                      0x00000000

/***************************************************************************
 *CWD_CTRL - CWD Control Register
 ***************************************************************************/
/* TM :: CWD_CTRL :: RSVD_1 [31:06] */
#define BCHP_TM_CWD_CTRL_RSVD_1_MASK                               0xffffffc0
#define BCHP_TM_CWD_CTRL_RSVD_1_SHIFT                              6
#define BCHP_TM_CWD_CTRL_RSVD_1_DEFAULT                            0x00000000

/* TM :: CWD_CTRL :: POL [05:05] */
#define BCHP_TM_CWD_CTRL_POL_MASK                                  0x00000020
#define BCHP_TM_CWD_CTRL_POL_SHIFT                                 5
#define BCHP_TM_CWD_CTRL_POL_DEFAULT                               0x00000000

/* TM :: CWD_CTRL :: EN [04:04] */
#define BCHP_TM_CWD_CTRL_EN_MASK                                   0x00000010
#define BCHP_TM_CWD_CTRL_EN_SHIFT                                  4
#define BCHP_TM_CWD_CTRL_EN_DEFAULT                                0x00000000

/* TM :: CWD_CTRL :: SEL [03:00] */
#define BCHP_TM_CWD_CTRL_SEL_MASK                                  0x0000000f
#define BCHP_TM_CWD_CTRL_SEL_SHIFT                                 0
#define BCHP_TM_CWD_CTRL_SEL_DEFAULT                               0x00000000

/***************************************************************************
 *PDD_CTRL - PDD Control Register
 ***************************************************************************/
/* TM :: PDD_CTRL :: RSVD_1 [31:06] */
#define BCHP_TM_PDD_CTRL_RSVD_1_MASK                               0xffffffc0
#define BCHP_TM_PDD_CTRL_RSVD_1_SHIFT                              6
#define BCHP_TM_PDD_CTRL_RSVD_1_DEFAULT                            0x00000000

/* TM :: PDD_CTRL :: POL [05:05] */
#define BCHP_TM_PDD_CTRL_POL_MASK                                  0x00000020
#define BCHP_TM_PDD_CTRL_POL_SHIFT                                 5
#define BCHP_TM_PDD_CTRL_POL_DEFAULT                               0x00000000

/* TM :: PDD_CTRL :: EN [04:04] */
#define BCHP_TM_PDD_CTRL_EN_MASK                                   0x00000010
#define BCHP_TM_PDD_CTRL_EN_SHIFT                                  4
#define BCHP_TM_PDD_CTRL_EN_DEFAULT                                0x00000000

/* TM :: PDD_CTRL :: SEL [03:00] */
#define BCHP_TM_PDD_CTRL_SEL_MASK                                  0x0000000f
#define BCHP_TM_PDD_CTRL_SEL_SHIFT                                 0
#define BCHP_TM_PDD_CTRL_SEL_DEFAULT                               0x00000000

/***************************************************************************
 *UART_CTRL - UART Control Register
 ***************************************************************************/
/* TM :: UART_CTRL :: RSVD_1 [31:06] */
#define BCHP_TM_UART_CTRL_RSVD_1_MASK                              0xffffffc0
#define BCHP_TM_UART_CTRL_RSVD_1_SHIFT                             6
#define BCHP_TM_UART_CTRL_RSVD_1_DEFAULT                           0x00000000

/* TM :: UART_CTRL :: RSVD_0 [05:05] */
#define BCHP_TM_UART_CTRL_RSVD_0_MASK                              0x00000020
#define BCHP_TM_UART_CTRL_RSVD_0_SHIFT                             5
#define BCHP_TM_UART_CTRL_RSVD_0_DEFAULT                           0x00000000

/* TM :: UART_CTRL :: EN_RX [04:04] */
#define BCHP_TM_UART_CTRL_EN_RX_MASK                               0x00000010
#define BCHP_TM_UART_CTRL_EN_RX_SHIFT                              4
#define BCHP_TM_UART_CTRL_EN_RX_DEFAULT                            0x00000000

/* TM :: UART_CTRL :: SEL_RX [03:00] */
#define BCHP_TM_UART_CTRL_SEL_RX_MASK                              0x0000000f
#define BCHP_TM_UART_CTRL_SEL_RX_SHIFT                             0
#define BCHP_TM_UART_CTRL_SEL_RX_DEFAULT                           0x00000000

/***************************************************************************
 *GPIO_MUX - GPIO Mux Control Register
 ***************************************************************************/
/* TM :: GPIO_MUX :: RSVD [31:16] */
#define BCHP_TM_GPIO_MUX_RSVD_MASK                                 0xffff0000
#define BCHP_TM_GPIO_MUX_RSVD_SHIFT                                16
#define BCHP_TM_GPIO_MUX_RSVD_DEFAULT                              0x00000000

/* TM :: GPIO_MUX :: GPIO_03 [15:12] */
#define BCHP_TM_GPIO_MUX_GPIO_03_MASK                              0x0000f000
#define BCHP_TM_GPIO_MUX_GPIO_03_SHIFT                             12
#define BCHP_TM_GPIO_MUX_GPIO_03_DEFAULT                           0x00000000

/* TM :: GPIO_MUX :: GPIO_02 [11:08] */
#define BCHP_TM_GPIO_MUX_GPIO_02_MASK                              0x00000f00
#define BCHP_TM_GPIO_MUX_GPIO_02_SHIFT                             8
#define BCHP_TM_GPIO_MUX_GPIO_02_DEFAULT                           0x00000000

/* TM :: GPIO_MUX :: GPIO_01 [07:04] */
#define BCHP_TM_GPIO_MUX_GPIO_01_MASK                              0x000000f0
#define BCHP_TM_GPIO_MUX_GPIO_01_SHIFT                             4
#define BCHP_TM_GPIO_MUX_GPIO_01_DEFAULT                           0x00000000

/* TM :: GPIO_MUX :: GPIO_00 [03:00] */
#define BCHP_TM_GPIO_MUX_GPIO_00_MASK                              0x0000000f
#define BCHP_TM_GPIO_MUX_GPIO_00_SHIFT                             0
#define BCHP_TM_GPIO_MUX_GPIO_00_DEFAULT                           0x00000000

/***************************************************************************
 *GPIO_IODIR - GPIO IO Directional Control Register
 ***************************************************************************/
/* TM :: GPIO_IODIR :: RSVD [31:04] */
#define BCHP_TM_GPIO_IODIR_RSVD_MASK                               0xfffffff0
#define BCHP_TM_GPIO_IODIR_RSVD_SHIFT                              4
#define BCHP_TM_GPIO_IODIR_RSVD_DEFAULT                            0x00000000

/* TM :: GPIO_IODIR :: IODIR [03:00] */
#define BCHP_TM_GPIO_IODIR_IODIR_MASK                              0x0000000f
#define BCHP_TM_GPIO_IODIR_IODIR_SHIFT                             0
#define BCHP_TM_GPIO_IODIR_IODIR_DEFAULT                           0x0000000f

/***************************************************************************
 *GPIO_OD - GPIO Open Drain Control Register
 ***************************************************************************/
/* TM :: GPIO_OD :: RSVD [31:04] */
#define BCHP_TM_GPIO_OD_RSVD_MASK                                  0xfffffff0
#define BCHP_TM_GPIO_OD_RSVD_SHIFT                                 4
#define BCHP_TM_GPIO_OD_RSVD_DEFAULT                               0x00000000

/* TM :: GPIO_OD :: OD [03:00] */
#define BCHP_TM_GPIO_OD_OD_MASK                                    0x0000000f
#define BCHP_TM_GPIO_OD_OD_SHIFT                                   0
#define BCHP_TM_GPIO_OD_OD_DEFAULT                                 0x00000000

/***************************************************************************
 *GPIO_DATA - GPIO Data Control Register
 ***************************************************************************/
/* TM :: GPIO_DATA :: RSVD [31:04] */
#define BCHP_TM_GPIO_DATA_RSVD_MASK                                0xfffffff0
#define BCHP_TM_GPIO_DATA_RSVD_SHIFT                               4
#define BCHP_TM_GPIO_DATA_RSVD_DEFAULT                             0x00000000

/* TM :: GPIO_DATA :: VAL [03:00] */
#define BCHP_TM_GPIO_DATA_VAL_MASK                                 0x0000000f
#define BCHP_TM_GPIO_DATA_VAL_SHIFT                                0
#define BCHP_TM_GPIO_DATA_VAL_DEFAULT                              0x00000000

/***************************************************************************
 *GPO_MUX - GPO Mux Control Register
 ***************************************************************************/
/* TM :: GPO_MUX :: GPO_07 [31:28] */
#define BCHP_TM_GPO_MUX_GPO_07_MASK                                0xf0000000
#define BCHP_TM_GPO_MUX_GPO_07_SHIFT                               28
#define BCHP_TM_GPO_MUX_GPO_07_DEFAULT                             0x00000000

/* TM :: GPO_MUX :: GPO_06 [27:24] */
#define BCHP_TM_GPO_MUX_GPO_06_MASK                                0x0f000000
#define BCHP_TM_GPO_MUX_GPO_06_SHIFT                               24
#define BCHP_TM_GPO_MUX_GPO_06_DEFAULT                             0x00000000

/* TM :: GPO_MUX :: GPO_05 [23:20] */
#define BCHP_TM_GPO_MUX_GPO_05_MASK                                0x00f00000
#define BCHP_TM_GPO_MUX_GPO_05_SHIFT                               20
#define BCHP_TM_GPO_MUX_GPO_05_DEFAULT                             0x00000000

/* TM :: GPO_MUX :: GPO_04 [19:16] */
#define BCHP_TM_GPO_MUX_GPO_04_MASK                                0x000f0000
#define BCHP_TM_GPO_MUX_GPO_04_SHIFT                               16
#define BCHP_TM_GPO_MUX_GPO_04_DEFAULT                             0x00000000

/* TM :: GPO_MUX :: GPO_03 [15:12] */
#define BCHP_TM_GPO_MUX_GPO_03_MASK                                0x0000f000
#define BCHP_TM_GPO_MUX_GPO_03_SHIFT                               12
#define BCHP_TM_GPO_MUX_GPO_03_DEFAULT                             0x00000000

/* TM :: GPO_MUX :: GPO_02 [11:08] */
#define BCHP_TM_GPO_MUX_GPO_02_MASK                                0x00000f00
#define BCHP_TM_GPO_MUX_GPO_02_SHIFT                               8
#define BCHP_TM_GPO_MUX_GPO_02_DEFAULT                             0x00000000

/* TM :: GPO_MUX :: GPO_01 [07:04] */
#define BCHP_TM_GPO_MUX_GPO_01_MASK                                0x000000f0
#define BCHP_TM_GPO_MUX_GPO_01_SHIFT                               4
#define BCHP_TM_GPO_MUX_GPO_01_DEFAULT                             0x00000000

/* TM :: GPO_MUX :: GPO_00 [03:00] */
#define BCHP_TM_GPO_MUX_GPO_00_MASK                                0x0000000f
#define BCHP_TM_GPO_MUX_GPO_00_SHIFT                               0
#define BCHP_TM_GPO_MUX_GPO_00_DEFAULT                             0x00000000

/***************************************************************************
 *GPO_DATA - GPO Data Control Register
 ***************************************************************************/
/* TM :: GPO_DATA :: RSVD [31:08] */
#define BCHP_TM_GPO_DATA_RSVD_MASK                                 0xffffff00
#define BCHP_TM_GPO_DATA_RSVD_SHIFT                                8
#define BCHP_TM_GPO_DATA_RSVD_DEFAULT                              0x00000000

/* TM :: GPO_DATA :: VAL [07:00] */
#define BCHP_TM_GPO_DATA_VAL_MASK                                  0x000000ff
#define BCHP_TM_GPO_DATA_VAL_SHIFT                                 0
#define BCHP_TM_GPO_DATA_VAL_DEFAULT                               0x00000000

/***************************************************************************
 *TP_IN_EN - TP_IN Enable Control Register
 ***************************************************************************/
/* TM :: TP_IN_EN :: EN [31:00] */
#define BCHP_TM_TP_IN_EN_EN_MASK                                   0xffffffff
#define BCHP_TM_TP_IN_EN_EN_SHIFT                                  0
#define BCHP_TM_TP_IN_EN_EN_DEFAULT                                0x00000000

/***************************************************************************
 *TP_IN_VAL - TP_IN Value Control Register
 ***************************************************************************/
/* TM :: TP_IN_VAL :: VAL [31:00] */
#define BCHP_TM_TP_IN_VAL_VAL_MASK                                 0xffffffff
#define BCHP_TM_TP_IN_VAL_VAL_SHIFT                                0
#define BCHP_TM_TP_IN_VAL_VAL_DEFAULT                              0x00000000

/***************************************************************************
 *IRQ_CTRL - Interrupt Pad Control Register
 ***************************************************************************/
/* TM :: IRQ_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_IRQ_CTRL_RSVD_2_MASK                               0xffffff00
#define BCHP_TM_IRQ_CTRL_RSVD_2_SHIFT                              8
#define BCHP_TM_IRQ_CTRL_RSVD_2_DEFAULT                            0x00000000

/* TM :: IRQ_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_IRQ_CTRL_RSVD_1_MASK                               0x000000c0
#define BCHP_TM_IRQ_CTRL_RSVD_1_SHIFT                              6
#define BCHP_TM_IRQ_CTRL_RSVD_1_DEFAULT                            0x00000000

/* TM :: IRQ_CTRL :: OD [05:05] */
#define BCHP_TM_IRQ_CTRL_OD_MASK                                   0x00000020
#define BCHP_TM_IRQ_CTRL_OD_SHIFT                                  5
#define BCHP_TM_IRQ_CTRL_OD_DEFAULT                                0x00000001

/* TM :: IRQ_CTRL :: GPO_EN [04:04] */
#define BCHP_TM_IRQ_CTRL_GPO_EN_MASK                               0x00000010
#define BCHP_TM_IRQ_CTRL_GPO_EN_SHIFT                              4
#define BCHP_TM_IRQ_CTRL_GPO_EN_DEFAULT                            0x00000000

/* TM :: IRQ_CTRL :: RSVD_0 [03:01] */
#define BCHP_TM_IRQ_CTRL_RSVD_0_MASK                               0x0000000e
#define BCHP_TM_IRQ_CTRL_RSVD_0_SHIFT                              1
#define BCHP_TM_IRQ_CTRL_RSVD_0_DEFAULT                            0x00000000

/* TM :: IRQ_CTRL :: GPO_VAL [00:00] */
#define BCHP_TM_IRQ_CTRL_GPO_VAL_MASK                              0x00000001
#define BCHP_TM_IRQ_CTRL_GPO_VAL_SHIFT                             0
#define BCHP_TM_IRQ_CTRL_GPO_VAL_DEFAULT                           0x00000000

/***************************************************************************
 *PWM_CTRL - PWM Control Register
 ***************************************************************************/
/* TM :: PWM_CTRL :: RSVD_2 [31:10] */
#define BCHP_TM_PWM_CTRL_RSVD_2_MASK                               0xfffffc00
#define BCHP_TM_PWM_CTRL_RSVD_2_SHIFT                              10
#define BCHP_TM_PWM_CTRL_RSVD_2_DEFAULT                            0x00000000

/* TM :: PWM_CTRL :: USE_PWM_CFG_OVRD [09:09] */
#define BCHP_TM_PWM_CTRL_USE_PWM_CFG_OVRD_MASK                     0x00000200
#define BCHP_TM_PWM_CTRL_USE_PWM_CFG_OVRD_SHIFT                    9
#define BCHP_TM_PWM_CTRL_USE_PWM_CFG_OVRD_DEFAULT                  0x00000000

/* TM :: PWM_CTRL :: PWM_CFG_OVRD [08:08] */
#define BCHP_TM_PWM_CTRL_PWM_CFG_OVRD_MASK                         0x00000100
#define BCHP_TM_PWM_CTRL_PWM_CFG_OVRD_SHIFT                        8
#define BCHP_TM_PWM_CTRL_PWM_CFG_OVRD_DEFAULT                      0x00000000

/* TM :: PWM_CTRL :: IND [07:07] */
#define BCHP_TM_PWM_CTRL_IND_MASK                                  0x00000080
#define BCHP_TM_PWM_CTRL_IND_SHIFT                                 7
#define BCHP_TM_PWM_CTRL_IND_DEFAULT                               0x00000000

/* TM :: PWM_CTRL :: EN_PAD_REG [06:06] */
#define BCHP_TM_PWM_CTRL_EN_PAD_REG_MASK                           0x00000040
#define BCHP_TM_PWM_CTRL_EN_PAD_REG_SHIFT                          6
#define BCHP_TM_PWM_CTRL_EN_PAD_REG_DEFAULT                        0x00000000

/* TM :: PWM_CTRL :: GPO_OD [05:05] */
#define BCHP_TM_PWM_CTRL_GPO_OD_MASK                               0x00000020
#define BCHP_TM_PWM_CTRL_GPO_OD_SHIFT                              5
#define BCHP_TM_PWM_CTRL_GPO_OD_DEFAULT                            0x00000000

/* TM :: PWM_CTRL :: GPO_EN [04:04] */
#define BCHP_TM_PWM_CTRL_GPO_EN_MASK                               0x00000010
#define BCHP_TM_PWM_CTRL_GPO_EN_SHIFT                              4
#define BCHP_TM_PWM_CTRL_GPO_EN_DEFAULT                            0x00000000

/* TM :: PWM_CTRL :: RSVD_0 [03:02] */
#define BCHP_TM_PWM_CTRL_RSVD_0_MASK                               0x0000000c
#define BCHP_TM_PWM_CTRL_RSVD_0_SHIFT                              2
#define BCHP_TM_PWM_CTRL_RSVD_0_DEFAULT                            0x00000000

/* TM :: PWM_CTRL :: GPO_PWM_1_VAL [01:01] */
#define BCHP_TM_PWM_CTRL_GPO_PWM_1_VAL_MASK                        0x00000002
#define BCHP_TM_PWM_CTRL_GPO_PWM_1_VAL_SHIFT                       1
#define BCHP_TM_PWM_CTRL_GPO_PWM_1_VAL_DEFAULT                     0x00000000

/* TM :: PWM_CTRL :: GPO_PWM_0_VAL [00:00] */
#define BCHP_TM_PWM_CTRL_GPO_PWM_0_VAL_MASK                        0x00000001
#define BCHP_TM_PWM_CTRL_GPO_PWM_0_VAL_SHIFT                       0
#define BCHP_TM_PWM_CTRL_GPO_PWM_0_VAL_DEFAULT                     0x00000000

/***************************************************************************
 *BSC_CTRL - Master BSC Control Register
 ***************************************************************************/
/* TM :: BSC_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_BSC_CTRL_RSVD_2_MASK                               0xffffff00
#define BCHP_TM_BSC_CTRL_RSVD_2_SHIFT                              8
#define BCHP_TM_BSC_CTRL_RSVD_2_DEFAULT                            0x00000000

/* TM :: BSC_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_BSC_CTRL_RSVD_1_MASK                               0x000000c0
#define BCHP_TM_BSC_CTRL_RSVD_1_SHIFT                              6
#define BCHP_TM_BSC_CTRL_RSVD_1_DEFAULT                            0x00000000

/* TM :: BSC_CTRL :: REF_LVL [05:05] */
#define BCHP_TM_BSC_CTRL_REF_LVL_MASK                              0x00000020
#define BCHP_TM_BSC_CTRL_REF_LVL_SHIFT                             5
#define BCHP_TM_BSC_CTRL_REF_LVL_DEFAULT                           0x00000000

/* TM :: BSC_CTRL :: GPO_EN [04:04] */
#define BCHP_TM_BSC_CTRL_GPO_EN_MASK                               0x00000010
#define BCHP_TM_BSC_CTRL_GPO_EN_SHIFT                              4
#define BCHP_TM_BSC_CTRL_GPO_EN_DEFAULT                            0x00000000

/* TM :: BSC_CTRL :: RSVD_0 [03:02] */
#define BCHP_TM_BSC_CTRL_RSVD_0_MASK                               0x0000000c
#define BCHP_TM_BSC_CTRL_RSVD_0_SHIFT                              2
#define BCHP_TM_BSC_CTRL_RSVD_0_DEFAULT                            0x00000000

/* TM :: BSC_CTRL :: SCL_GPO_VAL [01:01] */
#define BCHP_TM_BSC_CTRL_SCL_GPO_VAL_MASK                          0x00000002
#define BCHP_TM_BSC_CTRL_SCL_GPO_VAL_SHIFT                         1
#define BCHP_TM_BSC_CTRL_SCL_GPO_VAL_DEFAULT                       0x00000000

/* TM :: BSC_CTRL :: SDA_GPO_VAL [00:00] */
#define BCHP_TM_BSC_CTRL_SDA_GPO_VAL_MASK                          0x00000001
#define BCHP_TM_BSC_CTRL_SDA_GPO_VAL_SHIFT                         0
#define BCHP_TM_BSC_CTRL_SDA_GPO_VAL_DEFAULT                       0x00000000

/***************************************************************************
 *PAD_CTRL1 - Pad Control Register
 ***************************************************************************/
/* TM :: PAD_CTRL1 :: RSVD [31:12] */
#define BCHP_TM_PAD_CTRL1_RSVD_MASK                                0xfffff000
#define BCHP_TM_PAD_CTRL1_RSVD_SHIFT                               12
#define BCHP_TM_PAD_CTRL1_RSVD_DEFAULT                             0x00000000

/* TM :: PAD_CTRL1 :: ATS_SRC [11:11] */
#define BCHP_TM_PAD_CTRL1_ATS_SRC_MASK                             0x00000800
#define BCHP_TM_PAD_CTRL1_ATS_SRC_SHIFT                            11
#define BCHP_TM_PAD_CTRL1_ATS_SRC_DEFAULT                          0x00000001

/* TM :: PAD_CTRL1 :: ATS_AMP [10:10] */
#define BCHP_TM_PAD_CTRL1_ATS_AMP_MASK                             0x00000400
#define BCHP_TM_PAD_CTRL1_ATS_AMP_SHIFT                            10
#define BCHP_TM_PAD_CTRL1_ATS_AMP_DEFAULT                          0x00000000

/* TM :: PAD_CTRL1 :: ATS_MODE [09:08] */
#define BCHP_TM_PAD_CTRL1_ATS_MODE_MASK                            0x00000300
#define BCHP_TM_PAD_CTRL1_ATS_MODE_SHIFT                           8
#define BCHP_TM_PAD_CTRL1_ATS_MODE_DEFAULT                         0x00000000

/* TM :: PAD_CTRL1 :: TS1_SRC [07:07] */
#define BCHP_TM_PAD_CTRL1_TS1_SRC_MASK                             0x00000080
#define BCHP_TM_PAD_CTRL1_TS1_SRC_SHIFT                            7
#define BCHP_TM_PAD_CTRL1_TS1_SRC_DEFAULT                          0x00000001

/* TM :: PAD_CTRL1 :: TS1_AMP [06:06] */
#define BCHP_TM_PAD_CTRL1_TS1_AMP_MASK                             0x00000040
#define BCHP_TM_PAD_CTRL1_TS1_AMP_SHIFT                            6
#define BCHP_TM_PAD_CTRL1_TS1_AMP_DEFAULT                          0x00000000

/* TM :: PAD_CTRL1 :: TS1_MODE [05:04] */
#define BCHP_TM_PAD_CTRL1_TS1_MODE_MASK                            0x00000030
#define BCHP_TM_PAD_CTRL1_TS1_MODE_SHIFT                           4
#define BCHP_TM_PAD_CTRL1_TS1_MODE_DEFAULT                         0x00000000

/* TM :: PAD_CTRL1 :: TS0_SRC [03:03] */
#define BCHP_TM_PAD_CTRL1_TS0_SRC_MASK                             0x00000008
#define BCHP_TM_PAD_CTRL1_TS0_SRC_SHIFT                            3
#define BCHP_TM_PAD_CTRL1_TS0_SRC_DEFAULT                          0x00000001

/* TM :: PAD_CTRL1 :: TS0_AMP [02:02] */
#define BCHP_TM_PAD_CTRL1_TS0_AMP_MASK                             0x00000004
#define BCHP_TM_PAD_CTRL1_TS0_AMP_SHIFT                            2
#define BCHP_TM_PAD_CTRL1_TS0_AMP_DEFAULT                          0x00000000

/* TM :: PAD_CTRL1 :: TS0_MODE [01:00] */
#define BCHP_TM_PAD_CTRL1_TS0_MODE_MASK                            0x00000003
#define BCHP_TM_PAD_CTRL1_TS0_MODE_SHIFT                           0
#define BCHP_TM_PAD_CTRL1_TS0_MODE_DEFAULT                         0x00000000

/***************************************************************************
 *PAD_CTRL0 - Pad Control Register
 ***************************************************************************/
/* TM :: PAD_CTRL0 :: RSVD [31:24] */
#define BCHP_TM_PAD_CTRL0_RSVD_MASK                                0xff000000
#define BCHP_TM_PAD_CTRL0_RSVD_SHIFT                               24
#define BCHP_TM_PAD_CTRL0_RSVD_DEFAULT                             0x000000bb

/* TM :: PAD_CTRL0 :: EJTAG_SRC [23:23] */
#define BCHP_TM_PAD_CTRL0_EJTAG_SRC_MASK                           0x00800000
#define BCHP_TM_PAD_CTRL0_EJTAG_SRC_SHIFT                          23
#define BCHP_TM_PAD_CTRL0_EJTAG_SRC_DEFAULT                        0x00000001

/* TM :: PAD_CTRL0 :: EJTAG_DRV [22:20] */
#define BCHP_TM_PAD_CTRL0_EJTAG_DRV_MASK                           0x00700000
#define BCHP_TM_PAD_CTRL0_EJTAG_DRV_SHIFT                          20
#define BCHP_TM_PAD_CTRL0_EJTAG_DRV_DEFAULT                        0x00000003

/* TM :: PAD_CTRL0 :: MISO_ADDR1_SRC [19:19] */
#define BCHP_TM_PAD_CTRL0_MISO_ADDR1_SRC_MASK                      0x00080000
#define BCHP_TM_PAD_CTRL0_MISO_ADDR1_SRC_SHIFT                     19
#define BCHP_TM_PAD_CTRL0_MISO_ADDR1_SRC_DEFAULT                   0x00000001

/* TM :: PAD_CTRL0 :: MISO_ADDR1_DRV [18:16] */
#define BCHP_TM_PAD_CTRL0_MISO_ADDR1_DRV_MASK                      0x00070000
#define BCHP_TM_PAD_CTRL0_MISO_ADDR1_DRV_SHIFT                     16
#define BCHP_TM_PAD_CTRL0_MISO_ADDR1_DRV_DEFAULT                   0x00000003

/* TM :: PAD_CTRL0 :: IRQb_SRC [15:15] */
#define BCHP_TM_PAD_CTRL0_IRQb_SRC_MASK                            0x00008000
#define BCHP_TM_PAD_CTRL0_IRQb_SRC_SHIFT                           15
#define BCHP_TM_PAD_CTRL0_IRQb_SRC_DEFAULT                         0x00000001

/* TM :: PAD_CTRL0 :: IRQb_DRV [14:12] */
#define BCHP_TM_PAD_CTRL0_IRQb_DRV_MASK                            0x00007000
#define BCHP_TM_PAD_CTRL0_IRQb_DRV_SHIFT                           12
#define BCHP_TM_PAD_CTRL0_IRQb_DRV_DEFAULT                         0x00000003

/* TM :: PAD_CTRL0 :: PWM_SRC [11:11] */
#define BCHP_TM_PAD_CTRL0_PWM_SRC_MASK                             0x00000800
#define BCHP_TM_PAD_CTRL0_PWM_SRC_SHIFT                            11
#define BCHP_TM_PAD_CTRL0_PWM_SRC_DEFAULT                          0x00000001

/* TM :: PAD_CTRL0 :: PWM_DRV [10:08] */
#define BCHP_TM_PAD_CTRL0_PWM_DRV_MASK                             0x00000700
#define BCHP_TM_PAD_CTRL0_PWM_DRV_SHIFT                            8
#define BCHP_TM_PAD_CTRL0_PWM_DRV_DEFAULT                          0x00000003

/* TM :: PAD_CTRL0 :: GPIO_SRC [07:07] */
#define BCHP_TM_PAD_CTRL0_GPIO_SRC_MASK                            0x00000080
#define BCHP_TM_PAD_CTRL0_GPIO_SRC_SHIFT                           7
#define BCHP_TM_PAD_CTRL0_GPIO_SRC_DEFAULT                         0x00000001

/* TM :: PAD_CTRL0 :: GPIO_DRV [06:04] */
#define BCHP_TM_PAD_CTRL0_GPIO_DRV_MASK                            0x00000070
#define BCHP_TM_PAD_CTRL0_GPIO_DRV_SHIFT                           4
#define BCHP_TM_PAD_CTRL0_GPIO_DRV_DEFAULT                         0x00000003

/* TM :: PAD_CTRL0 :: GPO_SRC [03:03] */
#define BCHP_TM_PAD_CTRL0_GPO_SRC_MASK                             0x00000008
#define BCHP_TM_PAD_CTRL0_GPO_SRC_SHIFT                            3
#define BCHP_TM_PAD_CTRL0_GPO_SRC_DEFAULT                          0x00000001

/* TM :: PAD_CTRL0 :: GPO_DRV [02:00] */
#define BCHP_TM_PAD_CTRL0_GPO_DRV_MASK                             0x00000007
#define BCHP_TM_PAD_CTRL0_GPO_DRV_SHIFT                            0
#define BCHP_TM_PAD_CTRL0_GPO_DRV_DEFAULT                          0x00000003

/***************************************************************************
 *MISC3 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC3 :: RSVD [31:00] */
#define BCHP_TM_MISC3_RSVD_MASK                                    0xffffffff
#define BCHP_TM_MISC3_RSVD_SHIFT                                   0
#define BCHP_TM_MISC3_RSVD_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC2 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC2 :: RSVD [31:00] */
#define BCHP_TM_MISC2_RSVD_MASK                                    0xffffffff
#define BCHP_TM_MISC2_RSVD_SHIFT                                   0
#define BCHP_TM_MISC2_RSVD_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC1 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC1 :: RSVD [31:00] */
#define BCHP_TM_MISC1_RSVD_MASK                                    0xffffffff
#define BCHP_TM_MISC1_RSVD_SHIFT                                   0
#define BCHP_TM_MISC1_RSVD_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC0 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC0 :: RSVD [31:01] */
#define BCHP_TM_MISC0_RSVD_MASK                                    0xfffffffe
#define BCHP_TM_MISC0_RSVD_SHIFT                                   1
#define BCHP_TM_MISC0_RSVD_DEFAULT                                 0x00000000

/* TM :: MISC0 :: DIS_SELF_CLR [00:00] */
#define BCHP_TM_MISC0_DIS_SELF_CLR_MASK                            0x00000001
#define BCHP_TM_MISC0_DIS_SELF_CLR_SHIFT                           0
#define BCHP_TM_MISC0_DIS_SELF_CLR_DEFAULT                         0x00000000

/***************************************************************************
 *SFT7 - Software Control Register
 ***************************************************************************/
/* TM :: SFT7 :: SFT [31:00] */
#define BCHP_TM_SFT7_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT7_SFT_SHIFT                                     0
#define BCHP_TM_SFT7_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT6 - Software Control Register
 ***************************************************************************/
/* TM :: SFT6 :: SFT [31:00] */
#define BCHP_TM_SFT6_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT6_SFT_SHIFT                                     0
#define BCHP_TM_SFT6_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT5 - Software Control Register
 ***************************************************************************/
/* TM :: SFT5 :: SFT [31:00] */
#define BCHP_TM_SFT5_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT5_SFT_SHIFT                                     0
#define BCHP_TM_SFT5_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT4 - Software Control Register
 ***************************************************************************/
/* TM :: SFT4 :: SFT [31:00] */
#define BCHP_TM_SFT4_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT4_SFT_SHIFT                                     0
#define BCHP_TM_SFT4_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT3 - Software Control Register
 ***************************************************************************/
/* TM :: SFT3 :: SFT [31:00] */
#define BCHP_TM_SFT3_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT3_SFT_SHIFT                                     0
#define BCHP_TM_SFT3_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT2 - Software Control Register
 ***************************************************************************/
/* TM :: SFT2 :: SFT [31:00] */
#define BCHP_TM_SFT2_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT2_SFT_SHIFT                                     0
#define BCHP_TM_SFT2_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT1 - Software Control Register
 ***************************************************************************/
/* TM :: SFT1 :: SFT [31:00] */
#define BCHP_TM_SFT1_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT1_SFT_SHIFT                                     0
#define BCHP_TM_SFT1_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT0 - Software Control Register
 ***************************************************************************/
/* TM :: SFT0 :: SFT [31:00] */
#define BCHP_TM_SFT0_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT0_SFT_SHIFT                                     0
#define BCHP_TM_SFT0_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *TP_DIAG_CTRL - Testport Diagnostic Control Register
 ***************************************************************************/
/* TM :: TP_DIAG_CTRL :: RSVD [31:09] */
#define BCHP_TM_TP_DIAG_CTRL_RSVD_MASK                             0xfffffe00
#define BCHP_TM_TP_DIAG_CTRL_RSVD_SHIFT                            9
#define BCHP_TM_TP_DIAG_CTRL_RSVD_DEFAULT                          0x00000000

/* TM :: TP_DIAG_CTRL :: EN [08:08] */
#define BCHP_TM_TP_DIAG_CTRL_EN_MASK                               0x00000100
#define BCHP_TM_TP_DIAG_CTRL_EN_SHIFT                              8
#define BCHP_TM_TP_DIAG_CTRL_EN_DEFAULT                            0x00000000

/* TM :: TP_DIAG_CTRL :: SEL [07:00] */
#define BCHP_TM_TP_DIAG_CTRL_SEL_MASK                              0x000000ff
#define BCHP_TM_TP_DIAG_CTRL_SEL_SHIFT                             0
#define BCHP_TM_TP_DIAG_CTRL_SEL_DEFAULT                           0x00000000

/***************************************************************************
 *INT_DIAG_MUX_CTRL8 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_35 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_35_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_35_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_35_DEFAULT                  0x00000023

/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_34 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_34_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_34_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_34_DEFAULT                  0x00000022

/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_33 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_33_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_33_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_33_DEFAULT                  0x00000021

/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_32 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_32_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_32_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_32_DEFAULT                  0x00000020

/***************************************************************************
 *INT_DIAG_MUX_CTRL7 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_31 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_31_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_31_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_31_DEFAULT                  0x0000001f

/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_30 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_30_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_30_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_30_DEFAULT                  0x0000001e

/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_29 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_29_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_29_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_29_DEFAULT                  0x0000001d

/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_28 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_28_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_28_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_28_DEFAULT                  0x0000001c

/***************************************************************************
 *INT_DIAG_MUX_CTRL6 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_27 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_27_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_27_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_27_DEFAULT                  0x0000001b

/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_26 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_26_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_26_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_26_DEFAULT                  0x0000001a

/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_25 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_25_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_25_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_25_DEFAULT                  0x00000019

/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_24 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_24_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_24_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_24_DEFAULT                  0x00000018

/***************************************************************************
 *INT_DIAG_MUX_CTRL5 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_23 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_23_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_23_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_23_DEFAULT                  0x00000017

/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_22 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_22_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_22_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_22_DEFAULT                  0x00000016

/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_21 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_21_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_21_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_21_DEFAULT                  0x00000015

/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_20 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_20_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_20_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_20_DEFAULT                  0x00000014

/***************************************************************************
 *INT_DIAG_MUX_CTRL4 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_19 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_19_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_19_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_19_DEFAULT                  0x00000013

/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_18 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_18_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_18_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_18_DEFAULT                  0x00000012

/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_17 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_17_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_17_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_17_DEFAULT                  0x00000011

/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_16 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_16_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_16_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_16_DEFAULT                  0x00000010

/***************************************************************************
 *INT_DIAG_MUX_CTRL3 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_15 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_15_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_15_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_15_DEFAULT                  0x0000000f

/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_14 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_14_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_14_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_14_DEFAULT                  0x0000000e

/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_13 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_13_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_13_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_13_DEFAULT                  0x0000000d

/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_12 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_12_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_12_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_12_DEFAULT                  0x0000000c

/***************************************************************************
 *INT_DIAG_MUX_CTRL2 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_11 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_11_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_11_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_11_DEFAULT                  0x0000000b

/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_10 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_10_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_10_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_10_DEFAULT                  0x0000000a

/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_09 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_09_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_09_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_09_DEFAULT                  0x00000009

/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_08 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_08_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_08_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_08_DEFAULT                  0x00000008

/***************************************************************************
 *INT_DIAG_MUX_CTRL1 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_07 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_07_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_07_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_07_DEFAULT                  0x00000007

/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_06 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_06_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_06_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_06_DEFAULT                  0x00000006

/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_05 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_05_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_05_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_05_DEFAULT                  0x00000005

/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_04 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_04_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_04_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_04_DEFAULT                  0x00000004

/***************************************************************************
 *INT_DIAG_MUX_CTRL0 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_03 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_03_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_03_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_03_DEFAULT                  0x00000003

/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_02 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_02_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_02_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_02_DEFAULT                  0x00000002

/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_01 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_01_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_01_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_01_DEFAULT                  0x00000001

/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_00 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_00_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_00_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_00_DEFAULT                  0x00000000

/***************************************************************************
 *INT_DIAG_INV_CTRL1 - Internal Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_INV_CTRL1 :: RSVD [31:04] */
#define BCHP_TM_INT_DIAG_INV_CTRL1_RSVD_MASK                       0xfffffff0
#define BCHP_TM_INT_DIAG_INV_CTRL1_RSVD_SHIFT                      4
#define BCHP_TM_INT_DIAG_INV_CTRL1_RSVD_DEFAULT                    0x00000000

/* TM :: INT_DIAG_INV_CTRL1 :: INV [03:00] */
#define BCHP_TM_INT_DIAG_INV_CTRL1_INV_MASK                        0x0000000f
#define BCHP_TM_INT_DIAG_INV_CTRL1_INV_SHIFT                       0
#define BCHP_TM_INT_DIAG_INV_CTRL1_INV_DEFAULT                     0x00000000

/***************************************************************************
 *INT_DIAG_INV_CTRL0 - Internal Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_INV_CTRL0 :: INV [31:00] */
#define BCHP_TM_INT_DIAG_INV_CTRL0_INV_MASK                        0xffffffff
#define BCHP_TM_INT_DIAG_INV_CTRL0_INV_SHIFT                       0
#define BCHP_TM_INT_DIAG_INV_CTRL0_INV_DEFAULT                     0x00000000

/***************************************************************************
 *EXT_DIAG_MUX_CTRL8 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_35 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_35_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_35_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_35_DEFAULT                  0x00000023

/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_34 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_34_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_34_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_34_DEFAULT                  0x00000022

/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_33 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_33_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_33_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_33_DEFAULT                  0x00000021

/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_32 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_32_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_32_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_32_DEFAULT                  0x00000020

/***************************************************************************
 *EXT_DIAG_MUX_CTRL7 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_31 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_31_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_31_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_31_DEFAULT                  0x0000001f

/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_30 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_30_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_30_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_30_DEFAULT                  0x0000001e

/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_29 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_29_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_29_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_29_DEFAULT                  0x0000001d

/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_28 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_28_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_28_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_28_DEFAULT                  0x0000001c

/***************************************************************************
 *EXT_DIAG_MUX_CTRL6 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_27 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_27_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_27_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_27_DEFAULT                  0x0000001b

/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_26 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_26_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_26_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_26_DEFAULT                  0x0000001a

/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_25 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_25_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_25_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_25_DEFAULT                  0x00000019

/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_24 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_24_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_24_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_24_DEFAULT                  0x00000018

/***************************************************************************
 *EXT_DIAG_MUX_CTRL5 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_23 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_23_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_23_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_23_DEFAULT                  0x00000017

/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_22 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_22_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_22_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_22_DEFAULT                  0x00000016

/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_21 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_21_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_21_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_21_DEFAULT                  0x00000015

/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_20 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_20_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_20_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_20_DEFAULT                  0x00000014

/***************************************************************************
 *EXT_DIAG_MUX_CTRL4 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_19 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_19_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_19_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_19_DEFAULT                  0x00000013

/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_18 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_18_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_18_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_18_DEFAULT                  0x00000012

/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_17 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_17_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_17_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_17_DEFAULT                  0x00000011

/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_16 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_16_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_16_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_16_DEFAULT                  0x00000010

/***************************************************************************
 *EXT_DIAG_MUX_CTRL3 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_15 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_15_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_15_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_15_DEFAULT                  0x0000000f

/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_14 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_14_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_14_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_14_DEFAULT                  0x0000000e

/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_13 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_13_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_13_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_13_DEFAULT                  0x0000000d

/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_12 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_12_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_12_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_12_DEFAULT                  0x0000000c

/***************************************************************************
 *EXT_DIAG_MUX_CTRL2 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_11 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_11_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_11_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_11_DEFAULT                  0x0000000b

/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_10 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_10_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_10_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_10_DEFAULT                  0x0000000a

/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_09 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_09_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_09_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_09_DEFAULT                  0x00000009

/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_08 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_08_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_08_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_08_DEFAULT                  0x00000008

/***************************************************************************
 *EXT_DIAG_MUX_CTRL1 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_07 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_07_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_07_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_07_DEFAULT                  0x00000007

/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_06 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_06_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_06_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_06_DEFAULT                  0x00000006

/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_05 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_05_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_05_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_05_DEFAULT                  0x00000005

/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_04 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_04_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_04_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_04_DEFAULT                  0x00000004

/***************************************************************************
 *EXT_DIAG_MUX_CTRL0 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_03 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_03_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_03_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_03_DEFAULT                  0x00000003

/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_02 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_02_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_02_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_02_DEFAULT                  0x00000002

/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_01 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_01_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_01_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_01_DEFAULT                  0x00000001

/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_00 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_00_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_00_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_00_DEFAULT                  0x00000000

/***************************************************************************
 *EXT_DIAG_INV_CTRL1 - External Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_INV_CTRL1 :: RSVD [31:04] */
#define BCHP_TM_EXT_DIAG_INV_CTRL1_RSVD_MASK                       0xfffffff0
#define BCHP_TM_EXT_DIAG_INV_CTRL1_RSVD_SHIFT                      4
#define BCHP_TM_EXT_DIAG_INV_CTRL1_RSVD_DEFAULT                    0x00000000

/* TM :: EXT_DIAG_INV_CTRL1 :: INV [03:00] */
#define BCHP_TM_EXT_DIAG_INV_CTRL1_INV_MASK                        0x0000000f
#define BCHP_TM_EXT_DIAG_INV_CTRL1_INV_SHIFT                       0
#define BCHP_TM_EXT_DIAG_INV_CTRL1_INV_DEFAULT                     0x00000000

/***************************************************************************
 *EXT_DIAG_INV_CTRL0 - External Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_INV_CTRL0 :: INV [31:00] */
#define BCHP_TM_EXT_DIAG_INV_CTRL0_INV_MASK                        0xffffffff
#define BCHP_TM_EXT_DIAG_INV_CTRL0_INV_SHIFT                       0
#define BCHP_TM_EXT_DIAG_INV_CTRL0_INV_DEFAULT                     0x00000000

/***************************************************************************
 *EXT_DIAG_PAD_CTRL1 - External Diagnostic Pad Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_PAD_CTRL1 :: RSVD [31:04] */
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_RSVD_MASK                       0xfffffff0
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_RSVD_SHIFT                      4
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_RSVD_DEFAULT                    0x00000000

/* TM :: EXT_DIAG_PAD_CTRL1 :: EN [03:00] */
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_EN_MASK                         0x0000000f
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_EN_SHIFT                        0
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_EN_DEFAULT                      0x00000000

/***************************************************************************
 *EXT_DIAG_PAD_CTRL0 - External Diagnostic Pad Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_PAD_CTRL0 :: EN [31:00] */
#define BCHP_TM_EXT_DIAG_PAD_CTRL0_EN_MASK                         0xffffffff
#define BCHP_TM_EXT_DIAG_PAD_CTRL0_EN_SHIFT                        0
#define BCHP_TM_EXT_DIAG_PAD_CTRL0_EN_DEFAULT                      0x00000000

/***************************************************************************
 *ROSC_CTRL - Ring Oscillator Control Register
 ***************************************************************************/
/* TM :: ROSC_CTRL :: RSVD_2 [31:25] */
#define BCHP_TM_ROSC_CTRL_RSVD_2_MASK                              0xfe000000
#define BCHP_TM_ROSC_CTRL_RSVD_2_SHIFT                             25
#define BCHP_TM_ROSC_CTRL_RSVD_2_DEFAULT                           0x00000000

/* TM :: ROSC_CTRL :: SEL_HVT_ROSC [24:24] */
#define BCHP_TM_ROSC_CTRL_SEL_HVT_ROSC_MASK                        0x01000000
#define BCHP_TM_ROSC_CTRL_SEL_HVT_ROSC_SHIFT                       24
#define BCHP_TM_ROSC_CTRL_SEL_HVT_ROSC_DEFAULT                     0x00000000

/* TM :: ROSC_CTRL :: SEL_PAD_01 [23:22] */
#define BCHP_TM_ROSC_CTRL_SEL_PAD_01_MASK                          0x00c00000
#define BCHP_TM_ROSC_CTRL_SEL_PAD_01_SHIFT                         22
#define BCHP_TM_ROSC_CTRL_SEL_PAD_01_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: SEL_PAD_00 [21:20] */
#define BCHP_TM_ROSC_CTRL_SEL_PAD_00_MASK                          0x00300000
#define BCHP_TM_ROSC_CTRL_SEL_PAD_00_SHIFT                         20
#define BCHP_TM_ROSC_CTRL_SEL_PAD_00_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_PWR_PAD_01 [19:19] */
#define BCHP_TM_ROSC_CTRL_EN_PWR_PAD_01_MASK                       0x00080000
#define BCHP_TM_ROSC_CTRL_EN_PWR_PAD_01_SHIFT                      19
#define BCHP_TM_ROSC_CTRL_EN_PWR_PAD_01_DEFAULT                    0x00000000

/* TM :: ROSC_CTRL :: EN_PWR_PAD_00 [18:18] */
#define BCHP_TM_ROSC_CTRL_EN_PWR_PAD_00_MASK                       0x00040000
#define BCHP_TM_ROSC_CTRL_EN_PWR_PAD_00_SHIFT                      18
#define BCHP_TM_ROSC_CTRL_EN_PWR_PAD_00_DEFAULT                    0x00000000

/* TM :: ROSC_CTRL :: EN_PAD_01 [17:17] */
#define BCHP_TM_ROSC_CTRL_EN_PAD_01_MASK                           0x00020000
#define BCHP_TM_ROSC_CTRL_EN_PAD_01_SHIFT                          17
#define BCHP_TM_ROSC_CTRL_EN_PAD_01_DEFAULT                        0x00000000

/* TM :: ROSC_CTRL :: EN_PAD_00 [16:16] */
#define BCHP_TM_ROSC_CTRL_EN_PAD_00_MASK                           0x00010000
#define BCHP_TM_ROSC_CTRL_EN_PAD_00_SHIFT                          16
#define BCHP_TM_ROSC_CTRL_EN_PAD_00_DEFAULT                        0x00000000

/* TM :: ROSC_CTRL :: RSVD_0 [15:11] */
#define BCHP_TM_ROSC_CTRL_RSVD_0_MASK                              0x0000f800
#define BCHP_TM_ROSC_CTRL_RSVD_0_SHIFT                             11
#define BCHP_TM_ROSC_CTRL_RSVD_0_DEFAULT                           0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_10 [10:10] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_10_MASK                          0x00000400
#define BCHP_TM_ROSC_CTRL_EN_ROSC_10_SHIFT                         10
#define BCHP_TM_ROSC_CTRL_EN_ROSC_10_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_09 [09:09] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_09_MASK                          0x00000200
#define BCHP_TM_ROSC_CTRL_EN_ROSC_09_SHIFT                         9
#define BCHP_TM_ROSC_CTRL_EN_ROSC_09_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_08 [08:08] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_08_MASK                          0x00000100
#define BCHP_TM_ROSC_CTRL_EN_ROSC_08_SHIFT                         8
#define BCHP_TM_ROSC_CTRL_EN_ROSC_08_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_07 [07:07] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_07_MASK                          0x00000080
#define BCHP_TM_ROSC_CTRL_EN_ROSC_07_SHIFT                         7
#define BCHP_TM_ROSC_CTRL_EN_ROSC_07_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_06 [06:06] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_06_MASK                          0x00000040
#define BCHP_TM_ROSC_CTRL_EN_ROSC_06_SHIFT                         6
#define BCHP_TM_ROSC_CTRL_EN_ROSC_06_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_05 [05:05] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_05_MASK                          0x00000020
#define BCHP_TM_ROSC_CTRL_EN_ROSC_05_SHIFT                         5
#define BCHP_TM_ROSC_CTRL_EN_ROSC_05_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_04 [04:04] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_04_MASK                          0x00000010
#define BCHP_TM_ROSC_CTRL_EN_ROSC_04_SHIFT                         4
#define BCHP_TM_ROSC_CTRL_EN_ROSC_04_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_03 [03:03] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_03_MASK                          0x00000008
#define BCHP_TM_ROSC_CTRL_EN_ROSC_03_SHIFT                         3
#define BCHP_TM_ROSC_CTRL_EN_ROSC_03_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_02 [02:02] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_02_MASK                          0x00000004
#define BCHP_TM_ROSC_CTRL_EN_ROSC_02_SHIFT                         2
#define BCHP_TM_ROSC_CTRL_EN_ROSC_02_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_01 [01:01] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_01_MASK                          0x00000002
#define BCHP_TM_ROSC_CTRL_EN_ROSC_01_SHIFT                         1
#define BCHP_TM_ROSC_CTRL_EN_ROSC_01_DEFAULT                       0x00000000

/* TM :: ROSC_CTRL :: EN_ROSC_00 [00:00] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_00_MASK                          0x00000001
#define BCHP_TM_ROSC_CTRL_EN_ROSC_00_SHIFT                         0
#define BCHP_TM_ROSC_CTRL_EN_ROSC_00_DEFAULT                       0x00000000

/***************************************************************************
 *GPIO_READ - GPIO Read Control Register
 ***************************************************************************/
/* TM :: GPIO_READ :: RSVD_1 [31:18] */
#define BCHP_TM_GPIO_READ_RSVD_1_MASK                              0xfffc0000
#define BCHP_TM_GPIO_READ_RSVD_1_SHIFT                             18
#define BCHP_TM_GPIO_READ_RSVD_1_DEFAULT                           0x00000000

/* TM :: GPIO_READ :: PDD [17:17] */
#define BCHP_TM_GPIO_READ_PDD_MASK                                 0x00020000
#define BCHP_TM_GPIO_READ_PDD_SHIFT                                17
#define BCHP_TM_GPIO_READ_PDD_DEFAULT                              0x00000000

/* TM :: GPIO_READ :: CWD [16:16] */
#define BCHP_TM_GPIO_READ_CWD_MASK                                 0x00010000
#define BCHP_TM_GPIO_READ_CWD_SHIFT                                16
#define BCHP_TM_GPIO_READ_CWD_DEFAULT                              0x00000000

/* TM :: GPIO_READ :: RSVD_0 [15:04] */
#define BCHP_TM_GPIO_READ_RSVD_0_MASK                              0x0000fff0
#define BCHP_TM_GPIO_READ_RSVD_0_SHIFT                             4
#define BCHP_TM_GPIO_READ_RSVD_0_DEFAULT                           0x00000000

/* TM :: GPIO_READ :: GPIO_03 [03:03] */
#define BCHP_TM_GPIO_READ_GPIO_03_MASK                             0x00000008
#define BCHP_TM_GPIO_READ_GPIO_03_SHIFT                            3
#define BCHP_TM_GPIO_READ_GPIO_03_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_02 [02:02] */
#define BCHP_TM_GPIO_READ_GPIO_02_MASK                             0x00000004
#define BCHP_TM_GPIO_READ_GPIO_02_SHIFT                            2
#define BCHP_TM_GPIO_READ_GPIO_02_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_01 [01:01] */
#define BCHP_TM_GPIO_READ_GPIO_01_MASK                             0x00000002
#define BCHP_TM_GPIO_READ_GPIO_01_SHIFT                            1
#define BCHP_TM_GPIO_READ_GPIO_01_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_00 [00:00] */
#define BCHP_TM_GPIO_READ_GPIO_00_MASK                             0x00000001
#define BCHP_TM_GPIO_READ_GPIO_00_SHIFT                            0
#define BCHP_TM_GPIO_READ_GPIO_00_DEFAULT                          0x00000000

/***************************************************************************
 *GPO_READ - GPO Read Control Register
 ***************************************************************************/
/* TM :: GPO_READ :: RSVD [31:08] */
#define BCHP_TM_GPO_READ_RSVD_MASK                                 0xffffff00
#define BCHP_TM_GPO_READ_RSVD_SHIFT                                8
#define BCHP_TM_GPO_READ_RSVD_DEFAULT                              0x00000000

/* TM :: GPO_READ :: GPO_07 [07:07] */
#define BCHP_TM_GPO_READ_GPO_07_MASK                               0x00000080
#define BCHP_TM_GPO_READ_GPO_07_SHIFT                              7
#define BCHP_TM_GPO_READ_GPO_07_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_06 [06:06] */
#define BCHP_TM_GPO_READ_GPO_06_MASK                               0x00000040
#define BCHP_TM_GPO_READ_GPO_06_SHIFT                              6
#define BCHP_TM_GPO_READ_GPO_06_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_05 [05:05] */
#define BCHP_TM_GPO_READ_GPO_05_MASK                               0x00000020
#define BCHP_TM_GPO_READ_GPO_05_SHIFT                              5
#define BCHP_TM_GPO_READ_GPO_05_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_04 [04:04] */
#define BCHP_TM_GPO_READ_GPO_04_MASK                               0x00000010
#define BCHP_TM_GPO_READ_GPO_04_SHIFT                              4
#define BCHP_TM_GPO_READ_GPO_04_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_03 [03:03] */
#define BCHP_TM_GPO_READ_GPO_03_MASK                               0x00000008
#define BCHP_TM_GPO_READ_GPO_03_SHIFT                              3
#define BCHP_TM_GPO_READ_GPO_03_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_02 [02:02] */
#define BCHP_TM_GPO_READ_GPO_02_MASK                               0x00000004
#define BCHP_TM_GPO_READ_GPO_02_SHIFT                              2
#define BCHP_TM_GPO_READ_GPO_02_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_01 [01:01] */
#define BCHP_TM_GPO_READ_GPO_01_MASK                               0x00000002
#define BCHP_TM_GPO_READ_GPO_01_SHIFT                              1
#define BCHP_TM_GPO_READ_GPO_01_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_00 [00:00] */
#define BCHP_TM_GPO_READ_GPO_00_MASK                               0x00000001
#define BCHP_TM_GPO_READ_GPO_00_SHIFT                              0
#define BCHP_TM_GPO_READ_GPO_00_DEFAULT                            0x00000000

/***************************************************************************
 *TS_READ - TS Read Control Register
 ***************************************************************************/
/* TM :: TS_READ :: RSVD_1 [31:28] */
#define BCHP_TM_TS_READ_RSVD_1_MASK                                0xf0000000
#define BCHP_TM_TS_READ_RSVD_1_SHIFT                               28
#define BCHP_TM_TS_READ_RSVD_1_DEFAULT                             0x00000000

/* TM :: TS_READ :: TS1_CLK [27:27] */
#define BCHP_TM_TS_READ_TS1_CLK_MASK                               0x08000000
#define BCHP_TM_TS_READ_TS1_CLK_SHIFT                              27
#define BCHP_TM_TS_READ_TS1_CLK_DEFAULT                            0x00000000

/* TM :: TS_READ :: TS1_SYNC [26:26] */
#define BCHP_TM_TS_READ_TS1_SYNC_MASK                              0x04000000
#define BCHP_TM_TS_READ_TS1_SYNC_SHIFT                             26
#define BCHP_TM_TS_READ_TS1_SYNC_DEFAULT                           0x00000000

/* TM :: TS_READ :: TS1_VALID [25:25] */
#define BCHP_TM_TS_READ_TS1_VALID_MASK                             0x02000000
#define BCHP_TM_TS_READ_TS1_VALID_SHIFT                            25
#define BCHP_TM_TS_READ_TS1_VALID_DEFAULT                          0x00000000

/* TM :: TS_READ :: TS1_ERROR [24:24] */
#define BCHP_TM_TS_READ_TS1_ERROR_MASK                             0x01000000
#define BCHP_TM_TS_READ_TS1_ERROR_SHIFT                            24
#define BCHP_TM_TS_READ_TS1_ERROR_DEFAULT                          0x00000000

/* TM :: TS_READ :: TS1_DATA_7 [23:23] */
#define BCHP_TM_TS_READ_TS1_DATA_7_MASK                            0x00800000
#define BCHP_TM_TS_READ_TS1_DATA_7_SHIFT                           23
#define BCHP_TM_TS_READ_TS1_DATA_7_DEFAULT                         0x00000000

/* TM :: TS_READ :: TS1_DATA_6 [22:22] */
#define BCHP_TM_TS_READ_TS1_DATA_6_MASK                            0x00400000
#define BCHP_TM_TS_READ_TS1_DATA_6_SHIFT                           22
#define BCHP_TM_TS_READ_TS1_DATA_6_DEFAULT                         0x00000000

/* TM :: TS_READ :: TS1_DATA_5 [21:21] */
#define BCHP_TM_TS_READ_TS1_DATA_5_MASK                            0x00200000
#define BCHP_TM_TS_READ_TS1_DATA_5_SHIFT                           21
#define BCHP_TM_TS_READ_TS1_DATA_5_DEFAULT                         0x00000000

/* TM :: TS_READ :: TS1_DATA_4 [20:20] */
#define BCHP_TM_TS_READ_TS1_DATA_4_MASK                            0x00100000
#define BCHP_TM_TS_READ_TS1_DATA_4_SHIFT                           20
#define BCHP_TM_TS_READ_TS1_DATA_4_DEFAULT                         0x00000000

/* TM :: TS_READ :: TS1_DATA_3 [19:19] */
#define BCHP_TM_TS_READ_TS1_DATA_3_MASK                            0x00080000
#define BCHP_TM_TS_READ_TS1_DATA_3_SHIFT                           19
#define BCHP_TM_TS_READ_TS1_DATA_3_DEFAULT                         0x00000000

/* TM :: TS_READ :: TS1_DATA_2 [18:18] */
#define BCHP_TM_TS_READ_TS1_DATA_2_MASK                            0x00040000
#define BCHP_TM_TS_READ_TS1_DATA_2_SHIFT                           18
#define BCHP_TM_TS_READ_TS1_DATA_2_DEFAULT                         0x00000000

/* TM :: TS_READ :: TS1_DATA_1 [17:17] */
#define BCHP_TM_TS_READ_TS1_DATA_1_MASK                            0x00020000
#define BCHP_TM_TS_READ_TS1_DATA_1_SHIFT                           17
#define BCHP_TM_TS_READ_TS1_DATA_1_DEFAULT                         0x00000000

/* TM :: TS_READ :: TS1_DATA_0 [16:16] */
#define BCHP_TM_TS_READ_TS1_DATA_0_MASK                            0x00010000
#define BCHP_TM_TS_READ_TS1_DATA_0_SHIFT                           16
#define BCHP_TM_TS_READ_TS1_DATA_0_DEFAULT                         0x00000000

/* TM :: TS_READ :: RSVD_0 [15:12] */
#define BCHP_TM_TS_READ_RSVD_0_MASK                                0x0000f000
#define BCHP_TM_TS_READ_RSVD_0_SHIFT                               12
#define BCHP_TM_TS_READ_RSVD_0_DEFAULT                             0x00000000

/* TM :: TS_READ :: TS0_CLK [11:11] */
#define BCHP_TM_TS_READ_TS0_CLK_MASK                               0x00000800
#define BCHP_TM_TS_READ_TS0_CLK_SHIFT                              11
#define BCHP_TM_TS_READ_TS0_CLK_DEFAULT                            0x00000000

/* TM :: TS_READ :: TS0_SYNC [10:10] */
#define BCHP_TM_TS_READ_TS0_SYNC_MASK                              0x00000400
#define BCHP_TM_TS_READ_TS0_SYNC_SHIFT                             10
#define BCHP_TM_TS_READ_TS0_SYNC_DEFAULT                           0x00000000

/* TM :: TS_READ :: TS0_VALID [09:09] */
#define BCHP_TM_TS_READ_TS0_VALID_MASK                             0x00000200
#define BCHP_TM_TS_READ_TS0_VALID_SHIFT                            9
#define BCHP_TM_TS_READ_TS0_VALID_DEFAULT                          0x00000000

/* TM :: TS_READ :: TS0_ERROR [08:08] */
#define BCHP_TM_TS_READ_TS0_ERROR_MASK                             0x00000100
#define BCHP_TM_TS_READ_TS0_ERROR_SHIFT                            8
#define BCHP_TM_TS_READ_TS0_ERROR_DEFAULT                          0x00000000

/* TM :: TS_READ :: TS0_DATA_7 [07:07] */
#define BCHP_TM_TS_READ_TS0_DATA_7_MASK                            0x00000080
#define BCHP_TM_TS_READ_TS0_DATA_7_SHIFT                           7
#define BCHP_TM_TS_READ_TS0_DATA_7_DEFAULT                         0x00000000

/* TM :: TS_READ :: TS0_DATA_6 [06:06] */
#define BCHP_TM_TS_READ_TS0_DATA_6_MASK                            0x00000040
#define BCHP_TM_TS_READ_TS0_DATA_6_SHIFT                           6
#define BCHP_TM_TS_READ_TS0_DATA_6_DEFAULT                         0x00000000

/* TM :: TS_READ :: TS0_DATA_5 [05:05] */
#define BCHP_TM_TS_READ_TS0_DATA_5_MASK                            0x00000020
#define BCHP_TM_TS_READ_TS0_DATA_5_SHIFT                           5
#define BCHP_TM_TS_READ_TS0_DATA_5_DEFAULT                         0x00000000

/* TM :: TS_READ :: TS0_DATA_4 [04:04] */
#define BCHP_TM_TS_READ_TS0_DATA_4_MASK                            0x00000010
#define BCHP_TM_TS_READ_TS0_DATA_4_SHIFT                           4
#define BCHP_TM_TS_READ_TS0_DATA_4_DEFAULT                         0x00000000

/* TM :: TS_READ :: TS0_DATA_3 [03:03] */
#define BCHP_TM_TS_READ_TS0_DATA_3_MASK                            0x00000008
#define BCHP_TM_TS_READ_TS0_DATA_3_SHIFT                           3
#define BCHP_TM_TS_READ_TS0_DATA_3_DEFAULT                         0x00000000

/* TM :: TS_READ :: TS0_DATA_2 [02:02] */
#define BCHP_TM_TS_READ_TS0_DATA_2_MASK                            0x00000004
#define BCHP_TM_TS_READ_TS0_DATA_2_SHIFT                           2
#define BCHP_TM_TS_READ_TS0_DATA_2_DEFAULT                         0x00000000

/* TM :: TS_READ :: TS0_DATA_1 [01:01] */
#define BCHP_TM_TS_READ_TS0_DATA_1_MASK                            0x00000002
#define BCHP_TM_TS_READ_TS0_DATA_1_SHIFT                           1
#define BCHP_TM_TS_READ_TS0_DATA_1_DEFAULT                         0x00000000

/* TM :: TS_READ :: TS0_DATA_0 [00:00] */
#define BCHP_TM_TS_READ_TS0_DATA_0_MASK                            0x00000001
#define BCHP_TM_TS_READ_TS0_DATA_0_SHIFT                           0
#define BCHP_TM_TS_READ_TS0_DATA_0_DEFAULT                         0x00000000

/***************************************************************************
 *BSC_READ - BSC Read Control Register
 ***************************************************************************/
/* TM :: BSC_READ :: RSVD [31:02] */
#define BCHP_TM_BSC_READ_RSVD_MASK                                 0xfffffffc
#define BCHP_TM_BSC_READ_RSVD_SHIFT                                2
#define BCHP_TM_BSC_READ_RSVD_DEFAULT                              0x00000000

/* TM :: BSC_READ :: BSC_SCL [01:01] */
#define BCHP_TM_BSC_READ_BSC_SCL_MASK                              0x00000002
#define BCHP_TM_BSC_READ_BSC_SCL_SHIFT                             1
#define BCHP_TM_BSC_READ_BSC_SCL_DEFAULT                           0x00000001

/* TM :: BSC_READ :: BSC_SDA [00:00] */
#define BCHP_TM_BSC_READ_BSC_SDA_MASK                              0x00000001
#define BCHP_TM_BSC_READ_BSC_SDA_SHIFT                             0
#define BCHP_TM_BSC_READ_BSC_SDA_DEFAULT                           0x00000001

/***************************************************************************
 *EJTAG_READ - EJTAG Read Control Register
 ***************************************************************************/
/* TM :: EJTAG_READ :: RSVD [31:06] */
#define BCHP_TM_EJTAG_READ_RSVD_MASK                               0xffffffc0
#define BCHP_TM_EJTAG_READ_RSVD_SHIFT                              6
#define BCHP_TM_EJTAG_READ_RSVD_DEFAULT                            0x00000000

/* TM :: EJTAG_READ :: EJTAG_TDO [05:05] */
#define BCHP_TM_EJTAG_READ_EJTAG_TDO_MASK                          0x00000020
#define BCHP_TM_EJTAG_READ_EJTAG_TDO_SHIFT                         5
#define BCHP_TM_EJTAG_READ_EJTAG_TDO_DEFAULT                       0x00000000

/* TM :: EJTAG_READ :: EJTAG_TDI [04:04] */
#define BCHP_TM_EJTAG_READ_EJTAG_TDI_MASK                          0x00000010
#define BCHP_TM_EJTAG_READ_EJTAG_TDI_SHIFT                         4
#define BCHP_TM_EJTAG_READ_EJTAG_TDI_DEFAULT                       0x00000000

/* TM :: EJTAG_READ :: ETJAG_TMS [03:03] */
#define BCHP_TM_EJTAG_READ_ETJAG_TMS_MASK                          0x00000008
#define BCHP_TM_EJTAG_READ_ETJAG_TMS_SHIFT                         3
#define BCHP_TM_EJTAG_READ_ETJAG_TMS_DEFAULT                       0x00000000

/* TM :: EJTAG_READ :: EJTAG_CE [02:02] */
#define BCHP_TM_EJTAG_READ_EJTAG_CE_MASK                           0x00000004
#define BCHP_TM_EJTAG_READ_EJTAG_CE_SHIFT                          2
#define BCHP_TM_EJTAG_READ_EJTAG_CE_DEFAULT                        0x00000000

/* TM :: EJTAG_READ :: EJTAG_TRSTb [01:01] */
#define BCHP_TM_EJTAG_READ_EJTAG_TRSTb_MASK                        0x00000002
#define BCHP_TM_EJTAG_READ_EJTAG_TRSTb_SHIFT                       1
#define BCHP_TM_EJTAG_READ_EJTAG_TRSTb_DEFAULT                     0x00000000

/* TM :: EJTAG_READ :: EJTAG_TCK [00:00] */
#define BCHP_TM_EJTAG_READ_EJTAG_TCK_MASK                          0x00000001
#define BCHP_TM_EJTAG_READ_EJTAG_TCK_SHIFT                         0
#define BCHP_TM_EJTAG_READ_EJTAG_TCK_DEFAULT                       0x00000000

/***************************************************************************
 *MISC_READ - Misc Read Control Register
 ***************************************************************************/
/* TM :: MISC_READ :: RSVD_2 [31:13] */
#define BCHP_TM_MISC_READ_RSVD_2_MASK                              0xffffe000
#define BCHP_TM_MISC_READ_RSVD_2_SHIFT                             13
#define BCHP_TM_MISC_READ_RSVD_2_DEFAULT                           0x00000000

/* TM :: MISC_READ :: SPI_BSCb [12:12] */
#define BCHP_TM_MISC_READ_SPI_BSCb_MASK                            0x00001000
#define BCHP_TM_MISC_READ_SPI_BSCb_SHIFT                           12
#define BCHP_TM_MISC_READ_SPI_BSCb_DEFAULT                         0x00000000

/* TM :: MISC_READ :: RSVD_1 [11:10] */
#define BCHP_TM_MISC_READ_RSVD_1_MASK                              0x00000c00
#define BCHP_TM_MISC_READ_RSVD_1_SHIFT                             10
#define BCHP_TM_MISC_READ_RSVD_1_DEFAULT                           0x00000000

/* TM :: MISC_READ :: ADDR [09:08] */
#define BCHP_TM_MISC_READ_ADDR_MASK                                0x00000300
#define BCHP_TM_MISC_READ_ADDR_SHIFT                               8
#define BCHP_TM_MISC_READ_ADDR_DEFAULT                             0x00000000

/* TM :: MISC_READ :: RSVD_0 [07:06] */
#define BCHP_TM_MISC_READ_RSVD_0_MASK                              0x000000c0
#define BCHP_TM_MISC_READ_RSVD_0_SHIFT                             6
#define BCHP_TM_MISC_READ_RSVD_0_DEFAULT                           0x00000000

/* TM :: MISC_READ :: PWM_1 [05:05] */
#define BCHP_TM_MISC_READ_PWM_1_MASK                               0x00000020
#define BCHP_TM_MISC_READ_PWM_1_SHIFT                              5
#define BCHP_TM_MISC_READ_PWM_1_DEFAULT                            0x00000000

/* TM :: MISC_READ :: PWM_0 [04:04] */
#define BCHP_TM_MISC_READ_PWM_0_MASK                               0x00000010
#define BCHP_TM_MISC_READ_PWM_0_SHIFT                              4
#define BCHP_TM_MISC_READ_PWM_0_DEFAULT                            0x00000000

/* TM :: MISC_READ :: IRQb [03:03] */
#define BCHP_TM_MISC_READ_IRQb_MASK                                0x00000008
#define BCHP_TM_MISC_READ_IRQb_SHIFT                               3
#define BCHP_TM_MISC_READ_IRQb_DEFAULT                             0x00000000

/* TM :: MISC_READ :: BYP_OSC [02:02] */
#define BCHP_TM_MISC_READ_BYP_OSC_MASK                             0x00000004
#define BCHP_TM_MISC_READ_BYP_OSC_SHIFT                            2
#define BCHP_TM_MISC_READ_BYP_OSC_DEFAULT                          0x00000000

/* TM :: MISC_READ :: TEST_MODE_1 [01:01] */
#define BCHP_TM_MISC_READ_TEST_MODE_1_MASK                         0x00000002
#define BCHP_TM_MISC_READ_TEST_MODE_1_SHIFT                        1
#define BCHP_TM_MISC_READ_TEST_MODE_1_DEFAULT                      0x00000000

/* TM :: MISC_READ :: TEST_MODE_0 [00:00] */
#define BCHP_TM_MISC_READ_TEST_MODE_0_MASK                         0x00000001
#define BCHP_TM_MISC_READ_TEST_MODE_0_SHIFT                        0
#define BCHP_TM_MISC_READ_TEST_MODE_0_DEFAULT                      0x00000000

/***************************************************************************
 *GPIO_OUT_READ - GPIO Output Read Control Register
 ***************************************************************************/
/* TM :: GPIO_OUT_READ :: RSVD [31:04] */
#define BCHP_TM_GPIO_OUT_READ_RSVD_MASK                            0xfffffff0
#define BCHP_TM_GPIO_OUT_READ_RSVD_SHIFT                           4
#define BCHP_TM_GPIO_OUT_READ_RSVD_DEFAULT                         0x00000000

/* TM :: GPIO_OUT_READ :: GPIO_03 [03:03] */
#define BCHP_TM_GPIO_OUT_READ_GPIO_03_MASK                         0x00000008
#define BCHP_TM_GPIO_OUT_READ_GPIO_03_SHIFT                        3
#define BCHP_TM_GPIO_OUT_READ_GPIO_03_DEFAULT                      0x00000000

/* TM :: GPIO_OUT_READ :: GPIO_02 [02:02] */
#define BCHP_TM_GPIO_OUT_READ_GPIO_02_MASK                         0x00000004
#define BCHP_TM_GPIO_OUT_READ_GPIO_02_SHIFT                        2
#define BCHP_TM_GPIO_OUT_READ_GPIO_02_DEFAULT                      0x00000000

/* TM :: GPIO_OUT_READ :: GPIO_01 [01:01] */
#define BCHP_TM_GPIO_OUT_READ_GPIO_01_MASK                         0x00000002
#define BCHP_TM_GPIO_OUT_READ_GPIO_01_SHIFT                        1
#define BCHP_TM_GPIO_OUT_READ_GPIO_01_DEFAULT                      0x00000000

/* TM :: GPIO_OUT_READ :: GPIO_00 [00:00] */
#define BCHP_TM_GPIO_OUT_READ_GPIO_00_MASK                         0x00000001
#define BCHP_TM_GPIO_OUT_READ_GPIO_00_SHIFT                        0
#define BCHP_TM_GPIO_OUT_READ_GPIO_00_DEFAULT                      0x00000000

/***************************************************************************
 *GPO_OUT_READ - GPO Output Read Register
 ***************************************************************************/
/* TM :: GPO_OUT_READ :: RSVD [31:08] */
#define BCHP_TM_GPO_OUT_READ_RSVD_MASK                             0xffffff00
#define BCHP_TM_GPO_OUT_READ_RSVD_SHIFT                            8
#define BCHP_TM_GPO_OUT_READ_RSVD_DEFAULT                          0x00000000

/* TM :: GPO_OUT_READ :: GPO_07 [07:07] */
#define BCHP_TM_GPO_OUT_READ_GPO_07_MASK                           0x00000080
#define BCHP_TM_GPO_OUT_READ_GPO_07_SHIFT                          7
#define BCHP_TM_GPO_OUT_READ_GPO_07_DEFAULT                        0x00000000

/* TM :: GPO_OUT_READ :: GPO_06 [06:06] */
#define BCHP_TM_GPO_OUT_READ_GPO_06_MASK                           0x00000040
#define BCHP_TM_GPO_OUT_READ_GPO_06_SHIFT                          6
#define BCHP_TM_GPO_OUT_READ_GPO_06_DEFAULT                        0x00000000

/* TM :: GPO_OUT_READ :: GPO_05 [05:05] */
#define BCHP_TM_GPO_OUT_READ_GPO_05_MASK                           0x00000020
#define BCHP_TM_GPO_OUT_READ_GPO_05_SHIFT                          5
#define BCHP_TM_GPO_OUT_READ_GPO_05_DEFAULT                        0x00000000

/* TM :: GPO_OUT_READ :: GPO_04 [04:04] */
#define BCHP_TM_GPO_OUT_READ_GPO_04_MASK                           0x00000010
#define BCHP_TM_GPO_OUT_READ_GPO_04_SHIFT                          4
#define BCHP_TM_GPO_OUT_READ_GPO_04_DEFAULT                        0x00000000

/* TM :: GPO_OUT_READ :: GPO_03 [03:03] */
#define BCHP_TM_GPO_OUT_READ_GPO_03_MASK                           0x00000008
#define BCHP_TM_GPO_OUT_READ_GPO_03_SHIFT                          3
#define BCHP_TM_GPO_OUT_READ_GPO_03_DEFAULT                        0x00000000

/* TM :: GPO_OUT_READ :: GPO_02 [02:02] */
#define BCHP_TM_GPO_OUT_READ_GPO_02_MASK                           0x00000004
#define BCHP_TM_GPO_OUT_READ_GPO_02_SHIFT                          2
#define BCHP_TM_GPO_OUT_READ_GPO_02_DEFAULT                        0x00000000

/* TM :: GPO_OUT_READ :: GPO_01 [01:01] */
#define BCHP_TM_GPO_OUT_READ_GPO_01_MASK                           0x00000002
#define BCHP_TM_GPO_OUT_READ_GPO_01_SHIFT                          1
#define BCHP_TM_GPO_OUT_READ_GPO_01_DEFAULT                        0x00000000

/* TM :: GPO_OUT_READ :: GPO_00 [00:00] */
#define BCHP_TM_GPO_OUT_READ_GPO_00_MASK                           0x00000001
#define BCHP_TM_GPO_OUT_READ_GPO_00_SHIFT                          0
#define BCHP_TM_GPO_OUT_READ_GPO_00_DEFAULT                        0x00000000

/***************************************************************************
 *TS_OUT_READ - TS Read Output Control Register
 ***************************************************************************/
/* TM :: TS_OUT_READ :: RSVD_1 [31:28] */
#define BCHP_TM_TS_OUT_READ_RSVD_1_MASK                            0xf0000000
#define BCHP_TM_TS_OUT_READ_RSVD_1_SHIFT                           28
#define BCHP_TM_TS_OUT_READ_RSVD_1_DEFAULT                         0x00000000

/* TM :: TS_OUT_READ :: TS1_CLK [27:27] */
#define BCHP_TM_TS_OUT_READ_TS1_CLK_MASK                           0x08000000
#define BCHP_TM_TS_OUT_READ_TS1_CLK_SHIFT                          27
#define BCHP_TM_TS_OUT_READ_TS1_CLK_DEFAULT                        0x00000000

/* TM :: TS_OUT_READ :: TS1_SYNC [26:26] */
#define BCHP_TM_TS_OUT_READ_TS1_SYNC_MASK                          0x04000000
#define BCHP_TM_TS_OUT_READ_TS1_SYNC_SHIFT                         26
#define BCHP_TM_TS_OUT_READ_TS1_SYNC_DEFAULT                       0x00000000

/* TM :: TS_OUT_READ :: TS1_VALID [25:25] */
#define BCHP_TM_TS_OUT_READ_TS1_VALID_MASK                         0x02000000
#define BCHP_TM_TS_OUT_READ_TS1_VALID_SHIFT                        25
#define BCHP_TM_TS_OUT_READ_TS1_VALID_DEFAULT                      0x00000000

/* TM :: TS_OUT_READ :: TS1_ERROR [24:24] */
#define BCHP_TM_TS_OUT_READ_TS1_ERROR_MASK                         0x01000000
#define BCHP_TM_TS_OUT_READ_TS1_ERROR_SHIFT                        24
#define BCHP_TM_TS_OUT_READ_TS1_ERROR_DEFAULT                      0x00000000

/* TM :: TS_OUT_READ :: TS1_DATA_7 [23:23] */
#define BCHP_TM_TS_OUT_READ_TS1_DATA_7_MASK                        0x00800000
#define BCHP_TM_TS_OUT_READ_TS1_DATA_7_SHIFT                       23
#define BCHP_TM_TS_OUT_READ_TS1_DATA_7_DEFAULT                     0x00000000

/* TM :: TS_OUT_READ :: TS1_DATA_6 [22:22] */
#define BCHP_TM_TS_OUT_READ_TS1_DATA_6_MASK                        0x00400000
#define BCHP_TM_TS_OUT_READ_TS1_DATA_6_SHIFT                       22
#define BCHP_TM_TS_OUT_READ_TS1_DATA_6_DEFAULT                     0x00000000

/* TM :: TS_OUT_READ :: TS1_DATA_5 [21:21] */
#define BCHP_TM_TS_OUT_READ_TS1_DATA_5_MASK                        0x00200000
#define BCHP_TM_TS_OUT_READ_TS1_DATA_5_SHIFT                       21
#define BCHP_TM_TS_OUT_READ_TS1_DATA_5_DEFAULT                     0x00000000

/* TM :: TS_OUT_READ :: TS1_DATA_4 [20:20] */
#define BCHP_TM_TS_OUT_READ_TS1_DATA_4_MASK                        0x00100000
#define BCHP_TM_TS_OUT_READ_TS1_DATA_4_SHIFT                       20
#define BCHP_TM_TS_OUT_READ_TS1_DATA_4_DEFAULT                     0x00000000

/* TM :: TS_OUT_READ :: TS1_DATA_3 [19:19] */
#define BCHP_TM_TS_OUT_READ_TS1_DATA_3_MASK                        0x00080000
#define BCHP_TM_TS_OUT_READ_TS1_DATA_3_SHIFT                       19
#define BCHP_TM_TS_OUT_READ_TS1_DATA_3_DEFAULT                     0x00000000

/* TM :: TS_OUT_READ :: TS1_DATA_2 [18:18] */
#define BCHP_TM_TS_OUT_READ_TS1_DATA_2_MASK                        0x00040000
#define BCHP_TM_TS_OUT_READ_TS1_DATA_2_SHIFT                       18
#define BCHP_TM_TS_OUT_READ_TS1_DATA_2_DEFAULT                     0x00000000

/* TM :: TS_OUT_READ :: TS1_DATA_1 [17:17] */
#define BCHP_TM_TS_OUT_READ_TS1_DATA_1_MASK                        0x00020000
#define BCHP_TM_TS_OUT_READ_TS1_DATA_1_SHIFT                       17
#define BCHP_TM_TS_OUT_READ_TS1_DATA_1_DEFAULT                     0x00000000

/* TM :: TS_OUT_READ :: TS1_DATA_0 [16:16] */
#define BCHP_TM_TS_OUT_READ_TS1_DATA_0_MASK                        0x00010000
#define BCHP_TM_TS_OUT_READ_TS1_DATA_0_SHIFT                       16
#define BCHP_TM_TS_OUT_READ_TS1_DATA_0_DEFAULT                     0x00000000

/* TM :: TS_OUT_READ :: RSVD_0 [15:12] */
#define BCHP_TM_TS_OUT_READ_RSVD_0_MASK                            0x0000f000
#define BCHP_TM_TS_OUT_READ_RSVD_0_SHIFT                           12
#define BCHP_TM_TS_OUT_READ_RSVD_0_DEFAULT                         0x00000000

/* TM :: TS_OUT_READ :: TS0_CLK [11:11] */
#define BCHP_TM_TS_OUT_READ_TS0_CLK_MASK                           0x00000800
#define BCHP_TM_TS_OUT_READ_TS0_CLK_SHIFT                          11
#define BCHP_TM_TS_OUT_READ_TS0_CLK_DEFAULT                        0x00000000

/* TM :: TS_OUT_READ :: TS0_SYNC [10:10] */
#define BCHP_TM_TS_OUT_READ_TS0_SYNC_MASK                          0x00000400
#define BCHP_TM_TS_OUT_READ_TS0_SYNC_SHIFT                         10
#define BCHP_TM_TS_OUT_READ_TS0_SYNC_DEFAULT                       0x00000000

/* TM :: TS_OUT_READ :: TS0_VALID [09:09] */
#define BCHP_TM_TS_OUT_READ_TS0_VALID_MASK                         0x00000200
#define BCHP_TM_TS_OUT_READ_TS0_VALID_SHIFT                        9
#define BCHP_TM_TS_OUT_READ_TS0_VALID_DEFAULT                      0x00000000

/* TM :: TS_OUT_READ :: TS0_ERROR [08:08] */
#define BCHP_TM_TS_OUT_READ_TS0_ERROR_MASK                         0x00000100
#define BCHP_TM_TS_OUT_READ_TS0_ERROR_SHIFT                        8
#define BCHP_TM_TS_OUT_READ_TS0_ERROR_DEFAULT                      0x00000000

/* TM :: TS_OUT_READ :: TS0_DATA_7 [07:07] */
#define BCHP_TM_TS_OUT_READ_TS0_DATA_7_MASK                        0x00000080
#define BCHP_TM_TS_OUT_READ_TS0_DATA_7_SHIFT                       7
#define BCHP_TM_TS_OUT_READ_TS0_DATA_7_DEFAULT                     0x00000000

/* TM :: TS_OUT_READ :: TS0_DATA_6 [06:06] */
#define BCHP_TM_TS_OUT_READ_TS0_DATA_6_MASK                        0x00000040
#define BCHP_TM_TS_OUT_READ_TS0_DATA_6_SHIFT                       6
#define BCHP_TM_TS_OUT_READ_TS0_DATA_6_DEFAULT                     0x00000000

/* TM :: TS_OUT_READ :: TS0_DATA_5 [05:05] */
#define BCHP_TM_TS_OUT_READ_TS0_DATA_5_MASK                        0x00000020
#define BCHP_TM_TS_OUT_READ_TS0_DATA_5_SHIFT                       5
#define BCHP_TM_TS_OUT_READ_TS0_DATA_5_DEFAULT                     0x00000000

/* TM :: TS_OUT_READ :: TS0_DATA_4 [04:04] */
#define BCHP_TM_TS_OUT_READ_TS0_DATA_4_MASK                        0x00000010
#define BCHP_TM_TS_OUT_READ_TS0_DATA_4_SHIFT                       4
#define BCHP_TM_TS_OUT_READ_TS0_DATA_4_DEFAULT                     0x00000000

/* TM :: TS_OUT_READ :: TS0_DATA_3 [03:03] */
#define BCHP_TM_TS_OUT_READ_TS0_DATA_3_MASK                        0x00000008
#define BCHP_TM_TS_OUT_READ_TS0_DATA_3_SHIFT                       3
#define BCHP_TM_TS_OUT_READ_TS0_DATA_3_DEFAULT                     0x00000000

/* TM :: TS_OUT_READ :: TS0_DATA_2 [02:02] */
#define BCHP_TM_TS_OUT_READ_TS0_DATA_2_MASK                        0x00000004
#define BCHP_TM_TS_OUT_READ_TS0_DATA_2_SHIFT                       2
#define BCHP_TM_TS_OUT_READ_TS0_DATA_2_DEFAULT                     0x00000000

/* TM :: TS_OUT_READ :: TS0_DATA_1 [01:01] */
#define BCHP_TM_TS_OUT_READ_TS0_DATA_1_MASK                        0x00000002
#define BCHP_TM_TS_OUT_READ_TS0_DATA_1_SHIFT                       1
#define BCHP_TM_TS_OUT_READ_TS0_DATA_1_DEFAULT                     0x00000000

/* TM :: TS_OUT_READ :: TS0_DATA_0 [00:00] */
#define BCHP_TM_TS_OUT_READ_TS0_DATA_0_MASK                        0x00000001
#define BCHP_TM_TS_OUT_READ_TS0_DATA_0_SHIFT                       0
#define BCHP_TM_TS_OUT_READ_TS0_DATA_0_DEFAULT                     0x00000000

/***************************************************************************
 *BSC_OUT_READ - BSC Output Read Control Register
 ***************************************************************************/
/* TM :: BSC_OUT_READ :: RSVD [31:02] */
#define BCHP_TM_BSC_OUT_READ_RSVD_MASK                             0xfffffffc
#define BCHP_TM_BSC_OUT_READ_RSVD_SHIFT                            2
#define BCHP_TM_BSC_OUT_READ_RSVD_DEFAULT                          0x00000000

/* TM :: BSC_OUT_READ :: BSC_SCL [01:01] */
#define BCHP_TM_BSC_OUT_READ_BSC_SCL_MASK                          0x00000002
#define BCHP_TM_BSC_OUT_READ_BSC_SCL_SHIFT                         1
#define BCHP_TM_BSC_OUT_READ_BSC_SCL_DEFAULT                       0x00000001

/* TM :: BSC_OUT_READ :: BSC_SDA [00:00] */
#define BCHP_TM_BSC_OUT_READ_BSC_SDA_MASK                          0x00000001
#define BCHP_TM_BSC_OUT_READ_BSC_SDA_SHIFT                         0
#define BCHP_TM_BSC_OUT_READ_BSC_SDA_DEFAULT                       0x00000001

/***************************************************************************
 *MISC_OUT_READ - Misc Output Read Control Register
 ***************************************************************************/
/* TM :: MISC_OUT_READ :: RSVD [31:06] */
#define BCHP_TM_MISC_OUT_READ_RSVD_MASK                            0xffffffc0
#define BCHP_TM_MISC_OUT_READ_RSVD_SHIFT                           6
#define BCHP_TM_MISC_OUT_READ_RSVD_DEFAULT                         0x00000000

/* TM :: MISC_OUT_READ :: PWM_1 [05:05] */
#define BCHP_TM_MISC_OUT_READ_PWM_1_MASK                           0x00000020
#define BCHP_TM_MISC_OUT_READ_PWM_1_SHIFT                          5
#define BCHP_TM_MISC_OUT_READ_PWM_1_DEFAULT                        0x00000000

/* TM :: MISC_OUT_READ :: PWM_0 [04:04] */
#define BCHP_TM_MISC_OUT_READ_PWM_0_MASK                           0x00000010
#define BCHP_TM_MISC_OUT_READ_PWM_0_SHIFT                          4
#define BCHP_TM_MISC_OUT_READ_PWM_0_DEFAULT                        0x00000000

/* TM :: MISC_OUT_READ :: IRQb [03:03] */
#define BCHP_TM_MISC_OUT_READ_IRQb_MASK                            0x00000008
#define BCHP_TM_MISC_OUT_READ_IRQb_SHIFT                           3
#define BCHP_TM_MISC_OUT_READ_IRQb_DEFAULT                         0x00000001

/* TM :: MISC_OUT_READ :: BYP_OSC [02:02] */
#define BCHP_TM_MISC_OUT_READ_BYP_OSC_MASK                         0x00000004
#define BCHP_TM_MISC_OUT_READ_BYP_OSC_SHIFT                        2
#define BCHP_TM_MISC_OUT_READ_BYP_OSC_DEFAULT                      0x00000000

/* TM :: MISC_OUT_READ :: TEST_MODE_1 [01:01] */
#define BCHP_TM_MISC_OUT_READ_TEST_MODE_1_MASK                     0x00000002
#define BCHP_TM_MISC_OUT_READ_TEST_MODE_1_SHIFT                    1
#define BCHP_TM_MISC_OUT_READ_TEST_MODE_1_DEFAULT                  0x00000000

/* TM :: MISC_OUT_READ :: TEST_MODE_0 [00:00] */
#define BCHP_TM_MISC_OUT_READ_TEST_MODE_0_MASK                     0x00000001
#define BCHP_TM_MISC_OUT_READ_TEST_MODE_0_SHIFT                    0
#define BCHP_TM_MISC_OUT_READ_TEST_MODE_0_DEFAULT                  0x00000000

/***************************************************************************
 *GPIO_OE_READ - GPIO Output Enable Read Control Register
 ***************************************************************************/
/* TM :: GPIO_OE_READ :: RSVD [31:04] */
#define BCHP_TM_GPIO_OE_READ_RSVD_MASK                             0xfffffff0
#define BCHP_TM_GPIO_OE_READ_RSVD_SHIFT                            4
#define BCHP_TM_GPIO_OE_READ_RSVD_DEFAULT                          0x00000000

/* TM :: GPIO_OE_READ :: GPIO_03 [03:03] */
#define BCHP_TM_GPIO_OE_READ_GPIO_03_MASK                          0x00000008
#define BCHP_TM_GPIO_OE_READ_GPIO_03_SHIFT                         3
#define BCHP_TM_GPIO_OE_READ_GPIO_03_DEFAULT                       0x00000000

/* TM :: GPIO_OE_READ :: GPIO_02 [02:02] */
#define BCHP_TM_GPIO_OE_READ_GPIO_02_MASK                          0x00000004
#define BCHP_TM_GPIO_OE_READ_GPIO_02_SHIFT                         2
#define BCHP_TM_GPIO_OE_READ_GPIO_02_DEFAULT                       0x00000000

/* TM :: GPIO_OE_READ :: GPIO_01 [01:01] */
#define BCHP_TM_GPIO_OE_READ_GPIO_01_MASK                          0x00000002
#define BCHP_TM_GPIO_OE_READ_GPIO_01_SHIFT                         1
#define BCHP_TM_GPIO_OE_READ_GPIO_01_DEFAULT                       0x00000000

/* TM :: GPIO_OE_READ :: GPIO_00 [00:00] */
#define BCHP_TM_GPIO_OE_READ_GPIO_00_MASK                          0x00000001
#define BCHP_TM_GPIO_OE_READ_GPIO_00_SHIFT                         0
#define BCHP_TM_GPIO_OE_READ_GPIO_00_DEFAULT                       0x00000000

/***************************************************************************
 *GPO_OE_READ - GPO Output Enable Read Register
 ***************************************************************************/
/* TM :: GPO_OE_READ :: RSVD [31:08] */
#define BCHP_TM_GPO_OE_READ_RSVD_MASK                              0xffffff00
#define BCHP_TM_GPO_OE_READ_RSVD_SHIFT                             8
#define BCHP_TM_GPO_OE_READ_RSVD_DEFAULT                           0x00000000

/* TM :: GPO_OE_READ :: GPO_07 [07:07] */
#define BCHP_TM_GPO_OE_READ_GPO_07_MASK                            0x00000080
#define BCHP_TM_GPO_OE_READ_GPO_07_SHIFT                           7
#define BCHP_TM_GPO_OE_READ_GPO_07_DEFAULT                         0x00000000

/* TM :: GPO_OE_READ :: GPO_06 [06:06] */
#define BCHP_TM_GPO_OE_READ_GPO_06_MASK                            0x00000040
#define BCHP_TM_GPO_OE_READ_GPO_06_SHIFT                           6
#define BCHP_TM_GPO_OE_READ_GPO_06_DEFAULT                         0x00000000

/* TM :: GPO_OE_READ :: GPO_05 [05:05] */
#define BCHP_TM_GPO_OE_READ_GPO_05_MASK                            0x00000020
#define BCHP_TM_GPO_OE_READ_GPO_05_SHIFT                           5
#define BCHP_TM_GPO_OE_READ_GPO_05_DEFAULT                         0x00000000

/* TM :: GPO_OE_READ :: GPO_04 [04:04] */
#define BCHP_TM_GPO_OE_READ_GPO_04_MASK                            0x00000010
#define BCHP_TM_GPO_OE_READ_GPO_04_SHIFT                           4
#define BCHP_TM_GPO_OE_READ_GPO_04_DEFAULT                         0x00000000

/* TM :: GPO_OE_READ :: GPO_03 [03:03] */
#define BCHP_TM_GPO_OE_READ_GPO_03_MASK                            0x00000008
#define BCHP_TM_GPO_OE_READ_GPO_03_SHIFT                           3
#define BCHP_TM_GPO_OE_READ_GPO_03_DEFAULT                         0x00000000

/* TM :: GPO_OE_READ :: GPO_02 [02:02] */
#define BCHP_TM_GPO_OE_READ_GPO_02_MASK                            0x00000004
#define BCHP_TM_GPO_OE_READ_GPO_02_SHIFT                           2
#define BCHP_TM_GPO_OE_READ_GPO_02_DEFAULT                         0x00000000

/* TM :: GPO_OE_READ :: GPO_01 [01:01] */
#define BCHP_TM_GPO_OE_READ_GPO_01_MASK                            0x00000002
#define BCHP_TM_GPO_OE_READ_GPO_01_SHIFT                           1
#define BCHP_TM_GPO_OE_READ_GPO_01_DEFAULT                         0x00000000

/* TM :: GPO_OE_READ :: GPO_00 [00:00] */
#define BCHP_TM_GPO_OE_READ_GPO_00_MASK                            0x00000001
#define BCHP_TM_GPO_OE_READ_GPO_00_SHIFT                           0
#define BCHP_TM_GPO_OE_READ_GPO_00_DEFAULT                         0x00000000

/***************************************************************************
 *TS_OE_READ - TS Read Output Enable Control Register
 ***************************************************************************/
/* TM :: TS_OE_READ :: RSVD_1 [31:28] */
#define BCHP_TM_TS_OE_READ_RSVD_1_MASK                             0xf0000000
#define BCHP_TM_TS_OE_READ_RSVD_1_SHIFT                            28
#define BCHP_TM_TS_OE_READ_RSVD_1_DEFAULT                          0x00000000

/* TM :: TS_OE_READ :: TS1_CLK [27:27] */
#define BCHP_TM_TS_OE_READ_TS1_CLK_MASK                            0x08000000
#define BCHP_TM_TS_OE_READ_TS1_CLK_SHIFT                           27
#define BCHP_TM_TS_OE_READ_TS1_CLK_DEFAULT                         0x00000000

/* TM :: TS_OE_READ :: TS1_SYNC [26:26] */
#define BCHP_TM_TS_OE_READ_TS1_SYNC_MASK                           0x04000000
#define BCHP_TM_TS_OE_READ_TS1_SYNC_SHIFT                          26
#define BCHP_TM_TS_OE_READ_TS1_SYNC_DEFAULT                        0x00000000

/* TM :: TS_OE_READ :: TS1_VALID [25:25] */
#define BCHP_TM_TS_OE_READ_TS1_VALID_MASK                          0x02000000
#define BCHP_TM_TS_OE_READ_TS1_VALID_SHIFT                         25
#define BCHP_TM_TS_OE_READ_TS1_VALID_DEFAULT                       0x00000000

/* TM :: TS_OE_READ :: TS1_ERROR [24:24] */
#define BCHP_TM_TS_OE_READ_TS1_ERROR_MASK                          0x01000000
#define BCHP_TM_TS_OE_READ_TS1_ERROR_SHIFT                         24
#define BCHP_TM_TS_OE_READ_TS1_ERROR_DEFAULT                       0x00000000

/* TM :: TS_OE_READ :: TS1_DATA_7 [23:23] */
#define BCHP_TM_TS_OE_READ_TS1_DATA_7_MASK                         0x00800000
#define BCHP_TM_TS_OE_READ_TS1_DATA_7_SHIFT                        23
#define BCHP_TM_TS_OE_READ_TS1_DATA_7_DEFAULT                      0x00000000

/* TM :: TS_OE_READ :: TS1_DATA_6 [22:22] */
#define BCHP_TM_TS_OE_READ_TS1_DATA_6_MASK                         0x00400000
#define BCHP_TM_TS_OE_READ_TS1_DATA_6_SHIFT                        22
#define BCHP_TM_TS_OE_READ_TS1_DATA_6_DEFAULT                      0x00000000

/* TM :: TS_OE_READ :: TS1_DATA_5 [21:21] */
#define BCHP_TM_TS_OE_READ_TS1_DATA_5_MASK                         0x00200000
#define BCHP_TM_TS_OE_READ_TS1_DATA_5_SHIFT                        21
#define BCHP_TM_TS_OE_READ_TS1_DATA_5_DEFAULT                      0x00000000

/* TM :: TS_OE_READ :: TS1_DATA_4 [20:20] */
#define BCHP_TM_TS_OE_READ_TS1_DATA_4_MASK                         0x00100000
#define BCHP_TM_TS_OE_READ_TS1_DATA_4_SHIFT                        20
#define BCHP_TM_TS_OE_READ_TS1_DATA_4_DEFAULT                      0x00000000

/* TM :: TS_OE_READ :: TS1_DATA_3 [19:19] */
#define BCHP_TM_TS_OE_READ_TS1_DATA_3_MASK                         0x00080000
#define BCHP_TM_TS_OE_READ_TS1_DATA_3_SHIFT                        19
#define BCHP_TM_TS_OE_READ_TS1_DATA_3_DEFAULT                      0x00000000

/* TM :: TS_OE_READ :: TS1_DATA_2 [18:18] */
#define BCHP_TM_TS_OE_READ_TS1_DATA_2_MASK                         0x00040000
#define BCHP_TM_TS_OE_READ_TS1_DATA_2_SHIFT                        18
#define BCHP_TM_TS_OE_READ_TS1_DATA_2_DEFAULT                      0x00000000

/* TM :: TS_OE_READ :: TS1_DATA_1 [17:17] */
#define BCHP_TM_TS_OE_READ_TS1_DATA_1_MASK                         0x00020000
#define BCHP_TM_TS_OE_READ_TS1_DATA_1_SHIFT                        17
#define BCHP_TM_TS_OE_READ_TS1_DATA_1_DEFAULT                      0x00000000

/* TM :: TS_OE_READ :: TS1_DATA_0 [16:16] */
#define BCHP_TM_TS_OE_READ_TS1_DATA_0_MASK                         0x00010000
#define BCHP_TM_TS_OE_READ_TS1_DATA_0_SHIFT                        16
#define BCHP_TM_TS_OE_READ_TS1_DATA_0_DEFAULT                      0x00000000

/* TM :: TS_OE_READ :: RSVD_0 [15:12] */
#define BCHP_TM_TS_OE_READ_RSVD_0_MASK                             0x0000f000
#define BCHP_TM_TS_OE_READ_RSVD_0_SHIFT                            12
#define BCHP_TM_TS_OE_READ_RSVD_0_DEFAULT                          0x00000000

/* TM :: TS_OE_READ :: TS0_CLK [11:11] */
#define BCHP_TM_TS_OE_READ_TS0_CLK_MASK                            0x00000800
#define BCHP_TM_TS_OE_READ_TS0_CLK_SHIFT                           11
#define BCHP_TM_TS_OE_READ_TS0_CLK_DEFAULT                         0x00000000

/* TM :: TS_OE_READ :: TS0_SYNC [10:10] */
#define BCHP_TM_TS_OE_READ_TS0_SYNC_MASK                           0x00000400
#define BCHP_TM_TS_OE_READ_TS0_SYNC_SHIFT                          10
#define BCHP_TM_TS_OE_READ_TS0_SYNC_DEFAULT                        0x00000000

/* TM :: TS_OE_READ :: TS0_VALID [09:09] */
#define BCHP_TM_TS_OE_READ_TS0_VALID_MASK                          0x00000200
#define BCHP_TM_TS_OE_READ_TS0_VALID_SHIFT                         9
#define BCHP_TM_TS_OE_READ_TS0_VALID_DEFAULT                       0x00000000

/* TM :: TS_OE_READ :: TS0_ERROR [08:08] */
#define BCHP_TM_TS_OE_READ_TS0_ERROR_MASK                          0x00000100
#define BCHP_TM_TS_OE_READ_TS0_ERROR_SHIFT                         8
#define BCHP_TM_TS_OE_READ_TS0_ERROR_DEFAULT                       0x00000000

/* TM :: TS_OE_READ :: TS0_DATA_7 [07:07] */
#define BCHP_TM_TS_OE_READ_TS0_DATA_7_MASK                         0x00000080
#define BCHP_TM_TS_OE_READ_TS0_DATA_7_SHIFT                        7
#define BCHP_TM_TS_OE_READ_TS0_DATA_7_DEFAULT                      0x00000000

/* TM :: TS_OE_READ :: TS0_DATA_6 [06:06] */
#define BCHP_TM_TS_OE_READ_TS0_DATA_6_MASK                         0x00000040
#define BCHP_TM_TS_OE_READ_TS0_DATA_6_SHIFT                        6
#define BCHP_TM_TS_OE_READ_TS0_DATA_6_DEFAULT                      0x00000000

/* TM :: TS_OE_READ :: TS0_DATA_5 [05:05] */
#define BCHP_TM_TS_OE_READ_TS0_DATA_5_MASK                         0x00000020
#define BCHP_TM_TS_OE_READ_TS0_DATA_5_SHIFT                        5
#define BCHP_TM_TS_OE_READ_TS0_DATA_5_DEFAULT                      0x00000000

/* TM :: TS_OE_READ :: TS0_DATA_4 [04:04] */
#define BCHP_TM_TS_OE_READ_TS0_DATA_4_MASK                         0x00000010
#define BCHP_TM_TS_OE_READ_TS0_DATA_4_SHIFT                        4
#define BCHP_TM_TS_OE_READ_TS0_DATA_4_DEFAULT                      0x00000000

/* TM :: TS_OE_READ :: TS0_DATA_3 [03:03] */
#define BCHP_TM_TS_OE_READ_TS0_DATA_3_MASK                         0x00000008
#define BCHP_TM_TS_OE_READ_TS0_DATA_3_SHIFT                        3
#define BCHP_TM_TS_OE_READ_TS0_DATA_3_DEFAULT                      0x00000000

/* TM :: TS_OE_READ :: TS0_DATA_2 [02:02] */
#define BCHP_TM_TS_OE_READ_TS0_DATA_2_MASK                         0x00000004
#define BCHP_TM_TS_OE_READ_TS0_DATA_2_SHIFT                        2
#define BCHP_TM_TS_OE_READ_TS0_DATA_2_DEFAULT                      0x00000000

/* TM :: TS_OE_READ :: TS0_DATA_1 [01:01] */
#define BCHP_TM_TS_OE_READ_TS0_DATA_1_MASK                         0x00000002
#define BCHP_TM_TS_OE_READ_TS0_DATA_1_SHIFT                        1
#define BCHP_TM_TS_OE_READ_TS0_DATA_1_DEFAULT                      0x00000000

/* TM :: TS_OE_READ :: TS0_DATA_0 [00:00] */
#define BCHP_TM_TS_OE_READ_TS0_DATA_0_MASK                         0x00000001
#define BCHP_TM_TS_OE_READ_TS0_DATA_0_SHIFT                        0
#define BCHP_TM_TS_OE_READ_TS0_DATA_0_DEFAULT                      0x00000000

/***************************************************************************
 *BSC_OE_READ - BSC Output Enable Read Control Register
 ***************************************************************************/
/* TM :: BSC_OE_READ :: RSVD [31:02] */
#define BCHP_TM_BSC_OE_READ_RSVD_MASK                              0xfffffffc
#define BCHP_TM_BSC_OE_READ_RSVD_SHIFT                             2
#define BCHP_TM_BSC_OE_READ_RSVD_DEFAULT                           0x00000000

/* TM :: BSC_OE_READ :: BSC_SCL [01:01] */
#define BCHP_TM_BSC_OE_READ_BSC_SCL_MASK                           0x00000002
#define BCHP_TM_BSC_OE_READ_BSC_SCL_SHIFT                          1
#define BCHP_TM_BSC_OE_READ_BSC_SCL_DEFAULT                        0x00000000

/* TM :: BSC_OE_READ :: BSC_SDA [00:00] */
#define BCHP_TM_BSC_OE_READ_BSC_SDA_MASK                           0x00000001
#define BCHP_TM_BSC_OE_READ_BSC_SDA_SHIFT                          0
#define BCHP_TM_BSC_OE_READ_BSC_SDA_DEFAULT                        0x00000000

/***************************************************************************
 *MISC_OE_READ - Misc Output Enable Read Control Register
 ***************************************************************************/
/* TM :: MISC_OE_READ :: RSVD_1 [31:06] */
#define BCHP_TM_MISC_OE_READ_RSVD_1_MASK                           0xffffffc0
#define BCHP_TM_MISC_OE_READ_RSVD_1_SHIFT                          6
#define BCHP_TM_MISC_OE_READ_RSVD_1_DEFAULT                        0x00000000

/* TM :: MISC_OE_READ :: PWM_1 [05:05] */
#define BCHP_TM_MISC_OE_READ_PWM_1_MASK                            0x00000020
#define BCHP_TM_MISC_OE_READ_PWM_1_SHIFT                           5
#define BCHP_TM_MISC_OE_READ_PWM_1_DEFAULT                         0x00000001

/* TM :: MISC_OE_READ :: PWM_0 [04:04] */
#define BCHP_TM_MISC_OE_READ_PWM_0_MASK                            0x00000010
#define BCHP_TM_MISC_OE_READ_PWM_0_SHIFT                           4
#define BCHP_TM_MISC_OE_READ_PWM_0_DEFAULT                         0x00000001

/* TM :: MISC_OE_READ :: IRQb [03:03] */
#define BCHP_TM_MISC_OE_READ_IRQb_MASK                             0x00000008
#define BCHP_TM_MISC_OE_READ_IRQb_SHIFT                            3
#define BCHP_TM_MISC_OE_READ_IRQb_DEFAULT                          0x00000000

/* TM :: MISC_OE_READ :: BYP_OSC [02:02] */
#define BCHP_TM_MISC_OE_READ_BYP_OSC_MASK                          0x00000004
#define BCHP_TM_MISC_OE_READ_BYP_OSC_SHIFT                         2
#define BCHP_TM_MISC_OE_READ_BYP_OSC_DEFAULT                       0x00000000

/* TM :: MISC_OE_READ :: TEST_MODE_1 [01:01] */
#define BCHP_TM_MISC_OE_READ_TEST_MODE_1_MASK                      0x00000002
#define BCHP_TM_MISC_OE_READ_TEST_MODE_1_SHIFT                     1
#define BCHP_TM_MISC_OE_READ_TEST_MODE_1_DEFAULT                   0x00000000

/* TM :: MISC_OE_READ :: TEST_MODE_0 [00:00] */
#define BCHP_TM_MISC_OE_READ_TEST_MODE_0_MASK                      0x00000001
#define BCHP_TM_MISC_OE_READ_TEST_MODE_0_SHIFT                     0
#define BCHP_TM_MISC_OE_READ_TEST_MODE_0_DEFAULT                   0x00000000

/***************************************************************************
 *PIN_STRAP - Pin Strap Read Control Register
 ***************************************************************************/
/* TM :: PIN_STRAP :: RSVD [31:12] */
#define BCHP_TM_PIN_STRAP_RSVD_MASK                                0xfffff000
#define BCHP_TM_PIN_STRAP_RSVD_SHIFT                               12
#define BCHP_TM_PIN_STRAP_RSVD_DEFAULT                             0x00000000

/* TM :: PIN_STRAP :: STRAP_HIF_RATE [11:10] */
#define BCHP_TM_PIN_STRAP_STRAP_HIF_RATE_MASK                      0x00000c00
#define BCHP_TM_PIN_STRAP_STRAP_HIF_RATE_SHIFT                     10
#define BCHP_TM_PIN_STRAP_STRAP_HIF_RATE_DEFAULT                   0x00000000

/* TM :: PIN_STRAP :: STRAP_HIF_ASYNCH_DEGLITCH [09:09] */
#define BCHP_TM_PIN_STRAP_STRAP_HIF_ASYNCH_DEGLITCH_MASK           0x00000200
#define BCHP_TM_PIN_STRAP_STRAP_HIF_ASYNCH_DEGLITCH_SHIFT          9
#define BCHP_TM_PIN_STRAP_STRAP_HIF_ASYNCH_DEGLITCH_DEFAULT        0x00000000

/* TM :: PIN_STRAP :: SBSC_REF_LVL [08:08] */
#define BCHP_TM_PIN_STRAP_SBSC_REF_LVL_MASK                        0x00000100
#define BCHP_TM_PIN_STRAP_SBSC_REF_LVL_SHIFT                       8
#define BCHP_TM_PIN_STRAP_SBSC_REF_LVL_DEFAULT                     0x00000000

/* TM :: PIN_STRAP :: STRAP_TS_DATA_7 [07:07] */
#define BCHP_TM_PIN_STRAP_STRAP_TS_DATA_7_MASK                     0x00000080
#define BCHP_TM_PIN_STRAP_STRAP_TS_DATA_7_SHIFT                    7
#define BCHP_TM_PIN_STRAP_STRAP_TS_DATA_7_DEFAULT                  0x00000000

/* TM :: PIN_STRAP :: TNR_LT_PWRUP_AFTER_RST [06:06] */
#define BCHP_TM_PIN_STRAP_TNR_LT_PWRUP_AFTER_RST_MASK              0x00000040
#define BCHP_TM_PIN_STRAP_TNR_LT_PWRUP_AFTER_RST_SHIFT             6
#define BCHP_TM_PIN_STRAP_TNR_LT_PWRUP_AFTER_RST_DEFAULT           0x00000000

/* TM :: PIN_STRAP :: TNR_DS_PWRUP_AFTER_RST [05:05] */
#define BCHP_TM_PIN_STRAP_TNR_DS_PWRUP_AFTER_RST_MASK              0x00000020
#define BCHP_TM_PIN_STRAP_TNR_DS_PWRUP_AFTER_RST_SHIFT             5
#define BCHP_TM_PIN_STRAP_TNR_DS_PWRUP_AFTER_RST_DEFAULT           0x00000000

/* TM :: PIN_STRAP :: OSC_HIGHPASS [04:04] */
#define BCHP_TM_PIN_STRAP_OSC_HIGHPASS_MASK                        0x00000010
#define BCHP_TM_PIN_STRAP_OSC_HIGHPASS_SHIFT                       4
#define BCHP_TM_PIN_STRAP_OSC_HIGHPASS_DEFAULT                     0x00000001

/* TM :: PIN_STRAP :: OSC_XCORE_BIAS [03:00] */
#define BCHP_TM_PIN_STRAP_OSC_XCORE_BIAS_MASK                      0x0000000f
#define BCHP_TM_PIN_STRAP_OSC_XCORE_BIAS_SHIFT                     0
#define BCHP_TM_PIN_STRAP_OSC_XCORE_BIAS_DEFAULT                   0x00000004

/***************************************************************************
 *TP_DIAG_OUT1 - Testport / Diagnostic Read Control Register
 ***************************************************************************/
/* TM :: TP_DIAG_OUT1 :: RSVD [31:04] */
#define BCHP_TM_TP_DIAG_OUT1_RSVD_MASK                             0xfffffff0
#define BCHP_TM_TP_DIAG_OUT1_RSVD_SHIFT                            4
#define BCHP_TM_TP_DIAG_OUT1_RSVD_DEFAULT                          0x00000000

/* TM :: TP_DIAG_OUT1 :: TP_DIAG_OUT [03:00] */
#define BCHP_TM_TP_DIAG_OUT1_TP_DIAG_OUT_MASK                      0x0000000f
#define BCHP_TM_TP_DIAG_OUT1_TP_DIAG_OUT_SHIFT                     0
#define BCHP_TM_TP_DIAG_OUT1_TP_DIAG_OUT_DEFAULT                   0x00000000

/***************************************************************************
 *TP_DIAG_OUT0 - Testport / Diagnostic Read Control Register
 ***************************************************************************/
/* TM :: TP_DIAG_OUT0 :: TP_DIAG_OUT [31:00] */
#define BCHP_TM_TP_DIAG_OUT0_TP_DIAG_OUT_MASK                      0xffffffff
#define BCHP_TM_TP_DIAG_OUT0_TP_DIAG_OUT_SHIFT                     0
#define BCHP_TM_TP_DIAG_OUT0_TP_DIAG_OUT_DEFAULT                   0x00000000

/***************************************************************************
 *CLOCK_MONITOR_CONTROL - Clock Monitor Control Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_CONTROL :: RSVD [31:04] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_RSVD_MASK                    0xfffffff0
#define BCHP_TM_CLOCK_MONITOR_CONTROL_RSVD_SHIFT                   4
#define BCHP_TM_CLOCK_MONITOR_CONTROL_RSVD_DEFAULT                 0x00000000

/* TM :: CLOCK_MONITOR_CONTROL :: STOP_VIEW_COUNTER [03:03] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_MASK       0x00000008
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_SHIFT      3
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_DEFAULT    0x00000001

/* TM :: CLOCK_MONITOR_CONTROL :: STOP_REF_COUNTER [02:02] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_MASK        0x00000004
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_SHIFT       2
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_DEFAULT     0x00000001

/* TM :: CLOCK_MONITOR_CONTROL :: RESET_COUNTERS [01:01] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_MASK          0x00000002
#define BCHP_TM_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_SHIFT         1
#define BCHP_TM_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_DEFAULT       0x00000001

/* TM :: CLOCK_MONITOR_CONTROL :: LAUNCH_AUTO_REF_COUNT [00:00] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_MASK   0x00000001
#define BCHP_TM_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_SHIFT  0
#define BCHP_TM_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *CLOCK_MONITOR_MAX_COUNT - Clock Monitor Max Reference Count Control Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_MAX_COUNT :: SET_MAX_REF_COUNT [31:00] */
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_MASK     0xffffffff
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_SHIFT    0
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_DEFAULT  0xffffffff

/***************************************************************************
 *CLOCK_MONITOR_REF_COUNTER - Clock Monitor Reference Counter Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_REF_COUNTER :: READ_MAX_COUNT [31:00] */
#define BCHP_TM_CLOCK_MONITOR_REF_COUNTER_READ_MAX_COUNT_MASK      0xffffffff
#define BCHP_TM_CLOCK_MONITOR_REF_COUNTER_READ_MAX_COUNT_SHIFT     0
#define BCHP_TM_CLOCK_MONITOR_REF_COUNTER_READ_MAX_COUNT_DEFAULT   0x00000000

/***************************************************************************
 *CLOCK_MONITOR_REF_DONE - Clock Reference Counter Status Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_REF_DONE :: RSVD [31:01] */
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_RSVD_MASK                   0xfffffffe
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_RSVD_SHIFT                  1
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_RSVD_DEFAULT                0x00000000

/* TM :: CLOCK_MONITOR_REF_DONE :: REF_COUNT_DONE [00:00] */
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_REF_COUNT_DONE_MASK         0x00000001
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_REF_COUNT_DONE_SHIFT        0
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_REF_COUNT_DONE_DEFAULT      0x00000000

/***************************************************************************
 *CLOCK_MONITOR_VIEW_COUNTER - Clock Monitor View Counter Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_VIEW_COUNTER :: READ_MAX_COUNT [31:00] */
#define BCHP_TM_CLOCK_MONITOR_VIEW_COUNTER_READ_MAX_COUNT_MASK     0xffffffff
#define BCHP_TM_CLOCK_MONITOR_VIEW_COUNTER_READ_MAX_COUNT_SHIFT    0
#define BCHP_TM_CLOCK_MONITOR_VIEW_COUNTER_READ_MAX_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *CLOCK_OBSERVATION_CTRL - Clock Observation Control Register
 ***************************************************************************/
/* TM :: CLOCK_OBSERVATION_CTRL :: RSVD_2 [31:12] */
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_RSVD_2_MASK                 0xfffff000
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_RSVD_2_SHIFT                12
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_RSVD_2_DEFAULT              0x00000000

/* TM :: CLOCK_OBSERVATION_CTRL :: RSVD_1 [11:11] */
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_RSVD_1_MASK                 0x00000800
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_RSVD_1_SHIFT                11
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_RSVD_1_DEFAULT              0x00000000

/* TM :: CLOCK_OBSERVATION_CTRL :: UFE_OBSERVE_EN [10:10] */
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_UFE_OBSERVE_EN_MASK         0x00000400
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_UFE_OBSERVE_EN_SHIFT        10
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_UFE_OBSERVE_EN_DEFAULT      0x00000000

/* TM :: CLOCK_OBSERVATION_CTRL :: DS_OBSERVE_EN [09:09] */
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_DS_OBSERVE_EN_MASK          0x00000200
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_DS_OBSERVE_EN_SHIFT         9
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_DS_OBSERVE_EN_DEFAULT       0x00000000

/* TM :: CLOCK_OBSERVATION_CTRL :: CG_OBSERVE_EN [08:08] */
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_CG_OBSERVE_EN_MASK          0x00000100
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_CG_OBSERVE_EN_SHIFT         8
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_CG_OBSERVE_EN_DEFAULT       0x00000000

/* TM :: CLOCK_OBSERVATION_CTRL :: RSVD_0 [07:05] */
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_RSVD_0_MASK                 0x000000e0
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_RSVD_0_SHIFT                5
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_RSVD_0_DEFAULT              0x00000000

/* TM :: CLOCK_OBSERVATION_CTRL :: CG_OBSERVE_MUX_SEL [04:00] */
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_CG_OBSERVE_MUX_SEL_MASK     0x0000001f
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_CG_OBSERVE_MUX_SEL_SHIFT    0
#define BCHP_TM_CLOCK_OBSERVATION_CTRL_CG_OBSERVE_MUX_SEL_DEFAULT  0x00000000

/***************************************************************************
 *ICID_DATA7 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA7 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA7_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA7_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA7_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA6 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA6 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA6_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA6_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA6_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA5 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA5 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA5_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA5_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA5_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA4 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA4 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA4_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA4_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA4_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA3 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA3 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA3_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA3_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA3_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA2 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA2 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA2_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA2_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA2_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA1 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA1 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA1_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA1_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA1_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA0 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA0 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA0_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA0_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA0_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_READ - ICID Read Register
 ***************************************************************************/
/* TM :: ICID_READ :: RSVD [31:01] */
#define BCHP_TM_ICID_READ_RSVD_MASK                                0xfffffffe
#define BCHP_TM_ICID_READ_RSVD_SHIFT                               1
#define BCHP_TM_ICID_READ_RSVD_DEFAULT                             0x00000000

/* TM :: ICID_READ :: EN [00:00] */
#define BCHP_TM_ICID_READ_EN_MASK                                  0x00000001
#define BCHP_TM_ICID_READ_EN_SHIFT                                 0
#define BCHP_TM_ICID_READ_EN_DEFAULT                               0x00000000

/***************************************************************************
 *ICID_CLK_CTRL - ICID Clock Register
 ***************************************************************************/
/* TM :: ICID_CLK_CTRL :: RSVD [31:08] */
#define BCHP_TM_ICID_CLK_CTRL_RSVD_MASK                            0xffffff00
#define BCHP_TM_ICID_CLK_CTRL_RSVD_SHIFT                           8
#define BCHP_TM_ICID_CLK_CTRL_RSVD_DEFAULT                         0x00000000

/* TM :: ICID_CLK_CTRL :: DIV [07:00] */
#define BCHP_TM_ICID_CLK_CTRL_DIV_MASK                             0x000000ff
#define BCHP_TM_ICID_CLK_CTRL_DIV_SHIFT                            0
#define BCHP_TM_ICID_CLK_CTRL_DIV_DEFAULT                          0x00000064

/***************************************************************************
 *ICID_MISC_CTRL - ICID Miscellaneous Control Register
 ***************************************************************************/
/* TM :: ICID_MISC_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_ICID_MISC_CTRL_RSVD_2_MASK                         0xffffff00
#define BCHP_TM_ICID_MISC_CTRL_RSVD_2_SHIFT                        8
#define BCHP_TM_ICID_MISC_CTRL_RSVD_2_DEFAULT                      0x00000000

/* TM :: ICID_MISC_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_ICID_MISC_CTRL_RSVD_1_MASK                         0x000000c0
#define BCHP_TM_ICID_MISC_CTRL_RSVD_1_SHIFT                        6
#define BCHP_TM_ICID_MISC_CTRL_RSVD_1_DEFAULT                      0x00000000

/* TM :: ICID_MISC_CTRL :: NUM_DUMMY_BITS_INIT [05:05] */
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_INIT_MASK            0x00000020
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_INIT_SHIFT           5
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_INIT_DEFAULT         0x00000001

/* TM :: ICID_MISC_CTRL :: NUM_DUMMY_BITS_DATA [04:04] */
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_DATA_MASK            0x00000010
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_DATA_SHIFT           4
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_DATA_DEFAULT         0x00000001

/* TM :: ICID_MISC_CTRL :: RSVD_0 [03:03] */
#define BCHP_TM_ICID_MISC_CTRL_RSVD_0_MASK                         0x00000008
#define BCHP_TM_ICID_MISC_CTRL_RSVD_0_SHIFT                        3
#define BCHP_TM_ICID_MISC_CTRL_RSVD_0_DEFAULT                      0x00000000

/* TM :: ICID_MISC_CTRL :: DIS_SELF_CLR_READ_EN [02:02] */
#define BCHP_TM_ICID_MISC_CTRL_DIS_SELF_CLR_READ_EN_MASK           0x00000004
#define BCHP_TM_ICID_MISC_CTRL_DIS_SELF_CLR_READ_EN_SHIFT          2
#define BCHP_TM_ICID_MISC_CTRL_DIS_SELF_CLR_READ_EN_DEFAULT        0x00000000

/* TM :: ICID_MISC_CTRL :: TP_EN [01:01] */
#define BCHP_TM_ICID_MISC_CTRL_TP_EN_MASK                          0x00000002
#define BCHP_TM_ICID_MISC_CTRL_TP_EN_SHIFT                         1
#define BCHP_TM_ICID_MISC_CTRL_TP_EN_DEFAULT                       0x00000000

/* TM :: ICID_MISC_CTRL :: SW_EN [00:00] */
#define BCHP_TM_ICID_MISC_CTRL_SW_EN_MASK                          0x00000001
#define BCHP_TM_ICID_MISC_CTRL_SW_EN_SHIFT                         0
#define BCHP_TM_ICID_MISC_CTRL_SW_EN_DEFAULT                       0x00000000

/***************************************************************************
 * DEFINE ADDED MANUALLY
 ***************************************************************************/
#define BCHP_TM_SYS_PLL0_CLK_054_EN_CLOCK_POWER_SHIFT	BCHP_TM_SYS_PLL0_CLK_054_EN_SHIFT
#define BCHP_TM_SYS_PLL0_CLK_054_EN_CLOCK_POWER_MASK	(BCHP_TM_SYS_PLL0_CLK_054_EN_MASK | BCHP_TM_SYS_PLL0_CLK_054_PWRUP_MASK)
#define BCHP_TM_SYS_PLL1_CLK_054_EN_CLOCK_POWER_SHIFT	BCHP_TM_SYS_PLL1_CLK_054_EN_SHIFT
#define BCHP_TM_SYS_PLL1_CLK_054_EN_CLOCK_POWER_MASK	(BCHP_TM_SYS_PLL1_CLK_054_EN_MASK | BCHP_TM_SYS_PLL1_CLK_054_PWRUP_MASK)

#define BCHP_TM_REG_PLL_CLK_XPT_XMT_EN_CLOCK_POWER_SHIFT (BCHP_TM_REG_PLL_CLK_XPT_XMT_EN_SHIFT)
#define BCHP_TM_REG_PLL_CLK_XPT_XMT_EN_CLOCK_POWER_MASK	 (BCHP_TM_REG_PLL_CLK_XPT_XMT_EN_MASK | BCHP_TM_REG_PLL_CLK_XPT_XMT_PWRUP_MASK)

#define BCHP_TM_REG_PLL_CLK_XPT_216_EN_CLOCK_POWER_SHIFT (BCHP_TM_REG_PLL_CLK_XPT_216_EN_SHIFT)
#define BCHP_TM_REG_PLL_CLK_XPT_216_EN_CLOCK_POWER_MASK	 (BCHP_TM_REG_PLL_CLK_XPT_216_EN_MASK | BCHP_TM_REG_PLL_CLK_XPT_216_PWRUP_MASK)

/* THD 0 */
#define BCHP_TM_MEM_CTRL_ROM_STBY_THD0_MASK       (BCHP_TM_MEM_CTRL_ROM_STBY_THD0_0_MASK      |  BCHP_TM_MEM_CTRL_ROM_STBY_THD0_1_MASK    )          
#define BCHP_TM_MEM_CTRL_ROM_STBY_THD0_SHIFT      (BCHP_TM_MEM_CTRL_ROM_STBY_THD0_0_SHIFT     |  BCHP_TM_MEM_CTRL_ROM_STBY_THD0_1_SHIFT   )          
#define BCHP_TM_MEM_CTRL_ROM_STBY_THD0_DEFAULT    (BCHP_TM_MEM_CTRL_ROM_STBY_THD0_0_DEFAULT   |  BCHP_TM_MEM_CTRL_ROM_STBY_THD0_1_DEFAULT )          

#define BCHP_TM_MEM_CTRL_RAM_STBY_THD0_MASK       (BCHP_TM_MEM_CTRL_RAM_STBY_THD0_0_MASK      |  BCHP_TM_MEM_CTRL_RAM_STBY_THD0_1_MASK    )          
#define BCHP_TM_MEM_CTRL_RAM_STBY_THD0_SHIFT      (BCHP_TM_MEM_CTRL_RAM_STBY_THD0_0_SHIFT     |  BCHP_TM_MEM_CTRL_RAM_STBY_THD0_1_SHIFT   )          
#define BCHP_TM_MEM_CTRL_RAM_STBY_THD0_DEFAULT    (BCHP_TM_MEM_CTRL_RAM_STBY_THD0_0_DEFAULT   |  BCHP_TM_MEM_CTRL_RAM_STBY_THD0_1_DEFAULT )          

#define BCHP_TM_MEM_CTRL_PSM_THD0_MASK            (BCHP_TM_MEM_CTRL_PSM_THD0_0_MASK           |  BCHP_TM_MEM_CTRL_PSM_THD0_1_MASK         )          
#define BCHP_TM_MEM_CTRL_PSM_THD0_SHIFT           (BCHP_TM_MEM_CTRL_PSM_THD0_0_SHIFT          |  BCHP_TM_MEM_CTRL_PSM_THD0_1_SHIFT        )          
#define BCHP_TM_MEM_CTRL_PSM_THD0_DEFAULT         (BCHP_TM_MEM_CTRL_PSM_THD0_0_DEFAULT        |  BCHP_TM_MEM_CTRL_PSM_THD0_1_DEFAULT      )          

/* THD 1 */
#define BCHP_TM_MEM_CTRL_ROM_STBY_THD1_MASK       (BCHP_TM_MEM_CTRL_ROM_STBY_THD1_0_MASK      |  BCHP_TM_MEM_CTRL_ROM_STBY_THD1_1_MASK    )          
#define BCHP_TM_MEM_CTRL_ROM_STBY_THD1_SHIFT      (BCHP_TM_MEM_CTRL_ROM_STBY_THD1_0_SHIFT     |  BCHP_TM_MEM_CTRL_ROM_STBY_THD1_1_SHIFT   )          
#define BCHP_TM_MEM_CTRL_ROM_STBY_THD1_DEFAULT    (BCHP_TM_MEM_CTRL_ROM_STBY_THD1_0_DEFAULT   |  BCHP_TM_MEM_CTRL_ROM_STBY_THD1_1_DEFAULT )          

#define BCHP_TM_MEM_CTRL_RAM_STBY_THD1_MASK       (BCHP_TM_MEM_CTRL_RAM_STBY_THD1_0_MASK      |  BCHP_TM_MEM_CTRL_RAM_STBY_THD1_1_MASK    )          
#define BCHP_TM_MEM_CTRL_RAM_STBY_THD1_SHIFT      (BCHP_TM_MEM_CTRL_RAM_STBY_THD1_0_SHIFT     |  BCHP_TM_MEM_CTRL_RAM_STBY_THD1_1_SHIFT   )          
#define BCHP_TM_MEM_CTRL_RAM_STBY_THD1_DEFAULT    (BCHP_TM_MEM_CTRL_RAM_STBY_THD1_0_DEFAULT   |  BCHP_TM_MEM_CTRL_RAM_STBY_THD1_1_DEFAULT )          

#define BCHP_TM_MEM_CTRL_PSM_THD1_MASK            (BCHP_TM_MEM_CTRL_PSM_THD1_0_MASK           |  BCHP_TM_MEM_CTRL_PSM_THD1_1_MASK         )          
#define BCHP_TM_MEM_CTRL_PSM_THD1_SHIFT           (BCHP_TM_MEM_CTRL_PSM_THD1_0_SHIFT          |  BCHP_TM_MEM_CTRL_PSM_THD1_1_SHIFT        )          
#define BCHP_TM_MEM_CTRL_PSM_THD1_DEFAULT         (BCHP_TM_MEM_CTRL_PSM_THD1_0_DEFAULT        |  BCHP_TM_MEM_CTRL_PSM_THD1_1_DEFAULT      )          
                                                                                                                                                       
#define BCHP_TM_MEM_CTRL_PSM_RAM_UFE0_SHIFT		BCHP_TM_MEM_CTRL_PSM_UFE0_SHIFT
#define BCHP_TM_MEM_CTRL_PSM_RAM_UFE0_MASK		(BCHP_TM_MEM_CTRL_PSM_UFE0_MASK |  BCHP_TM_MEM_CTRL_RAM_STBY_UFE0_MASK | BCHP_TM_MEM_CTRL_ROM_STBY_UFE0_MASK)
#define BCHP_TM_MEM_CTRL_PSM_RAM_UFE1_SHIFT		BCHP_TM_MEM_CTRL_PSM_UFE1_SHIFT
#define BCHP_TM_MEM_CTRL_PSM_RAM_UFE1_MASK		(BCHP_TM_MEM_CTRL_PSM_UFE1_MASK |  BCHP_TM_MEM_CTRL_RAM_STBY_UFE1_MASK | BCHP_TM_MEM_CTRL_ROM_STBY_UFE1_MASK)

#define BCHP_TM_MEM_CTRL_PSM_RAM_THD0_SHIFT		BCHP_TM_MEM_CTRL_PSM_THD0_SHIFT
#define BCHP_TM_MEM_CTRL_PSM_RAM_THD0_MASK		(BCHP_TM_MEM_CTRL_PSM_THD0_MASK |  BCHP_TM_MEM_CTRL_RAM_STBY_THD0_MASK | BCHP_TM_MEM_CTRL_ROM_STBY_THD0_MASK)
#define BCHP_TM_MEM_CTRL_PSM_RAM_THD1_SHIFT		BCHP_TM_MEM_CTRL_PSM_THD1_SHIFT
#define BCHP_TM_MEM_CTRL_PSM_RAM_THD1_MASK		(BCHP_TM_MEM_CTRL_PSM_THD1_MASK |  BCHP_TM_MEM_CTRL_RAM_STBY_THD1_MASK | BCHP_TM_MEM_CTRL_ROM_STBY_THD1_MASK)

#endif /* #ifndef BCHP_TM_H__ */

/* End of File */
