<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2718" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2718{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2_2718{left:409px;bottom:48px;letter-spacing:-0.28px;}
#t3_2718{left:811px;bottom:48px;letter-spacing:-0.16px;}
#t4_2718{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.41px;}
#t5_2718{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t6_2718{left:96px;bottom:956px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t7_2718{left:96px;bottom:931px;letter-spacing:0.13px;}
#t8_2718{left:118px;bottom:904px;letter-spacing:0.04px;}
#t9_2718{left:228px;bottom:904px;letter-spacing:0.14px;word-spacing:-0.04px;}
#ta_2718{left:96px;bottom:873px;letter-spacing:0.13px;}
#tb_2718{left:96px;bottom:855px;letter-spacing:0.13px;}
#tc_2718{left:747px;bottom:855px;}
#td_2718{left:752px;bottom:855px;letter-spacing:0.13px;word-spacing:-0.01px;}
#te_2718{left:96px;bottom:837px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tf_2718{left:260px;bottom:837px;}
#tg_2718{left:265px;bottom:837px;letter-spacing:0.13px;word-spacing:-0.01px;}
#th_2718{left:725px;bottom:837px;}
#ti_2718{left:730px;bottom:837px;letter-spacing:0.12px;}
#tj_2718{left:96px;bottom:818px;letter-spacing:0.13px;word-spacing:-0.04px;}
#tk_2718{left:96px;bottom:794px;letter-spacing:0.13px;}
#tl_2718{left:96px;bottom:776px;letter-spacing:0.13px;word-spacing:0.01px;}
#tm_2718{left:96px;bottom:757px;letter-spacing:0.1px;}
#tn_2718{left:96px;bottom:733px;letter-spacing:0.13px;}
#to_2718{left:96px;bottom:714px;letter-spacing:0.13px;word-spacing:-0.02px;}
#tp_2718{left:96px;bottom:696px;letter-spacing:0.13px;}
#tq_2718{left:96px;bottom:678px;letter-spacing:0.13px;}
#tr_2718{left:96px;bottom:659px;letter-spacing:0.12px;}
#ts_2718{left:96px;bottom:641px;letter-spacing:0.13px;}
#tt_2718{left:96px;bottom:617px;letter-spacing:0.14px;word-spacing:-0.09px;}
#tu_2718{left:96px;bottom:592px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tv_2718{left:96px;bottom:566px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tw_2718{left:96px;bottom:539px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tx_2718{left:96px;bottom:520px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ty_2718{left:96px;bottom:502px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tz_2718{left:96px;bottom:484px;letter-spacing:0.12px;word-spacing:-0.09px;}
#t10_2718{left:96px;bottom:465px;letter-spacing:0.13px;word-spacing:-0.06px;}
#t11_2718{left:96px;bottom:440px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_2718{left:96px;bottom:412px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t13_2718{left:96px;bottom:394px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t14_2718{left:96px;bottom:375px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t15_2718{left:96px;bottom:357px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t16_2718{left:96px;bottom:320px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t17_2718{left:96px;bottom:230px;letter-spacing:0.13px;word-spacing:-0.3px;}
#t18_2718{left:96px;bottom:212px;letter-spacing:-0.05px;word-spacing:0.1px;}
#t19_2718{left:96px;bottom:1016px;letter-spacing:0.09px;}
#t1a_2718{left:433px;bottom:1016px;letter-spacing:0.22px;word-spacing:-0.02px;}
#t1b_2718{left:630px;bottom:987px;letter-spacing:0.23px;word-spacing:-0.02px;}
#t1c_2718{left:155px;bottom:287px;letter-spacing:0.19px;}
#t1d_2718{left:259px;bottom:287px;letter-spacing:0.15px;}
#t1e_2718{left:535px;bottom:287px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t1f_2718{left:121px;bottom:264px;letter-spacing:0.06px;}
#t1g_2718{left:265px;bottom:264px;letter-spacing:-0.2px;}
#t1h_2718{left:323px;bottom:264px;letter-spacing:0.1px;word-spacing:0.05px;}
#t1i_2718{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2718{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2718{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_2718{font-size:15px;font-family:Arial_62w;color:#000;}
.s4_2718{font-size:15px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s5_2718{font-size:18px;font-family:sub_TimesNewRoman-Italic_lfi;color:#000;}
.s6_2718{font-size:17px;font-family:Arial-Bold_62f;color:#000;}
.s7_2718{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s8_2718{font-size:24px;font-family:Arial-Bold_62f;color:#000;}
.s9_2718{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.sa_2718{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2718" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRoman-Italic_lfi;
	src: url("fonts/sub_TimesNewRoman-Italic_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2718Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2718" style="-webkit-user-select: none;"><object width="935" height="1210" data="2718/2718.svg" type="image/svg+xml" id="pdf2718" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2718" class="t s1_2718">Instruction Reference </span><span id="t2_2718" class="t s1_2718">VPGATHERQD </span><span id="t3_2718" class="t s1_2718">757 </span>
<span id="t4_2718" class="t s1_2718">26568—Rev. 3.25—November 2021 </span><span id="t5_2718" class="t s1_2718">AMD64 Technology </span>
<span id="t6_2718" class="t s2_2718">Conditionally loads doubleword values from memory using VSIB addressing with quadword indices. </span>
<span id="t7_2718" class="t s2_2718">The instruction is of the form: </span>
<span id="t8_2718" class="t s3_2718">VPGATHERQD </span><span id="t9_2718" class="t s4_2718">dest, mem32[vm64x/y], mask </span>
<span id="ta_2718" class="t s2_2718">The loading of each element of the destination register is conditional based on the value of the corre- </span>
<span id="tb_2718" class="t s2_2718">sponding element of the mask (second source operand). If the most-significant bit of the </span><span id="tc_2718" class="t s5_2718">i</span><span id="td_2718" class="t s2_2718">th element </span>
<span id="te_2718" class="t s2_2718">of the mask is set, the </span><span id="tf_2718" class="t s5_2718">i</span><span id="tg_2718" class="t s2_2718">th element of the destination is loaded from memory using the </span><span id="th_2718" class="t s5_2718">i</span><span id="ti_2718" class="t s2_2718">th address of </span>
<span id="tj_2718" class="t s2_2718">the array of effective addresses calculated using VSIB addressing. </span>
<span id="tk_2718" class="t s2_2718">The index register is treated as an array of signed 64-bit values. Doubleword elements of the destina- </span>
<span id="tl_2718" class="t s2_2718">tion for which the corresponding mask element is zero are not affected by the operation. If no excep- </span>
<span id="tm_2718" class="t s2_2718">tions occur, the mask register is set to zero. </span>
<span id="tn_2718" class="t s2_2718">Execution of the instruction can be suspended by an exception if the exception is triggered by an ele- </span>
<span id="to_2718" class="t s2_2718">ment other than the rightmost element loaded. When this happens, the destination register and the </span>
<span id="tp_2718" class="t s2_2718">mask operand may be observed as partially updated. Elements that have been loaded will have their </span>
<span id="tq_2718" class="t s2_2718">mask elements set to zero. If any traps or faults are pending from elements that have been loaded, </span>
<span id="tr_2718" class="t s2_2718">they will be delivered in lieu of the exception; in this case, the RF flag is set so that an instruction </span>
<span id="ts_2718" class="t s2_2718">breakpoint is not re-triggered when the instruction execution is resumed. </span>
<span id="tt_2718" class="t s2_2718">See Section 1.3, “VSIB Addressing,” on page 6 for a discussion of the VSIB addressing mode. </span>
<span id="tu_2718" class="t s2_2718">There are 128-bit and 256-bit forms of this instruction. </span>
<span id="tv_2718" class="t s6_2718">XMM Encoding </span>
<span id="tw_2718" class="t s2_2718">The destination is an XMM register. The first source operand is up to two 32-bit values located in </span>
<span id="tx_2718" class="t s2_2718">memory. The second source operand (the mask) is an XMM register. The index vector is the two </span>
<span id="ty_2718" class="t s2_2718">quadwords of an XMM register. The upper half of the destination register and the mask register are </span>
<span id="tz_2718" class="t s2_2718">cleared. Bits [255:128] of the YMM register that corresponds to the destination and bits [255:128] of </span>
<span id="t10_2718" class="t s2_2718">the YMM register that corresponds to the mask register are cleared. </span>
<span id="t11_2718" class="t s6_2718">YMM Encoding </span>
<span id="t12_2718" class="t s2_2718">The destination is an XMM register. The first source operand is up to four 32-bit values located in </span>
<span id="t13_2718" class="t s2_2718">memory. The second source operand (the mask) is an XMM register. The index vector is the four </span>
<span id="t14_2718" class="t s2_2718">quadwords of a YMM register. Bits [255:128] of the YMM register that corresponds to the destina- </span>
<span id="t15_2718" class="t s2_2718">tion and bits [255:128] of the YMM register that corresponds to the mask register are cleared. </span>
<span id="t16_2718" class="t s7_2718">Instruction Support </span>
<span id="t17_2718" class="t s2_2718">For more on using the CPUID instruction to obtain processor feature support information, see Appen- </span>
<span id="t18_2718" class="t s2_2718">dix E of Volume 3. </span>
<span id="t19_2718" class="t s8_2718">VPGATHERQD </span><span id="t1a_2718" class="t s8_2718">Conditionally Gather Doublewords, </span>
<span id="t1b_2718" class="t s8_2718">Quadword Indices </span>
<span id="t1c_2718" class="t s9_2718">Form </span><span id="t1d_2718" class="t s9_2718">Subset </span><span id="t1e_2718" class="t s9_2718">Feature Flag </span>
<span id="t1f_2718" class="t s3_2718">VPGATHERQD </span><span id="t1g_2718" class="t s3_2718">AVX2 </span><span id="t1h_2718" class="t s3_2718">Fn0000_00007_EBX[AVX2]_x0 (bit 5) </span>
<span id="t1i_2718" class="t sa_2718">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
