[{"DBLP title": "Achieving Out-of-Order Performance with Almost In-Order Complexity.", "DBLP authors": ["Francis Tseng", "Yale N. Patt"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.23", "OA papers": [{"PaperId": "https://openalex.org/W3151936273", "PaperTitle": "Achieving Out-of-Order Performance with Almost In-Order Complexity", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {}, "Authors": ["Tseng", "Patt"]}]}, {"DBLP title": "Fetch-Criticality Reduction through Control Independence.", "DBLP authors": ["Mayank Agarwal", "Nitin Navale", "Kshitiz Malik", "Matthew I. Frank"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.39", "OA papers": [{"PaperId": "https://openalex.org/W3145484724", "PaperTitle": "Fetch-Criticality Reduction through Control Independence", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0}, "Authors": ["Agarwal", "Navale", "Malik", "Frank"]}]}, {"DBLP title": "A Two-Level Load/Store Queue Based on Execution Locality.", "DBLP authors": ["Miquel Peric\u00e0s", "Adri\u00e1n Cristal", "Francisco J. Cazorla", "Rub\u00e9n Gonz\u00e1lez", "Alexander V. Veidenbaum", "Daniel A. Jim\u00e9nez", "Mateo Valero"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.10", "OA papers": [{"PaperId": "https://openalex.org/W3140105821", "PaperTitle": "A Two-Level Load/Store Queue Based on Execution Locality", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Pericas", "Cristal", "Cazorla", "Gonzalez", "Veidenbaum", "Jimenez", "Valero"]}]}, {"DBLP title": "Self-Optimizing Memory Controllers: A Reinforcement Learning Approach.", "DBLP authors": ["Engin Ipek", "Onur Mutlu", "Jos\u00e9 F. Mart\u00ednez", "Rich Caruana"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.21", "OA papers": [{"PaperId": "https://openalex.org/W3147501999", "PaperTitle": "Self-Optimizing Memory Controllers: A Reinforcement Learning Approach", "Year": 2008, "CitationCount": 188, "EstimatedCitation": 188, "Affiliations": {"Cornell University": 2.5, "Microsoft (United States)": 1.5}, "Authors": ["Ipek", "Mutlu", "Martinez", "Caruana"]}]}, {"DBLP title": "A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies.", "DBLP authors": ["Shyamkumar Thoziyoor", "Jung Ho Ahn", "Matteo Monchiero", "Jay B. Brockman", "Norman P. Jouppi"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.16", "OA papers": [{"PaperId": "https://openalex.org/W3145579537", "PaperTitle": "A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies", "Year": 2008, "CitationCount": 142, "EstimatedCitation": 142, "Affiliations": {}, "Authors": ["Thoziyoor", "Ahn", "Monchiero", "Brockman", "Jouppi"]}]}, {"DBLP title": "Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems.", "DBLP authors": ["Onur Mutlu", "Thomas Moscibroda"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.7", "OA papers": [{"PaperId": "https://openalex.org/W4236382111", "PaperTitle": "Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems", "Year": 2008, "CitationCount": 209, "EstimatedCitation": 209, "Affiliations": {"Microsoft (United States)": 2.0}, "Authors": ["Onur Mutlu", "Thomas Moscibroda"]}]}, {"DBLP title": "Technology-Driven, Highly-Scalable Dragonfly Topology.", "DBLP authors": ["John Kim", "William J. Dally", "Steve Scott", "Dennis Abts"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.19", "OA papers": [{"PaperId": "https://openalex.org/W3147460469", "PaperTitle": "Technology-Driven, Highly-Scalable Dragonfly Topology", "Year": 2008, "CitationCount": 315, "EstimatedCitation": 315, "Affiliations": {}, "Authors": ["Kim", "Dally", "Scott", "Abts"]}]}, {"DBLP title": "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks.", "DBLP authors": ["Jae W. Lee", "Man Cheuk Ng", "Krste Asanovic"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.31", "OA papers": [{"PaperId": "https://openalex.org/W4254256063", "PaperTitle": "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks", "Year": 2008, "CitationCount": 90, "EstimatedCitation": 90, "Affiliations": {"Massachusetts Institute of Technology": 2.0, "University of California, Berkeley": 1.0}, "Authors": ["Jae Sung Lee", "Man Ching Frankie Ng", "Krste Asanovic"]}]}, {"DBLP title": "Polymorphic On-Chip Networks.", "DBLP authors": ["Martha Mercaldi Kim", "John D. Davis", "Mark Oskin", "Todd M. Austin"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.25", "OA papers": [{"PaperId": "https://openalex.org/W3144430200", "PaperTitle": "Polymorphic On-Chip Networks", "Year": 2008, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {}, "Authors": ["Kim", "Davis", "Oskin", "Austin"]}]}, {"DBLP title": "Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory.", "DBLP authors": ["Lee Baugh", "Naveen Neelakantam", "Craig B. Zilles"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.34", "OA papers": [{"PaperId": "https://openalex.org/W3145216722", "PaperTitle": "Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory", "Year": 2008, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Baugh", "Neelakantam", "Zilles"]}]}, {"DBLP title": "TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory.", "DBLP authors": ["Jayaram Bobba", "Neelam Goyal", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.24", "OA papers": [{"PaperId": "https://openalex.org/W3145208988", "PaperTitle": "TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory", "Year": 2008, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {}, "Authors": ["Bobba", "Goyal", "Michael D. Hill", "Wood"]}]}, {"DBLP title": "Flexible Decoupled Transactional Memory Support.", "DBLP authors": ["Arrvindh Shriraman", "Sandhya Dwarkadas", "Michael L. Scott"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.17", "OA papers": [{"PaperId": "https://openalex.org/W3152011683", "PaperTitle": "Flexible Decoupled Transactional Memory Support", "Year": 2008, "CitationCount": 100, "EstimatedCitation": 100, "Affiliations": {"University of Rochester": 3.0}, "Authors": ["Shriraman", "Dwarkadas", "Scott"]}]}, {"DBLP title": "Corona: System Implications of Emerging Nanophotonic Technology.", "DBLP authors": ["Dana Vantrease", "Robert Schreiber", "Matteo Monchiero", "Moray McLaren", "Norman P. Jouppi", "Marco Fiorentino", "Al Davis", "Nathan L. Binkert", "Raymond G. Beausoleil", "Jung Ho Ahn"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.35", "OA papers": [{"PaperId": "https://openalex.org/W3150685302", "PaperTitle": "Corona: System Implications of Emerging Nanophotonic Technology", "Year": 2008, "CitationCount": 312, "EstimatedCitation": 312, "Affiliations": {"University of Wisconsin\u2013Madison": 1.0, "Hewlett-Packard (United States)": 7.0, "University of Utah": 1.0}, "Authors": ["Vantrease", "Schreiber", "Monchiero", "McLaren", "Jouppi", "Fiorentino", "Davis", "Binkert", "Beausoleil", "Ahn"]}]}, {"DBLP title": "Microcoded Architectures for Ion-Tap Quantum Computers.", "DBLP authors": ["Lucas Kreger-Stickles", "Mark Oskin"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.28", "OA papers": [{"PaperId": "https://openalex.org/W3147159669", "PaperTitle": "Microcoded Architectures for Ion-Tap Quantum Computers", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Washington": 2.0}, "Authors": ["Kreger-Stickles", "Oskin"]}]}, {"DBLP title": "Running a Quantum Circuit at the Speed of Data.", "DBLP authors": ["Nemanja Isailovic", "Mark Whitney", "Yatish Patel", "John Kubiatowicz"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.5", "OA papers": [{"PaperId": "https://openalex.org/W3146524904", "PaperTitle": "Running a Quantum Circuit at the Speed of Data", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Berkeley": 4.0}, "Authors": ["Isailovic", "Whitney", "Patel", "Kubiatowicz"]}]}, {"DBLP title": "ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency.", "DBLP authors": ["Xiaoyao Liang", "Gu-Yeon Wei", "David M. Brooks"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.27", "OA papers": [{"PaperId": "https://openalex.org/W4254774981", "PaperTitle": "ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Harvard University": 3.0}, "Authors": ["Xiaoyao Liang", "Gu-Yeon Wei", "David J. Brooks"]}]}, {"DBLP title": "Trading off Cache Capacity for Reliability to Enable Low Voltage Operation.", "DBLP authors": ["Chris Wilkerson", "Hongliang Gao", "Alaa R. Alameldeen", "Zeshan Chishti", "Muhammad M. Khellah", "Shih-Lien Lu"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.22", "OA papers": [{"PaperId": "https://openalex.org/W4238002809", "PaperTitle": "Trading off Cache Capacity for Reliability to Enable Low Voltage Operation", "Year": 2008, "CitationCount": 150, "EstimatedCitation": 150, "Affiliations": {}, "Authors": ["Christopher B. Wilkerson", "Hongliang Gao", "Alaa R. Alameldeen", "Zeshan A. Chishti", "Muhammad M. Khellah", "Shih-Lien Lu"]}]}, {"DBLP title": "Counting Dependence Predictors.", "DBLP authors": ["Franziska Roesner", "Doug Burger", "Stephen W. Keckler"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.6", "OA papers": [{"PaperId": "https://openalex.org/W3149815369", "PaperTitle": "Counting Dependence Predictors", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Roesner", "Burger", "Keckler"]}]}, {"DBLP title": "Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support.", "DBLP authors": ["Natalie D. Enright Jerger", "Li-Shiuan Peh", "Mikko H. Lipasti"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.12", "OA papers": [{"PaperId": "https://openalex.org/W4255469022", "PaperTitle": "Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support", "Year": 2008, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {}, "Authors": ["Natalie Enright Jerger", "Li-Shiuan Peh", "Mikko H. Lipasti"]}]}, {"DBLP title": "iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures.", "DBLP authors": ["Avinash Karanth Kodi", "Ashwini Sarathy", "Ahmed Louri"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.14", "OA papers": [{"PaperId": "https://openalex.org/W3151447455", "PaperTitle": "iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {}, "Authors": ["Kodi", "Sarathy", "Louri"]}]}, {"DBLP title": "MIRA: A Multi-layered On-Chip Interconnect Router Architecture.", "DBLP authors": ["Dongkook Park", "Soumya Eachempati", "Reetuparna Das", "Asit K. Mishra", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.13", "OA papers": [{"PaperId": "https://openalex.org/W4239080746", "PaperTitle": "MIRA: A Multi-layered On-Chip Interconnect Router Architecture", "Year": 2008, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {}, "Authors": ["Dongkook Park", "Soumya Eachempati", "Reetuparna Das", "Asit K. Mishra", "Yuan Xie", "N. Vijaykrishnan", "Chita R. Das"]}]}, {"DBLP title": "Rerun: Exploiting Episodes for Lightweight Memory Race Recording.", "DBLP authors": ["Derek Hower", "Mark D. Hill"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.26", "OA papers": [{"PaperId": "https://openalex.org/W3147275543", "PaperTitle": "Rerun: Exploiting Episodes for Lightweight Memory Race Recording", "Year": 2008, "CitationCount": 116, "EstimatedCitation": 116, "Affiliations": {}, "Authors": ["Hower", "Michael D. Hill"]}]}, {"DBLP title": "Atom-Aid: Detecting and Surviving Atomicity Violations.", "DBLP authors": ["Brandon Lucia", "Joseph Devietti", "Karin Strauss", "Luis Ceze"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.4", "OA papers": [{"PaperId": "https://openalex.org/W3142284768", "PaperTitle": "Atom-Aid: Detecting and Surviving Atomicity Violations", "Year": 2008, "CitationCount": 95, "EstimatedCitation": 95, "Affiliations": {}, "Authors": ["Lucia", "Devietti", "Strauss", "Ceze"]}]}, {"DBLP title": "DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Effciently.", "DBLP authors": ["Pablo Montesinos", "Luis Ceze", "Josep Torrellas"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.36", "OA papers": [{"PaperId": "https://openalex.org/W3147113554", "PaperTitle": "DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Ef?ciently", "Year": 2008, "CitationCount": 121, "EstimatedCitation": 121, "Affiliations": {}, "Authors": ["Montesinos", "Ceze", "Torrellas"]}]}, {"DBLP title": "Intra-disk Parallelism: An Idea Whose Time Has Come.", "DBLP authors": ["Sriram Sankar", "Sudhanva Gurumurthi", "Mircea R. Stan"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.11", "OA papers": [{"PaperId": "https://openalex.org/W3149562420", "PaperTitle": "Intra-disk Parallelism: An Idea Whose Time Has Come", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Sankar", "Gurumurthi", "Stan"]}]}, {"DBLP title": "Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments.", "DBLP authors": ["Kevin T. Lim", "Parthasarathy Ranganathan", "Jichuan Chang", "Chandrakant D. Patel", "Trevor N. Mudge", "Steven K. Reinhardt"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.37", "OA papers": [{"PaperId": "https://openalex.org/W3150290710", "PaperTitle": "Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments", "Year": 2008, "CitationCount": 156, "EstimatedCitation": 156, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0, "Hewlett-Packard (United States)": 3.0}, "Authors": ["Lim", "Ranganathan", "Chang", "Patel", "Mudge", "Reinhardt"]}]}, {"DBLP title": "Improving NAND Flash Based Disk Caches.", "DBLP authors": ["Taeho Kgil", "David Roberts", "Trevor N. Mudge"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.32", "OA papers": [{"PaperId": "https://openalex.org/W3152210458", "PaperTitle": "Improving NAND Flash Based Disk Caches", "Year": 2008, "CitationCount": 179, "EstimatedCitation": 179, "Affiliations": {}, "Authors": ["Kgil", "Roberts", "Mudge"]}]}, {"DBLP title": "Online Estimation of Architectural Vulnerability Factor for Soft Errors.", "DBLP authors": ["Xiaodong Li", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.9", "OA papers": [{"PaperId": "https://openalex.org/W4256365438", "PaperTitle": "Online Estimation of Architectural Vulnerability Factor for Soft Errors", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Xin Li", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"]}]}, {"DBLP title": "A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime.", "DBLP authors": ["Jeonghee Shin", "Victor V. Zyuban", "Pradip Bose", "Timothy Mark Pinkston"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.30", "OA papers": [{"PaperId": "https://openalex.org/W4240146668", "PaperTitle": "A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime", "Year": 2008, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 2.0, "University of Southern California": 1.0}, "Authors": ["Jeonghee Shin", "Victor Zyuban", "Pradip Bose", "Timothy Mark Pinkston"]}]}, {"DBLP title": "Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors.", "DBLP authors": ["Radu Teodorescu", "Josep Torrellas"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.40", "OA papers": [{"PaperId": "https://openalex.org/W2141721356", "PaperTitle": "Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors", "Year": 2008, "CitationCount": 254, "EstimatedCitation": 254, "Affiliations": {}, "Authors": ["Radu Teodorescu", "Josep Torrellas"]}]}, {"DBLP title": "Flexible Hardware Acceleration for Instruction-Grain Program Monitoring.", "DBLP authors": ["Shimin Chen", "Michael Kozuch", "Theodoros Strigkos", "Babak Falsafi", "Phillip B. Gibbons", "Todd C. Mowry", "Vijaya Ramachandran", "Olatunji Ruwase", "Michael P. Ryan", "Evangelos Vlachos"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.20", "OA papers": [{"PaperId": "https://openalex.org/W3150696551", "PaperTitle": "Flexible Hardware Acceleration for Instruction-Grain Program Monitoring", "Year": 2008, "CitationCount": 86, "EstimatedCitation": 86, "Affiliations": {"Intel (United States)": 4.5, "Carnegie Mellon University": 3.5, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Chen", "Kozuch", "Strigkos", "Falsafi", "Gibbons", "Mowry", "Ramachandran", "Ruwase", "Ryan", "Vlachos"]}]}, {"DBLP title": "VEAL: Virtualized Execution Accelerator for Loops.", "DBLP authors": ["Nathan Clark", "Amir Hormati", "Scott A. Mahlke"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.33", "OA papers": [{"PaperId": "https://openalex.org/W3141428879", "PaperTitle": "VEAL: Virtualized Execution Accelerator for Loops", "Year": 2008, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {}, "Authors": ["Clark", "Hormati", "Mahlke"]}]}, {"DBLP title": "From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware.", "DBLP authors": ["Haibo Chen", "Xi Wu", "Liwei Yuan", "Binyu Zang", "Pen-Chung Yew", "Frederic T. Chong"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.18", "OA papers": [{"PaperId": "https://openalex.org/W4249744564", "PaperTitle": "From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Haibo Chen", "Xi Wu", "Liwei Yuan", "Binyu Zang", "Pen-Chung Yew", "Frederic T. Chong"]}]}, {"DBLP title": "Software-Controlled Priority Characterization of POWER5 Processor.", "DBLP authors": ["Carlos Boneti", "Francisco J. Cazorla", "Roberto Gioiosa", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Mateo Valero"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.8", "OA papers": [{"PaperId": "https://openalex.org/W3141739369", "PaperTitle": "Software-Controlled Priority Characterization of POWER5 Processor", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.5, "Barcelona Supercomputing Center": 2.5, "IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Boneti", "Cazorla", "Gioiosa", "Buyuktosunoglu", "Cher", "Valero"]}]}, {"DBLP title": "Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction.", "DBLP authors": ["Alex Shye", "Berkin \u00d6zisikyilmaz", "Arindam Mallik", "Gokhan Memik", "Peter A. Dinda", "Robert P. Dick", "Alok N. Choudhary"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.29", "OA papers": [{"PaperId": "https://openalex.org/W3151080728", "PaperTitle": "Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}, "Authors": ["Shye", "Ozisikyilmaz", "Mallik", "Memik", "Dinda", "Dick", "Choudhary"]}]}, {"DBLP title": "Atomic Vector Operations on Chip Multiprocessors.", "DBLP authors": ["Sanjeev Kumar", "Daehyun Kim", "Mikhail Smelyanskiy", "Yen-Kuang Chen", "Jatin Chhugani", "Christopher J. Hughes", "Changkyu Kim", "Victor W. Lee", "Anthony D. Nguyen"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.38", "OA papers": [{"PaperId": "https://openalex.org/W4248655967", "PaperTitle": "Atomic Vector Operations on Chip Multiprocessors", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Sanjeev Kumar", "Dae-Hyun Kim", "Mikhail Smelyanskiy", "Yen-Kuang Chen", "Jatin Chhugani", "Christopher C.W. Hughes", "Changkyu Kim", "Victor C. S. Lee", "Anthony Nguyen"]}]}, {"DBLP title": "3D-Stacked Memory Architectures for Multi-core Processors.", "DBLP authors": ["Gabriel H. Loh"], "year": 2008, "doi": "https://doi.org/10.1109/ISCA.2008.15", "OA papers": [{"PaperId": "https://openalex.org/W3139689176", "PaperTitle": "3D-Stacked Memory Architectures for Multi-core Processors", "Year": 2008, "CitationCount": 386, "EstimatedCitation": 386, "Affiliations": {"Georgia Institute of Technology": 1.0}, "Authors": ["Loh"]}]}]