# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/palad/Downloads/Pipeline_DSD/Pipeline_DSD/Pipeline_DSD.srcs/sources_1/new/opcode.v" --include "../../../../Pipeline_DSD.srcs/sources_1/new" \
"../../../../Pipeline_DSD.srcs/sources_1/new/DataForwarding.v" \
"../../../../Pipeline_DSD.srcs/sources_1/new/Execute.v" \
"../../../../Pipeline_DSD.srcs/sources_1/new/Fetch.v" \
"../../../../Pipeline_DSD.srcs/sources_1/new/Read.v" \
"../../../../Pipeline_DSD.srcs/sources_1/new/Top.v" \
"../../../../Pipeline_DSD.srcs/sources_1/new/WriteBack.v" \
"../../../../Pipeline_DSD.srcs/sim_1/new/Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
