

================================================================
== Vivado HLS Report for 'invertf'
================================================================
* Date:           Sat May 15 17:08:38 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        imageprosseing
* Solution:       invertpipe
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20003|  20003|  20003|  20003|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-------+-------+----------+-----------+-----------+-------+----------+
        |           |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- row_col  |  20001|  20001|         4|          2|          2|  10000|    yes   |
        +-----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %ai) nounwind, !map !64"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %bi) nounwind, !map !68"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @invertf_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [imageprosseing/imgpro.c:324]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.86>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %0 ], [ %add_ln324, %col ]" [imageprosseing/imgpro.c:324]   --->   Operation 11 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %select_ln328_1, %col ]" [imageprosseing/imgpro.c:328]   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %0 ], [ %j, %col ]"   --->   Operation 13 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.20ns)   --->   "%icmp_ln324 = icmp eq i14 %indvar_flatten, -6384" [imageprosseing/imgpro.c:324]   --->   Operation 14 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.81ns)   --->   "%add_ln324 = add i14 %indvar_flatten, 1" [imageprosseing/imgpro.c:324]   --->   Operation 15 'add' 'add_ln324' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln324, label %2, label %col" [imageprosseing/imgpro.c:324]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [imageprosseing/imgpro.c:324]   --->   Operation 17 'add' 'i' <Predicate = (!icmp_ln324)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.48ns)   --->   "%icmp_ln326 = icmp eq i7 %j_0, -28" [imageprosseing/imgpro.c:326]   --->   Operation 18 'icmp' 'icmp_ln326' <Predicate = (!icmp_ln324)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.99ns)   --->   "%select_ln328 = select i1 %icmp_ln326, i7 0, i7 %j_0" [imageprosseing/imgpro.c:328]   --->   Operation 19 'select' 'select_ln328' <Predicate = (!icmp_ln324)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.99ns)   --->   "%select_ln328_1 = select i1 %icmp_ln326, i7 %i, i7 %i_0" [imageprosseing/imgpro.c:328]   --->   Operation 20 'select' 'select_ln328_1' <Predicate = (!icmp_ln324)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.63>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i7 %select_ln328_1 to i14" [imageprosseing/imgpro.c:328]   --->   Operation 21 'zext' 'zext_ln328' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (3.36ns) (grouped into DSP with root node add_ln328)   --->   "%mul_ln328 = mul i14 %zext_ln328, 100" [imageprosseing/imgpro.c:328]   --->   Operation 22 'mul' 'mul_ln328' <Predicate = (!icmp_ln324)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln328_1 = zext i7 %select_ln328 to i14" [imageprosseing/imgpro.c:328]   --->   Operation 23 'zext' 'zext_ln328_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln328 = add i14 %mul_ln328, %zext_ln328_1" [imageprosseing/imgpro.c:328]   --->   Operation 24 'add' 'add_ln328' <Predicate = (!icmp_ln324)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln328_2 = zext i14 %add_ln328 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 25 'zext' 'zext_ln328_2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ai_addr = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_2" [imageprosseing/imgpro.c:328]   --->   Operation 26 'getelementptr' 'ai_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (3.25ns)   --->   "%ai_load = load i32* %ai_addr, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 27 'load' 'ai_load' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 28 [1/1] (1.87ns)   --->   "%j = add i7 %select_ln328, 1" [imageprosseing/imgpro.c:326]   --->   Operation 28 'add' 'j' <Predicate = (!icmp_ln324)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 29 [1/2] (3.25ns)   --->   "%ai_load = load i32* %ai_addr, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 29 'load' 'ai_load' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @row_col_str)"   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000) nounwind"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [imageprosseing/imgpro.c:327]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [imageprosseing/imgpro.c:327]   --->   Operation 33 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [imageprosseing/imgpro.c:328]   --->   Operation 34 'specpipeline' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%bi_addr = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_2" [imageprosseing/imgpro.c:328]   --->   Operation 35 'getelementptr' 'bi_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (2.55ns)   --->   "%sub_ln328 = sub nsw i32 255, %ai_load" [imageprosseing/imgpro.c:328]   --->   Operation 36 'sub' 'sub_ln328' <Predicate = (!icmp_ln324)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (3.25ns)   --->   "store i32 %sub_ln328, i32* %bi_addr, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 37 'store' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_1) nounwind" [imageprosseing/imgpro.c:330]   --->   Operation 38 'specregionend' 'empty_2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 39 'br' <Predicate = (!icmp_ln324)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [imageprosseing/imgpro.c:344]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ai]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 0000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000]
spectopmodule_ln0  (spectopmodule    ) [ 0000000]
br_ln324           (br               ) [ 0111110]
indvar_flatten     (phi              ) [ 0010000]
i_0                (phi              ) [ 0010000]
j_0                (phi              ) [ 0010000]
icmp_ln324         (icmp             ) [ 0011110]
add_ln324          (add              ) [ 0111110]
br_ln324           (br               ) [ 0000000]
i                  (add              ) [ 0000000]
icmp_ln326         (icmp             ) [ 0000000]
select_ln328       (select           ) [ 0001000]
select_ln328_1     (select           ) [ 0111110]
zext_ln328         (zext             ) [ 0000000]
mul_ln328          (mul              ) [ 0000000]
zext_ln328_1       (zext             ) [ 0000000]
add_ln328          (add              ) [ 0000000]
zext_ln328_2       (zext             ) [ 0011110]
ai_addr            (getelementptr    ) [ 0010100]
j                  (add              ) [ 0111110]
ai_load            (load             ) [ 0001010]
specloopname_ln0   (specloopname     ) [ 0000000]
empty              (speclooptripcount) [ 0000000]
specloopname_ln327 (specloopname     ) [ 0000000]
tmp_1              (specregionbegin  ) [ 0000000]
specpipeline_ln328 (specpipeline     ) [ 0000000]
bi_addr            (getelementptr    ) [ 0000000]
sub_ln328          (sub              ) [ 0000000]
store_ln328        (store            ) [ 0000000]
empty_2            (specregionend    ) [ 0000000]
br_ln0             (br               ) [ 0111110]
ret_ln344          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ai">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ai"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bi">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bi"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="invertf_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_col_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="ai_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="14" slack="0"/>
<pin id="56" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ai_addr/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="14" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ai_load/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="bi_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="14" slack="2"/>
<pin id="69" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bi_addr/5 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln328_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="14" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/5 "/>
</bind>
</comp>

<comp id="78" class="1005" name="indvar_flatten_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="14" slack="1"/>
<pin id="80" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="14" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="89" class="1005" name="i_0_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="7" slack="1"/>
<pin id="91" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_0_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="7" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="j_0_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="1"/>
<pin id="102" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_0_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="7" slack="1"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln324_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="0" index="1" bw="14" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln324/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln324_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="14" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln326_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="6" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln326/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="select_ln328_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln328/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="select_ln328_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="7" slack="0"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln328_1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln328_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="1"/>
<pin id="153" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln328/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln328_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="1"/>
<pin id="156" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln328_1/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln328_2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="14" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln328_2/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="j_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="1"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sub_ln328_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="1"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln328/5 "/>
</bind>
</comp>

<comp id="172" class="1007" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="14" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln328/3 add_ln328/3 "/>
</bind>
</comp>

<comp id="181" class="1005" name="icmp_ln324_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln324 "/>
</bind>
</comp>

<comp id="185" class="1005" name="add_ln324_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="14" slack="0"/>
<pin id="187" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln324 "/>
</bind>
</comp>

<comp id="190" class="1005" name="select_ln328_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="1"/>
<pin id="192" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln328 "/>
</bind>
</comp>

<comp id="196" class="1005" name="select_ln328_1_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln328_1 "/>
</bind>
</comp>

<comp id="202" class="1005" name="zext_ln328_2_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="2"/>
<pin id="204" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln328_2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="ai_addr_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="14" slack="1"/>
<pin id="209" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ai_addr "/>
</bind>
</comp>

<comp id="212" class="1005" name="j_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="1"/>
<pin id="214" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="217" class="1005" name="ai_load_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ai_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="82" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="82" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="93" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="104" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="104" pin="4"/><net_sink comp="135" pin=2"/></net>

<net id="148"><net_src comp="129" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="123" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="93" pin="4"/><net_sink comp="143" pin=2"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="166" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="177"><net_src comp="151" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="154" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="180"><net_src comp="172" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="184"><net_src comp="111" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="117" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="193"><net_src comp="135" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="199"><net_src comp="143" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="205"><net_src comp="157" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="210"><net_src comp="52" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="215"><net_src comp="161" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="220"><net_src comp="59" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="166" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bi | {5 }
 - Input state : 
	Port: invertf : ai | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln324 : 1
		add_ln324 : 1
		br_ln324 : 2
		i : 1
		icmp_ln326 : 1
		select_ln328 : 2
		select_ln328_1 : 2
	State 3
		mul_ln328 : 1
		add_ln328 : 2
		zext_ln328_2 : 3
		ai_addr : 4
		ai_load : 5
	State 4
	State 5
		store_ln328 : 1
		empty_2 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln324_fu_117   |    0    |    0    |    19   |
|    add   |        i_fu_123       |    0    |    0    |    15   |
|          |        j_fu_161       |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln328_fu_166   |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln324_fu_111   |    0    |    0    |    13   |
|          |   icmp_ln326_fu_129   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln328_fu_135  |    0    |    0    |    7    |
|          | select_ln328_1_fu_143 |    0    |    0    |    7    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_172      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln328_fu_151   |    0    |    0    |    0    |
|   zext   |  zext_ln328_1_fu_154  |    0    |    0    |    0    |
|          |  zext_ln328_2_fu_157  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   126   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln324_reg_185  |   14   |
|    ai_addr_reg_207   |   14   |
|    ai_load_reg_217   |   32   |
|      i_0_reg_89      |    7   |
|  icmp_ln324_reg_181  |    1   |
| indvar_flatten_reg_78|   14   |
|      j_0_reg_100     |    7   |
|       j_reg_212      |    7   |
|select_ln328_1_reg_196|    7   |
| select_ln328_reg_190 |    7   |
| zext_ln328_2_reg_202 |   64   |
+----------------------+--------+
|         Total        |   174  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   126  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   174  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   174  |   135  |
+-----------+--------+--------+--------+--------+
