verilog xil_defaultlib --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/1ddd/hdl/verilog" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/b2d0/hdl/verilog" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/ec67/hdl" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/8c62/hdl" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_processing_system7_0_4" \
"../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/db7c/hdl/verilog/vector_multiplier_CTL_s_axi.v" \
"../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/db7c/hdl/verilog/vector_multiplier_DATA_A_m_axi.v" \
"../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/db7c/hdl/verilog/vector_multiplier_DATA_B_m_axi.v" \
"../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/db7c/hdl/verilog/vector_multiplier_DATA_C_m_axi.v" \
"../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/db7c/hdl/verilog/vector_multiplier.v" \
"../../../bd/accelerator_bd/ip/accelerator_bd_vector_multiplier_0_0/sim/accelerator_bd_vector_multiplier_0_0.v" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_0/sim/bd_67a5_one_0.v" \

sv xil_defaultlib --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/1ddd/hdl/verilog" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/b2d0/hdl/verilog" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/ec67/hdl" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/8c62/hdl" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_processing_system7_0_4" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_2/sim/bd_67a5_s00mmu_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_3/sim/bd_67a5_s00tr_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_4/sim/bd_67a5_s00sic_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_5/sim/bd_67a5_s00a2s_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_6/sim/bd_67a5_sarn_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_7/sim/bd_67a5_srn_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_8/sim/bd_67a5_sawn_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_9/sim/bd_67a5_swn_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_10/sim/bd_67a5_sbn_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_11/sim/bd_67a5_m00s2a_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_12/sim/bd_67a5_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/1ddd/hdl/verilog" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/b2d0/hdl/verilog" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/ec67/hdl" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/8c62/hdl" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_processing_system7_0_4" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/sim/bd_67a5.v" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/sim/accelerator_bd_axi_smc_0.v" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/bd_0/sim/bd_9e52.v" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_9e52_one_0.v" \

sv xil_defaultlib --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/1ddd/hdl/verilog" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/b2d0/hdl/verilog" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/ec67/hdl" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/8c62/hdl" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_processing_system7_0_4" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_9e52_s00mmu_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_9e52_s00tr_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_9e52_s00sic_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_9e52_s00a2s_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_9e52_sarn_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_9e52_srn_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_9e52_sawn_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_9e52_swn_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_9e52_sbn_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/bd_0/ip/ip_11/sim/bd_9e52_m00s2a_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/bd_0/ip/ip_12/sim/bd_9e52_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/1ddd/hdl/verilog" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/b2d0/hdl/verilog" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/ec67/hdl" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/8c62/hdl" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_processing_system7_0_4" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/sim/accelerator_bd_axi_smc_1_0.v" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/bd_0/sim/bd_9ea2.v" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/bd_0/ip/ip_0/sim/bd_9ea2_one_0.v" \

sv xil_defaultlib --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/1ddd/hdl/verilog" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/b2d0/hdl/verilog" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/ec67/hdl" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/8c62/hdl" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_processing_system7_0_4" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/bd_0/ip/ip_2/sim/bd_9ea2_s00mmu_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/bd_0/ip/ip_3/sim/bd_9ea2_s00tr_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/bd_0/ip/ip_4/sim/bd_9ea2_s00sic_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/bd_0/ip/ip_5/sim/bd_9ea2_s00a2s_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/bd_0/ip/ip_6/sim/bd_9ea2_sarn_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/bd_0/ip/ip_7/sim/bd_9ea2_srn_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/bd_0/ip/ip_8/sim/bd_9ea2_sawn_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/bd_0/ip/ip_9/sim/bd_9ea2_swn_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/bd_0/ip/ip_10/sim/bd_9ea2_sbn_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/bd_0/ip/ip_11/sim/bd_9ea2_m00s2a_0.sv" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/bd_0/ip/ip_12/sim/bd_9ea2_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/1ddd/hdl/verilog" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/b2d0/hdl/verilog" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/ec67/hdl" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ipshared/8c62/hdl" --include "../../../../accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_processing_system7_0_4" \
"../../../bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/sim/accelerator_bd_axi_smc_2_0.v" \
"../../../bd/accelerator_bd/ip/accelerator_bd_xbar_0/sim/accelerator_bd_xbar_0.v" \
"../../../bd/accelerator_bd/sim/accelerator_bd.v" \
"../../../bd/accelerator_bd/ip/accelerator_bd_auto_pc_0/sim/accelerator_bd_auto_pc_0.v" \
"../../../bd/accelerator_bd/ip/accelerator_bd_processing_system7_0_4/sim/accelerator_bd_processing_system7_0_4.v" \

verilog xil_defaultlib "glbl.v"

nosort
