# ğŸ”§ Text-to-Verilog Code Generator (Google Gemini)

This project is a **Streamlit-based AI assistant** that converts **natural language specifications into synthesizable Verilog-2001 code** using **Google Gemini (Generative AI)**.  
It helps **hardware engineers, FPGA developers, and digital design students** quickly prototype and generate RTL designs with industry-standard coding practices.  

---

## ğŸš€ Features

- ğŸ“ **Natural Language to Verilog** â€“ Describe a hardware spec in plain English, get **synthesizable Verilog-2001** code.  
- âœ… **Safe RTL Practices** â€“ Generated code follows:
  - No inferred latches  
  - Synchronous always blocks with nonblocking assignments  
  - Explicit reset behavior  
- ğŸ“‚ **Downloadable Code** â€“ Save generated Verilog into `design.v` automatically.  
- âš¡ **Fast & Interactive** â€“ Runs in the browser with **Streamlit** UI.  
- ğŸ”‘ **Secure API Access** â€“ API keys managed via `.env` file.  

---

## ğŸ› ï¸ Tech Stack

- **Python 3.10+**  
- [Streamlit](https://streamlit.io/) â€“ UI for interaction  
- [Google Generative AI](https://ai.google.dev/) â€“ Gemini model for code generation  
- [dotenv](https://pypi.org/project/python-dotenv/) â€“ Environment variable management  
- [Regex](https://docs.python.org/3/library/re.html) â€“ Extract Verilog blocks from responses  

---

## ğŸ“‚ Project Pipeline

1. **Specification Input** â€“ User enters hardware spec (e.g., *â€œ8-bit synchronous up-counter with async resetâ€*).  
2. **Prompt Engineering** â€“ System prompt enforces safe RTL rules and Verilog-2001 standards.  
3. **Gemini LLM** â€“ Googleâ€™s Gemini 2.5 Flash model generates Verilog code.  
4. **Code Extraction** â€“ Regex filters ` ```verilog ... ``` ` fenced code blocks.  
5. **File Export** â€“ Generated code is saved into `out/design.v` and available for download.  
6. **Streamlit UI** â€“ Display code with syntax highlighting & download option.  

---

## âš¡ Quickstart

### 1ï¸âƒ£ Clone the Repo
```bash
git clone https://github.com/your-username/text-to-verilog-generator.git
cd text-to-verilog-generator
````

### 2ï¸âƒ£ Install Dependencies

```bash
pip install -r requirements.txt
```

### 3ï¸âƒ£ Set up Environment Variables

Create a `.env` file in the root directory with your **Google Gemini API key**:

```bash
GEMINI_API_KEY=your_api_key_here
```

### 4ï¸âƒ£ Run the App

```bash
streamlit run app.py
```

### 5ï¸âƒ£ Generate Verilog

* Enter your specification in the text area.
* Click **"Generate Verilog"**.
* View the generated code, copy it, or download as `design.v`.
