// Seed: 1040417543
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    output tri id_3,
    input tri id_4
);
  tri0 id_6, id_7, id_8, id_9, id_10, id_11;
  wire id_12;
  wire id_13 = id_4 - id_1 * id_8;
  assign module_1.type_1 = 0;
  wire id_14;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    output wor id_2,
    input supply1 id_3,
    input wor id_4,
    output wor id_5,
    id_11,
    input supply0 id_6,
    output wor id_7,
    output tri1 id_8,
    output tri1 id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_5,
      id_6
  );
endmodule
