// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sha512_verify_sha512Top_512u_512u_s (
        input_r_TDATA,
        output2_din,
        output2_full_n,
        output2_write,
        last_input_tdata,
        ap_clk,
        ap_rst,
        input_r_TVALID,
        input_r_TREADY,
        last_input_tdata_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [583:0] input_r_TDATA;
output  [582:0] output2_din;
input   output2_full_n;
output   output2_write;
output  [511:0] last_input_tdata;
input   ap_clk;
input   ap_rst;
input   input_r_TVALID;
output   input_r_TREADY;
output   last_input_tdata_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    preProcessing_U0_ap_start;
wire    preProcessing_U0_start_full_n;
wire    preProcessing_U0_ap_done;
wire    preProcessing_U0_ap_continue;
wire    preProcessing_U0_ap_idle;
wire    preProcessing_U0_ap_ready;
wire    preProcessing_U0_start_out;
wire    preProcessing_U0_start_write;
wire    preProcessing_U0_input_r_TREADY;
wire   [1023:0] preProcessing_U0_blk_strm_din;
wire    preProcessing_U0_blk_strm_write;
wire   [0:0] preProcessing_U0_end_nblk_strm3_din;
wire    preProcessing_U0_end_nblk_strm3_write;
wire   [63:0] preProcessing_U0_tkeep_strm7_din;
wire    preProcessing_U0_tkeep_strm7_write;
wire   [5:0] preProcessing_U0_tid_strm8_din;
wire    preProcessing_U0_tid_strm8_write;
wire   [511:0] preProcessing_U0_last_input_tdata;
wire    preProcessing_U0_last_input_tdata_ap_vld;
wire    ap_sync_continue;
wire    dup_strm_128u_U0_ap_start;
wire    dup_strm_128u_U0_ap_done;
wire    dup_strm_128u_U0_ap_continue;
wire    dup_strm_128u_U0_ap_idle;
wire    dup_strm_128u_U0_ap_ready;
wire    dup_strm_128u_U0_end_nblk_strm3_read;
wire   [0:0] dup_strm_128u_U0_end_nblk_strm14_din;
wire    dup_strm_128u_U0_end_nblk_strm14_write;
wire   [0:0] dup_strm_128u_U0_end_nblk_strm25_din;
wire    dup_strm_128u_U0_end_nblk_strm25_write;
wire    generateMsgSchedule_U0_ap_start;
wire    generateMsgSchedule_U0_ap_done;
wire    generateMsgSchedule_U0_ap_continue;
wire    generateMsgSchedule_U0_ap_idle;
wire    generateMsgSchedule_U0_ap_ready;
wire    generateMsgSchedule_U0_blk_strm_read;
wire    generateMsgSchedule_U0_end_nblk_strm14_read;
wire   [63:0] generateMsgSchedule_U0_w_strm6_din;
wire    generateMsgSchedule_U0_w_strm6_write;
wire    SHA512Digest_64u_512u_U0_ap_start;
wire    SHA512Digest_64u_512u_U0_ap_done;
wire    SHA512Digest_64u_512u_U0_ap_continue;
wire    SHA512Digest_64u_512u_U0_ap_idle;
wire    SHA512Digest_64u_512u_U0_ap_ready;
wire    SHA512Digest_64u_512u_U0_w_strm6_read;
wire    SHA512Digest_64u_512u_U0_end_nblk_strm25_read;
wire    SHA512Digest_64u_512u_U0_tkeep_strm7_read;
wire    SHA512Digest_64u_512u_U0_tid_strm8_read;
wire   [582:0] SHA512Digest_64u_512u_U0_output2_din;
wire    SHA512Digest_64u_512u_U0_output2_write;
wire    blk_strm_full_n;
wire   [1023:0] blk_strm_dout;
wire   [5:0] blk_strm_num_data_valid;
wire   [5:0] blk_strm_fifo_cap;
wire    blk_strm_empty_n;
wire    end_nblk_strm_full_n;
wire   [0:0] end_nblk_strm_dout;
wire   [5:0] end_nblk_strm_num_data_valid;
wire   [5:0] end_nblk_strm_fifo_cap;
wire    end_nblk_strm_empty_n;
wire    tkeep_strm_full_n;
wire   [63:0] tkeep_strm_dout;
wire   [5:0] tkeep_strm_num_data_valid;
wire   [5:0] tkeep_strm_fifo_cap;
wire    tkeep_strm_empty_n;
wire    tid_strm_full_n;
wire   [5:0] tid_strm_dout;
wire   [5:0] tid_strm_num_data_valid;
wire   [5:0] tid_strm_fifo_cap;
wire    tid_strm_empty_n;
wire    end_nblk_strm1_full_n;
wire   [0:0] end_nblk_strm1_dout;
wire   [5:0] end_nblk_strm1_num_data_valid;
wire   [5:0] end_nblk_strm1_fifo_cap;
wire    end_nblk_strm1_empty_n;
wire    end_nblk_strm2_full_n;
wire   [0:0] end_nblk_strm2_dout;
wire   [5:0] end_nblk_strm2_num_data_valid;
wire   [5:0] end_nblk_strm2_fifo_cap;
wire    end_nblk_strm2_empty_n;
wire    w_strm_full_n;
wire   [63:0] w_strm_dout;
wire   [5:0] w_strm_num_data_valid;
wire   [5:0] w_strm_fifo_cap;
wire    w_strm_empty_n;
wire    ap_sync_done;
wire   [0:0] start_for_dup_strm_128u_U0_din;
wire    start_for_dup_strm_128u_U0_full_n;
wire   [0:0] start_for_dup_strm_128u_U0_dout;
wire    start_for_dup_strm_128u_U0_empty_n;
wire   [0:0] start_for_generateMsgSchedule_U0_din;
wire    start_for_generateMsgSchedule_U0_full_n;
wire   [0:0] start_for_generateMsgSchedule_U0_dout;
wire    start_for_generateMsgSchedule_U0_empty_n;
wire   [0:0] start_for_SHA512Digest_64u_512u_U0_din;
wire    start_for_SHA512Digest_64u_512u_U0_full_n;
wire   [0:0] start_for_SHA512Digest_64u_512u_U0_dout;
wire    start_for_SHA512Digest_64u_512u_U0_empty_n;

sha512_verify_preProcessing preProcessing_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(preProcessing_U0_ap_start),
    .start_full_n(preProcessing_U0_start_full_n),
    .ap_done(preProcessing_U0_ap_done),
    .ap_continue(preProcessing_U0_ap_continue),
    .ap_idle(preProcessing_U0_ap_idle),
    .ap_ready(preProcessing_U0_ap_ready),
    .start_out(preProcessing_U0_start_out),
    .start_write(preProcessing_U0_start_write),
    .input_r_TDATA(input_r_TDATA),
    .input_r_TVALID(input_r_TVALID),
    .input_r_TREADY(preProcessing_U0_input_r_TREADY),
    .blk_strm_din(preProcessing_U0_blk_strm_din),
    .blk_strm_num_data_valid(blk_strm_num_data_valid),
    .blk_strm_fifo_cap(blk_strm_fifo_cap),
    .blk_strm_full_n(blk_strm_full_n),
    .blk_strm_write(preProcessing_U0_blk_strm_write),
    .end_nblk_strm3_din(preProcessing_U0_end_nblk_strm3_din),
    .end_nblk_strm3_num_data_valid(end_nblk_strm_num_data_valid),
    .end_nblk_strm3_fifo_cap(end_nblk_strm_fifo_cap),
    .end_nblk_strm3_full_n(end_nblk_strm_full_n),
    .end_nblk_strm3_write(preProcessing_U0_end_nblk_strm3_write),
    .tkeep_strm7_din(preProcessing_U0_tkeep_strm7_din),
    .tkeep_strm7_num_data_valid(tkeep_strm_num_data_valid),
    .tkeep_strm7_fifo_cap(tkeep_strm_fifo_cap),
    .tkeep_strm7_full_n(tkeep_strm_full_n),
    .tkeep_strm7_write(preProcessing_U0_tkeep_strm7_write),
    .tid_strm8_din(preProcessing_U0_tid_strm8_din),
    .tid_strm8_num_data_valid(tid_strm_num_data_valid),
    .tid_strm8_fifo_cap(tid_strm_fifo_cap),
    .tid_strm8_full_n(tid_strm_full_n),
    .tid_strm8_write(preProcessing_U0_tid_strm8_write),
    .last_input_tdata(preProcessing_U0_last_input_tdata),
    .last_input_tdata_ap_vld(preProcessing_U0_last_input_tdata_ap_vld)
);

sha512_verify_dup_strm_128u_s dup_strm_128u_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dup_strm_128u_U0_ap_start),
    .ap_done(dup_strm_128u_U0_ap_done),
    .ap_continue(dup_strm_128u_U0_ap_continue),
    .ap_idle(dup_strm_128u_U0_ap_idle),
    .ap_ready(dup_strm_128u_U0_ap_ready),
    .end_nblk_strm3_dout(end_nblk_strm_dout),
    .end_nblk_strm3_num_data_valid(end_nblk_strm_num_data_valid),
    .end_nblk_strm3_fifo_cap(end_nblk_strm_fifo_cap),
    .end_nblk_strm3_empty_n(end_nblk_strm_empty_n),
    .end_nblk_strm3_read(dup_strm_128u_U0_end_nblk_strm3_read),
    .end_nblk_strm14_din(dup_strm_128u_U0_end_nblk_strm14_din),
    .end_nblk_strm14_num_data_valid(end_nblk_strm1_num_data_valid),
    .end_nblk_strm14_fifo_cap(end_nblk_strm1_fifo_cap),
    .end_nblk_strm14_full_n(end_nblk_strm1_full_n),
    .end_nblk_strm14_write(dup_strm_128u_U0_end_nblk_strm14_write),
    .end_nblk_strm25_din(dup_strm_128u_U0_end_nblk_strm25_din),
    .end_nblk_strm25_num_data_valid(end_nblk_strm2_num_data_valid),
    .end_nblk_strm25_fifo_cap(end_nblk_strm2_fifo_cap),
    .end_nblk_strm25_full_n(end_nblk_strm2_full_n),
    .end_nblk_strm25_write(dup_strm_128u_U0_end_nblk_strm25_write)
);

sha512_verify_generateMsgSchedule generateMsgSchedule_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(generateMsgSchedule_U0_ap_start),
    .ap_done(generateMsgSchedule_U0_ap_done),
    .ap_continue(generateMsgSchedule_U0_ap_continue),
    .ap_idle(generateMsgSchedule_U0_ap_idle),
    .ap_ready(generateMsgSchedule_U0_ap_ready),
    .blk_strm_dout(blk_strm_dout),
    .blk_strm_num_data_valid(blk_strm_num_data_valid),
    .blk_strm_fifo_cap(blk_strm_fifo_cap),
    .blk_strm_empty_n(blk_strm_empty_n),
    .blk_strm_read(generateMsgSchedule_U0_blk_strm_read),
    .end_nblk_strm14_dout(end_nblk_strm1_dout),
    .end_nblk_strm14_num_data_valid(end_nblk_strm1_num_data_valid),
    .end_nblk_strm14_fifo_cap(end_nblk_strm1_fifo_cap),
    .end_nblk_strm14_empty_n(end_nblk_strm1_empty_n),
    .end_nblk_strm14_read(generateMsgSchedule_U0_end_nblk_strm14_read),
    .w_strm6_din(generateMsgSchedule_U0_w_strm6_din),
    .w_strm6_num_data_valid(w_strm_num_data_valid),
    .w_strm6_fifo_cap(w_strm_fifo_cap),
    .w_strm6_full_n(w_strm_full_n),
    .w_strm6_write(generateMsgSchedule_U0_w_strm6_write)
);

sha512_verify_SHA512Digest_64u_512u_s SHA512Digest_64u_512u_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(SHA512Digest_64u_512u_U0_ap_start),
    .ap_done(SHA512Digest_64u_512u_U0_ap_done),
    .ap_continue(SHA512Digest_64u_512u_U0_ap_continue),
    .ap_idle(SHA512Digest_64u_512u_U0_ap_idle),
    .ap_ready(SHA512Digest_64u_512u_U0_ap_ready),
    .w_strm6_dout(w_strm_dout),
    .w_strm6_num_data_valid(w_strm_num_data_valid),
    .w_strm6_fifo_cap(w_strm_fifo_cap),
    .w_strm6_empty_n(w_strm_empty_n),
    .w_strm6_read(SHA512Digest_64u_512u_U0_w_strm6_read),
    .end_nblk_strm25_dout(end_nblk_strm2_dout),
    .end_nblk_strm25_num_data_valid(end_nblk_strm2_num_data_valid),
    .end_nblk_strm25_fifo_cap(end_nblk_strm2_fifo_cap),
    .end_nblk_strm25_empty_n(end_nblk_strm2_empty_n),
    .end_nblk_strm25_read(SHA512Digest_64u_512u_U0_end_nblk_strm25_read),
    .tkeep_strm7_dout(tkeep_strm_dout),
    .tkeep_strm7_num_data_valid(tkeep_strm_num_data_valid),
    .tkeep_strm7_fifo_cap(tkeep_strm_fifo_cap),
    .tkeep_strm7_empty_n(tkeep_strm_empty_n),
    .tkeep_strm7_read(SHA512Digest_64u_512u_U0_tkeep_strm7_read),
    .tid_strm8_dout(tid_strm_dout),
    .tid_strm8_num_data_valid(tid_strm_num_data_valid),
    .tid_strm8_fifo_cap(tid_strm_fifo_cap),
    .tid_strm8_empty_n(tid_strm_empty_n),
    .tid_strm8_read(SHA512Digest_64u_512u_U0_tid_strm8_read),
    .output2_din(SHA512Digest_64u_512u_U0_output2_din),
    .output2_full_n(output2_full_n),
    .output2_write(SHA512Digest_64u_512u_U0_output2_write)
);

sha512_verify_fifo_w1024_d32_D blk_strm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(preProcessing_U0_blk_strm_din),
    .if_full_n(blk_strm_full_n),
    .if_write(preProcessing_U0_blk_strm_write),
    .if_dout(blk_strm_dout),
    .if_num_data_valid(blk_strm_num_data_valid),
    .if_fifo_cap(blk_strm_fifo_cap),
    .if_empty_n(blk_strm_empty_n),
    .if_read(generateMsgSchedule_U0_blk_strm_read)
);

sha512_verify_fifo_w1_d32_D end_nblk_strm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(preProcessing_U0_end_nblk_strm3_din),
    .if_full_n(end_nblk_strm_full_n),
    .if_write(preProcessing_U0_end_nblk_strm3_write),
    .if_dout(end_nblk_strm_dout),
    .if_num_data_valid(end_nblk_strm_num_data_valid),
    .if_fifo_cap(end_nblk_strm_fifo_cap),
    .if_empty_n(end_nblk_strm_empty_n),
    .if_read(dup_strm_128u_U0_end_nblk_strm3_read)
);

sha512_verify_fifo_w64_d32_D tkeep_strm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(preProcessing_U0_tkeep_strm7_din),
    .if_full_n(tkeep_strm_full_n),
    .if_write(preProcessing_U0_tkeep_strm7_write),
    .if_dout(tkeep_strm_dout),
    .if_num_data_valid(tkeep_strm_num_data_valid),
    .if_fifo_cap(tkeep_strm_fifo_cap),
    .if_empty_n(tkeep_strm_empty_n),
    .if_read(SHA512Digest_64u_512u_U0_tkeep_strm7_read)
);

sha512_verify_fifo_w6_d32_D tid_strm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(preProcessing_U0_tid_strm8_din),
    .if_full_n(tid_strm_full_n),
    .if_write(preProcessing_U0_tid_strm8_write),
    .if_dout(tid_strm_dout),
    .if_num_data_valid(tid_strm_num_data_valid),
    .if_fifo_cap(tid_strm_fifo_cap),
    .if_empty_n(tid_strm_empty_n),
    .if_read(SHA512Digest_64u_512u_U0_tid_strm8_read)
);

sha512_verify_fifo_w1_d32_D end_nblk_strm1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dup_strm_128u_U0_end_nblk_strm14_din),
    .if_full_n(end_nblk_strm1_full_n),
    .if_write(dup_strm_128u_U0_end_nblk_strm14_write),
    .if_dout(end_nblk_strm1_dout),
    .if_num_data_valid(end_nblk_strm1_num_data_valid),
    .if_fifo_cap(end_nblk_strm1_fifo_cap),
    .if_empty_n(end_nblk_strm1_empty_n),
    .if_read(generateMsgSchedule_U0_end_nblk_strm14_read)
);

sha512_verify_fifo_w1_d32_D end_nblk_strm2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dup_strm_128u_U0_end_nblk_strm25_din),
    .if_full_n(end_nblk_strm2_full_n),
    .if_write(dup_strm_128u_U0_end_nblk_strm25_write),
    .if_dout(end_nblk_strm2_dout),
    .if_num_data_valid(end_nblk_strm2_num_data_valid),
    .if_fifo_cap(end_nblk_strm2_fifo_cap),
    .if_empty_n(end_nblk_strm2_empty_n),
    .if_read(SHA512Digest_64u_512u_U0_end_nblk_strm25_read)
);

sha512_verify_fifo_w64_d32_D w_strm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(generateMsgSchedule_U0_w_strm6_din),
    .if_full_n(w_strm_full_n),
    .if_write(generateMsgSchedule_U0_w_strm6_write),
    .if_dout(w_strm_dout),
    .if_num_data_valid(w_strm_num_data_valid),
    .if_fifo_cap(w_strm_fifo_cap),
    .if_empty_n(w_strm_empty_n),
    .if_read(SHA512Digest_64u_512u_U0_w_strm6_read)
);

sha512_verify_start_for_dup_strm_128u_U0 start_for_dup_strm_128u_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dup_strm_128u_U0_din),
    .if_full_n(start_for_dup_strm_128u_U0_full_n),
    .if_write(preProcessing_U0_start_write),
    .if_dout(start_for_dup_strm_128u_U0_dout),
    .if_empty_n(start_for_dup_strm_128u_U0_empty_n),
    .if_read(dup_strm_128u_U0_ap_ready)
);

sha512_verify_start_for_generateMsgSchedule_U0 start_for_generateMsgSchedule_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_generateMsgSchedule_U0_din),
    .if_full_n(start_for_generateMsgSchedule_U0_full_n),
    .if_write(preProcessing_U0_start_write),
    .if_dout(start_for_generateMsgSchedule_U0_dout),
    .if_empty_n(start_for_generateMsgSchedule_U0_empty_n),
    .if_read(generateMsgSchedule_U0_ap_ready)
);

sha512_verify_start_for_SHA512Digest_64u_512u_U0 start_for_SHA512Digest_64u_512u_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_SHA512Digest_64u_512u_U0_din),
    .if_full_n(start_for_SHA512Digest_64u_512u_U0_full_n),
    .if_write(preProcessing_U0_start_write),
    .if_dout(start_for_SHA512Digest_64u_512u_U0_dout),
    .if_empty_n(start_for_SHA512Digest_64u_512u_U0_empty_n),
    .if_read(SHA512Digest_64u_512u_U0_ap_ready)
);

assign SHA512Digest_64u_512u_U0_ap_continue = ap_sync_continue;

assign SHA512Digest_64u_512u_U0_ap_start = start_for_SHA512Digest_64u_512u_U0_empty_n;

assign ap_done = ap_sync_done;

assign ap_idle = (preProcessing_U0_ap_idle & generateMsgSchedule_U0_ap_idle & dup_strm_128u_U0_ap_idle & SHA512Digest_64u_512u_U0_ap_idle);

assign ap_ready = preProcessing_U0_ap_ready;

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (preProcessing_U0_ap_done & SHA512Digest_64u_512u_U0_ap_done);

assign dup_strm_128u_U0_ap_continue = 1'b1;

assign dup_strm_128u_U0_ap_start = start_for_dup_strm_128u_U0_empty_n;

assign generateMsgSchedule_U0_ap_continue = 1'b1;

assign generateMsgSchedule_U0_ap_start = start_for_generateMsgSchedule_U0_empty_n;

assign input_r_TREADY = preProcessing_U0_input_r_TREADY;

assign last_input_tdata = preProcessing_U0_last_input_tdata;

assign last_input_tdata_ap_vld = preProcessing_U0_last_input_tdata_ap_vld;

assign output2_din = SHA512Digest_64u_512u_U0_output2_din;

assign output2_write = SHA512Digest_64u_512u_U0_output2_write;

assign preProcessing_U0_ap_continue = ap_sync_continue;

assign preProcessing_U0_ap_start = ap_start;

assign preProcessing_U0_start_full_n = (start_for_generateMsgSchedule_U0_full_n & start_for_dup_strm_128u_U0_full_n & start_for_SHA512Digest_64u_512u_U0_full_n);

assign start_for_SHA512Digest_64u_512u_U0_din = 1'b1;

assign start_for_dup_strm_128u_U0_din = 1'b1;

assign start_for_generateMsgSchedule_U0_din = 1'b1;

endmodule //sha512_verify_sha512Top_512u_512u_s
