
Osciloscope.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002c  00800200  00001262  000012f6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001262  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000e0c  0080022c  0080022c  00001322  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001322  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001354  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000220  00000000  00000000  00001394  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002b3f  00000000  00000000  000015b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000012d2  00000000  00000000  000040f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001549  00000000  00000000  000053c5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000005ec  00000000  00000000  00006910  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000a91  00000000  00000000  00006efc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001719  00000000  00000000  0000798d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001c0  00000000  00000000  000090a6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	f1 c1       	rjmp	.+994    	; 0x3e4 <__ctors_end>
       2:	00 00       	nop
       4:	0e c2       	rjmp	.+1052   	; 0x422 <__bad_interrupt>
       6:	00 00       	nop
       8:	0c c2       	rjmp	.+1048   	; 0x422 <__bad_interrupt>
       a:	00 00       	nop
       c:	0a c2       	rjmp	.+1044   	; 0x422 <__bad_interrupt>
       e:	00 00       	nop
      10:	08 c2       	rjmp	.+1040   	; 0x422 <__bad_interrupt>
      12:	00 00       	nop
      14:	06 c2       	rjmp	.+1036   	; 0x422 <__bad_interrupt>
      16:	00 00       	nop
      18:	04 c2       	rjmp	.+1032   	; 0x422 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	02 c2       	rjmp	.+1028   	; 0x422 <__bad_interrupt>
      1e:	00 00       	nop
      20:	00 c2       	rjmp	.+1024   	; 0x422 <__bad_interrupt>
      22:	00 00       	nop
      24:	fe c1       	rjmp	.+1020   	; 0x422 <__bad_interrupt>
      26:	00 00       	nop
      28:	fc c1       	rjmp	.+1016   	; 0x422 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	fa c1       	rjmp	.+1012   	; 0x422 <__bad_interrupt>
      2e:	00 00       	nop
      30:	f8 c1       	rjmp	.+1008   	; 0x422 <__bad_interrupt>
      32:	00 00       	nop
      34:	f6 c1       	rjmp	.+1004   	; 0x422 <__bad_interrupt>
      36:	00 00       	nop
      38:	f4 c1       	rjmp	.+1000   	; 0x422 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	f2 c1       	rjmp	.+996    	; 0x422 <__bad_interrupt>
      3e:	00 00       	nop
      40:	f0 c1       	rjmp	.+992    	; 0x422 <__bad_interrupt>
      42:	00 00       	nop
      44:	ae c4       	rjmp	.+2396   	; 0x9a2 <__vector_17>
      46:	00 00       	nop
      48:	ec c1       	rjmp	.+984    	; 0x422 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	ea c1       	rjmp	.+980    	; 0x422 <__bad_interrupt>
      4e:	00 00       	nop
      50:	e8 c1       	rjmp	.+976    	; 0x422 <__bad_interrupt>
      52:	00 00       	nop
      54:	e6 c1       	rjmp	.+972    	; 0x422 <__bad_interrupt>
      56:	00 00       	nop
      58:	e4 c1       	rjmp	.+968    	; 0x422 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	e2 c1       	rjmp	.+964    	; 0x422 <__bad_interrupt>
      5e:	00 00       	nop
      60:	e0 c1       	rjmp	.+960    	; 0x422 <__bad_interrupt>
      62:	00 00       	nop
      64:	de c1       	rjmp	.+956    	; 0x422 <__bad_interrupt>
      66:	00 00       	nop
      68:	dc c1       	rjmp	.+952    	; 0x422 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	da c1       	rjmp	.+948    	; 0x422 <__bad_interrupt>
      6e:	00 00       	nop
      70:	d8 c1       	rjmp	.+944    	; 0x422 <__bad_interrupt>
      72:	00 00       	nop
      74:	af c4       	rjmp	.+2398   	; 0x9d4 <__vector_29>
      76:	00 00       	nop
      78:	d4 c1       	rjmp	.+936    	; 0x422 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	d2 c1       	rjmp	.+932    	; 0x422 <__bad_interrupt>
      7e:	00 00       	nop
      80:	d0 c1       	rjmp	.+928    	; 0x422 <__bad_interrupt>
      82:	00 00       	nop
      84:	ce c1       	rjmp	.+924    	; 0x422 <__bad_interrupt>
      86:	00 00       	nop
      88:	cc c1       	rjmp	.+920    	; 0x422 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	ca c1       	rjmp	.+916    	; 0x422 <__bad_interrupt>
      8e:	00 00       	nop
      90:	08 c5       	rjmp	.+2576   	; 0xaa2 <__vector_36>
      92:	00 00       	nop
      94:	c6 c1       	rjmp	.+908    	; 0x422 <__bad_interrupt>
      96:	00 00       	nop
      98:	c4 c1       	rjmp	.+904    	; 0x422 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c2 c1       	rjmp	.+900    	; 0x422 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	c0 c1       	rjmp	.+896    	; 0x422 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	be c1       	rjmp	.+892    	; 0x422 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	bc c1       	rjmp	.+888    	; 0x422 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	ba c1       	rjmp	.+884    	; 0x422 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	b8 c1       	rjmp	.+880    	; 0x422 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	b6 c1       	rjmp	.+876    	; 0x422 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	b4 c1       	rjmp	.+872    	; 0x422 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	b2 c1       	rjmp	.+868    	; 0x422 <__bad_interrupt>
      be:	00 00       	nop
      c0:	b0 c1       	rjmp	.+864    	; 0x422 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	ae c1       	rjmp	.+860    	; 0x422 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	ac c1       	rjmp	.+856    	; 0x422 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	aa c1       	rjmp	.+852    	; 0x422 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	a8 c1       	rjmp	.+848    	; 0x422 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	a6 c1       	rjmp	.+844    	; 0x422 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	a4 c1       	rjmp	.+840    	; 0x422 <__bad_interrupt>
      da:	00 00       	nop
      dc:	a2 c1       	rjmp	.+836    	; 0x422 <__bad_interrupt>
      de:	00 00       	nop
      e0:	a0 c1       	rjmp	.+832    	; 0x422 <__bad_interrupt>
	...

000000e4 <__trampolines_end>:
	...
      ec:	00 00       	nop
      ee:	5f 00       	.word	0x005f	; ????
      f0:	00 00       	nop
      f2:	00 00       	nop
      f4:	00 00       	nop
      f6:	07 00       	.word	0x0007	; ????
      f8:	07 00       	.word	0x0007	; ????
      fa:	00 00       	nop
      fc:	00 14       	cp	r0, r0
      fe:	7f 14       	cp	r7, r15
     100:	7f 14       	cp	r7, r15
     102:	00 00       	nop
     104:	00 24       	eor	r0, r0
     106:	2a 7f       	andi	r18, 0xFA	; 250
     108:	2a 12       	cpse	r2, r26
     10a:	00 00       	nop
     10c:	00 23       	and	r16, r16
     10e:	13 08       	sbc	r1, r3
     110:	64 62       	ori	r22, 0x24	; 36
     112:	00 00       	nop
     114:	00 36       	cpi	r16, 0x60	; 96
     116:	49 55       	subi	r20, 0x59	; 89
     118:	22 50       	subi	r18, 0x02	; 2
     11a:	00 00       	nop
     11c:	00 00       	nop
     11e:	05 03       	mulsu	r16, r21
     120:	00 00       	nop
     122:	00 00       	nop
     124:	00 1c       	adc	r0, r0
     126:	22 41       	sbci	r18, 0x12	; 18
     128:	00 00       	nop
     12a:	00 00       	nop
     12c:	00 41       	sbci	r16, 0x10	; 16
     12e:	22 1c       	adc	r2, r2
     130:	00 00       	nop
     132:	00 00       	nop
     134:	00 08       	sbc	r0, r0
     136:	2a 1c       	adc	r2, r10
     138:	2a 08       	sbc	r2, r10
     13a:	00 00       	nop
     13c:	00 08       	sbc	r0, r0
     13e:	08 3e       	cpi	r16, 0xE8	; 232
     140:	08 08       	sbc	r0, r8
     142:	00 00       	nop
     144:	00 a0       	ldd	r0, Z+32	; 0x20
     146:	60 00       	.word	0x0060	; ????
     148:	00 00       	nop
     14a:	00 00       	nop
     14c:	00 08       	sbc	r0, r0
     14e:	08 08       	sbc	r0, r8
     150:	08 08       	sbc	r0, r8
     152:	00 00       	nop
     154:	00 60       	ori	r16, 0x00	; 0
     156:	60 00       	.word	0x0060	; ????
     158:	00 00       	nop
     15a:	00 00       	nop
     15c:	00 20       	and	r0, r0
     15e:	10 08       	sbc	r1, r0
     160:	04 02       	muls	r16, r20
     162:	00 00       	nop
     164:	00 3e       	cpi	r16, 0xE0	; 224
     166:	51 49       	sbci	r21, 0x91	; 145
     168:	45 3e       	cpi	r20, 0xE5	; 229
     16a:	00 00       	nop
     16c:	00 00       	nop
     16e:	42 7f       	andi	r20, 0xF2	; 242
     170:	40 00       	.word	0x0040	; ????
     172:	00 00       	nop
     174:	00 62       	ori	r16, 0x20	; 32
     176:	51 49       	sbci	r21, 0x91	; 145
     178:	49 46       	sbci	r20, 0x69	; 105
     17a:	00 00       	nop
     17c:	00 22       	and	r0, r16
     17e:	41 49       	sbci	r20, 0x91	; 145
     180:	49 36       	cpi	r20, 0x69	; 105
     182:	00 00       	nop
     184:	00 18       	sub	r0, r0
     186:	14 12       	cpse	r1, r20
     188:	7f 10       	cpse	r7, r15
     18a:	00 00       	nop
     18c:	00 27       	eor	r16, r16
     18e:	45 45       	sbci	r20, 0x55	; 85
     190:	45 39       	cpi	r20, 0x95	; 149
     192:	00 00       	nop
     194:	00 3c       	cpi	r16, 0xC0	; 192
     196:	4a 49       	sbci	r20, 0x9A	; 154
     198:	49 30       	cpi	r20, 0x09	; 9
     19a:	00 00       	nop
     19c:	00 01       	movw	r0, r0
     19e:	71 09       	sbc	r23, r1
     1a0:	05 03       	mulsu	r16, r21
     1a2:	00 00       	nop
     1a4:	00 36       	cpi	r16, 0x60	; 96
     1a6:	49 49       	sbci	r20, 0x99	; 153
     1a8:	49 36       	cpi	r20, 0x69	; 105
     1aa:	00 00       	nop
     1ac:	00 06       	cpc	r0, r16
     1ae:	49 49       	sbci	r20, 0x99	; 153
     1b0:	29 1e       	adc	r2, r25
     1b2:	00 00       	nop
     1b4:	00 00       	nop
     1b6:	36 36       	cpi	r19, 0x66	; 102
     1b8:	00 00       	nop
     1ba:	00 00       	nop
     1bc:	00 00       	nop
     1be:	ac 6c       	ori	r26, 0xCC	; 204
     1c0:	00 00       	nop
     1c2:	00 00       	nop
     1c4:	00 08       	sbc	r0, r0
     1c6:	14 22       	and	r1, r20
     1c8:	41 00       	.word	0x0041	; ????
     1ca:	00 00       	nop
     1cc:	00 14       	cp	r0, r0
     1ce:	14 14       	cp	r1, r4
     1d0:	14 14       	cp	r1, r4
     1d2:	00 00       	nop
     1d4:	00 41       	sbci	r16, 0x10	; 16
     1d6:	22 14       	cp	r2, r2
     1d8:	08 00       	.word	0x0008	; ????
     1da:	00 00       	nop
     1dc:	00 02       	muls	r16, r16
     1de:	01 51       	subi	r16, 0x11	; 17
     1e0:	09 06       	cpc	r0, r25
     1e2:	00 00       	nop
     1e4:	00 32       	cpi	r16, 0x20	; 32
     1e6:	49 79       	andi	r20, 0x99	; 153
     1e8:	41 3e       	cpi	r20, 0xE1	; 225
     1ea:	00 00       	nop
     1ec:	00 7e       	andi	r16, 0xE0	; 224
     1ee:	09 09       	sbc	r16, r9
     1f0:	09 7e       	andi	r16, 0xE9	; 233
     1f2:	00 00       	nop
     1f4:	00 7f       	andi	r16, 0xF0	; 240
     1f6:	49 49       	sbci	r20, 0x99	; 153
     1f8:	49 36       	cpi	r20, 0x69	; 105
     1fa:	00 00       	nop
     1fc:	00 3e       	cpi	r16, 0xE0	; 224
     1fe:	41 41       	sbci	r20, 0x11	; 17
     200:	41 22       	and	r4, r17
     202:	00 00       	nop
     204:	00 7f       	andi	r16, 0xF0	; 240
     206:	41 41       	sbci	r20, 0x11	; 17
     208:	22 1c       	adc	r2, r2
     20a:	00 00       	nop
     20c:	00 7f       	andi	r16, 0xF0	; 240
     20e:	49 49       	sbci	r20, 0x99	; 153
     210:	49 41       	sbci	r20, 0x19	; 25
     212:	00 00       	nop
     214:	00 7f       	andi	r16, 0xF0	; 240
     216:	09 09       	sbc	r16, r9
     218:	09 01       	movw	r0, r18
     21a:	00 00       	nop
     21c:	00 3e       	cpi	r16, 0xE0	; 224
     21e:	41 41       	sbci	r20, 0x11	; 17
     220:	51 72       	andi	r21, 0x21	; 33
     222:	00 00       	nop
     224:	00 7f       	andi	r16, 0xF0	; 240
     226:	08 08       	sbc	r0, r8
     228:	08 7f       	andi	r16, 0xF8	; 248
     22a:	00 00       	nop
     22c:	00 41       	sbci	r16, 0x10	; 16
     22e:	7f 41       	sbci	r23, 0x1F	; 31
     230:	00 00       	nop
     232:	00 00       	nop
     234:	00 20       	and	r0, r0
     236:	40 41       	sbci	r20, 0x10	; 16
     238:	3f 01       	movw	r6, r30
     23a:	00 00       	nop
     23c:	00 7f       	andi	r16, 0xF0	; 240
     23e:	08 14       	cp	r0, r8
     240:	22 41       	sbci	r18, 0x12	; 18
     242:	00 00       	nop
     244:	00 7f       	andi	r16, 0xF0	; 240
     246:	40 40       	sbci	r20, 0x00	; 0
     248:	40 40       	sbci	r20, 0x00	; 0
     24a:	00 00       	nop
     24c:	00 7f       	andi	r16, 0xF0	; 240
     24e:	02 0c       	add	r0, r2
     250:	02 7f       	andi	r16, 0xF2	; 242
     252:	00 00       	nop
     254:	00 7f       	andi	r16, 0xF0	; 240
     256:	04 08       	sbc	r0, r4
     258:	10 7f       	andi	r17, 0xF0	; 240
     25a:	00 00       	nop
     25c:	00 3e       	cpi	r16, 0xE0	; 224
     25e:	41 41       	sbci	r20, 0x11	; 17
     260:	41 3e       	cpi	r20, 0xE1	; 225
     262:	00 00       	nop
     264:	00 7f       	andi	r16, 0xF0	; 240
     266:	09 09       	sbc	r16, r9
     268:	09 06       	cpc	r0, r25
     26a:	00 00       	nop
     26c:	00 3e       	cpi	r16, 0xE0	; 224
     26e:	41 51       	subi	r20, 0x11	; 17
     270:	21 5e       	subi	r18, 0xE1	; 225
     272:	00 00       	nop
     274:	00 7f       	andi	r16, 0xF0	; 240
     276:	09 19       	sub	r16, r9
     278:	29 46       	sbci	r18, 0x69	; 105
     27a:	00 00       	nop
     27c:	00 26       	eor	r0, r16
     27e:	49 49       	sbci	r20, 0x99	; 153
     280:	49 32       	cpi	r20, 0x29	; 41
     282:	00 00       	nop
     284:	00 01       	movw	r0, r0
     286:	01 7f       	andi	r16, 0xF1	; 241
     288:	01 01       	movw	r0, r2
     28a:	00 00       	nop
     28c:	00 3f       	cpi	r16, 0xF0	; 240
     28e:	40 40       	sbci	r20, 0x00	; 0
     290:	40 3f       	cpi	r20, 0xF0	; 240
     292:	00 00       	nop
     294:	00 1f       	adc	r16, r16
     296:	20 40       	sbci	r18, 0x00	; 0
     298:	20 1f       	adc	r18, r16
     29a:	00 00       	nop
     29c:	00 3f       	cpi	r16, 0xF0	; 240
     29e:	40 38       	cpi	r20, 0x80	; 128
     2a0:	40 3f       	cpi	r20, 0xF0	; 240
     2a2:	00 00       	nop
     2a4:	00 63       	ori	r16, 0x30	; 48
     2a6:	14 08       	sbc	r1, r4
     2a8:	14 63       	ori	r17, 0x34	; 52
     2aa:	00 00       	nop
     2ac:	00 03       	mulsu	r16, r16
     2ae:	04 78       	andi	r16, 0x84	; 132
     2b0:	04 03       	mulsu	r16, r20
     2b2:	00 00       	nop
     2b4:	00 61       	ori	r16, 0x10	; 16
     2b6:	51 49       	sbci	r21, 0x91	; 145
     2b8:	45 43       	sbci	r20, 0x35	; 53
     2ba:	00 00       	nop
     2bc:	00 7f       	andi	r16, 0xF0	; 240
     2be:	41 41       	sbci	r20, 0x11	; 17
     2c0:	00 00       	nop
     2c2:	00 00       	nop
     2c4:	00 02       	muls	r16, r16
     2c6:	04 08       	sbc	r0, r4
     2c8:	10 20       	and	r1, r0
     2ca:	00 00       	nop
     2cc:	00 41       	sbci	r16, 0x10	; 16
     2ce:	41 7f       	andi	r20, 0xF1	; 241
     2d0:	00 00       	nop
     2d2:	00 00       	nop
     2d4:	00 04       	cpc	r0, r0
     2d6:	02 01       	movw	r0, r4
     2d8:	02 04       	cpc	r0, r2
     2da:	00 00       	nop
     2dc:	00 80       	ld	r0, Z
     2de:	80 80       	ld	r8, Z
     2e0:	80 80       	ld	r8, Z
     2e2:	00 00       	nop
     2e4:	00 01       	movw	r0, r0
     2e6:	02 04       	cpc	r0, r2
     2e8:	00 00       	nop
     2ea:	00 00       	nop
     2ec:	00 20       	and	r0, r0
     2ee:	54 54       	subi	r21, 0x44	; 68
     2f0:	54 78       	andi	r21, 0x84	; 132
     2f2:	00 00       	nop
     2f4:	00 7f       	andi	r16, 0xF0	; 240
     2f6:	48 44       	sbci	r20, 0x48	; 72
     2f8:	44 38       	cpi	r20, 0x84	; 132
     2fa:	00 00       	nop
     2fc:	00 38       	cpi	r16, 0x80	; 128
     2fe:	44 44       	sbci	r20, 0x44	; 68
     300:	28 00       	.word	0x0028	; ????
     302:	00 00       	nop
     304:	00 38       	cpi	r16, 0x80	; 128
     306:	44 44       	sbci	r20, 0x44	; 68
     308:	48 7f       	andi	r20, 0xF8	; 248
     30a:	00 00       	nop
     30c:	00 38       	cpi	r16, 0x80	; 128
     30e:	54 54       	subi	r21, 0x44	; 68
     310:	54 18       	sub	r5, r4
     312:	00 00       	nop
     314:	00 08       	sbc	r0, r0
     316:	7e 09       	sbc	r23, r14
     318:	02 00       	.word	0x0002	; ????
     31a:	00 00       	nop
     31c:	00 18       	sub	r0, r0
     31e:	a4 a4       	ldd	r10, Z+44	; 0x2c
     320:	a4 7c       	andi	r26, 0xC4	; 196
     322:	00 00       	nop
     324:	00 7f       	andi	r16, 0xF0	; 240
     326:	08 04       	cpc	r0, r8
     328:	04 78       	andi	r16, 0x84	; 132
     32a:	00 00       	nop
     32c:	00 00       	nop
     32e:	7d 00       	.word	0x007d	; ????
     330:	00 00       	nop
     332:	00 00       	nop
     334:	00 80       	ld	r0, Z
     336:	84 7d       	andi	r24, 0xD4	; 212
     338:	00 00       	nop
     33a:	00 00       	nop
     33c:	00 7f       	andi	r16, 0xF0	; 240
     33e:	10 28       	or	r1, r0
     340:	44 00       	.word	0x0044	; ????
     342:	00 00       	nop
     344:	00 41       	sbci	r16, 0x10	; 16
     346:	7f 40       	sbci	r23, 0x0F	; 15
     348:	00 00       	nop
     34a:	00 00       	nop
     34c:	00 7c       	andi	r16, 0xC0	; 192
     34e:	04 18       	sub	r0, r4
     350:	04 78       	andi	r16, 0x84	; 132
     352:	00 00       	nop
     354:	00 7c       	andi	r16, 0xC0	; 192
     356:	08 04       	cpc	r0, r8
     358:	7c 00       	.word	0x007c	; ????
     35a:	00 00       	nop
     35c:	00 38       	cpi	r16, 0x80	; 128
     35e:	44 44       	sbci	r20, 0x44	; 68
     360:	38 00       	.word	0x0038	; ????
     362:	00 00       	nop
     364:	00 fc       	sbrc	r0, 0
     366:	24 24       	eor	r2, r4
     368:	18 00       	.word	0x0018	; ????
     36a:	00 00       	nop
     36c:	00 18       	sub	r0, r0
     36e:	24 24       	eor	r2, r4
     370:	fc 00       	.word	0x00fc	; ????
     372:	00 00       	nop
     374:	00 00       	nop
     376:	7c 08       	sbc	r7, r12
     378:	04 00       	.word	0x0004	; ????
     37a:	00 00       	nop
     37c:	00 48       	sbci	r16, 0x80	; 128
     37e:	54 54       	subi	r21, 0x44	; 68
     380:	24 00       	.word	0x0024	; ????
     382:	00 00       	nop
     384:	00 04       	cpc	r0, r0
     386:	7f 44       	sbci	r23, 0x4F	; 79
     388:	00 00       	nop
     38a:	00 00       	nop
     38c:	00 3c       	cpi	r16, 0xC0	; 192
     38e:	40 40       	sbci	r20, 0x00	; 0
     390:	7c 00       	.word	0x007c	; ????
     392:	00 00       	nop
     394:	00 1c       	adc	r0, r0
     396:	20 40       	sbci	r18, 0x00	; 0
     398:	20 1c       	adc	r2, r0
     39a:	00 00       	nop
     39c:	00 3c       	cpi	r16, 0xC0	; 192
     39e:	40 30       	cpi	r20, 0x00	; 0
     3a0:	40 3c       	cpi	r20, 0xC0	; 192
     3a2:	00 00       	nop
     3a4:	00 44       	sbci	r16, 0x40	; 64
     3a6:	28 10       	cpse	r2, r8
     3a8:	28 44       	sbci	r18, 0x48	; 72
     3aa:	00 00       	nop
     3ac:	00 1c       	adc	r0, r0
     3ae:	a0 a0       	ldd	r10, Z+32	; 0x20
     3b0:	7c 00       	.word	0x007c	; ????
     3b2:	00 00       	nop
     3b4:	00 44       	sbci	r16, 0x40	; 64
     3b6:	64 54       	subi	r22, 0x44	; 68
     3b8:	4c 44       	sbci	r20, 0x4C	; 76
     3ba:	00 00       	nop
     3bc:	00 08       	sbc	r0, r0
     3be:	36 41       	sbci	r19, 0x16	; 22
     3c0:	00 00       	nop
     3c2:	00 00       	nop
     3c4:	00 00       	nop
     3c6:	7f 00       	.word	0x007f	; ????
     3c8:	00 00       	nop
     3ca:	00 00       	nop
     3cc:	00 41       	sbci	r16, 0x10	; 16
     3ce:	36 08       	sbc	r3, r6
     3d0:	00 00       	nop
     3d2:	00 00       	nop
     3d4:	00 02       	muls	r16, r16
     3d6:	01 01       	movw	r0, r2
     3d8:	02 01       	movw	r0, r4
     3da:	00 00       	nop
     3dc:	00 02       	muls	r16, r16
     3de:	05 05       	cpc	r16, r5
     3e0:	02 00       	.word	0x0002	; ????
	...

000003e4 <__ctors_end>:
     3e4:	11 24       	eor	r1, r1
     3e6:	1f be       	out	0x3f, r1	; 63
     3e8:	cf ef       	ldi	r28, 0xFF	; 255
     3ea:	d1 e2       	ldi	r29, 0x21	; 33
     3ec:	de bf       	out	0x3e, r29	; 62
     3ee:	cd bf       	out	0x3d, r28	; 61
     3f0:	00 e0       	ldi	r16, 0x00	; 0
     3f2:	0c bf       	out	0x3c, r16	; 60

000003f4 <__do_copy_data>:
     3f4:	12 e0       	ldi	r17, 0x02	; 2
     3f6:	a0 e0       	ldi	r26, 0x00	; 0
     3f8:	b2 e0       	ldi	r27, 0x02	; 2
     3fa:	e2 e6       	ldi	r30, 0x62	; 98
     3fc:	f2 e1       	ldi	r31, 0x12	; 18
     3fe:	00 e0       	ldi	r16, 0x00	; 0
     400:	0b bf       	out	0x3b, r16	; 59
     402:	02 c0       	rjmp	.+4      	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
     404:	07 90       	elpm	r0, Z+
     406:	0d 92       	st	X+, r0
     408:	ac 32       	cpi	r26, 0x2C	; 44
     40a:	b1 07       	cpc	r27, r17
     40c:	d9 f7       	brne	.-10     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>

0000040e <__do_clear_bss>:
     40e:	20 e1       	ldi	r18, 0x10	; 16
     410:	ac e2       	ldi	r26, 0x2C	; 44
     412:	b2 e0       	ldi	r27, 0x02	; 2
     414:	01 c0       	rjmp	.+2      	; 0x418 <.do_clear_bss_start>

00000416 <.do_clear_bss_loop>:
     416:	1d 92       	st	X+, r1

00000418 <.do_clear_bss_start>:
     418:	a8 33       	cpi	r26, 0x38	; 56
     41a:	b2 07       	cpc	r27, r18
     41c:	e1 f7       	brne	.-8      	; 0x416 <.do_clear_bss_loop>
     41e:	3a d1       	rcall	.+628    	; 0x694 <main>
     420:	1e c7       	rjmp	.+3644   	; 0x125e <_exit>

00000422 <__bad_interrupt>:
     422:	ee cd       	rjmp	.-1060   	; 0x0 <__vectors>

00000424 <init_adc>:
#include <avr/interrupt.h>
#define F_CPU 16000000UL

//Initialize adc
void init_adc(char ADC_channel){
		ADCSRA|=(1<<ADPS2)|(1<<ADEN)|(1<<ADIE); //1 MHz med 16 Prescale, ADC Enable, ADC Intertupt Enable
     424:	ea e7       	ldi	r30, 0x7A	; 122
     426:	f0 e0       	ldi	r31, 0x00	; 0
     428:	90 81       	ld	r25, Z
     42a:	9c 68       	ori	r25, 0x8C	; 140
     42c:	90 83       	st	Z, r25
		
		
		//ADCSRB|=(1<<ADTS0)|(1<<ADTS2); //Auto-trigger = Timer1_Compare_Match_B
		
		
		ADMUX = ADC_channel;
     42e:	ec e7       	ldi	r30, 0x7C	; 124
     430:	f0 e0       	ldi	r31, 0x00	; 0
     432:	80 83       	st	Z, r24
		ADMUX |= (1<<REFS0)|(1<<ADLAR); //ADC Spændings Refference = AVCC, Left shift resultat
     434:	90 81       	ld	r25, Z
     436:	90 66       	ori	r25, 0x60	; 96
     438:	90 83       	st	Z, r25
		DIDR0 = (1<<ADC_channel);
     43a:	21 e0       	ldi	r18, 0x01	; 1
     43c:	30 e0       	ldi	r19, 0x00	; 0
     43e:	a9 01       	movw	r20, r18
     440:	02 c0       	rjmp	.+4      	; 0x446 <init_adc+0x22>
     442:	44 0f       	add	r20, r20
     444:	55 1f       	adc	r21, r21
     446:	8a 95       	dec	r24
     448:	e2 f7       	brpl	.-8      	; 0x442 <init_adc+0x1e>
     44a:	ee e7       	ldi	r30, 0x7E	; 126
     44c:	f0 e0       	ldi	r31, 0x00	; 0
     44e:	40 83       	st	Z, r20
		DIDR0 =~DIDR0;
     450:	80 81       	ld	r24, Z
     452:	80 95       	com	r24
     454:	80 83       	st	Z, r24
		DIDR2 =0xff;
     456:	8f ef       	ldi	r24, 0xFF	; 255
     458:	80 93 7d 00 	sts	0x007D, r24	; 0x80007d <__TEXT_REGION_LENGTH__+0x70007d>
     45c:	08 95       	ret

0000045e <I2C_Init>:
char I2C_Read_Nack()		/* I2C read nack function */
{
	TWCR=(1<<TWEN)|(1<<TWINT);	/* Enable TWI and clear interrupt flag */
	while(!(TWCR&(1<<TWINT)));	/* Wait until TWI finish its current job */
	return TWDR;		/* Return received data */
}
     45e:	08 9a       	sbi	0x01, 0	; 1
     460:	10 9a       	sbi	0x02, 0	; 2
     462:	2f ef       	ldi	r18, 0xFF	; 255
     464:	83 ed       	ldi	r24, 0xD3	; 211
     466:	90 e3       	ldi	r25, 0x30	; 48
     468:	21 50       	subi	r18, 0x01	; 1
     46a:	80 40       	sbci	r24, 0x00	; 0
     46c:	90 40       	sbci	r25, 0x00	; 0
     46e:	e1 f7       	brne	.-8      	; 0x468 <I2C_Init+0xa>
     470:	00 c0       	rjmp	.+0      	; 0x472 <I2C_Init+0x14>
     472:	00 00       	nop
     474:	82 e1       	ldi	r24, 0x12	; 18
     476:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     47a:	e9 eb       	ldi	r30, 0xB9	; 185
     47c:	f0 e0       	ldi	r31, 0x00	; 0
     47e:	80 81       	ld	r24, Z
     480:	8c 7f       	andi	r24, 0xFC	; 252
     482:	80 83       	st	Z, r24
     484:	85 e0       	ldi	r24, 0x05	; 5
     486:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     48a:	08 95       	ret

0000048c <I2C_Start>:
     48c:	94 ea       	ldi	r25, 0xA4	; 164
     48e:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     492:	ec eb       	ldi	r30, 0xBC	; 188
     494:	f0 e0       	ldi	r31, 0x00	; 0
     496:	90 81       	ld	r25, Z
     498:	99 23       	and	r25, r25
     49a:	ec f7       	brge	.-6      	; 0x496 <I2C_Start+0xa>
     49c:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     4a0:	98 7f       	andi	r25, 0xF8	; 248
     4a2:	98 30       	cpi	r25, 0x08	; 8
     4a4:	99 f4       	brne	.+38     	; 0x4cc <I2C_Start+0x40>
     4a6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     4aa:	84 e8       	ldi	r24, 0x84	; 132
     4ac:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     4b0:	ec eb       	ldi	r30, 0xBC	; 188
     4b2:	f0 e0       	ldi	r31, 0x00	; 0
     4b4:	80 81       	ld	r24, Z
     4b6:	88 23       	and	r24, r24
     4b8:	ec f7       	brge	.-6      	; 0x4b4 <I2C_Start+0x28>
     4ba:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     4be:	88 7f       	andi	r24, 0xF8	; 248
     4c0:	88 31       	cpi	r24, 0x18	; 24
     4c2:	31 f0       	breq	.+12     	; 0x4d0 <I2C_Start+0x44>
     4c4:	80 32       	cpi	r24, 0x20	; 32
     4c6:	31 f0       	breq	.+12     	; 0x4d4 <I2C_Start+0x48>
     4c8:	83 e0       	ldi	r24, 0x03	; 3
     4ca:	08 95       	ret
     4cc:	80 e0       	ldi	r24, 0x00	; 0
     4ce:	08 95       	ret
     4d0:	81 e0       	ldi	r24, 0x01	; 1
     4d2:	08 95       	ret
     4d4:	82 e0       	ldi	r24, 0x02	; 2
     4d6:	08 95       	ret

000004d8 <I2C_Write>:
     4d8:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     4dc:	84 e8       	ldi	r24, 0x84	; 132
     4de:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     4e2:	ec eb       	ldi	r30, 0xBC	; 188
     4e4:	f0 e0       	ldi	r31, 0x00	; 0
     4e6:	80 81       	ld	r24, Z
     4e8:	88 23       	and	r24, r24
     4ea:	ec f7       	brge	.-6      	; 0x4e6 <I2C_Write+0xe>
     4ec:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     4f0:	88 7f       	andi	r24, 0xF8	; 248
     4f2:	88 32       	cpi	r24, 0x28	; 40
     4f4:	21 f0       	breq	.+8      	; 0x4fe <I2C_Write+0x26>
     4f6:	80 33       	cpi	r24, 0x30	; 48
     4f8:	21 f0       	breq	.+8      	; 0x502 <I2C_Write+0x2a>
     4fa:	82 e0       	ldi	r24, 0x02	; 2
     4fc:	08 95       	ret
     4fe:	80 e0       	ldi	r24, 0x00	; 0
     500:	08 95       	ret
     502:	81 e0       	ldi	r24, 0x01	; 1
     504:	08 95       	ret

00000506 <I2C_Stop>:

void I2C_Stop()			/* I2C stop function */
{
	TWCR=(1<<TWSTO)|(1<<TWINT)|(1<<TWEN);/* Enable TWI, generate stop */
     506:	84 e9       	ldi	r24, 0x94	; 148
     508:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
	while(TWCR&(1<<TWSTO));	/* Wait until stop condition execution */
     50c:	ec eb       	ldi	r30, 0xBC	; 188
     50e:	f0 e0       	ldi	r31, 0x00	; 0
     510:	80 81       	ld	r24, Z
     512:	84 fd       	sbrc	r24, 4
     514:	fd cf       	rjmp	.-6      	; 0x510 <I2C_Stop+0xa>
     516:	08 95       	ret

00000518 <init_timer1>:

uint8_t _i2c_address;
uint8_t display_buffer[1024];

void init_timer1(unsigned int sps){
	TCCR1A = 0;
     518:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
	TCCR1B = 0;
     51c:	e1 e8       	ldi	r30, 0x81	; 129
     51e:	f0 e0       	ldi	r31, 0x00	; 0
     520:	10 82       	st	Z, r1
	TCNT1 = 0;
     522:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     526:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
	TCCR1B |=(1<<WGM12)|(1<<CS11)|(1<<CS10); //CTC mode
     52a:	20 81       	ld	r18, Z
     52c:	2b 60       	ori	r18, 0x0B	; 11
     52e:	20 83       	st	Z, r18
	
	OCR1A = (unsigned int)25*(10000/((float)sps))-1;
     530:	bc 01       	movw	r22, r24
     532:	80 e0       	ldi	r24, 0x00	; 0
     534:	90 e0       	ldi	r25, 0x00	; 0
     536:	63 d5       	rcall	.+2758   	; 0xffe <__floatunsisf>
     538:	9b 01       	movw	r18, r22
     53a:	ac 01       	movw	r20, r24
     53c:	60 e0       	ldi	r22, 0x00	; 0
     53e:	70 e4       	ldi	r23, 0x40	; 64
     540:	8c e1       	ldi	r24, 0x1C	; 28
     542:	96 e4       	ldi	r25, 0x46	; 70
     544:	c8 d4       	rcall	.+2448   	; 0xed6 <__divsf3>
     546:	20 e0       	ldi	r18, 0x00	; 0
     548:	30 e0       	ldi	r19, 0x00	; 0
     54a:	48 ec       	ldi	r20, 0xC8	; 200
     54c:	51 e4       	ldi	r21, 0x41	; 65
     54e:	e5 d5       	rcall	.+3018   	; 0x111a <__mulsf3>
     550:	20 e0       	ldi	r18, 0x00	; 0
     552:	30 e0       	ldi	r19, 0x00	; 0
     554:	40 e8       	ldi	r20, 0x80	; 128
     556:	5f e3       	ldi	r21, 0x3F	; 63
     558:	59 d4       	rcall	.+2226   	; 0xe0c <__subsf3>
     55a:	25 d5       	rcall	.+2634   	; 0xfa6 <__fixunssfsi>
     55c:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     560:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
// 	}
// 	else{
// 		TCCR1B |=(1<<CS10);
// 		OCR1A = (F_CPU/(sps))-1;
// 	}
	TIMSK1 |=(1<<OCIE1A); //interrupt when TCNNT1=OCR1A value
     564:	ef e6       	ldi	r30, 0x6F	; 111
     566:	f0 e0       	ldi	r31, 0x00	; 0
     568:	80 81       	ld	r24, Z
     56a:	82 60       	ori	r24, 0x02	; 2
     56c:	80 83       	st	Z, r24
     56e:	08 95       	ret

00000570 <adc_packet_send>:
}

void adc_packet_send(){
     570:	ef 92       	push	r14
     572:	ff 92       	push	r15
     574:	0f 93       	push	r16
     576:	1f 93       	push	r17
     578:	cf 93       	push	r28
     57a:	df 93       	push	r29
     57c:	cd b7       	in	r28, 0x3d	; 61
     57e:	de b7       	in	r29, 0x3e	; 62
			adc_send[j] = adc_buffer2[j-5];
			j++;
		}
	}
	putsUSART1(adc_send, record_length3+6);
}
     580:	0d b7       	in	r16, 0x3d	; 61
     582:	1e b7       	in	r17, 0x3e	; 62
	TIMSK1 |=(1<<OCIE1A); //interrupt when TCNNT1=OCR1A value
}

void adc_packet_send(){
	int j = 5;
	char adc_send[record_length3 + 7];
     584:	80 91 29 07 	lds	r24, 0x0729	; 0x800729 <record_length3>
     588:	90 91 2a 07 	lds	r25, 0x072A	; 0x80072a <record_length3+0x1>
     58c:	07 96       	adiw	r24, 0x07	; 7
     58e:	2d b7       	in	r18, 0x3d	; 61
     590:	3e b7       	in	r19, 0x3e	; 62
     592:	28 1b       	sub	r18, r24
     594:	39 0b       	sbc	r19, r25
     596:	0f b6       	in	r0, 0x3f	; 63
     598:	f8 94       	cli
     59a:	3e bf       	out	0x3e, r19	; 62
     59c:	0f be       	out	0x3f, r0	; 63
     59e:	2d bf       	out	0x3d, r18	; 61
     5a0:	8d b7       	in	r24, 0x3d	; 61
     5a2:	9e b7       	in	r25, 0x3e	; 62
     5a4:	01 96       	adiw	r24, 0x01	; 1
     5a6:	7c 01       	movw	r14, r24
	int totlen = record_length3+7;
     5a8:	80 91 29 07 	lds	r24, 0x0729	; 0x800729 <record_length3>
     5ac:	90 91 2a 07 	lds	r25, 0x072A	; 0x80072a <record_length3+0x1>
     5b0:	07 96       	adiw	r24, 0x07	; 7
	char len2 = totlen;
	char len1 = (totlen >> 8);
	adc_send[0] = 0x55;
     5b2:	25 e5       	ldi	r18, 0x55	; 85
     5b4:	ed b7       	in	r30, 0x3d	; 61
     5b6:	fe b7       	in	r31, 0x3e	; 62
     5b8:	21 83       	std	Z+1, r18	; 0x01
	adc_send[1] = 0xAA;
     5ba:	2a ea       	ldi	r18, 0xAA	; 170
     5bc:	f7 01       	movw	r30, r14
     5be:	21 83       	std	Z+1, r18	; 0x01
	adc_send[2] = len1;
     5c0:	92 83       	std	Z+2, r25	; 0x02
	adc_send[3] = len2;
     5c2:	83 83       	std	Z+3, r24	; 0x03
	adc_send[4] = 0x02;
     5c4:	82 e0       	ldi	r24, 0x02	; 2
     5c6:	84 83       	std	Z+4, r24	; 0x04
	char check = 0;
	adc_send[record_length3 + 5] = check;
     5c8:	e0 91 29 07 	lds	r30, 0x0729	; 0x800729 <record_length3>
     5cc:	f0 91 2a 07 	lds	r31, 0x072A	; 0x80072a <record_length3+0x1>
     5d0:	ee 0d       	add	r30, r14
     5d2:	ff 1d       	adc	r31, r15
     5d4:	15 82       	std	Z+5, r1	; 0x05
	adc_send[record_length3 + 6] = check;
     5d6:	e0 91 29 07 	lds	r30, 0x0729	; 0x800729 <record_length3>
     5da:	f0 91 2a 07 	lds	r31, 0x072A	; 0x80072a <record_length3+0x1>
     5de:	ee 0d       	add	r30, r14
     5e0:	ff 1d       	adc	r31, r15
     5e2:	16 82       	std	Z+6, r1	; 0x06
	if(sample_flag == 1){
     5e4:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <sample_flag>
     5e8:	81 30       	cpi	r24, 0x01	; 1
     5ea:	e1 f4       	brne	.+56     	; 0x624 <adc_packet_send+0xb4>
		while(j <= record_length3+4){
     5ec:	80 91 29 07 	lds	r24, 0x0729	; 0x800729 <record_length3>
     5f0:	90 91 2a 07 	lds	r25, 0x072A	; 0x80072a <record_length3+0x1>
     5f4:	04 96       	adiw	r24, 0x04	; 4
     5f6:	05 97       	sbiw	r24, 0x05	; 5
     5f8:	c4 f0       	brlt	.+48     	; 0x62a <adc_packet_send+0xba>
     5fa:	f7 01       	movw	r30, r14
     5fc:	35 96       	adiw	r30, 0x05	; 5
     5fe:	25 e0       	ldi	r18, 0x05	; 5
     600:	30 e0       	ldi	r19, 0x00	; 0
			adc_send[j] = adc_buffer1[j-5];
     602:	d9 01       	movw	r26, r18
     604:	a4 5c       	subi	r26, 0xC4	; 196
     606:	bc 4f       	sbci	r27, 0xFC	; 252
     608:	8c 91       	ld	r24, X
     60a:	81 93       	st	Z+, r24
			j++;
     60c:	2f 5f       	subi	r18, 0xFF	; 255
     60e:	3f 4f       	sbci	r19, 0xFF	; 255
	adc_send[4] = 0x02;
	char check = 0;
	adc_send[record_length3 + 5] = check;
	adc_send[record_length3 + 6] = check;
	if(sample_flag == 1){
		while(j <= record_length3+4){
     610:	40 91 29 07 	lds	r20, 0x0729	; 0x800729 <record_length3>
     614:	50 91 2a 07 	lds	r21, 0x072A	; 0x80072a <record_length3+0x1>
     618:	4c 5f       	subi	r20, 0xFC	; 252
     61a:	5f 4f       	sbci	r21, 0xFF	; 255
     61c:	42 17       	cp	r20, r18
     61e:	53 07       	cpc	r21, r19
     620:	84 f7       	brge	.-32     	; 0x602 <adc_packet_send+0x92>
     622:	05 c0       	rjmp	.+10     	; 0x62e <adc_packet_send+0xbe>
// 	}
	TIMSK1 |=(1<<OCIE1A); //interrupt when TCNNT1=OCR1A value
}

void adc_packet_send(){
	int j = 5;
     624:	25 e0       	ldi	r18, 0x05	; 5
     626:	30 e0       	ldi	r19, 0x00	; 0
     628:	02 c0       	rjmp	.+4      	; 0x62e <adc_packet_send+0xbe>
	adc_send[4] = 0x02;
	char check = 0;
	adc_send[record_length3 + 5] = check;
	adc_send[record_length3 + 6] = check;
	if(sample_flag == 1){
		while(j <= record_length3+4){
     62a:	25 e0       	ldi	r18, 0x05	; 5
     62c:	30 e0       	ldi	r19, 0x00	; 0
			adc_send[j] = adc_buffer1[j-5];
			j++;
		}
	}
	if(sample_flag == 2){
     62e:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <sample_flag>
     632:	82 30       	cpi	r24, 0x02	; 2
     634:	d9 f4       	brne	.+54     	; 0x66c <adc_packet_send+0xfc>
		while(j <= record_length3+4){
     636:	80 91 29 07 	lds	r24, 0x0729	; 0x800729 <record_length3>
     63a:	90 91 2a 07 	lds	r25, 0x072A	; 0x80072a <record_length3+0x1>
     63e:	04 96       	adiw	r24, 0x04	; 4
     640:	82 17       	cp	r24, r18
     642:	93 07       	cpc	r25, r19
     644:	9c f0       	brlt	.+38     	; 0x66c <adc_packet_send+0xfc>
     646:	f7 01       	movw	r30, r14
     648:	e2 0f       	add	r30, r18
     64a:	f3 1f       	adc	r31, r19
			adc_send[j] = adc_buffer2[j-5];
     64c:	d9 01       	movw	r26, r18
     64e:	a7 5c       	subi	r26, 0xC7	; 199
     650:	b4 4f       	sbci	r27, 0xF4	; 244
     652:	9c 91       	ld	r25, X
     654:	91 93       	st	Z+, r25
			j++;
     656:	2f 5f       	subi	r18, 0xFF	; 255
     658:	3f 4f       	sbci	r19, 0xFF	; 255
			adc_send[j] = adc_buffer1[j-5];
			j++;
		}
	}
	if(sample_flag == 2){
		while(j <= record_length3+4){
     65a:	40 91 29 07 	lds	r20, 0x0729	; 0x800729 <record_length3>
     65e:	50 91 2a 07 	lds	r21, 0x072A	; 0x80072a <record_length3+0x1>
     662:	4c 5f       	subi	r20, 0xFC	; 252
     664:	5f 4f       	sbci	r21, 0xFF	; 255
     666:	42 17       	cp	r20, r18
     668:	53 07       	cpc	r21, r19
     66a:	84 f7       	brge	.-32     	; 0x64c <adc_packet_send+0xdc>
			adc_send[j] = adc_buffer2[j-5];
			j++;
		}
	}
	putsUSART1(adc_send, record_length3+6);
     66c:	60 91 29 07 	lds	r22, 0x0729	; 0x800729 <record_length3>
     670:	70 91 2a 07 	lds	r23, 0x072A	; 0x80072a <record_length3+0x1>
     674:	6a 5f       	subi	r22, 0xFA	; 250
     676:	7f 4f       	sbci	r23, 0xFF	; 255
     678:	c7 01       	movw	r24, r14
     67a:	ad d3       	rcall	.+1882   	; 0xdd6 <putsUSART1>
}
     67c:	0f b6       	in	r0, 0x3f	; 63
     67e:	f8 94       	cli
     680:	1e bf       	out	0x3e, r17	; 62
     682:	0f be       	out	0x3f, r0	; 63
     684:	0d bf       	out	0x3d, r16	; 61
     686:	df 91       	pop	r29
     688:	cf 91       	pop	r28
     68a:	1f 91       	pop	r17
     68c:	0f 91       	pop	r16
     68e:	ff 90       	pop	r15
     690:	ef 90       	pop	r14
     692:	08 95       	ret

00000694 <main>:

int main(void)
{
     694:	cf 93       	push	r28
     696:	df 93       	push	r29
     698:	00 d0       	rcall	.+0      	; 0x69a <main+0x6>
     69a:	1f 92       	push	r1
     69c:	1f 92       	push	r1
     69e:	cd b7       	in	r28, 0x3d	; 61
     6a0:	de b7       	in	r29, 0x3e	; 62
	init_adc(0x00);
     6a2:	80 e0       	ldi	r24, 0x00	; 0
     6a4:	bf de       	rcall	.-642    	; 0x424 <init_adc>
	uart_Init(16);
     6a6:	80 e1       	ldi	r24, 0x10	; 16
     6a8:	90 e0       	ldi	r25, 0x00	; 0
     6aa:	69 d3       	rcall	.+1746   	; 0xd7e <uart_Init>
	uart0_Init(16);
     6ac:	80 e1       	ldi	r24, 0x10	; 16
     6ae:	90 e0       	ldi	r25, 0x00	; 0
	I2C_Init();
     6b0:	78 d3       	rcall	.+1776   	; 0xda2 <uart0_Init>
	InitializeDisplay();
     6b2:	d5 de       	rcall	.-598    	; 0x45e <I2C_Init>
     6b4:	92 d2       	rcall	.+1316   	; 0xbda <InitializeDisplay>
	reset_display();
     6b6:	fb d2       	rcall	.+1526   	; 0xcae <reset_display>
	SPI_MasterInit();
     6b8:	4c d2       	rcall	.+1176   	; 0xb52 <SPI_MasterInit>
     6ba:	78 94       	sei
	sei();
     6bc:	8a e0       	ldi	r24, 0x0A	; 10
	init_timer1(10);
     6be:	90 e0       	ldi	r25, 0x00	; 0
     6c0:	2b df       	rcall	.-426    	; 0x518 <init_timer1>
     6c2:	44 24       	eor	r4, r4
     6c4:	43 94       	inc	r4
	char str[5];

    while (1) 
    {
		if ((flagADC=1)){
     6c6:	54 2c       	mov	r5, r4
     6c8:	0f 2e       	mov	r0, r31
     6ca:	fc e2       	ldi	r31, 0x2C	; 44
		break;
		
		case 2:
		sendStrXY("Oscilloscope",5,0);
		
		sample_rate = data_buffer[5];
     6cc:	8f 2e       	mov	r8, r31
     6ce:	f0 e1       	ldi	r31, 0x10	; 16
     6d0:	9f 2e       	mov	r9, r31
     6d2:	f0 2d       	mov	r31, r0
     6d4:	0f 2e       	mov	r0, r31
     6d6:	f3 e0       	ldi	r31, 0x03	; 3
		case 3:
		
		sendStrXY("Bodeplot    ",5,0);

		init_timer1(10000);
		Shape = 3; //sinus
     6d8:	3f 2e       	mov	r3, r31
     6da:	f0 2d       	mov	r31, r0
     6dc:	0f 2e       	mov	r0, r31
     6de:	f9 ee       	ldi	r31, 0xE9	; 233
     6e0:	cf 2e       	mov	r12, r31
     6e2:	f3 e0       	ldi	r31, 0x03	; 3
     6e4:	df 2e       	mov	r13, r31
     6e6:	f0 2d       	mov	r31, r0
     6e8:	0f 2e       	mov	r0, r31
     6ea:	f8 e3       	ldi	r31, 0x38	; 56

			Bodeplot_Array[j] = Amplitude_Bodeplot;
		}
		Amplitude_ref = Bodeplot_Array[0];

		Bodeplot_Send[0] = 0x55;
     6ec:	af 2e       	mov	r10, r31
     6ee:	f2 e0       	ldi	r31, 0x02	; 2
     6f0:	bf 2e       	mov	r11, r31
     6f2:	f0 2d       	mov	r31, r0
     6f4:	0c e3       	ldi	r16, 0x3C	; 60
     6f6:	13 e0       	ldi	r17, 0x03	; 3
     6f8:	0f 2e       	mov	r0, r31
     6fa:	f2 e3       	ldi	r31, 0x32	; 50
			Shape = 0;
			Amplitude = 0;
			Frequency = 0;
		}
		
		data_return[0] = 0x55; //sync
     6fc:	ef 2e       	mov	r14, r31
     6fe:	fb e0       	ldi	r31, 0x0B	; 11
     700:	ff 2e       	mov	r15, r31
     702:	f0 2d       	mov	r31, r0
     704:	50 92 31 0b 	sts	0x0B31, r5	; 0x800b31 <flagADC>
	init_timer1(10);
	char str[5];

    while (1) 
    {
		if ((flagADC=1)){
     708:	10 92 31 0b 	sts	0x0B31, r1	; 0x800b31 <flagADC>
			flagADC = 0;
     70c:	80 91 37 10 	lds	r24, 0x1037	; 0x801037 <Sample>
 			itoa(Sample,str,10);
     710:	4a e0       	ldi	r20, 0x0A	; 10
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
     712:	be 01       	movw	r22, r28
     714:	6f 5f       	subi	r22, 0xFF	; 255
     716:	7f 4f       	sbci	r23, 0xFF	; 255
     718:	90 e0       	ldi	r25, 0x00	; 0
     71a:	6e d5       	rcall	.+2780   	; 0x11f8 <__itoa_ncheck>
     71c:	41 e0       	ldi	r20, 0x01	; 1
 			sendStrXY(str,1,1);
     71e:	50 e0       	ldi	r21, 0x00	; 0
     720:	61 e0       	ldi	r22, 0x01	; 1
     722:	70 e0       	ldi	r23, 0x00	; 0
     724:	ce 01       	movw	r24, r28
     726:	01 96       	adiw	r24, 0x01	; 1
     728:	f1 d2       	rcall	.+1506   	; 0xd0c <sendStrXY>
     72a:	88 e2       	ldi	r24, 0x28	; 40
 			sendStr("  ");
     72c:	92 e0       	ldi	r25, 0x02	; 2
     72e:	c3 d2       	rcall	.+1414   	; 0xcb6 <sendStr>
     730:	80 91 37 02 	lds	r24, 0x0237	; 0x800237 <type>
		}
		switch(type){
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	09 f4       	brne	.+2      	; 0x73a <main+0xa6>
     738:	78 c0       	rjmp	.+240    	; 0x82a <main+0x196>
     73a:	83 30       	cpi	r24, 0x03	; 3
     73c:	09 f4       	brne	.+2      	; 0x740 <main+0xac>
     73e:	b8 c0       	rjmp	.+368    	; 0x8b0 <main+0x21c>
     740:	81 30       	cpi	r24, 0x01	; 1
     742:	01 f7       	brne	.-64     	; 0x704 <main+0x70>
     744:	40 e0       	ldi	r20, 0x00	; 0
		
		case 1:
		
		sendStrXY("Generator   ",5,0);
     746:	50 e0       	ldi	r21, 0x00	; 0
     748:	65 e0       	ldi	r22, 0x05	; 5
     74a:	70 e0       	ldi	r23, 0x00	; 0
     74c:	84 e0       	ldi	r24, 0x04	; 4
     74e:	92 e0       	ldi	r25, 0x02	; 2
     750:	dd d2       	rcall	.+1466   	; 0xd0c <sendStrXY>
     752:	f4 01       	movw	r30, r8
     754:	85 81       	ldd	r24, Z+5	; 0x05
		BTN = data_buffer[5];
     756:	80 93 36 02 	sts	0x0236, r24	; 0x800236 <BTN>
     75a:	96 81       	ldd	r25, Z+6	; 0x06
     75c:	90 93 35 02 	sts	0x0235, r25	; 0x800235 <SW>
		SW = data_buffer[6];
     760:	81 11       	cpse	r24, r1
     762:	17 c0       	rjmp	.+46     	; 0x792 <main+0xfe>
		
		if (BTN==0){
     764:	80 91 34 02 	lds	r24, 0x0234	; 0x800234 <ActiveIndicator>
			if (ActiveIndicator == 0){
     768:	81 11       	cpse	r24, r1
     76a:	03 c0       	rjmp	.+6      	; 0x772 <main+0xde>
     76c:	90 93 33 02 	sts	0x0233, r25	; 0x800233 <Shape>
				Shape = SW;
     770:	09 c0       	rjmp	.+18     	; 0x784 <main+0xf0>
     772:	81 30       	cpi	r24, 0x01	; 1
     774:	19 f4       	brne	.+6      	; 0x77c <main+0xe8>
			}
			if (ActiveIndicator == 1){
     776:	90 93 32 02 	sts	0x0232, r25	; 0x800232 <Amplitude>
				Amplitude = SW;
     77a:	04 c0       	rjmp	.+8      	; 0x784 <main+0xf0>
     77c:	82 30       	cpi	r24, 0x02	; 2
			}
			if (ActiveIndicator == 2){
     77e:	11 f4       	brne	.+4      	; 0x784 <main+0xf0>
     780:	90 93 31 02 	sts	0x0231, r25	; 0x800231 <Frequency>
				Frequency = SW;
     784:	40 91 31 02 	lds	r20, 0x0231	; 0x800231 <Frequency>
			}
			
			MCU_to_FPGA(Shape,Amplitude,Frequency);
     788:	60 91 32 02 	lds	r22, 0x0232	; 0x800232 <Amplitude>
     78c:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <Shape>
     790:	ea d1       	rcall	.+980    	; 0xb66 <MCU_to_FPGA>
     792:	80 91 36 02 	lds	r24, 0x0236	; 0x800236 <BTN>
		}
		
		if (BTN==1){
     796:	81 30       	cpi	r24, 0x01	; 1
     798:	59 f4       	brne	.+22     	; 0x7b0 <main+0x11c>
     79a:	80 91 34 02 	lds	r24, 0x0234	; 0x800234 <ActiveIndicator>
			if (ActiveIndicator == 2){
     79e:	82 30       	cpi	r24, 0x02	; 2
     7a0:	19 f4       	brne	.+6      	; 0x7a8 <main+0x114>
     7a2:	10 92 34 02 	sts	0x0234, r1	; 0x800234 <ActiveIndicator>
				ActiveIndicator = 0;
     7a6:	23 c0       	rjmp	.+70     	; 0x7ee <main+0x15a>
     7a8:	8f 5f       	subi	r24, 0xFF	; 255
     7aa:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <ActiveIndicator>
			}
			else {
				ActiveIndicator++;
     7ae:	1f c0       	rjmp	.+62     	; 0x7ee <main+0x15a>
     7b0:	82 30       	cpi	r24, 0x02	; 2
			}
		}
		
		if (BTN==2){
     7b2:	99 f4       	brne	.+38     	; 0x7da <main+0x146>
     7b4:	80 91 30 02 	lds	r24, 0x0230	; 0x800230 <start_stop>
			if (start_stop == 0){
     7b8:	81 11       	cpse	r24, r1
     7ba:	ef c0       	rjmp	.+478    	; 0x99a <main+0x306>
				MCU_to_FPGA(Shape,Amplitude,Frequency); //start generator
     7bc:	40 91 31 02 	lds	r20, 0x0231	; 0x800231 <Frequency>
     7c0:	60 91 32 02 	lds	r22, 0x0232	; 0x800232 <Amplitude>
     7c4:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <Shape>
     7c8:	ce d1       	rcall	.+924    	; 0xb66 <MCU_to_FPGA>
     7ca:	50 92 30 02 	sts	0x0230, r5	; 0x800230 <start_stop>
				start_stop = 1;
     7ce:	40 e0       	ldi	r20, 0x00	; 0
			}
			if (start_stop == 1){
				MCU_to_FPGA(0,0,0); //stop generator
     7d0:	60 e0       	ldi	r22, 0x00	; 0
     7d2:	80 e0       	ldi	r24, 0x00	; 0
     7d4:	c8 d1       	rcall	.+912    	; 0xb66 <MCU_to_FPGA>
     7d6:	10 92 30 02 	sts	0x0230, r1	; 0x800230 <start_stop>
				start_stop = 0;	
     7da:	80 91 36 02 	lds	r24, 0x0236	; 0x800236 <BTN>
			}			
		}

		if (BTN==3){
     7de:	83 30       	cpi	r24, 0x03	; 3
     7e0:	31 f4       	brne	.+12     	; 0x7ee <main+0x15a>
     7e2:	10 92 33 02 	sts	0x0233, r1	; 0x800233 <Shape>
			Shape = 0;
     7e6:	10 92 32 02 	sts	0x0232, r1	; 0x800232 <Amplitude>
			Amplitude = 0;
     7ea:	10 92 31 02 	sts	0x0231, r1	; 0x800231 <Frequency>
			Frequency = 0;
     7ee:	85 e5       	ldi	r24, 0x55	; 85
     7f0:	f7 01       	movw	r30, r14
		}
		
		data_return[0] = 0x55; //sync
     7f2:	80 83       	st	Z, r24
     7f4:	8a ea       	ldi	r24, 0xAA	; 170
     7f6:	81 83       	std	Z+1, r24	; 0x01
		data_return[1] = 0xAA; //sync
     7f8:	12 82       	std	Z+2, r1	; 0x02
     7fa:	8b e0       	ldi	r24, 0x0B	; 11
		data_return[2] = 0x00; //length
     7fc:	83 83       	std	Z+3, r24	; 0x03
		data_return[3] = 0x0b; //length
     7fe:	44 82       	std	Z+4, r4	; 0x04
     800:	80 91 34 02 	lds	r24, 0x0234	; 0x800234 <ActiveIndicator>
		data_return[4] = 0x01; //type
		data_return[5] = ActiveIndicator; // indicator
     804:	85 83       	std	Z+5, r24	; 0x05
     806:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <Shape>
		data_return[6] = Shape; // shape
     80a:	86 83       	std	Z+6, r24	; 0x06
     80c:	80 91 32 02 	lds	r24, 0x0232	; 0x800232 <Amplitude>
		data_return[7] = Amplitude; // amplitude
     810:	87 83       	std	Z+7, r24	; 0x07
     812:	80 91 31 02 	lds	r24, 0x0231	; 0x800231 <Frequency>
		data_return[8] = Frequency; // frequency
     816:	80 87       	std	Z+8, r24	; 0x08
     818:	11 86       	std	Z+9, r1	; 0x09
		data_return[9] = 0x00; //checksum
		data_return[10] = 0x00; //checksum
     81a:	12 86       	std	Z+10, r1	; 0x0a
		
		putsUSART1(data_return,10);
     81c:	6a e0       	ldi	r22, 0x0A	; 10
     81e:	70 e0       	ldi	r23, 0x00	; 0
     820:	c7 01       	movw	r24, r14
     822:	d9 d2       	rcall	.+1458   	; 0xdd6 <putsUSART1>
     824:	10 92 37 02 	sts	0x0237, r1	; 0x800237 <type>
		type = 0; // Reset type, så knapper kun registreres 1 gang
     828:	6d cf       	rjmp	.-294    	; 0x704 <main+0x70>
		break;
     82a:	40 e0       	ldi	r20, 0x00	; 0
		
		case 2:
		sendStrXY("Oscilloscope",5,0);
     82c:	50 e0       	ldi	r21, 0x00	; 0
     82e:	65 e0       	ldi	r22, 0x05	; 5
     830:	70 e0       	ldi	r23, 0x00	; 0
     832:	81 e1       	ldi	r24, 0x11	; 17
     834:	92 e0       	ldi	r25, 0x02	; 2
     836:	6a d2       	rcall	.+1236   	; 0xd0c <sendStrXY>
     838:	f4 01       	movw	r30, r8
     83a:	85 81       	ldd	r24, Z+5	; 0x05
		
		sample_rate = data_buffer[5];
     83c:	80 93 2b 0b 	sts	0x0B2B, r24	; 0x800b2b <sample_rate>
     840:	86 81       	ldd	r24, Z+6	; 0x06
     842:	80 93 3d 0b 	sts	0x0B3D, r24	; 0x800b3d <sample_rate2>
		sample_rate2 = data_buffer[6];
     846:	20 91 2b 0b 	lds	r18, 0x0B2B	; 0x800b2b <sample_rate>
		sample_rate3 = (sample_rate<<8)|sample_rate2;
     84a:	80 91 3d 0b 	lds	r24, 0x0B3D	; 0x800b3d <sample_rate2>
     84e:	90 e0       	ldi	r25, 0x00	; 0
     850:	92 2b       	or	r25, r18
     852:	90 93 2a 10 	sts	0x102A, r25	; 0x80102a <sample_rate3+0x1>
     856:	80 93 29 10 	sts	0x1029, r24	; 0x801029 <sample_rate3>
     85a:	87 81       	ldd	r24, Z+7	; 0x07
     85c:	90 e0       	ldi	r25, 0x00	; 0
		
		record_length = data_buffer[7];
     85e:	90 93 27 0f 	sts	0x0F27, r25	; 0x800f27 <record_length+0x1>
     862:	80 93 26 0f 	sts	0x0F26, r24	; 0x800f26 <record_length>
     866:	80 85       	ldd	r24, Z+8	; 0x08
     868:	90 e0       	ldi	r25, 0x00	; 0
		record_length2 = data_buffer[8];
     86a:	90 93 29 0f 	sts	0x0F29, r25	; 0x800f29 <record_length2+0x1>
     86e:	80 93 28 0f 	sts	0x0F28, r24	; 0x800f28 <record_length2>
     872:	80 91 26 0f 	lds	r24, 0x0F26	; 0x800f26 <record_length>
		record_length3 = (record_length<<8)|record_length2;
     876:	90 91 27 0f 	lds	r25, 0x0F27	; 0x800f27 <record_length+0x1>
     87a:	20 91 28 0f 	lds	r18, 0x0F28	; 0x800f28 <record_length2>
     87e:	30 91 29 0f 	lds	r19, 0x0F29	; 0x800f29 <record_length2+0x1>
     882:	98 2f       	mov	r25, r24
     884:	88 27       	eor	r24, r24
     886:	82 2b       	or	r24, r18
     888:	93 2b       	or	r25, r19
     88a:	90 93 2a 07 	sts	0x072A, r25	; 0x80072a <record_length3+0x1>
     88e:	80 93 29 07 	sts	0x0729, r24	; 0x800729 <record_length3>
		
		init_timer1(sample_rate3);
     892:	80 91 29 10 	lds	r24, 0x1029	; 0x801029 <sample_rate3>
     896:	90 91 2a 10 	lds	r25, 0x102A	; 0x80102a <sample_rate3+0x1>
     89a:	3e de       	rcall	.-900    	; 0x518 <init_timer1>
		
		if(record_length3 > 0){
     89c:	80 91 29 07 	lds	r24, 0x0729	; 0x800729 <record_length3>
     8a0:	90 91 2a 07 	lds	r25, 0x072A	; 0x80072a <record_length3+0x1>
     8a4:	18 16       	cp	r1, r24
     8a6:	19 06       	cpc	r1, r25
     8a8:	0c f0       	brlt	.+2      	; 0x8ac <main+0x218>
			adc_packet_send();
     8aa:	2c cf       	rjmp	.-424    	; 0x704 <main+0x70>
     8ac:	61 de       	rcall	.-830    	; 0x570 <adc_packet_send>
     8ae:	2a cf       	rjmp	.-428    	; 0x704 <main+0x70>
		
		break;
		
		case 3:
		
		sendStrXY("Bodeplot    ",5,0);
     8b0:	40 e0       	ldi	r20, 0x00	; 0
     8b2:	50 e0       	ldi	r21, 0x00	; 0
     8b4:	65 e0       	ldi	r22, 0x05	; 5
     8b6:	70 e0       	ldi	r23, 0x00	; 0
     8b8:	8e e1       	ldi	r24, 0x1E	; 30
     8ba:	92 e0       	ldi	r25, 0x02	; 2
     8bc:	27 d2       	rcall	.+1102   	; 0xd0c <sendStrXY>
     8be:	80 e1       	ldi	r24, 0x10	; 16

		init_timer1(10000);
     8c0:	97 e2       	ldi	r25, 0x27	; 39
     8c2:	2a de       	rcall	.-940    	; 0x518 <init_timer1>
     8c4:	30 92 33 02 	sts	0x0233, r3	; 0x800233 <Shape>
		Shape = 3; //sinus
     8c8:	8f ef       	ldi	r24, 0xFF	; 255
		Amplitude = 0xff; //3,3V
     8ca:	80 93 32 02 	sts	0x0232, r24	; 0x800232 <Amplitude>
     8ce:	10 92 3e 03 	sts	0x033E, r1	; 0x80033e <j>

		for(j=0; j<255; j++){
     8d2:	40 e0       	ldi	r20, 0x00	; 0
     8d4:	66 24       	eor	r6, r6
			Frequency = (j+1); //+1 da frekvensen ikke må være 0

			MCU_to_FPGA(Shape,Amplitude,Frequency);
     8d6:	6a 94       	dec	r6
     8d8:	71 2c       	mov	r7, r1
     8da:	4f 5f       	subi	r20, 0xFF	; 255
		init_timer1(10000);
		Shape = 3; //sinus
		Amplitude = 0xff; //3,3V

		for(j=0; j<255; j++){
			Frequency = (j+1); //+1 da frekvensen ikke må være 0
     8dc:	40 93 31 02 	sts	0x0231, r20	; 0x800231 <Frequency>
     8e0:	60 91 32 02 	lds	r22, 0x0232	; 0x800232 <Amplitude>

			MCU_to_FPGA(Shape,Amplitude,Frequency);
     8e4:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <Shape>
     8e8:	3e d1       	rcall	.+636    	; 0xb66 <MCU_to_FPGA>
     8ea:	89 ee       	ldi	r24, 0xE9	; 233
     8ec:	93 e0       	ldi	r25, 0x03	; 3
     8ee:	46 2d       	mov	r20, r6
     8f0:	27 2d       	mov	r18, r7
     8f2:	30 91 37 10 	lds	r19, 0x1037	; 0x801037 <Sample>
			Amplitude_min = 0xff; // sikre at sample er mindre første gang
			Amplitude_max = 0x00; // sikre at sample er større første gang

			for(x=0; x<=1000; x++){

				if (Sample < Amplitude_min){
     8f6:	34 17       	cp	r19, r20
     8f8:	10 f4       	brcc	.+4      	; 0x8fe <main+0x26a>
     8fa:	40 91 37 10 	lds	r20, 0x1037	; 0x801037 <Sample>
					Amplitude_min = Sample;
     8fe:	30 91 37 10 	lds	r19, 0x1037	; 0x801037 <Sample>
				}
				if (Sample > Amplitude_max){
     902:	23 17       	cp	r18, r19
     904:	10 f4       	brcc	.+4      	; 0x90a <main+0x276>
     906:	20 91 37 10 	lds	r18, 0x1037	; 0x801037 <Sample>
					Amplitude_max = Sample;
     90a:	01 97       	sbiw	r24, 0x01	; 1
     90c:	91 f7       	brne	.-28     	; 0x8f2 <main+0x25e>
     90e:	d0 92 40 03 	sts	0x0340, r13	; 0x800340 <x+0x1>
			MCU_to_FPGA(Shape,Amplitude,Frequency);

			Amplitude_min = 0xff; // sikre at sample er mindre første gang
			Amplitude_max = 0x00; // sikre at sample er større første gang

			for(x=0; x<=1000; x++){
     912:	c0 92 3f 03 	sts	0x033F, r12	; 0x80033f <x>
     916:	20 93 2f 0b 	sts	0x0B2F, r18	; 0x800b2f <Amplitude_max>
     91a:	40 93 2e 0b 	sts	0x0B2E, r20	; 0x800b2e <Amplitude_min>
     91e:	82 2f       	mov	r24, r18
     920:	90 e0       	ldi	r25, 0x00	; 0
				if (Sample > Amplitude_max){
					Amplitude_max = Sample;
				}
			}

			Amplitude_Bodeplot = (Amplitude_max - Amplitude_min)/2;
     922:	84 1b       	sub	r24, r20
     924:	91 09       	sbc	r25, r1
     926:	9c 01       	movw	r18, r24
     928:	12 f4       	brpl	.+4      	; 0x92e <main+0x29a>
     92a:	2f 5f       	subi	r18, 0xFF	; 255
     92c:	3f 4f       	sbci	r19, 0xFF	; 255
     92e:	35 95       	asr	r19
     930:	27 95       	ror	r18
     932:	20 93 30 0b 	sts	0x0B30, r18	; 0x800b30 <Amplitude_Bodeplot>
     936:	40 91 3e 03 	lds	r20, 0x033E	; 0x80033e <j>

			Bodeplot_Array[j] = Amplitude_Bodeplot;
     93a:	e4 2f       	mov	r30, r20
     93c:	f0 e0       	ldi	r31, 0x00	; 0
     93e:	e6 5d       	subi	r30, 0xD6	; 214
     940:	f0 4f       	sbci	r31, 0xF0	; 240
     942:	20 83       	st	Z, r18
     944:	4f 5f       	subi	r20, 0xFF	; 255
     946:	40 93 3e 03 	sts	0x033E, r20	; 0x80033e <j>

		init_timer1(10000);
		Shape = 3; //sinus
		Amplitude = 0xff; //3,3V

		for(j=0; j<255; j++){
     94a:	4f 3f       	cpi	r20, 0xFF	; 255
     94c:	31 f6       	brne	.-116    	; 0x8da <main+0x246>
     94e:	ea e2       	ldi	r30, 0x2A	; 42

			Amplitude_Bodeplot = (Amplitude_max - Amplitude_min)/2;

			Bodeplot_Array[j] = Amplitude_Bodeplot;
		}
		Amplitude_ref = Bodeplot_Array[0];
     950:	ff e0       	ldi	r31, 0x0F	; 15
     952:	20 81       	ld	r18, Z
     954:	20 93 2b 10 	sts	0x102B, r18	; 0x80102b <Amplitude_ref>
     958:	85 e5       	ldi	r24, 0x55	; 85

		Bodeplot_Send[0] = 0x55;
     95a:	f5 01       	movw	r30, r10
     95c:	80 83       	st	Z, r24
     95e:	8a ea       	ldi	r24, 0xAA	; 170
		Bodeplot_Send[1] = 0xAA;
     960:	81 83       	std	Z+1, r24	; 0x01
     962:	42 82       	std	Z+2, r4	; 0x02
		Bodeplot_Send[2] = 0x01;
     964:	86 e0       	ldi	r24, 0x06	; 6
		Bodeplot_Send[3] = 0x06;
     966:	83 83       	std	Z+3, r24	; 0x03
     968:	34 82       	std	Z+4, r3	; 0x04
		Bodeplot_Send[4] = 0x03;
     96a:	aa e2       	ldi	r26, 0x2A	; 42
     96c:	bf e0       	ldi	r27, 0x0F	; 15
     96e:	ed e3       	ldi	r30, 0x3D	; 61
     970:	f2 e0       	ldi	r31, 0x02	; 2

		for(j=0; j<255; j++){
			Bodeplot_Send[j+5] = Bodeplot_Array[j] / Amplitude_ref;
     972:	8d 91       	ld	r24, X+
     974:	62 2f       	mov	r22, r18
     976:	34 d4       	rcall	.+2152   	; 0x11e0 <__udivmodqi4>
     978:	81 93       	st	Z+, r24
     97a:	e0 17       	cp	r30, r16
		Bodeplot_Send[1] = 0xAA;
		Bodeplot_Send[2] = 0x01;
		Bodeplot_Send[3] = 0x06;
		Bodeplot_Send[4] = 0x03;

		for(j=0; j<255; j++){
     97c:	f1 07       	cpc	r31, r17
     97e:	c9 f7       	brne	.-14     	; 0x972 <main+0x2de>
     980:	8f ef       	ldi	r24, 0xFF	; 255
     982:	80 93 3e 03 	sts	0x033E, r24	; 0x80033e <j>
     986:	f8 01       	movw	r30, r16
			Bodeplot_Send[j+5] = Bodeplot_Array[j] / Amplitude_ref;
		}

		Bodeplot_Send[260] = 0x00;
     988:	10 82       	st	Z, r1
     98a:	ed e3       	ldi	r30, 0x3D	; 61
		Bodeplot_Send[261] = 0x00;
     98c:	f3 e0       	ldi	r31, 0x03	; 3
     98e:	10 82       	st	Z, r1
     990:	65 e0       	ldi	r22, 0x05	; 5

		putsUSART1(Bodeplot_Send, 261);
     992:	71 e0       	ldi	r23, 0x01	; 1
     994:	c5 01       	movw	r24, r10
     996:	1f d2       	rcall	.+1086   	; 0xdd6 <putsUSART1>
     998:	b5 ce       	rjmp	.-662    	; 0x704 <main+0x70>
     99a:	81 30       	cpi	r24, 0x01	; 1
	
		break;
     99c:	09 f0       	breq	.+2      	; 0x9a0 <main+0x30c>
		if (BTN==2){
			if (start_stop == 0){
				MCU_to_FPGA(Shape,Amplitude,Frequency); //start generator
				start_stop = 1;
			}
			if (start_stop == 1){
     99e:	27 cf       	rjmp	.-434    	; 0x7ee <main+0x15a>
     9a0:	16 cf       	rjmp	.-468    	; 0x7ce <main+0x13a>

000009a2 <__vector_17>:
     9a2:	1f 92       	push	r1
     9a4:	0f 92       	push	r0
		break;
		}
	}
}

ISR(TIMER1_COMPA_vect){
     9a6:	0f b6       	in	r0, 0x3f	; 63
     9a8:	0f 92       	push	r0
     9aa:	11 24       	eor	r1, r1
     9ac:	0b b6       	in	r0, 0x3b	; 59
     9ae:	0f 92       	push	r0
     9b0:	8f 93       	push	r24
     9b2:	ef 93       	push	r30
     9b4:	ff 93       	push	r31
	ADCSRA |= (1<<ADSC);
     9b6:	ea e7       	ldi	r30, 0x7A	; 122
     9b8:	f0 e0       	ldi	r31, 0x00	; 0
     9ba:	80 81       	ld	r24, Z
     9bc:	80 64       	ori	r24, 0x40	; 64
     9be:	80 83       	st	Z, r24
}
     9c0:	ff 91       	pop	r31
     9c2:	ef 91       	pop	r30
     9c4:	8f 91       	pop	r24
     9c6:	0f 90       	pop	r0
     9c8:	0b be       	out	0x3b, r0	; 59
     9ca:	0f 90       	pop	r0
     9cc:	0f be       	out	0x3f, r0	; 63
     9ce:	0f 90       	pop	r0
     9d0:	1f 90       	pop	r1
     9d2:	18 95       	reti

000009d4 <__vector_29>:

ISR(ADC_vect){
     9d4:	1f 92       	push	r1
     9d6:	0f 92       	push	r0
     9d8:	0f b6       	in	r0, 0x3f	; 63
     9da:	0f 92       	push	r0
     9dc:	11 24       	eor	r1, r1
     9de:	0b b6       	in	r0, 0x3b	; 59
     9e0:	0f 92       	push	r0
     9e2:	2f 93       	push	r18
     9e4:	3f 93       	push	r19
     9e6:	8f 93       	push	r24
     9e8:	9f 93       	push	r25
     9ea:	ef 93       	push	r30
     9ec:	ff 93       	push	r31
	static int i = 0;
	Sample = ADCH;
     9ee:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
     9f2:	80 93 37 10 	sts	0x1037, r24	; 0x801037 <Sample>
	if(sample_flag == 1){
     9f6:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <sample_flag>
     9fa:	81 30       	cpi	r24, 0x01	; 1
     9fc:	f9 f4       	brne	.+62     	; 0xa3c <__vector_29+0x68>
		adc_buffer1[i] = ADCH;
     9fe:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <i.2561>
     a02:	90 91 2f 02 	lds	r25, 0x022F	; 0x80022f <i.2561+0x1>
     a06:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
     a0a:	fc 01       	movw	r30, r24
     a0c:	ef 5b       	subi	r30, 0xBF	; 191
     a0e:	fc 4f       	sbci	r31, 0xFC	; 252
     a10:	20 83       	st	Z, r18
		i++;
     a12:	01 96       	adiw	r24, 0x01	; 1
     a14:	90 93 2f 02 	sts	0x022F, r25	; 0x80022f <i.2561+0x1>
     a18:	80 93 2e 02 	sts	0x022E, r24	; 0x80022e <i.2561>
		if(i >= record_length3-1){
     a1c:	20 91 29 07 	lds	r18, 0x0729	; 0x800729 <record_length3>
     a20:	30 91 2a 07 	lds	r19, 0x072A	; 0x80072a <record_length3+0x1>
     a24:	21 50       	subi	r18, 0x01	; 1
     a26:	31 09       	sbc	r19, r1
     a28:	82 17       	cp	r24, r18
     a2a:	93 07       	cpc	r25, r19
     a2c:	3c f0       	brlt	.+14     	; 0xa3c <__vector_29+0x68>
			i = 0;
     a2e:	10 92 2f 02 	sts	0x022F, r1	; 0x80022f <i.2561+0x1>
     a32:	10 92 2e 02 	sts	0x022E, r1	; 0x80022e <i.2561>
			sample_flag = 2;
     a36:	82 e0       	ldi	r24, 0x02	; 2
     a38:	80 93 02 02 	sts	0x0202, r24	; 0x800202 <sample_flag>
		}
	}
	if(sample_flag == 2){
     a3c:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <sample_flag>
     a40:	82 30       	cpi	r24, 0x02	; 2
     a42:	f9 f4       	brne	.+62     	; 0xa82 <__vector_29+0xae>
		adc_buffer2[i] = ADCH;
     a44:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <i.2561>
     a48:	90 91 2f 02 	lds	r25, 0x022F	; 0x80022f <i.2561+0x1>
     a4c:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
     a50:	fc 01       	movw	r30, r24
     a52:	e2 5c       	subi	r30, 0xC2	; 194
     a54:	f4 4f       	sbci	r31, 0xF4	; 244
     a56:	20 83       	st	Z, r18
		i++;
     a58:	01 96       	adiw	r24, 0x01	; 1
     a5a:	90 93 2f 02 	sts	0x022F, r25	; 0x80022f <i.2561+0x1>
     a5e:	80 93 2e 02 	sts	0x022E, r24	; 0x80022e <i.2561>
		if(i >= record_length3-1){
     a62:	20 91 29 07 	lds	r18, 0x0729	; 0x800729 <record_length3>
     a66:	30 91 2a 07 	lds	r19, 0x072A	; 0x80072a <record_length3+0x1>
     a6a:	21 50       	subi	r18, 0x01	; 1
     a6c:	31 09       	sbc	r19, r1
     a6e:	82 17       	cp	r24, r18
     a70:	93 07       	cpc	r25, r19
     a72:	3c f0       	brlt	.+14     	; 0xa82 <__vector_29+0xae>
			i = 0;
     a74:	10 92 2f 02 	sts	0x022F, r1	; 0x80022f <i.2561+0x1>
     a78:	10 92 2e 02 	sts	0x022E, r1	; 0x80022e <i.2561>
			sample_flag = 1;
     a7c:	81 e0       	ldi	r24, 0x01	; 1
     a7e:	80 93 02 02 	sts	0x0202, r24	; 0x800202 <sample_flag>
		}
	}
	flagADC = 1;
     a82:	81 e0       	ldi	r24, 0x01	; 1
     a84:	80 93 31 0b 	sts	0x0B31, r24	; 0x800b31 <flagADC>
}
     a88:	ff 91       	pop	r31
     a8a:	ef 91       	pop	r30
     a8c:	9f 91       	pop	r25
     a8e:	8f 91       	pop	r24
     a90:	3f 91       	pop	r19
     a92:	2f 91       	pop	r18
     a94:	0f 90       	pop	r0
     a96:	0b be       	out	0x3b, r0	; 59
     a98:	0f 90       	pop	r0
     a9a:	0f be       	out	0x3f, r0	; 63
     a9c:	0f 90       	pop	r0
     a9e:	1f 90       	pop	r1
     aa0:	18 95       	reti

00000aa2 <__vector_36>:

ISR(USART1_RX_vect){
     aa2:	1f 92       	push	r1
     aa4:	0f 92       	push	r0
     aa6:	0f b6       	in	r0, 0x3f	; 63
     aa8:	0f 92       	push	r0
     aaa:	11 24       	eor	r1, r1
     aac:	0b b6       	in	r0, 0x3b	; 59
     aae:	0f 92       	push	r0
     ab0:	2f 93       	push	r18
     ab2:	3f 93       	push	r19
     ab4:	8f 93       	push	r24
     ab6:	9f 93       	push	r25
     ab8:	ef 93       	push	r30
     aba:	ff 93       	push	r31
	static int i;
	static int max_len = 11;
	data_buffer[i] = UDR1;
     abc:	80 91 2c 02 	lds	r24, 0x022C	; 0x80022c <__data_end>
     ac0:	90 91 2d 02 	lds	r25, 0x022D	; 0x80022d <__data_end+0x1>
     ac4:	20 91 ce 00 	lds	r18, 0x00CE	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7000ce>
     ac8:	fc 01       	movw	r30, r24
     aca:	e4 5d       	subi	r30, 0xD4	; 212
     acc:	ff 4e       	sbci	r31, 0xEF	; 239
     ace:	20 83       	st	Z, r18
	i++;
     ad0:	01 96       	adiw	r24, 0x01	; 1
     ad2:	90 93 2d 02 	sts	0x022D, r25	; 0x80022d <__data_end+0x1>
     ad6:	80 93 2c 02 	sts	0x022C, r24	; 0x80022c <__data_end>
	if(data_buffer[4] == 1){
     ada:	20 91 30 10 	lds	r18, 0x1030	; 0x801030 <data_buffer+0x4>
     ade:	21 30       	cpi	r18, 0x01	; 1
     ae0:	41 f4       	brne	.+16     	; 0xaf2 <__vector_36+0x50>
		type = 1;
     ae2:	20 93 37 02 	sts	0x0237, r18	; 0x800237 <type>
		max_len = 9;
     ae6:	29 e0       	ldi	r18, 0x09	; 9
     ae8:	30 e0       	ldi	r19, 0x00	; 0
     aea:	30 93 01 02 	sts	0x0201, r19	; 0x800201 <__data_start+0x1>
     aee:	20 93 00 02 	sts	0x0200, r18	; 0x800200 <__data_start>
	}
	if(data_buffer[4] == 2){
     af2:	20 91 30 10 	lds	r18, 0x1030	; 0x801030 <data_buffer+0x4>
     af6:	22 30       	cpi	r18, 0x02	; 2
     af8:	41 f4       	brne	.+16     	; 0xb0a <__vector_36+0x68>
		type = 2;
     afa:	20 93 37 02 	sts	0x0237, r18	; 0x800237 <type>
		max_len = 11;
     afe:	2b e0       	ldi	r18, 0x0B	; 11
     b00:	30 e0       	ldi	r19, 0x00	; 0
     b02:	30 93 01 02 	sts	0x0201, r19	; 0x800201 <__data_start+0x1>
     b06:	20 93 00 02 	sts	0x0200, r18	; 0x800200 <__data_start>
	}
	if(data_buffer[4] == 3){
     b0a:	20 91 30 10 	lds	r18, 0x1030	; 0x801030 <data_buffer+0x4>
     b0e:	23 30       	cpi	r18, 0x03	; 3
     b10:	41 f4       	brne	.+16     	; 0xb22 <__vector_36+0x80>
		type = 3;
     b12:	20 93 37 02 	sts	0x0237, r18	; 0x800237 <type>
		max_len = 7;
     b16:	27 e0       	ldi	r18, 0x07	; 7
     b18:	30 e0       	ldi	r19, 0x00	; 0
     b1a:	30 93 01 02 	sts	0x0201, r19	; 0x800201 <__data_start+0x1>
     b1e:	20 93 00 02 	sts	0x0200, r18	; 0x800200 <__data_start>
	}
	if(i == max_len){
     b22:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
     b26:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
     b2a:	82 17       	cp	r24, r18
     b2c:	93 07       	cpc	r25, r19
     b2e:	21 f4       	brne	.+8      	; 0xb38 <__vector_36+0x96>
		i = 0;
     b30:	10 92 2d 02 	sts	0x022D, r1	; 0x80022d <__data_end+0x1>
     b34:	10 92 2c 02 	sts	0x022C, r1	; 0x80022c <__data_end>
	}
     b38:	ff 91       	pop	r31
     b3a:	ef 91       	pop	r30
     b3c:	9f 91       	pop	r25
     b3e:	8f 91       	pop	r24
     b40:	3f 91       	pop	r19
     b42:	2f 91       	pop	r18
     b44:	0f 90       	pop	r0
     b46:	0b be       	out	0x3b, r0	; 59
     b48:	0f 90       	pop	r0
     b4a:	0f be       	out	0x3f, r0	; 63
     b4c:	0f 90       	pop	r0
     b4e:	1f 90       	pop	r1
     b50:	18 95       	reti

00000b52 <SPI_MasterInit>:
#include <util/delay.h>
#include <avr/interrupt.h>

void SPI_MasterInit(){

	DDRB |=(1<<DDB2)|(1<< DDB1)|(1<<DDB0);			//MOSI, SCK, !SS outputs!
     b52:	84 b1       	in	r24, 0x04	; 4
     b54:	87 60       	ori	r24, 0x07	; 7
     b56:	84 b9       	out	0x04, r24	; 4
	SPCR |=(1<<SPE)|(1<<MSTR);						//spi_enable,interrupt_enable, master
     b58:	8c b5       	in	r24, 0x2c	; 44
     b5a:	80 65       	ori	r24, 0x50	; 80
     b5c:	8c bd       	out	0x2c, r24	; 44
	SPCR |=(1<<SPI2X)|(1<<SPR1);					//clk frequency fosc/32
     b5e:	8c b5       	in	r24, 0x2c	; 44
     b60:	83 60       	ori	r24, 0x03	; 3
     b62:	8c bd       	out	0x2c, r24	; 44
     b64:	08 95       	ret

00000b66 <MCU_to_FPGA>:
	char MISO, MISO1;
	
	do{				//'do while' in case ChkSum is the same
		

		ChkSum = SYNC ^ shape ^ ampl ^ freq;
     b66:	7a e5       	ldi	r23, 0x5A	; 90
     b68:	54 2f       	mov	r21, r20
     b6a:	57 27       	eor	r21, r23
     b6c:	56 27       	eor	r21, r22
     b6e:	58 27       	eor	r21, r24
		PORTB &=~ (1<<PB0);										// set ss/cs to low (enable)
		SPDR  =   SYNC;											//Data Register is ready
		while(!(SPSR & (1<<SPIF)))								//wait while receiving
		;
		MISO = SPDR;											//return data register
		PORTB  =  (1<<PB0);										//set ss/cs to High (disable)
     b70:	21 e0       	ldi	r18, 0x01	; 1

		ChkSum = SYNC ^ shape ^ ampl ^ freq;
		
		
		//SYNC
		PORTB &=~ (1<<PB0);										// set ss/cs to low (enable)
     b72:	28 98       	cbi	0x05, 0	; 5
		SPDR  =   SYNC;											//Data Register is ready
     b74:	7e bd       	out	0x2e, r23	; 46
		while(!(SPSR & (1<<SPIF)))								//wait while receiving
     b76:	0d b4       	in	r0, 0x2d	; 45
     b78:	07 fe       	sbrs	r0, 7
     b7a:	fd cf       	rjmp	.-6      	; 0xb76 <MCU_to_FPGA+0x10>
		;
		MISO = SPDR;											//return data register
     b7c:	3e b5       	in	r19, 0x2e	; 46
		PORTB  =  (1<<PB0);										//set ss/cs to High (disable)
     b7e:	25 b9       	out	0x05, r18	; 5

		//Shape
		PORTB &=~ (1<<PB0);										// set ss/cs to low (enable)
     b80:	28 98       	cbi	0x05, 0	; 5
		SPDR  =   shape;										//Data Register is ready
     b82:	8e bd       	out	0x2e, r24	; 46
		while(!(SPSR & (1<<SPIF)))								//wait while receiving
     b84:	0d b4       	in	r0, 0x2d	; 45
     b86:	07 fe       	sbrs	r0, 7
     b88:	fd cf       	rjmp	.-6      	; 0xb84 <MCU_to_FPGA+0x1e>
		;
		MISO1 = SPDR;											//Get second half of data
     b8a:	9e b5       	in	r25, 0x2e	; 46
		PORTB  =  (1<<PB0);										//set ss/cs to High (disable)
     b8c:	25 b9       	out	0x05, r18	; 5

		//Ampl
		PORTB &=~ (1<<PB0);										// set ss/cs to low (enable)
     b8e:	28 98       	cbi	0x05, 0	; 5
		SPDR  =   ampl;											//Data Register is ready
     b90:	6e bd       	out	0x2e, r22	; 46
		while(!(SPSR & (1<<SPIF)))								//wait while receiving
     b92:	0d b4       	in	r0, 0x2d	; 45
     b94:	07 fe       	sbrs	r0, 7
     b96:	fd cf       	rjmp	.-6      	; 0xb92 <MCU_to_FPGA+0x2c>
		;
		PORTB  =  (1<<PB0);										//set ss/cs to High (disable)
     b98:	25 b9       	out	0x05, r18	; 5

		//Freq
		PORTB &=~ (1<<PB0);										// set ss/cs to low (enable)
     b9a:	28 98       	cbi	0x05, 0	; 5
		SPDR  =   freq;											//Data Register is ready
     b9c:	4e bd       	out	0x2e, r20	; 46
		while(!(SPSR & (1<<SPIF)))								//wait while receiving
     b9e:	0d b4       	in	r0, 0x2d	; 45
     ba0:	07 fe       	sbrs	r0, 7
     ba2:	fd cf       	rjmp	.-6      	; 0xb9e <MCU_to_FPGA+0x38>
		;
		PORTB  =  (1<<PB0);										//set ss/cs to High (disable)
     ba4:	25 b9       	out	0x05, r18	; 5

		//ChkSum
		PORTB &=~ (1<<PB0);										// set ss/cs to low (enable)
     ba6:	28 98       	cbi	0x05, 0	; 5
		SPDR  =   ChkSum;										//Data Register is ready
     ba8:	5e bd       	out	0x2e, r21	; 46
		while(!(SPSR & (1<<SPIF)))								//wait while receiving
     baa:	0d b4       	in	r0, 0x2d	; 45
     bac:	07 fe       	sbrs	r0, 7
     bae:	fd cf       	rjmp	.-6      	; 0xbaa <MCU_to_FPGA+0x44>
		;
		PORTB  =  (1<<PB0);										//set ss/cs to High (disable)
     bb0:	25 b9       	out	0x05, r18	; 5


		MISO =  (MISO << 1) | (MISO1 >> 7);						// the MISO signal is shifted one bit too far this compensates for that
     bb2:	33 0f       	add	r19, r19
     bb4:	99 1f       	adc	r25, r25
     bb6:	99 27       	eor	r25, r25
     bb8:	99 1f       	adc	r25, r25
     bba:	93 2b       	or	r25, r19
		//til test
		//		char str[100] ={'\0'};
		// 		sprintf(str, "sync [%x],  shape [%x],  ampl [%x],  freq [%x],  chksum [%x],   MISO [%x],  counter = %d = %x",SYNC, shape, ampl, freq, ChkSum, MISO, counter, counter);
		// 		putsUSART0(str);
		
	}while (MISO != ChkSum);
     bbc:	59 13       	cpse	r21, r25
     bbe:	d9 cf       	rjmp	.-78     	; 0xb72 <MCU_to_FPGA+0xc>
     bc0:	08 95       	ret

00000bc2 <ssd1306_command>:

	for(int i=0;i<8;i++)
	I2C_Write(pgm_read_byte(myFont[data-0x20]+i));

	I2C_Stop();    // stop transmitting
}
     bc2:	cf 93       	push	r28
     bc4:	c8 2f       	mov	r28, r24
     bc6:	80 91 03 02 	lds	r24, 0x0203	; 0x800203 <_i2c_address>
     bca:	60 dc       	rcall	.-1856   	; 0x48c <I2C_Start>
     bcc:	80 e0       	ldi	r24, 0x00	; 0
     bce:	84 dc       	rcall	.-1784   	; 0x4d8 <I2C_Write>
     bd0:	8c 2f       	mov	r24, r28
     bd2:	82 dc       	rcall	.-1788   	; 0x4d8 <I2C_Write>
     bd4:	98 dc       	rcall	.-1744   	; 0x506 <I2C_Stop>
     bd6:	cf 91       	pop	r28
     bd8:	08 95       	ret

00000bda <InitializeDisplay>:
     bda:	8e ea       	ldi	r24, 0xAE	; 174
     bdc:	f2 df       	rcall	.-28     	; 0xbc2 <ssd1306_command>
     bde:	85 ed       	ldi	r24, 0xD5	; 213
     be0:	f0 df       	rcall	.-32     	; 0xbc2 <ssd1306_command>
     be2:	80 e8       	ldi	r24, 0x80	; 128
     be4:	ee df       	rcall	.-36     	; 0xbc2 <ssd1306_command>
     be6:	88 ea       	ldi	r24, 0xA8	; 168
     be8:	ec df       	rcall	.-40     	; 0xbc2 <ssd1306_command>
     bea:	8f e3       	ldi	r24, 0x3F	; 63
     bec:	ea df       	rcall	.-44     	; 0xbc2 <ssd1306_command>
     bee:	83 ed       	ldi	r24, 0xD3	; 211
     bf0:	e8 df       	rcall	.-48     	; 0xbc2 <ssd1306_command>
     bf2:	80 e0       	ldi	r24, 0x00	; 0
     bf4:	e6 df       	rcall	.-52     	; 0xbc2 <ssd1306_command>
     bf6:	80 e4       	ldi	r24, 0x40	; 64
     bf8:	e4 df       	rcall	.-56     	; 0xbc2 <ssd1306_command>
     bfa:	8d e8       	ldi	r24, 0x8D	; 141
     bfc:	e2 df       	rcall	.-60     	; 0xbc2 <ssd1306_command>
     bfe:	84 e1       	ldi	r24, 0x14	; 20
     c00:	e0 df       	rcall	.-64     	; 0xbc2 <ssd1306_command>
     c02:	80 e2       	ldi	r24, 0x20	; 32
     c04:	de df       	rcall	.-68     	; 0xbc2 <ssd1306_command>
     c06:	80 e0       	ldi	r24, 0x00	; 0
     c08:	dc df       	rcall	.-72     	; 0xbc2 <ssd1306_command>
     c0a:	81 ea       	ldi	r24, 0xA1	; 161
     c0c:	da df       	rcall	.-76     	; 0xbc2 <ssd1306_command>
     c0e:	88 ec       	ldi	r24, 0xC8	; 200
     c10:	d8 df       	rcall	.-80     	; 0xbc2 <ssd1306_command>
     c12:	8a ed       	ldi	r24, 0xDA	; 218
     c14:	d6 df       	rcall	.-84     	; 0xbc2 <ssd1306_command>
     c16:	82 e1       	ldi	r24, 0x12	; 18
     c18:	d4 df       	rcall	.-88     	; 0xbc2 <ssd1306_command>
     c1a:	81 e8       	ldi	r24, 0x81	; 129
     c1c:	d2 df       	rcall	.-92     	; 0xbc2 <ssd1306_command>
     c1e:	8f ec       	ldi	r24, 0xCF	; 207
     c20:	d0 df       	rcall	.-96     	; 0xbc2 <ssd1306_command>
     c22:	89 ed       	ldi	r24, 0xD9	; 217
     c24:	ce df       	rcall	.-100    	; 0xbc2 <ssd1306_command>
     c26:	81 ef       	ldi	r24, 0xF1	; 241
     c28:	cc df       	rcall	.-104    	; 0xbc2 <ssd1306_command>
     c2a:	8b ed       	ldi	r24, 0xDB	; 219
     c2c:	ca df       	rcall	.-108    	; 0xbc2 <ssd1306_command>
     c2e:	80 e4       	ldi	r24, 0x40	; 64
     c30:	c8 df       	rcall	.-112    	; 0xbc2 <ssd1306_command>
     c32:	84 ea       	ldi	r24, 0xA4	; 164
     c34:	c6 df       	rcall	.-116    	; 0xbc2 <ssd1306_command>
     c36:	86 ea       	ldi	r24, 0xA6	; 166
     c38:	c4 df       	rcall	.-120    	; 0xbc2 <ssd1306_command>
     c3a:	8f ea       	ldi	r24, 0xAF	; 175
     c3c:	c2 cf       	rjmp	.-124    	; 0xbc2 <ssd1306_command>
     c3e:	08 95       	ret

00000c40 <displayOn>:
     c40:	8f ea       	ldi	r24, 0xAF	; 175
     c42:	bf cf       	rjmp	.-130    	; 0xbc2 <ssd1306_command>
     c44:	08 95       	ret

00000c46 <displayOff>:
     c46:	8e ea       	ldi	r24, 0xAE	; 174
     c48:	bc cf       	rjmp	.-136    	; 0xbc2 <ssd1306_command>
     c4a:	08 95       	ret

00000c4c <SendChar>:
     c4c:	cf 93       	push	r28
     c4e:	c8 2f       	mov	r28, r24
     c50:	80 91 03 02 	lds	r24, 0x0203	; 0x800203 <_i2c_address>
     c54:	1b dc       	rcall	.-1994   	; 0x48c <I2C_Start>
     c56:	80 e4       	ldi	r24, 0x40	; 64
     c58:	3f dc       	rcall	.-1922   	; 0x4d8 <I2C_Write>
     c5a:	8c 2f       	mov	r24, r28
     c5c:	3d dc       	rcall	.-1926   	; 0x4d8 <I2C_Write>
     c5e:	53 dc       	rcall	.-1882   	; 0x506 <I2C_Stop>
     c60:	cf 91       	pop	r28
     c62:	08 95       	ret

00000c64 <setXY>:
     c64:	cf 93       	push	r28
     c66:	c6 2f       	mov	r28, r22
     c68:	80 55       	subi	r24, 0x50	; 80
     c6a:	ab df       	rcall	.-170    	; 0xbc2 <ssd1306_command>
     c6c:	8c 2f       	mov	r24, r28
     c6e:	88 0f       	add	r24, r24
     c70:	88 0f       	add	r24, r24
     c72:	88 0f       	add	r24, r24
     c74:	88 70       	andi	r24, 0x08	; 8
     c76:	a5 df       	rcall	.-182    	; 0xbc2 <ssd1306_command>
     c78:	8c 2f       	mov	r24, r28
     c7a:	90 e0       	ldi	r25, 0x00	; 0
     c7c:	96 95       	lsr	r25
     c7e:	87 95       	ror	r24
     c80:	8f 70       	andi	r24, 0x0F	; 15
     c82:	80 5f       	subi	r24, 0xF0	; 240
     c84:	9e df       	rcall	.-196    	; 0xbc2 <ssd1306_command>
     c86:	cf 91       	pop	r28
     c88:	08 95       	ret

00000c8a <clear_display>:
     c8a:	cf 93       	push	r28
     c8c:	df 93       	push	r29
     c8e:	d0 e0       	ldi	r29, 0x00	; 0
     c90:	60 e0       	ldi	r22, 0x00	; 0
     c92:	8d 2f       	mov	r24, r29
     c94:	e7 df       	rcall	.-50     	; 0xc64 <setXY>
     c96:	c0 e0       	ldi	r28, 0x00	; 0
     c98:	80 e0       	ldi	r24, 0x00	; 0
     c9a:	d8 df       	rcall	.-80     	; 0xc4c <SendChar>
     c9c:	cf 5f       	subi	r28, 0xFF	; 255
     c9e:	c0 38       	cpi	r28, 0x80	; 128
     ca0:	d9 f7       	brne	.-10     	; 0xc98 <clear_display+0xe>
     ca2:	df 5f       	subi	r29, 0xFF	; 255
     ca4:	d8 30       	cpi	r29, 0x08	; 8
     ca6:	a1 f7       	brne	.-24     	; 0xc90 <clear_display+0x6>
     ca8:	df 91       	pop	r29
     caa:	cf 91       	pop	r28
     cac:	08 95       	ret

00000cae <reset_display>:
     cae:	cb df       	rcall	.-106    	; 0xc46 <displayOff>
     cb0:	ec df       	rcall	.-40     	; 0xc8a <clear_display>
     cb2:	c6 cf       	rjmp	.-116    	; 0xc40 <displayOn>
     cb4:	08 95       	ret

00000cb6 <sendStr>:


//==========================================================//
/** Prints a string regardless the cursor position.*/
void sendStr(char *string)
{
     cb6:	0f 93       	push	r16
     cb8:	1f 93       	push	r17
     cba:	cf 93       	push	r28
     cbc:	df 93       	push	r29
     cbe:	8c 01       	movw	r16, r24
	unsigned char i=0;
	while(*string)
     cc0:	dc 01       	movw	r26, r24
     cc2:	8c 91       	ld	r24, X
     cc4:	81 11       	cpse	r24, r1
     cc6:	1a c0       	rjmp	.+52     	; 0xcfc <sendStr+0x46>
     cc8:	1c c0       	rjmp	.+56     	; 0xd02 <sendStr+0x4c>
	{
		for(i=0;i<8;i++)
		{
			SendChar(pgm_read_byte(myFont[*string-0x20]+i));   //look up ascii chars (no danish) defined in data.h
     cca:	d8 01       	movw	r26, r16
     ccc:	ec 91       	ld	r30, X
     cce:	f0 e0       	ldi	r31, 0x00	; 0
     cd0:	ee 0f       	add	r30, r30
     cd2:	ff 1f       	adc	r31, r31
     cd4:	ee 0f       	add	r30, r30
     cd6:	ff 1f       	adc	r31, r31
     cd8:	ee 0f       	add	r30, r30
     cda:	ff 1f       	adc	r31, r31
     cdc:	ec 51       	subi	r30, 0x1C	; 28
     cde:	f0 40       	sbci	r31, 0x00	; 0
     ce0:	ec 0f       	add	r30, r28
     ce2:	fd 1f       	adc	r31, r29
     ce4:	84 91       	lpm	r24, Z
     ce6:	b2 df       	rcall	.-156    	; 0xc4c <SendChar>
     ce8:	21 96       	adiw	r28, 0x01	; 1
void sendStr(char *string)
{
	unsigned char i=0;
	while(*string)
	{
		for(i=0;i<8;i++)
     cea:	c8 30       	cpi	r28, 0x08	; 8
     cec:	d1 05       	cpc	r29, r1
     cee:	69 f7       	brne	.-38     	; 0xcca <sendStr+0x14>
		{
			SendChar(pgm_read_byte(myFont[*string-0x20]+i));   //look up ascii chars (no danish) defined in data.h
		}
		string++;
     cf0:	0f 5f       	subi	r16, 0xFF	; 255
     cf2:	1f 4f       	sbci	r17, 0xFF	; 255
//==========================================================//
/** Prints a string regardless the cursor position.*/
void sendStr(char *string)
{
	unsigned char i=0;
	while(*string)
     cf4:	f8 01       	movw	r30, r16
     cf6:	80 81       	ld	r24, Z
     cf8:	88 23       	and	r24, r24
     cfa:	19 f0       	breq	.+6      	; 0xd02 <sendStr+0x4c>


//==========================================================//
/** Prints a string regardless the cursor position.*/
void sendStr(char *string)
{
     cfc:	c0 e0       	ldi	r28, 0x00	; 0
     cfe:	d0 e0       	ldi	r29, 0x00	; 0
     d00:	e4 cf       	rjmp	.-56     	; 0xcca <sendStr+0x14>
		{
			SendChar(pgm_read_byte(myFont[*string-0x20]+i));   //look up ascii chars (no danish) defined in data.h
		}
		string++;
	}
}
     d02:	df 91       	pop	r29
     d04:	cf 91       	pop	r28
     d06:	1f 91       	pop	r17
     d08:	0f 91       	pop	r16
     d0a:	08 95       	ret

00000d0c <sendStrXY>:

//==========================================================//
/** Prints a string in coordinates X Y, being multiples of 8.
* This means we have 16 COLS (0-15) and 8 ROWS (0-7).*/
void sendStrXY( char *string, int X, int Y)
{
     d0c:	ff 92       	push	r15
     d0e:	0f 93       	push	r16
     d10:	1f 93       	push	r17
     d12:	cf 93       	push	r28
     d14:	df 93       	push	r29
     d16:	ec 01       	movw	r28, r24
     d18:	86 2f       	mov	r24, r22
	setXY(X,Y);
     d1a:	f6 2e       	mov	r15, r22
     d1c:	64 2f       	mov	r22, r20
     d1e:	a2 df       	rcall	.-188    	; 0xc64 <setXY>
	unsigned char i=0;
	while(*string)
     d20:	98 81       	ld	r25, Y
     d22:	99 23       	and	r25, r25
     d24:	31 f1       	breq	.+76     	; 0xd72 <sendStrXY+0x66>
	{    if (*string=='\n'){
		setXY(X+1,0);
     d26:	f3 94       	inc	r15
void sendStrXY( char *string, int X, int Y)
{
	setXY(X,Y);
	unsigned char i=0;
	while(*string)
	{    if (*string=='\n'){
     d28:	9a 30       	cpi	r25, 0x0A	; 10
     d2a:	39 f4       	brne	.+14     	; 0xd3a <sendStrXY+0x2e>
		setXY(X+1,0);
     d2c:	60 e0       	ldi	r22, 0x00	; 0
     d2e:	8f 2d       	mov	r24, r15
     d30:	99 df       	rcall	.-206    	; 0xc64 <setXY>
		string++;
     d32:	8e 01       	movw	r16, r28
     d34:	0f 5f       	subi	r16, 0xFF	; 255
     d36:	1f 4f       	sbci	r17, 0xFF	; 255
     d38:	01 c0       	rjmp	.+2      	; 0xd3c <sendStrXY+0x30>
     d3a:	8e 01       	movw	r16, r28
     d3c:	c0 e0       	ldi	r28, 0x00	; 0
     d3e:	d0 e0       	ldi	r29, 0x00	; 0
		}
		for(i=0;i<8;i++)
		{
			SendChar(pgm_read_byte(myFont[*string-0x20]+i));
     d40:	d8 01       	movw	r26, r16
     d42:	ec 91       	ld	r30, X
     d44:	f0 e0       	ldi	r31, 0x00	; 0
     d46:	ee 0f       	add	r30, r30
     d48:	ff 1f       	adc	r31, r31
     d4a:	ee 0f       	add	r30, r30
     d4c:	ff 1f       	adc	r31, r31
     d4e:	ee 0f       	add	r30, r30
     d50:	ff 1f       	adc	r31, r31
     d52:	ec 51       	subi	r30, 0x1C	; 28
     d54:	f0 40       	sbci	r31, 0x00	; 0
     d56:	ec 0f       	add	r30, r28
     d58:	fd 1f       	adc	r31, r29
     d5a:	84 91       	lpm	r24, Z
     d5c:	77 df       	rcall	.-274    	; 0xc4c <SendChar>
     d5e:	21 96       	adiw	r28, 0x01	; 1
	while(*string)
	{    if (*string=='\n'){
		setXY(X+1,0);
		string++;
		}
		for(i=0;i<8;i++)
     d60:	c8 30       	cpi	r28, 0x08	; 8
     d62:	d1 05       	cpc	r29, r1
     d64:	69 f7       	brne	.-38     	; 0xd40 <sendStrXY+0x34>
		{
			SendChar(pgm_read_byte(myFont[*string-0x20]+i));
		}
		string++;
     d66:	e8 01       	movw	r28, r16
     d68:	21 96       	adiw	r28, 0x01	; 1
* This means we have 16 COLS (0-15) and 8 ROWS (0-7).*/
void sendStrXY( char *string, int X, int Y)
{
	setXY(X,Y);
	unsigned char i=0;
	while(*string)
     d6a:	f8 01       	movw	r30, r16
     d6c:	91 81       	ldd	r25, Z+1	; 0x01
     d6e:	91 11       	cpse	r25, r1
     d70:	db cf       	rjmp	.-74     	; 0xd28 <sendStrXY+0x1c>
		{
			SendChar(pgm_read_byte(myFont[*string-0x20]+i));
		}
		string++;
	}
}
     d72:	df 91       	pop	r29
     d74:	cf 91       	pop	r28
     d76:	1f 91       	pop	r17
     d78:	0f 91       	pop	r16
     d7a:	ff 90       	pop	r15
     d7c:	08 95       	ret

00000d7e <uart_Init>:
			ptr--;
		}
		else ptr++;
	}
	*ptr = '\0';
}
     d7e:	22 e0       	ldi	r18, 0x02	; 2
     d80:	20 93 c8 00 	sts	0x00C8, r18	; 0x8000c8 <__TEXT_REGION_LENGTH__+0x7000c8>
     d84:	e9 ec       	ldi	r30, 0xC9	; 201
     d86:	f0 e0       	ldi	r31, 0x00	; 0
     d88:	20 81       	ld	r18, Z
     d8a:	28 69       	ori	r18, 0x98	; 152
     d8c:	20 83       	st	Z, r18
     d8e:	ea ec       	ldi	r30, 0xCA	; 202
     d90:	f0 e0       	ldi	r31, 0x00	; 0
     d92:	20 81       	ld	r18, Z
     d94:	26 60       	ori	r18, 0x06	; 6
     d96:	20 83       	st	Z, r18
     d98:	90 93 cd 00 	sts	0x00CD, r25	; 0x8000cd <__TEXT_REGION_LENGTH__+0x7000cd>
     d9c:	80 93 cc 00 	sts	0x00CC, r24	; 0x8000cc <__TEXT_REGION_LENGTH__+0x7000cc>
     da0:	08 95       	ret

00000da2 <uart0_Init>:
     da2:	22 e0       	ldi	r18, 0x02	; 2
     da4:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7000c0>
     da8:	e1 ec       	ldi	r30, 0xC1	; 193
     daa:	f0 e0       	ldi	r31, 0x00	; 0
     dac:	20 81       	ld	r18, Z
     dae:	28 61       	ori	r18, 0x18	; 24
     db0:	20 83       	st	Z, r18
     db2:	e2 ec       	ldi	r30, 0xC2	; 194
     db4:	f0 e0       	ldi	r31, 0x00	; 0
     db6:	20 81       	ld	r18, Z
     db8:	26 60       	ori	r18, 0x06	; 6
     dba:	20 83       	st	Z, r18
     dbc:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
     dc0:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
     dc4:	08 95       	ret

00000dc6 <putchUSART1>:
     dc6:	e8 ec       	ldi	r30, 0xC8	; 200
     dc8:	f0 e0       	ldi	r31, 0x00	; 0
     dca:	90 81       	ld	r25, Z
     dcc:	95 ff       	sbrs	r25, 5
     dce:	fd cf       	rjmp	.-6      	; 0xdca <putchUSART1+0x4>
     dd0:	80 93 ce 00 	sts	0x00CE, r24	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7000ce>
     dd4:	08 95       	ret

00000dd6 <putsUSART1>:

void putsUSART1(char *ptr, int length){
     dd6:	ef 92       	push	r14
     dd8:	ff 92       	push	r15
     dda:	0f 93       	push	r16
     ddc:	1f 93       	push	r17
     dde:	cf 93       	push	r28
     de0:	df 93       	push	r29
     de2:	8c 01       	movw	r16, r24
     de4:	7b 01       	movw	r14, r22
	int i = 0;
	while((i <= length)){
     de6:	77 23       	and	r23, r23
     de8:	54 f0       	brlt	.+20     	; 0xdfe <putsUSART1+0x28>
     dea:	c0 e0       	ldi	r28, 0x00	; 0
     dec:	d0 e0       	ldi	r29, 0x00	; 0
		putchUSART1(*ptr);
     dee:	f8 01       	movw	r30, r16
     df0:	81 91       	ld	r24, Z+
     df2:	8f 01       	movw	r16, r30
     df4:	e8 df       	rcall	.-48     	; 0xdc6 <putchUSART1>
		ptr++;
		i++;
     df6:	21 96       	adiw	r28, 0x01	; 1
	*ptr = '\0';
}

void putsUSART1(char *ptr, int length){
	int i = 0;
	while((i <= length)){
     df8:	ec 16       	cp	r14, r28
     dfa:	fd 06       	cpc	r15, r29
     dfc:	c4 f7       	brge	.-16     	; 0xdee <putsUSART1+0x18>
		putchUSART1(*ptr);
		ptr++;
		i++;
	}
}
     dfe:	df 91       	pop	r29
     e00:	cf 91       	pop	r28
     e02:	1f 91       	pop	r17
     e04:	0f 91       	pop	r16
     e06:	ff 90       	pop	r15
     e08:	ef 90       	pop	r14
     e0a:	08 95       	ret

00000e0c <__subsf3>:
     e0c:	50 58       	subi	r21, 0x80	; 128

00000e0e <__addsf3>:
     e0e:	bb 27       	eor	r27, r27
     e10:	aa 27       	eor	r26, r26
     e12:	0e d0       	rcall	.+28     	; 0xe30 <__addsf3x>
     e14:	48 c1       	rjmp	.+656    	; 0x10a6 <__fp_round>
     e16:	39 d1       	rcall	.+626    	; 0x108a <__fp_pscA>
     e18:	30 f0       	brcs	.+12     	; 0xe26 <__addsf3+0x18>
     e1a:	3e d1       	rcall	.+636    	; 0x1098 <__fp_pscB>
     e1c:	20 f0       	brcs	.+8      	; 0xe26 <__addsf3+0x18>
     e1e:	31 f4       	brne	.+12     	; 0xe2c <__addsf3+0x1e>
     e20:	9f 3f       	cpi	r25, 0xFF	; 255
     e22:	11 f4       	brne	.+4      	; 0xe28 <__addsf3+0x1a>
     e24:	1e f4       	brtc	.+6      	; 0xe2c <__addsf3+0x1e>
     e26:	2e c1       	rjmp	.+604    	; 0x1084 <__fp_nan>
     e28:	0e f4       	brtc	.+2      	; 0xe2c <__addsf3+0x1e>
     e2a:	e0 95       	com	r30
     e2c:	e7 fb       	bst	r30, 7
     e2e:	24 c1       	rjmp	.+584    	; 0x1078 <__fp_inf>

00000e30 <__addsf3x>:
     e30:	e9 2f       	mov	r30, r25
     e32:	4a d1       	rcall	.+660    	; 0x10c8 <__fp_split3>
     e34:	80 f3       	brcs	.-32     	; 0xe16 <__addsf3+0x8>
     e36:	ba 17       	cp	r27, r26
     e38:	62 07       	cpc	r22, r18
     e3a:	73 07       	cpc	r23, r19
     e3c:	84 07       	cpc	r24, r20
     e3e:	95 07       	cpc	r25, r21
     e40:	18 f0       	brcs	.+6      	; 0xe48 <__addsf3x+0x18>
     e42:	71 f4       	brne	.+28     	; 0xe60 <__addsf3x+0x30>
     e44:	9e f5       	brtc	.+102    	; 0xeac <__addsf3x+0x7c>
     e46:	62 c1       	rjmp	.+708    	; 0x110c <__fp_zero>
     e48:	0e f4       	brtc	.+2      	; 0xe4c <__addsf3x+0x1c>
     e4a:	e0 95       	com	r30
     e4c:	0b 2e       	mov	r0, r27
     e4e:	ba 2f       	mov	r27, r26
     e50:	a0 2d       	mov	r26, r0
     e52:	0b 01       	movw	r0, r22
     e54:	b9 01       	movw	r22, r18
     e56:	90 01       	movw	r18, r0
     e58:	0c 01       	movw	r0, r24
     e5a:	ca 01       	movw	r24, r20
     e5c:	a0 01       	movw	r20, r0
     e5e:	11 24       	eor	r1, r1
     e60:	ff 27       	eor	r31, r31
     e62:	59 1b       	sub	r21, r25
     e64:	99 f0       	breq	.+38     	; 0xe8c <__addsf3x+0x5c>
     e66:	59 3f       	cpi	r21, 0xF9	; 249
     e68:	50 f4       	brcc	.+20     	; 0xe7e <__addsf3x+0x4e>
     e6a:	50 3e       	cpi	r21, 0xE0	; 224
     e6c:	68 f1       	brcs	.+90     	; 0xec8 <__addsf3x+0x98>
     e6e:	1a 16       	cp	r1, r26
     e70:	f0 40       	sbci	r31, 0x00	; 0
     e72:	a2 2f       	mov	r26, r18
     e74:	23 2f       	mov	r18, r19
     e76:	34 2f       	mov	r19, r20
     e78:	44 27       	eor	r20, r20
     e7a:	58 5f       	subi	r21, 0xF8	; 248
     e7c:	f3 cf       	rjmp	.-26     	; 0xe64 <__addsf3x+0x34>
     e7e:	46 95       	lsr	r20
     e80:	37 95       	ror	r19
     e82:	27 95       	ror	r18
     e84:	a7 95       	ror	r26
     e86:	f0 40       	sbci	r31, 0x00	; 0
     e88:	53 95       	inc	r21
     e8a:	c9 f7       	brne	.-14     	; 0xe7e <__addsf3x+0x4e>
     e8c:	7e f4       	brtc	.+30     	; 0xeac <__addsf3x+0x7c>
     e8e:	1f 16       	cp	r1, r31
     e90:	ba 0b       	sbc	r27, r26
     e92:	62 0b       	sbc	r22, r18
     e94:	73 0b       	sbc	r23, r19
     e96:	84 0b       	sbc	r24, r20
     e98:	ba f0       	brmi	.+46     	; 0xec8 <__addsf3x+0x98>
     e9a:	91 50       	subi	r25, 0x01	; 1
     e9c:	a1 f0       	breq	.+40     	; 0xec6 <__addsf3x+0x96>
     e9e:	ff 0f       	add	r31, r31
     ea0:	bb 1f       	adc	r27, r27
     ea2:	66 1f       	adc	r22, r22
     ea4:	77 1f       	adc	r23, r23
     ea6:	88 1f       	adc	r24, r24
     ea8:	c2 f7       	brpl	.-16     	; 0xe9a <__addsf3x+0x6a>
     eaa:	0e c0       	rjmp	.+28     	; 0xec8 <__addsf3x+0x98>
     eac:	ba 0f       	add	r27, r26
     eae:	62 1f       	adc	r22, r18
     eb0:	73 1f       	adc	r23, r19
     eb2:	84 1f       	adc	r24, r20
     eb4:	48 f4       	brcc	.+18     	; 0xec8 <__addsf3x+0x98>
     eb6:	87 95       	ror	r24
     eb8:	77 95       	ror	r23
     eba:	67 95       	ror	r22
     ebc:	b7 95       	ror	r27
     ebe:	f7 95       	ror	r31
     ec0:	9e 3f       	cpi	r25, 0xFE	; 254
     ec2:	08 f0       	brcs	.+2      	; 0xec6 <__addsf3x+0x96>
     ec4:	b3 cf       	rjmp	.-154    	; 0xe2c <__addsf3+0x1e>
     ec6:	93 95       	inc	r25
     ec8:	88 0f       	add	r24, r24
     eca:	08 f0       	brcs	.+2      	; 0xece <__addsf3x+0x9e>
     ecc:	99 27       	eor	r25, r25
     ece:	ee 0f       	add	r30, r30
     ed0:	97 95       	ror	r25
     ed2:	87 95       	ror	r24
     ed4:	08 95       	ret

00000ed6 <__divsf3>:
     ed6:	0c d0       	rcall	.+24     	; 0xef0 <__divsf3x>
     ed8:	e6 c0       	rjmp	.+460    	; 0x10a6 <__fp_round>
     eda:	de d0       	rcall	.+444    	; 0x1098 <__fp_pscB>
     edc:	40 f0       	brcs	.+16     	; 0xeee <__divsf3+0x18>
     ede:	d5 d0       	rcall	.+426    	; 0x108a <__fp_pscA>
     ee0:	30 f0       	brcs	.+12     	; 0xeee <__divsf3+0x18>
     ee2:	21 f4       	brne	.+8      	; 0xeec <__divsf3+0x16>
     ee4:	5f 3f       	cpi	r21, 0xFF	; 255
     ee6:	19 f0       	breq	.+6      	; 0xeee <__divsf3+0x18>
     ee8:	c7 c0       	rjmp	.+398    	; 0x1078 <__fp_inf>
     eea:	51 11       	cpse	r21, r1
     eec:	10 c1       	rjmp	.+544    	; 0x110e <__fp_szero>
     eee:	ca c0       	rjmp	.+404    	; 0x1084 <__fp_nan>

00000ef0 <__divsf3x>:
     ef0:	eb d0       	rcall	.+470    	; 0x10c8 <__fp_split3>
     ef2:	98 f3       	brcs	.-26     	; 0xeda <__divsf3+0x4>

00000ef4 <__divsf3_pse>:
     ef4:	99 23       	and	r25, r25
     ef6:	c9 f3       	breq	.-14     	; 0xeea <__divsf3+0x14>
     ef8:	55 23       	and	r21, r21
     efa:	b1 f3       	breq	.-20     	; 0xee8 <__divsf3+0x12>
     efc:	95 1b       	sub	r25, r21
     efe:	55 0b       	sbc	r21, r21
     f00:	bb 27       	eor	r27, r27
     f02:	aa 27       	eor	r26, r26
     f04:	62 17       	cp	r22, r18
     f06:	73 07       	cpc	r23, r19
     f08:	84 07       	cpc	r24, r20
     f0a:	38 f0       	brcs	.+14     	; 0xf1a <__divsf3_pse+0x26>
     f0c:	9f 5f       	subi	r25, 0xFF	; 255
     f0e:	5f 4f       	sbci	r21, 0xFF	; 255
     f10:	22 0f       	add	r18, r18
     f12:	33 1f       	adc	r19, r19
     f14:	44 1f       	adc	r20, r20
     f16:	aa 1f       	adc	r26, r26
     f18:	a9 f3       	breq	.-22     	; 0xf04 <__divsf3_pse+0x10>
     f1a:	33 d0       	rcall	.+102    	; 0xf82 <__divsf3_pse+0x8e>
     f1c:	0e 2e       	mov	r0, r30
     f1e:	3a f0       	brmi	.+14     	; 0xf2e <__divsf3_pse+0x3a>
     f20:	e0 e8       	ldi	r30, 0x80	; 128
     f22:	30 d0       	rcall	.+96     	; 0xf84 <__divsf3_pse+0x90>
     f24:	91 50       	subi	r25, 0x01	; 1
     f26:	50 40       	sbci	r21, 0x00	; 0
     f28:	e6 95       	lsr	r30
     f2a:	00 1c       	adc	r0, r0
     f2c:	ca f7       	brpl	.-14     	; 0xf20 <__divsf3_pse+0x2c>
     f2e:	29 d0       	rcall	.+82     	; 0xf82 <__divsf3_pse+0x8e>
     f30:	fe 2f       	mov	r31, r30
     f32:	27 d0       	rcall	.+78     	; 0xf82 <__divsf3_pse+0x8e>
     f34:	66 0f       	add	r22, r22
     f36:	77 1f       	adc	r23, r23
     f38:	88 1f       	adc	r24, r24
     f3a:	bb 1f       	adc	r27, r27
     f3c:	26 17       	cp	r18, r22
     f3e:	37 07       	cpc	r19, r23
     f40:	48 07       	cpc	r20, r24
     f42:	ab 07       	cpc	r26, r27
     f44:	b0 e8       	ldi	r27, 0x80	; 128
     f46:	09 f0       	breq	.+2      	; 0xf4a <__divsf3_pse+0x56>
     f48:	bb 0b       	sbc	r27, r27
     f4a:	80 2d       	mov	r24, r0
     f4c:	bf 01       	movw	r22, r30
     f4e:	ff 27       	eor	r31, r31
     f50:	93 58       	subi	r25, 0x83	; 131
     f52:	5f 4f       	sbci	r21, 0xFF	; 255
     f54:	2a f0       	brmi	.+10     	; 0xf60 <__divsf3_pse+0x6c>
     f56:	9e 3f       	cpi	r25, 0xFE	; 254
     f58:	51 05       	cpc	r21, r1
     f5a:	68 f0       	brcs	.+26     	; 0xf76 <__divsf3_pse+0x82>
     f5c:	8d c0       	rjmp	.+282    	; 0x1078 <__fp_inf>
     f5e:	d7 c0       	rjmp	.+430    	; 0x110e <__fp_szero>
     f60:	5f 3f       	cpi	r21, 0xFF	; 255
     f62:	ec f3       	brlt	.-6      	; 0xf5e <__divsf3_pse+0x6a>
     f64:	98 3e       	cpi	r25, 0xE8	; 232
     f66:	dc f3       	brlt	.-10     	; 0xf5e <__divsf3_pse+0x6a>
     f68:	86 95       	lsr	r24
     f6a:	77 95       	ror	r23
     f6c:	67 95       	ror	r22
     f6e:	b7 95       	ror	r27
     f70:	f7 95       	ror	r31
     f72:	9f 5f       	subi	r25, 0xFF	; 255
     f74:	c9 f7       	brne	.-14     	; 0xf68 <__divsf3_pse+0x74>
     f76:	88 0f       	add	r24, r24
     f78:	91 1d       	adc	r25, r1
     f7a:	96 95       	lsr	r25
     f7c:	87 95       	ror	r24
     f7e:	97 f9       	bld	r25, 7
     f80:	08 95       	ret
     f82:	e1 e0       	ldi	r30, 0x01	; 1
     f84:	66 0f       	add	r22, r22
     f86:	77 1f       	adc	r23, r23
     f88:	88 1f       	adc	r24, r24
     f8a:	bb 1f       	adc	r27, r27
     f8c:	62 17       	cp	r22, r18
     f8e:	73 07       	cpc	r23, r19
     f90:	84 07       	cpc	r24, r20
     f92:	ba 07       	cpc	r27, r26
     f94:	20 f0       	brcs	.+8      	; 0xf9e <__divsf3_pse+0xaa>
     f96:	62 1b       	sub	r22, r18
     f98:	73 0b       	sbc	r23, r19
     f9a:	84 0b       	sbc	r24, r20
     f9c:	ba 0b       	sbc	r27, r26
     f9e:	ee 1f       	adc	r30, r30
     fa0:	88 f7       	brcc	.-30     	; 0xf84 <__divsf3_pse+0x90>
     fa2:	e0 95       	com	r30
     fa4:	08 95       	ret

00000fa6 <__fixunssfsi>:
     fa6:	98 d0       	rcall	.+304    	; 0x10d8 <__fp_splitA>
     fa8:	88 f0       	brcs	.+34     	; 0xfcc <__fixunssfsi+0x26>
     faa:	9f 57       	subi	r25, 0x7F	; 127
     fac:	90 f0       	brcs	.+36     	; 0xfd2 <__fixunssfsi+0x2c>
     fae:	b9 2f       	mov	r27, r25
     fb0:	99 27       	eor	r25, r25
     fb2:	b7 51       	subi	r27, 0x17	; 23
     fb4:	a0 f0       	brcs	.+40     	; 0xfde <__fixunssfsi+0x38>
     fb6:	d1 f0       	breq	.+52     	; 0xfec <__fixunssfsi+0x46>
     fb8:	66 0f       	add	r22, r22
     fba:	77 1f       	adc	r23, r23
     fbc:	88 1f       	adc	r24, r24
     fbe:	99 1f       	adc	r25, r25
     fc0:	1a f0       	brmi	.+6      	; 0xfc8 <__fixunssfsi+0x22>
     fc2:	ba 95       	dec	r27
     fc4:	c9 f7       	brne	.-14     	; 0xfb8 <__fixunssfsi+0x12>
     fc6:	12 c0       	rjmp	.+36     	; 0xfec <__fixunssfsi+0x46>
     fc8:	b1 30       	cpi	r27, 0x01	; 1
     fca:	81 f0       	breq	.+32     	; 0xfec <__fixunssfsi+0x46>
     fcc:	9f d0       	rcall	.+318    	; 0x110c <__fp_zero>
     fce:	b1 e0       	ldi	r27, 0x01	; 1
     fd0:	08 95       	ret
     fd2:	9c c0       	rjmp	.+312    	; 0x110c <__fp_zero>
     fd4:	67 2f       	mov	r22, r23
     fd6:	78 2f       	mov	r23, r24
     fd8:	88 27       	eor	r24, r24
     fda:	b8 5f       	subi	r27, 0xF8	; 248
     fdc:	39 f0       	breq	.+14     	; 0xfec <__fixunssfsi+0x46>
     fde:	b9 3f       	cpi	r27, 0xF9	; 249
     fe0:	cc f3       	brlt	.-14     	; 0xfd4 <__fixunssfsi+0x2e>
     fe2:	86 95       	lsr	r24
     fe4:	77 95       	ror	r23
     fe6:	67 95       	ror	r22
     fe8:	b3 95       	inc	r27
     fea:	d9 f7       	brne	.-10     	; 0xfe2 <__fixunssfsi+0x3c>
     fec:	3e f4       	brtc	.+14     	; 0xffc <__fixunssfsi+0x56>
     fee:	90 95       	com	r25
     ff0:	80 95       	com	r24
     ff2:	70 95       	com	r23
     ff4:	61 95       	neg	r22
     ff6:	7f 4f       	sbci	r23, 0xFF	; 255
     ff8:	8f 4f       	sbci	r24, 0xFF	; 255
     ffa:	9f 4f       	sbci	r25, 0xFF	; 255
     ffc:	08 95       	ret

00000ffe <__floatunsisf>:
     ffe:	e8 94       	clt
    1000:	09 c0       	rjmp	.+18     	; 0x1014 <__floatsisf+0x12>

00001002 <__floatsisf>:
    1002:	97 fb       	bst	r25, 7
    1004:	3e f4       	brtc	.+14     	; 0x1014 <__floatsisf+0x12>
    1006:	90 95       	com	r25
    1008:	80 95       	com	r24
    100a:	70 95       	com	r23
    100c:	61 95       	neg	r22
    100e:	7f 4f       	sbci	r23, 0xFF	; 255
    1010:	8f 4f       	sbci	r24, 0xFF	; 255
    1012:	9f 4f       	sbci	r25, 0xFF	; 255
    1014:	99 23       	and	r25, r25
    1016:	a9 f0       	breq	.+42     	; 0x1042 <__floatsisf+0x40>
    1018:	f9 2f       	mov	r31, r25
    101a:	96 e9       	ldi	r25, 0x96	; 150
    101c:	bb 27       	eor	r27, r27
    101e:	93 95       	inc	r25
    1020:	f6 95       	lsr	r31
    1022:	87 95       	ror	r24
    1024:	77 95       	ror	r23
    1026:	67 95       	ror	r22
    1028:	b7 95       	ror	r27
    102a:	f1 11       	cpse	r31, r1
    102c:	f8 cf       	rjmp	.-16     	; 0x101e <__floatsisf+0x1c>
    102e:	fa f4       	brpl	.+62     	; 0x106e <__floatsisf+0x6c>
    1030:	bb 0f       	add	r27, r27
    1032:	11 f4       	brne	.+4      	; 0x1038 <__floatsisf+0x36>
    1034:	60 ff       	sbrs	r22, 0
    1036:	1b c0       	rjmp	.+54     	; 0x106e <__floatsisf+0x6c>
    1038:	6f 5f       	subi	r22, 0xFF	; 255
    103a:	7f 4f       	sbci	r23, 0xFF	; 255
    103c:	8f 4f       	sbci	r24, 0xFF	; 255
    103e:	9f 4f       	sbci	r25, 0xFF	; 255
    1040:	16 c0       	rjmp	.+44     	; 0x106e <__floatsisf+0x6c>
    1042:	88 23       	and	r24, r24
    1044:	11 f0       	breq	.+4      	; 0x104a <__floatsisf+0x48>
    1046:	96 e9       	ldi	r25, 0x96	; 150
    1048:	11 c0       	rjmp	.+34     	; 0x106c <__floatsisf+0x6a>
    104a:	77 23       	and	r23, r23
    104c:	21 f0       	breq	.+8      	; 0x1056 <__floatsisf+0x54>
    104e:	9e e8       	ldi	r25, 0x8E	; 142
    1050:	87 2f       	mov	r24, r23
    1052:	76 2f       	mov	r23, r22
    1054:	05 c0       	rjmp	.+10     	; 0x1060 <__floatsisf+0x5e>
    1056:	66 23       	and	r22, r22
    1058:	71 f0       	breq	.+28     	; 0x1076 <__floatsisf+0x74>
    105a:	96 e8       	ldi	r25, 0x86	; 134
    105c:	86 2f       	mov	r24, r22
    105e:	70 e0       	ldi	r23, 0x00	; 0
    1060:	60 e0       	ldi	r22, 0x00	; 0
    1062:	2a f0       	brmi	.+10     	; 0x106e <__floatsisf+0x6c>
    1064:	9a 95       	dec	r25
    1066:	66 0f       	add	r22, r22
    1068:	77 1f       	adc	r23, r23
    106a:	88 1f       	adc	r24, r24
    106c:	da f7       	brpl	.-10     	; 0x1064 <__floatsisf+0x62>
    106e:	88 0f       	add	r24, r24
    1070:	96 95       	lsr	r25
    1072:	87 95       	ror	r24
    1074:	97 f9       	bld	r25, 7
    1076:	08 95       	ret

00001078 <__fp_inf>:
    1078:	97 f9       	bld	r25, 7
    107a:	9f 67       	ori	r25, 0x7F	; 127
    107c:	80 e8       	ldi	r24, 0x80	; 128
    107e:	70 e0       	ldi	r23, 0x00	; 0
    1080:	60 e0       	ldi	r22, 0x00	; 0
    1082:	08 95       	ret

00001084 <__fp_nan>:
    1084:	9f ef       	ldi	r25, 0xFF	; 255
    1086:	80 ec       	ldi	r24, 0xC0	; 192
    1088:	08 95       	ret

0000108a <__fp_pscA>:
    108a:	00 24       	eor	r0, r0
    108c:	0a 94       	dec	r0
    108e:	16 16       	cp	r1, r22
    1090:	17 06       	cpc	r1, r23
    1092:	18 06       	cpc	r1, r24
    1094:	09 06       	cpc	r0, r25
    1096:	08 95       	ret

00001098 <__fp_pscB>:
    1098:	00 24       	eor	r0, r0
    109a:	0a 94       	dec	r0
    109c:	12 16       	cp	r1, r18
    109e:	13 06       	cpc	r1, r19
    10a0:	14 06       	cpc	r1, r20
    10a2:	05 06       	cpc	r0, r21
    10a4:	08 95       	ret

000010a6 <__fp_round>:
    10a6:	09 2e       	mov	r0, r25
    10a8:	03 94       	inc	r0
    10aa:	00 0c       	add	r0, r0
    10ac:	11 f4       	brne	.+4      	; 0x10b2 <__fp_round+0xc>
    10ae:	88 23       	and	r24, r24
    10b0:	52 f0       	brmi	.+20     	; 0x10c6 <__fp_round+0x20>
    10b2:	bb 0f       	add	r27, r27
    10b4:	40 f4       	brcc	.+16     	; 0x10c6 <__fp_round+0x20>
    10b6:	bf 2b       	or	r27, r31
    10b8:	11 f4       	brne	.+4      	; 0x10be <__fp_round+0x18>
    10ba:	60 ff       	sbrs	r22, 0
    10bc:	04 c0       	rjmp	.+8      	; 0x10c6 <__fp_round+0x20>
    10be:	6f 5f       	subi	r22, 0xFF	; 255
    10c0:	7f 4f       	sbci	r23, 0xFF	; 255
    10c2:	8f 4f       	sbci	r24, 0xFF	; 255
    10c4:	9f 4f       	sbci	r25, 0xFF	; 255
    10c6:	08 95       	ret

000010c8 <__fp_split3>:
    10c8:	57 fd       	sbrc	r21, 7
    10ca:	90 58       	subi	r25, 0x80	; 128
    10cc:	44 0f       	add	r20, r20
    10ce:	55 1f       	adc	r21, r21
    10d0:	59 f0       	breq	.+22     	; 0x10e8 <__fp_splitA+0x10>
    10d2:	5f 3f       	cpi	r21, 0xFF	; 255
    10d4:	71 f0       	breq	.+28     	; 0x10f2 <__fp_splitA+0x1a>
    10d6:	47 95       	ror	r20

000010d8 <__fp_splitA>:
    10d8:	88 0f       	add	r24, r24
    10da:	97 fb       	bst	r25, 7
    10dc:	99 1f       	adc	r25, r25
    10de:	61 f0       	breq	.+24     	; 0x10f8 <__fp_splitA+0x20>
    10e0:	9f 3f       	cpi	r25, 0xFF	; 255
    10e2:	79 f0       	breq	.+30     	; 0x1102 <__fp_splitA+0x2a>
    10e4:	87 95       	ror	r24
    10e6:	08 95       	ret
    10e8:	12 16       	cp	r1, r18
    10ea:	13 06       	cpc	r1, r19
    10ec:	14 06       	cpc	r1, r20
    10ee:	55 1f       	adc	r21, r21
    10f0:	f2 cf       	rjmp	.-28     	; 0x10d6 <__fp_split3+0xe>
    10f2:	46 95       	lsr	r20
    10f4:	f1 df       	rcall	.-30     	; 0x10d8 <__fp_splitA>
    10f6:	08 c0       	rjmp	.+16     	; 0x1108 <__fp_splitA+0x30>
    10f8:	16 16       	cp	r1, r22
    10fa:	17 06       	cpc	r1, r23
    10fc:	18 06       	cpc	r1, r24
    10fe:	99 1f       	adc	r25, r25
    1100:	f1 cf       	rjmp	.-30     	; 0x10e4 <__fp_splitA+0xc>
    1102:	86 95       	lsr	r24
    1104:	71 05       	cpc	r23, r1
    1106:	61 05       	cpc	r22, r1
    1108:	08 94       	sec
    110a:	08 95       	ret

0000110c <__fp_zero>:
    110c:	e8 94       	clt

0000110e <__fp_szero>:
    110e:	bb 27       	eor	r27, r27
    1110:	66 27       	eor	r22, r22
    1112:	77 27       	eor	r23, r23
    1114:	cb 01       	movw	r24, r22
    1116:	97 f9       	bld	r25, 7
    1118:	08 95       	ret

0000111a <__mulsf3>:
    111a:	0b d0       	rcall	.+22     	; 0x1132 <__mulsf3x>
    111c:	c4 cf       	rjmp	.-120    	; 0x10a6 <__fp_round>
    111e:	b5 df       	rcall	.-150    	; 0x108a <__fp_pscA>
    1120:	28 f0       	brcs	.+10     	; 0x112c <__mulsf3+0x12>
    1122:	ba df       	rcall	.-140    	; 0x1098 <__fp_pscB>
    1124:	18 f0       	brcs	.+6      	; 0x112c <__mulsf3+0x12>
    1126:	95 23       	and	r25, r21
    1128:	09 f0       	breq	.+2      	; 0x112c <__mulsf3+0x12>
    112a:	a6 cf       	rjmp	.-180    	; 0x1078 <__fp_inf>
    112c:	ab cf       	rjmp	.-170    	; 0x1084 <__fp_nan>
    112e:	11 24       	eor	r1, r1
    1130:	ee cf       	rjmp	.-36     	; 0x110e <__fp_szero>

00001132 <__mulsf3x>:
    1132:	ca df       	rcall	.-108    	; 0x10c8 <__fp_split3>
    1134:	a0 f3       	brcs	.-24     	; 0x111e <__mulsf3+0x4>

00001136 <__mulsf3_pse>:
    1136:	95 9f       	mul	r25, r21
    1138:	d1 f3       	breq	.-12     	; 0x112e <__mulsf3+0x14>
    113a:	95 0f       	add	r25, r21
    113c:	50 e0       	ldi	r21, 0x00	; 0
    113e:	55 1f       	adc	r21, r21
    1140:	62 9f       	mul	r22, r18
    1142:	f0 01       	movw	r30, r0
    1144:	72 9f       	mul	r23, r18
    1146:	bb 27       	eor	r27, r27
    1148:	f0 0d       	add	r31, r0
    114a:	b1 1d       	adc	r27, r1
    114c:	63 9f       	mul	r22, r19
    114e:	aa 27       	eor	r26, r26
    1150:	f0 0d       	add	r31, r0
    1152:	b1 1d       	adc	r27, r1
    1154:	aa 1f       	adc	r26, r26
    1156:	64 9f       	mul	r22, r20
    1158:	66 27       	eor	r22, r22
    115a:	b0 0d       	add	r27, r0
    115c:	a1 1d       	adc	r26, r1
    115e:	66 1f       	adc	r22, r22
    1160:	82 9f       	mul	r24, r18
    1162:	22 27       	eor	r18, r18
    1164:	b0 0d       	add	r27, r0
    1166:	a1 1d       	adc	r26, r1
    1168:	62 1f       	adc	r22, r18
    116a:	73 9f       	mul	r23, r19
    116c:	b0 0d       	add	r27, r0
    116e:	a1 1d       	adc	r26, r1
    1170:	62 1f       	adc	r22, r18
    1172:	83 9f       	mul	r24, r19
    1174:	a0 0d       	add	r26, r0
    1176:	61 1d       	adc	r22, r1
    1178:	22 1f       	adc	r18, r18
    117a:	74 9f       	mul	r23, r20
    117c:	33 27       	eor	r19, r19
    117e:	a0 0d       	add	r26, r0
    1180:	61 1d       	adc	r22, r1
    1182:	23 1f       	adc	r18, r19
    1184:	84 9f       	mul	r24, r20
    1186:	60 0d       	add	r22, r0
    1188:	21 1d       	adc	r18, r1
    118a:	82 2f       	mov	r24, r18
    118c:	76 2f       	mov	r23, r22
    118e:	6a 2f       	mov	r22, r26
    1190:	11 24       	eor	r1, r1
    1192:	9f 57       	subi	r25, 0x7F	; 127
    1194:	50 40       	sbci	r21, 0x00	; 0
    1196:	8a f0       	brmi	.+34     	; 0x11ba <__mulsf3_pse+0x84>
    1198:	e1 f0       	breq	.+56     	; 0x11d2 <__mulsf3_pse+0x9c>
    119a:	88 23       	and	r24, r24
    119c:	4a f0       	brmi	.+18     	; 0x11b0 <__mulsf3_pse+0x7a>
    119e:	ee 0f       	add	r30, r30
    11a0:	ff 1f       	adc	r31, r31
    11a2:	bb 1f       	adc	r27, r27
    11a4:	66 1f       	adc	r22, r22
    11a6:	77 1f       	adc	r23, r23
    11a8:	88 1f       	adc	r24, r24
    11aa:	91 50       	subi	r25, 0x01	; 1
    11ac:	50 40       	sbci	r21, 0x00	; 0
    11ae:	a9 f7       	brne	.-22     	; 0x119a <__mulsf3_pse+0x64>
    11b0:	9e 3f       	cpi	r25, 0xFE	; 254
    11b2:	51 05       	cpc	r21, r1
    11b4:	70 f0       	brcs	.+28     	; 0x11d2 <__mulsf3_pse+0x9c>
    11b6:	60 cf       	rjmp	.-320    	; 0x1078 <__fp_inf>
    11b8:	aa cf       	rjmp	.-172    	; 0x110e <__fp_szero>
    11ba:	5f 3f       	cpi	r21, 0xFF	; 255
    11bc:	ec f3       	brlt	.-6      	; 0x11b8 <__mulsf3_pse+0x82>
    11be:	98 3e       	cpi	r25, 0xE8	; 232
    11c0:	dc f3       	brlt	.-10     	; 0x11b8 <__mulsf3_pse+0x82>
    11c2:	86 95       	lsr	r24
    11c4:	77 95       	ror	r23
    11c6:	67 95       	ror	r22
    11c8:	b7 95       	ror	r27
    11ca:	f7 95       	ror	r31
    11cc:	e7 95       	ror	r30
    11ce:	9f 5f       	subi	r25, 0xFF	; 255
    11d0:	c1 f7       	brne	.-16     	; 0x11c2 <__mulsf3_pse+0x8c>
    11d2:	fe 2b       	or	r31, r30
    11d4:	88 0f       	add	r24, r24
    11d6:	91 1d       	adc	r25, r1
    11d8:	96 95       	lsr	r25
    11da:	87 95       	ror	r24
    11dc:	97 f9       	bld	r25, 7
    11de:	08 95       	ret

000011e0 <__udivmodqi4>:
    11e0:	99 1b       	sub	r25, r25
    11e2:	79 e0       	ldi	r23, 0x09	; 9
    11e4:	04 c0       	rjmp	.+8      	; 0x11ee <__udivmodqi4_ep>

000011e6 <__udivmodqi4_loop>:
    11e6:	99 1f       	adc	r25, r25
    11e8:	96 17       	cp	r25, r22
    11ea:	08 f0       	brcs	.+2      	; 0x11ee <__udivmodqi4_ep>
    11ec:	96 1b       	sub	r25, r22

000011ee <__udivmodqi4_ep>:
    11ee:	88 1f       	adc	r24, r24
    11f0:	7a 95       	dec	r23
    11f2:	c9 f7       	brne	.-14     	; 0x11e6 <__udivmodqi4_loop>
    11f4:	80 95       	com	r24
    11f6:	08 95       	ret

000011f8 <__itoa_ncheck>:
    11f8:	bb 27       	eor	r27, r27
    11fa:	4a 30       	cpi	r20, 0x0A	; 10
    11fc:	31 f4       	brne	.+12     	; 0x120a <__itoa_ncheck+0x12>
    11fe:	99 23       	and	r25, r25
    1200:	22 f4       	brpl	.+8      	; 0x120a <__itoa_ncheck+0x12>
    1202:	bd e2       	ldi	r27, 0x2D	; 45
    1204:	90 95       	com	r25
    1206:	81 95       	neg	r24
    1208:	9f 4f       	sbci	r25, 0xFF	; 255
    120a:	01 c0       	rjmp	.+2      	; 0x120e <__utoa_common>

0000120c <__utoa_ncheck>:
    120c:	bb 27       	eor	r27, r27

0000120e <__utoa_common>:
    120e:	fb 01       	movw	r30, r22
    1210:	55 27       	eor	r21, r21
    1212:	aa 27       	eor	r26, r26
    1214:	88 0f       	add	r24, r24
    1216:	99 1f       	adc	r25, r25
    1218:	aa 1f       	adc	r26, r26
    121a:	a4 17       	cp	r26, r20
    121c:	10 f0       	brcs	.+4      	; 0x1222 <__utoa_common+0x14>
    121e:	a4 1b       	sub	r26, r20
    1220:	83 95       	inc	r24
    1222:	50 51       	subi	r21, 0x10	; 16
    1224:	b9 f7       	brne	.-18     	; 0x1214 <__utoa_common+0x6>
    1226:	a0 5d       	subi	r26, 0xD0	; 208
    1228:	aa 33       	cpi	r26, 0x3A	; 58
    122a:	08 f0       	brcs	.+2      	; 0x122e <__utoa_common+0x20>
    122c:	a9 5d       	subi	r26, 0xD9	; 217
    122e:	a1 93       	st	Z+, r26
    1230:	00 97       	sbiw	r24, 0x00	; 0
    1232:	79 f7       	brne	.-34     	; 0x1212 <__utoa_common+0x4>
    1234:	b1 11       	cpse	r27, r1
    1236:	b1 93       	st	Z+, r27
    1238:	11 92       	st	Z+, r1
    123a:	cb 01       	movw	r24, r22
    123c:	00 c0       	rjmp	.+0      	; 0x123e <strrev>

0000123e <strrev>:
    123e:	dc 01       	movw	r26, r24
    1240:	fc 01       	movw	r30, r24
    1242:	67 2f       	mov	r22, r23
    1244:	71 91       	ld	r23, Z+
    1246:	77 23       	and	r23, r23
    1248:	e1 f7       	brne	.-8      	; 0x1242 <strrev+0x4>
    124a:	32 97       	sbiw	r30, 0x02	; 2
    124c:	04 c0       	rjmp	.+8      	; 0x1256 <strrev+0x18>
    124e:	7c 91       	ld	r23, X
    1250:	6d 93       	st	X+, r22
    1252:	70 83       	st	Z, r23
    1254:	62 91       	ld	r22, -Z
    1256:	ae 17       	cp	r26, r30
    1258:	bf 07       	cpc	r27, r31
    125a:	c8 f3       	brcs	.-14     	; 0x124e <strrev+0x10>
    125c:	08 95       	ret

0000125e <_exit>:
    125e:	f8 94       	cli

00001260 <__stop_program>:
    1260:	ff cf       	rjmp	.-2      	; 0x1260 <__stop_program>
