Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Mar 15 20:24:56 2020
| Host         : phirasit-macbook running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.411        0.000                      0                12213        0.096        0.000                      0                12213        3.750        0.000                       0                  5727  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.411        0.000                      0                12213        0.096        0.000                      0                12213        3.750        0.000                       0                  5727  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/header_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tcp_in_V_V_0_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 4.278ns (46.351%)  route 4.952ns (53.649%))
  Logic Levels:           10  (CARRY4=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/header_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ap_clk
    RAMB18_X3Y14         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/header_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/header_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg/DOBDO[3]
                         net (fo=5, routed)           1.405     4.832    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/DOBDO[3]
    SLICE_X69Y37         LUT4 (Prop_lut4_I1_O)        0.124     4.956 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/icmp_ln28_fu_638_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.956    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/icmp_ln28_fu_638_p2_carry_i_7_n_20
    SLICE_X69Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.506 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/icmp_ln28_fu_638_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.506    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/icmp_ln28_fu_638_p2_carry_n_20
    SLICE_X69Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.620 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/icmp_ln28_fu_638_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.620    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/icmp_ln28_fu_638_p2_carry__0_n_20
    SLICE_X69Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.734 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/icmp_ln28_fu_638_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.734    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/icmp_ln28_fu_638_p2_carry__1_n_20
    SLICE_X69Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.848 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/icmp_ln28_fu_638_p2_carry__2/CO[3]
                         net (fo=4, routed)           0.624     6.473    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/icmp_ln28_fu_638_p2
    SLICE_X69Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.597 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/i_0_reg_443[2]_i_2/O
                         net (fo=33, routed)          0.745     7.341    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/grp_iscsi_nop_out_fu_326_tcp_out_V_V_TVALID
    SLICE_X70Y39         LUT4 (Prop_lut4_I3_O)        0.118     7.459 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_nop_out_fu_326/tcp_out_V_V_1_payload_A[31]_i_5/O
                         net (fo=34, routed)          0.602     8.061    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/grp_read_from_tcp_1_fu_581/grp_read_byte_array_1_fu_127/tcp_in_V_V_0_state[1]_i_3
    SLICE_X64Y39         LUT6 (Prop_lut6_I0_O)        0.326     8.387 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/grp_read_from_tcp_1_fu_581/grp_read_byte_array_1_fu_127/tcp_in_V_V_0_state[1]_i_4/O
                         net (fo=1, routed)           0.423     8.810    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_read_from_tcp_fu_341/grp_read_byte_array_fu_16/tcp_in_V_V_0_state_reg[0]_1
    SLICE_X63Y38         LUT5 (Prop_lut5_I1_O)        0.124     8.934 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_read_from_tcp_fu_341/grp_read_byte_array_fu_16/tcp_in_V_V_0_state[1]_i_3/O
                         net (fo=3, routed)           0.565     9.500    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_read_from_tcp_fu_341/grp_read_byte_array_fu_16/tcp_in_V_V_0_state[1]_i_3_n_20
    SLICE_X62Y36         LUT4 (Prop_lut4_I0_O)        0.116     9.616 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_read_from_tcp_fu_341/grp_read_byte_array_fu_16/tcp_in_V_V_0_state[1]_i_2/O
                         net (fo=1, routed)           0.587    10.203    bd_0_i/hls_inst/inst/tcp_in_V_V_0_state[1]
    SLICE_X61Y36         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_V_0_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y36         FDRE                                         r  bd_0_i/hls_inst/inst/tcp_in_V_V_0_state_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X61Y36         FDRE (Setup_fdre_C_D)       -0.275    10.614    bd_0_i/hls_inst/inst/tcp_in_V_V_0_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.614    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 7.689ns (83.525%)  route 1.517ns (16.475%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/ap_clk
    DSP48_X3Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__1_n_126
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.501 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__2/P[0]
                         net (fo=2, routed)           1.515     8.016    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__2_n_125
    SLICE_X94Y7          LUT2 (Prop_lut2_I0_O)        0.124     8.140 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440[19]_i_4/O
                         net (fo=1, routed)           0.000     8.140    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440[19]_i_4_n_20
    SLICE_X94Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.673 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.673    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[19]_i_1_n_20
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.790 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.790    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[23]_i_1_n_20
    SLICE_X94Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.907 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[27]_i_1_n_20
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.024 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.024    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[31]_i_1_n_20
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.141 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.141    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[35]_i_1_n_20
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.258 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.258    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[36]_i_1_n_20
    SLICE_X94Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.375 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.375    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[40]_i_1_n_20
    SLICE_X94Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.492 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[44]_i_1_n_20
    SLICE_X94Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.609 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.609    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[48]_i_1_n_20
    SLICE_X94Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.726 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[52]_i_1_n_20
    SLICE_X94Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.843 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.843    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[56]_i_1_n_20
    SLICE_X94Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.960 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[60]_i_1_n_20
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.179 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.179    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__3[64]
    SLICE_X94Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/ap_clk
    SLICE_X94Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[28]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X94Y19         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/tmp_reg_451_reg[28]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.193ns  (logic 7.676ns (83.502%)  route 1.517ns (16.498%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/ap_clk
    DSP48_X3Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__1_n_126
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.501 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__2/P[0]
                         net (fo=2, routed)           1.515     8.016    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__2_n_125
    SLICE_X94Y7          LUT2 (Prop_lut2_I0_O)        0.124     8.140 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440[19]_i_4/O
                         net (fo=1, routed)           0.000     8.140    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440[19]_i_4_n_20
    SLICE_X94Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.673 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.673    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[19]_i_1_n_20
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.790 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.790    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[23]_i_1_n_20
    SLICE_X94Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.907 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[27]_i_1_n_20
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.024 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.024    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[31]_i_1_n_20
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.141 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.141    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[35]_i_1_n_20
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.258 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.258    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[36]_i_1_n_20
    SLICE_X94Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.375 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.375    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[40]_i_1_n_20
    SLICE_X94Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.492 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[44]_i_1_n_20
    SLICE_X94Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.609 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.609    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[48]_i_1_n_20
    SLICE_X94Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.726 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[52]_i_1_n_20
    SLICE_X94Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.843 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.843    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[56]_i_1_n_20
    SLICE_X94Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.166 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.166    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__3[61]
    SLICE_X94Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/ap_clk
    SLICE_X94Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[61]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X94Y18         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[61]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/tmp_reg_466_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.188ns  (logic 7.689ns (83.687%)  route 1.499ns (16.313%))
  Logic Levels:           15  (CARRY4=13 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    DSP48_X1Y4           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1_n_126
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.501 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__2/P[0]
                         net (fo=2, routed)           1.497     7.998    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__2_n_125
    SLICE_X20Y4          LUT2 (Prop_lut2_I0_O)        0.124     8.122 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455[19]_i_4/O
                         net (fo=1, routed)           0.000     8.122    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455[19]_i_4_n_20
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.655 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.655    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[19]_i_1_n_20
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.772 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.772    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[23]_i_1_n_20
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.889 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.889    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[27]_i_1_n_20
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.006 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[31]_i_1_n_20
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.123 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.123    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[35]_i_1_n_20
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.240 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[36]_i_1_n_20
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.357 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.357    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[40]_i_1_n_20
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.474 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.474    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[44]_i_1_n_20
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.591 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.591    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[48]_i_1_n_20
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.708 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.708    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[52]_i_1_n_20
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.825 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.825    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[56]_i_1_n_20
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.942 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[60]_i_1_n_20
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.161 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/tmp_reg_466_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.161    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__3[64]
    SLICE_X20Y16         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/tmp_reg_466_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    SLICE_X20Y16         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/tmp_reg_466_reg[28]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X20Y16         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/tmp_reg_466_reg[28]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.185ns  (logic 7.668ns (83.487%)  route 1.517ns (16.513%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/ap_clk
    DSP48_X3Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__1_n_126
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.501 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__2/P[0]
                         net (fo=2, routed)           1.515     8.016    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__2_n_125
    SLICE_X94Y7          LUT2 (Prop_lut2_I0_O)        0.124     8.140 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440[19]_i_4/O
                         net (fo=1, routed)           0.000     8.140    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440[19]_i_4_n_20
    SLICE_X94Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.673 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.673    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[19]_i_1_n_20
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.790 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.790    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[23]_i_1_n_20
    SLICE_X94Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.907 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[27]_i_1_n_20
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.024 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.024    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[31]_i_1_n_20
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.141 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.141    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[35]_i_1_n_20
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.258 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.258    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[36]_i_1_n_20
    SLICE_X94Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.375 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.375    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[40]_i_1_n_20
    SLICE_X94Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.492 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[44]_i_1_n_20
    SLICE_X94Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.609 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.609    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[48]_i_1_n_20
    SLICE_X94Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.726 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[52]_i_1_n_20
    SLICE_X94Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.843 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.843    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[56]_i_1_n_20
    SLICE_X94Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.158 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.158    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__3[63]
    SLICE_X94Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/ap_clk
    SLICE_X94Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[63]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X94Y18         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[63]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 7.676ns (83.664%)  route 1.499ns (16.336%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    DSP48_X1Y4           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1_n_126
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.501 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__2/P[0]
                         net (fo=2, routed)           1.497     7.998    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__2_n_125
    SLICE_X20Y4          LUT2 (Prop_lut2_I0_O)        0.124     8.122 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455[19]_i_4/O
                         net (fo=1, routed)           0.000     8.122    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455[19]_i_4_n_20
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.655 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.655    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[19]_i_1_n_20
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.772 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.772    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[23]_i_1_n_20
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.889 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.889    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[27]_i_1_n_20
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.006 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[31]_i_1_n_20
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.123 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.123    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[35]_i_1_n_20
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.240 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[36]_i_1_n_20
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.357 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.357    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[40]_i_1_n_20
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.474 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.474    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[44]_i_1_n_20
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.591 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.591    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[48]_i_1_n_20
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.708 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.708    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[52]_i_1_n_20
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.825 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.825    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[56]_i_1_n_20
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.148 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.148    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__3[61]
    SLICE_X20Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    SLICE_X20Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[61]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X20Y15         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[61]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 7.668ns (83.650%)  route 1.499ns (16.350%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    DSP48_X1Y4           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1_n_126
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.501 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__2/P[0]
                         net (fo=2, routed)           1.497     7.998    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__2_n_125
    SLICE_X20Y4          LUT2 (Prop_lut2_I0_O)        0.124     8.122 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455[19]_i_4/O
                         net (fo=1, routed)           0.000     8.122    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455[19]_i_4_n_20
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.655 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.655    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[19]_i_1_n_20
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.772 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.772    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[23]_i_1_n_20
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.889 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.889    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[27]_i_1_n_20
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.006 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[31]_i_1_n_20
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.123 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.123    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[35]_i_1_n_20
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.240 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[36]_i_1_n_20
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.357 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.357    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[40]_i_1_n_20
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.474 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.474    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[44]_i_1_n_20
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.591 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.591    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[48]_i_1_n_20
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.708 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.708    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[52]_i_1_n_20
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.825 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.825    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[56]_i_1_n_20
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.140 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.140    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__3[63]
    SLICE_X20Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    SLICE_X20Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[63]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X20Y15         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[63]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 2.176ns (24.789%)  route 6.602ns (75.211%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ap_clk
    SLICE_X42Y17         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/q0_reg[0]/Q
                         net (fo=12, routed)          0.826     2.317    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/p_str1025_q0[0]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.149     2.466 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_1_i_33/O
                         net (fo=2, routed)           0.616     3.083    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/select_ln195_1_fu_1604_p3[6]
    SLICE_X46Y17         LUT6 (Prop_lut6_I5_O)        0.332     3.415 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ap_CS_fsm[20]_i_3/O
                         net (fo=2, routed)           0.482     3.897    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/icmp_ln196_1_fu_1616_p2
    SLICE_X46Y17         LUT2 (Prop_lut2_I1_O)        0.117     4.014 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_length[23]_i_3/O
                         net (fo=53, routed)          1.133     5.146    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_address0141_out
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.361     5.507 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_120__0/O
                         net (fo=4, routed)           0.474     5.982    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/instance_data_d017_out
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.327     6.309 f  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_1_i_11/O
                         net (fo=4, routed)           0.630     6.939    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_1_i_11_n_20
    SLICE_X44Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.063 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_0_i_227/O
                         net (fo=7, routed)           0.865     7.928    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ap_CS_fsm_reg[13]
    SLICE_X45Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_1_i_14/O
                         net (fo=1, routed)           0.436     8.488    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_1_i_14_n_20
    SLICE_X45Y17         LUT6 (Prop_lut6_I1_O)        0.124     8.612 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/p_str1025_U/update_value_bool_3_p_str13_rom_U/ram_reg_1_i_2__0/O
                         net (fo=1, routed)           1.139     9.751    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/d0[6]
    RAMB36_X3Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ap_clk
    RAMB36_X3Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241    10.648    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 7.592ns (83.349%)  route 1.517ns (16.651%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/ap_clk
    DSP48_X3Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__1_n_126
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.501 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__2/P[0]
                         net (fo=2, routed)           1.515     8.016    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__2_n_125
    SLICE_X94Y7          LUT2 (Prop_lut2_I0_O)        0.124     8.140 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440[19]_i_4/O
                         net (fo=1, routed)           0.000     8.140    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440[19]_i_4_n_20
    SLICE_X94Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.673 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.673    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[19]_i_1_n_20
    SLICE_X94Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.790 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.790    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[23]_i_1_n_20
    SLICE_X94Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.907 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[27]_i_1_n_20
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.024 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.024    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[31]_i_1_n_20
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.141 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.141    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[35]_i_1_n_20
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.258 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.258    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[36]_i_1_n_20
    SLICE_X94Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.375 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.375    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[40]_i_1_n_20
    SLICE_X94Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.492 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[44]_i_1_n_20
    SLICE_X94Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.609 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.609    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[48]_i_1_n_20
    SLICE_X94Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.726 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.726    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[52]_i_1_n_20
    SLICE_X94Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.843 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.843    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[56]_i_1_n_20
    SLICE_X94Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.082 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.082    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_fu_274_p2__3[62]
    SLICE_X94Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/ap_clk
    SLICE_X94Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[62]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X94Y18         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_3_fu_1180/mul_ln185_reg_440_reg[62]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.091ns  (logic 7.592ns (83.513%)  route 1.499ns (16.487%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    DSP48_X1Y4           DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     4.981 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.983    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__1_n_126
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.501 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__2/P[0]
                         net (fo=2, routed)           1.497     7.998    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__2_n_125
    SLICE_X20Y4          LUT2 (Prop_lut2_I0_O)        0.124     8.122 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455[19]_i_4/O
                         net (fo=1, routed)           0.000     8.122    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455[19]_i_4_n_20
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.655 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.655    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[19]_i_1_n_20
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.772 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.772    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[23]_i_1_n_20
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.889 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.889    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[27]_i_1_n_20
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.006 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[31]_i_1_n_20
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.123 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.123    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[35]_i_1_n_20
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.240 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[36]_i_1_n_20
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.357 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.357    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[40]_i_1_n_20
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.474 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.474    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[44]_i_1_n_20
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.591 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.591    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[48]_i_1_n_20
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.708 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.708    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[52]_i_1_n_20
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.825 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.825    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[56]_i_1_n_20
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.064 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.064    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_fu_288_p2__3[62]
    SLICE_X20Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    SLICE_X20Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[62]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X20Y15         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/mul_ln185_reg_455_reg[62]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  0.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_4_reg_469_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_2_reg_196_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/ap_clk
    SLICE_X55Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_4_reg_469_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_4_reg_469_reg[26]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_4_reg_469[26]
    SLICE_X54Y19         LUT4 (Prop_lut4_I2_O)        0.045     0.648 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_2_reg_196[26]_i_1/O
                         net (fo=1, routed)           0.000     0.648    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_2_reg_196[26]_i_1_n_20
    SLICE_X54Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_2_reg_196_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/ap_clk
    SLICE_X54Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_2_reg_196_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y19         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_2_reg_196_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_4_reg_469_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_2_reg_196_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/ap_clk
    SLICE_X55Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_4_reg_469_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_4_reg_469_reg[31]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_4_reg_469[31]
    SLICE_X54Y20         LUT4 (Prop_lut4_I2_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_2_reg_196[31]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_2_reg_196[31]_i_1_n_20
    SLICE_X54Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_2_reg_196_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/ap_clk
    SLICE_X54Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_2_reg_196_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y20         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_2_reg_196_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_4_reg_469_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_2_reg_196_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/ap_clk
    SLICE_X55Y14         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_4_reg_469_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_4_reg_469_reg[6]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_4_reg_469[6]
    SLICE_X54Y14         LUT4 (Prop_lut4_I2_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_2_reg_196[6]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_2_reg_196[6]_i_1_n_20
    SLICE_X54Y14         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_2_reg_196_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/ap_clk
    SLICE_X54Y14         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_2_reg_196_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y14         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_2_fu_1166/length_2_reg_196_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/length_6_reg_484_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/length_2_reg_205_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    SLICE_X33Y14         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/length_6_reg_484_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/length_6_reg_484_reg[11]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/length_6_reg_484[11]
    SLICE_X32Y14         LUT4 (Prop_lut4_I2_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/length_2_reg_205[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/length_2_reg_205[11]_i_1__0_n_20
    SLICE_X32Y14         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/length_2_reg_205_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/ap_clk
    SLICE_X32Y14         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/length_2_reg_205_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/grp_write_key_value_int_fu_1207/length_2_reg_205_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/i_8_reg_1043_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/i_0_i_i6_reg_558_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/ap_clk
    SLICE_X59Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/i_8_reg_1043_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/i_8_reg_1043_reg[11]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/i_8_reg_1043[11]
    SLICE_X58Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/i_0_i_i6_reg_558_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/ap_clk
    SLICE_X58Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/i_0_i_i6_reg_558_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/i_0_i_i6_reg_558_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_sequen_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_sequen_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/ap_clk
    SLICE_X67Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_sequen_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_sequen_reg[18]/Q
                         net (fo=2, routed)           0.056     0.607    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_sequen[18]
    SLICE_X67Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_sequen_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/ap_clk
    SLICE_X67Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_sequen_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X67Y15         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_sequen_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_initial_r2t_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_initial_r2t_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/ap_clk
    SLICE_X85Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_initial_r2t_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y20         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_initial_r2t_reg[8]/Q
                         net (fo=2, routed)           0.056     0.607    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_initial_r2t[8]
    SLICE_X85Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_initial_r2t_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/ap_clk
    SLICE_X85Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_initial_r2t_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X85Y20         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_initial_r2t_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/ap_clk
    SLICE_X84Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[24]/Q
                         net (fo=2, routed)           0.059     0.610    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in[24]
    SLICE_X84Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/ap_clk
    SLICE_X84Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X84Y23         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_pdu_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_immediate_d_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_immediate_d_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/ap_clk
    SLICE_X80Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_immediate_d_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_immediate_d_reg[24]/Q
                         net (fo=2, routed)           0.059     0.610    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_immediate_d[24]
    SLICE_X80Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_immediate_d_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/ap_clk
    SLICE_X80Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_immediate_d_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X80Y24         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_immediate_d_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_initial_r2t_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_initial_r2t_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/ap_clk
    SLICE_X84Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_initial_r2t_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y22         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_initial_r2t_reg[18]/Q
                         net (fo=2, routed)           0.059     0.610    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_initial_r2t[18]
    SLICE_X84Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_initial_r2t_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5742, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/ap_clk
    SLICE_X84Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_initial_r2t_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X84Y22         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_initial_r2t_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y3   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y3   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y6   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y6   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/instance_data_U/iscsi_login_instance_data_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y12  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/response_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y12  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/response_buffer_V_U/iscsi_login_response_buffer_V_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y8   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y8   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_text_fu_283/parameter_data_U/iscsi_text_parameter_data_ram_U/ram_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0__12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0__13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0__14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y10  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y10  bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   bd_0_i/hls_inst/inst/grp_process_pdu_fu_144/grp_iscsi_login_fu_178/buffer_r_U/iscsi_login_buffer_r_ram_U/ram_reg_0_15_0_0__11/SP/CLK



