0.6
2019.1
May 24 2019
15:06:07
D:/Advait-embedded/Xilinx-Vivado/Xilinx projects/Assignment4/Assignment4.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Advait-embedded/Xilinx-Vivado/Xilinx projects/Assignment4/Assignment4.srcs/sources_1/new/PRIORITY_ENCODER_4to2.v,1666084334,verilog,,D:/Advait-embedded/Xilinx-Vivado/Xilinx projects/Assignment4/Assignment4.srcs/sources_1/new/PRIORITY_ENCODER_4to2_tb.v,,PRIORITY_ENCODER_4to2,,,,,,,,
D:/Advait-embedded/Xilinx-Vivado/Xilinx projects/Assignment4/Assignment4.srcs/sources_1/new/PRIORITY_ENCODER_4to2_tb.v,1666083370,verilog,,,,PRIORITY_ENCODER_4to2_tb,,,,,,,,
