INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elied/vivado/zibo_tp1/zibo_tp1.sim/sim_1/synth/timing/xsim/test_memory_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_gen
INFO: [VRFC 10-311] analyzing module glbl
