
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2015.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2015.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/physics/Labs/Vivado_IP/sixteen_bit_to_display'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -77 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 926.055 ; gain = 147.457 ; free physical = 5285 ; free virtual = 14477
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/sources_1/bd/design_1/hdl/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/sources_1/bd/design_1/hdl/design_1.vhd:29]
INFO: [Synth 8-3491] module 'design_1_Sevbittwo_0_0' declared at '/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/sources_1/bd/design_1/ip/design_1_Sevbittwo_0_0/synth/design_1_Sevbittwo_0_0.vhd:56' bound to instance 'Sevbittwo_0' of component 'design_1_Sevbittwo_0_0' [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/sources_1/bd/design_1/hdl/design_1.vhd:53]
INFO: [Synth 8-638] synthesizing module 'design_1_Sevbittwo_0_0' [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/sources_1/bd/design_1/ip/design_1_Sevbittwo_0_0/synth/design_1_Sevbittwo_0_0.vhd:67]
INFO: [Synth 8-3491] module 'Sevbittwo' declared at '/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/sources_1/ipshared/user.org/sevbittwo_v1_0/a896de47/src/sevenbitthree.vhd:34' bound to instance 'U0' of component 'Sevbittwo' [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/sources_1/bd/design_1/ip/design_1_Sevbittwo_0_0/synth/design_1_Sevbittwo_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Sevbittwo' [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/sources_1/ipshared/user.org/sevbittwo_v1_0/a896de47/src/sevenbitthree.vhd:43]
WARNING: [Synth 8-3848] Net dp in module/entity Sevbittwo does not have driver. [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/sources_1/ipshared/user.org/sevbittwo_v1_0/a896de47/src/sevenbitthree.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Sevbittwo' (1#1) [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/sources_1/ipshared/user.org/sevbittwo_v1_0/a896de47/src/sevenbitthree.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_Sevbittwo_0_0' (2#1) [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/sources_1/bd/design_1/ip/design_1_Sevbittwo_0_0/synth/design_1_Sevbittwo_0_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'design_1' (3#1) [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/sources_1/bd/design_1/hdl/design_1.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (4#1) [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 962.336 ; gain = 183.738 ; free physical = 5246 ; free virtual = 14440
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 962.336 ; gain = 183.738 ; free physical = 5246 ; free virtual = 14439
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/sources_1/ipshared/user.org/sevbittwo_v1_0/a896de47/src/Basys3_Master.xdc] for cell 'design_1_i/Sevbittwo_0/U0'
Finished Parsing XDC File [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/sources_1/ipshared/user.org/sevbittwo_v1_0/a896de47/src/Basys3_Master.xdc] for cell 'design_1_i/Sevbittwo_0/U0'
Parsing XDC File [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/constrs_1/imports/Labs/Basys3_Master.xdc]
Finished Parsing XDC File [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/constrs_1/imports/Labs/Basys3_Master.xdc]
Parsing XDC File [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1258.375 ; gain = 0.000 ; free physical = 5044 ; free virtual = 14274
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 5044 ; free virtual = 14274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 5044 ; free virtual = 14274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/Sevbittwo_0/U0. (constraint file  /home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Sevbittwo_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 5044 ; free virtual = 14274
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenfourbit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'digita_reg' [/home/physics/Labs/week4/week4_20181016_project2_blockdesign/week4_20181016_project2_blockdesign.srcs/sources_1/ipshared/user.org/sevbittwo_v1_0/a896de47/src/sevenbitthree.vhd:75]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 5037 ; free virtual = 14266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  14 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Sevbittwo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  14 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 5037 ; free virtual = 14266
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 5029 ; free virtual = 14258
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 5029 ; free virtual = 14258

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 5020 ; free virtual = 14250
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 5020 ; free virtual = 14250

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 5020 ; free virtual = 14250
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 4969 ; free virtual = 14207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 4969 ; free virtual = 14207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\count_reg_reg[19] ) is unused and will be removed from module Sevbittwo.
WARNING: [Synth 8-3332] Sequential element (\count_reg_reg[20] ) is unused and will be removed from module Sevbittwo.
WARNING: [Synth 8-3332] Sequential element (\count_reg_reg[21] ) is unused and will be removed from module Sevbittwo.
WARNING: [Synth 8-3332] Sequential element (\count_reg_reg[22] ) is unused and will be removed from module Sevbittwo.
WARNING: [Synth 8-3332] Sequential element (\count_reg_reg[23] ) is unused and will be removed from module Sevbittwo.
WARNING: [Synth 8-3332] Sequential element (\count_reg_reg[24] ) is unused and will be removed from module Sevbittwo.
WARNING: [Synth 8-3332] Sequential element (\count_reg_reg[25] ) is unused and will be removed from module Sevbittwo.
WARNING: [Synth 8-3332] Sequential element (\count_reg_reg[26] ) is unused and will be removed from module Sevbittwo.
WARNING: [Synth 8-3332] Sequential element (\count_reg_reg[27] ) is unused and will be removed from module Sevbittwo.
WARNING: [Synth 8-3332] Sequential element (\count_reg_reg[28] ) is unused and will be removed from module Sevbittwo.
WARNING: [Synth 8-3332] Sequential element (\count_reg_reg[29] ) is unused and will be removed from module Sevbittwo.
WARNING: [Synth 8-3332] Sequential element (\count_reg_reg[30] ) is unused and will be removed from module Sevbittwo.
WARNING: [Synth 8-3332] Sequential element (\count_reg_reg[31] ) is unused and will be removed from module Sevbittwo.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 4952 ; free virtual = 14190
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 4952 ; free virtual = 14190
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 4952 ; free virtual = 14190
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 4952 ; free virtual = 14190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 4952 ; free virtual = 14190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 4952 ; free virtual = 14190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |LUT1    |     1|
|3     |LUT2    |     4|
|4     |LUT4    |     7|
|5     |LUT6    |     4|
|6     |MUXCY_L |    18|
|7     |XORCY   |    19|
|8     |FDRE    |    19|
|9     |LD      |     4|
|10    |IBUF    |    17|
|11    |OBUF    |    28|
+------+--------+------+

Report Instance Areas: 
+------+----------------+-----------------------+------+
|      |Instance        |Module                 |Cells |
+------+----------------+-----------------------+------+
|1     |top             |                       |   122|
|2     |  design_1_i    |design_1               |    76|
|3     |    Sevbittwo_0 |design_1_Sevbittwo_0_0 |    76|
|4     |      U0        |Sevbittwo              |    76|
+------+----------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 4952 ; free virtual = 14190
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1258.375 ; gain = 75.281 ; free physical = 4951 ; free virtual = 14189
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1258.375 ; gain = 479.777 ; free physical = 4951 ; free virtual = 14189
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 6 instances
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1258.375 ; gain = 371.320 ; free physical = 4949 ; free virtual = 14189
report_utilization: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1290.391 ; gain = 0.000 ; free physical = 4948 ; free virtual = 14189
INFO: [Common 17-206] Exiting Vivado at Tue Oct 16 16:12:10 2018...
