# This script segment is generated automatically by AutoPilot

set name srcnn_fadd_32ns_32ns_32_4_full_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fadd} IMPL {fulldsp} LATENCY 3 ALLOW_PRAGMA 1
}


set name srcnn_fadd_32ns_32ns_32_4_full_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fadd} IMPL {fulldsp} LATENCY 3 ALLOW_PRAGMA 1
}


set name srcnn_fadd_32ns_32ns_32_4_full_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fadd} IMPL {fulldsp} LATENCY 3 ALLOW_PRAGMA 1
}


set name srcnn_fadd_32ns_32ns_32_4_full_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fadd} IMPL {fulldsp} LATENCY 3 ALLOW_PRAGMA 1
}


set name srcnn_fadd_32ns_32ns_32_4_full_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fadd} IMPL {fulldsp} LATENCY 3 ALLOW_PRAGMA 1
}


set name srcnn_fadd_32ns_32ns_32_4_full_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fadd} IMPL {fulldsp} LATENCY 3 ALLOW_PRAGMA 1
}


set name srcnn_fadd_32ns_32ns_32_4_full_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fadd} IMPL {fulldsp} LATENCY 3 ALLOW_PRAGMA 1
}


set name srcnn_fadd_32ns_32ns_32_4_full_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fadd} IMPL {fulldsp} LATENCY 3 ALLOW_PRAGMA 1
}


set name srcnn_fadd_32ns_32ns_32_4_full_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fadd} IMPL {fulldsp} LATENCY 3 ALLOW_PRAGMA 1
}


set name srcnn_fadd_32ns_32ns_32_4_full_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fadd} IMPL {fulldsp} LATENCY 3 ALLOW_PRAGMA 1
}


set name srcnn_fadd_32ns_32ns_32_4_full_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fadd} IMPL {fulldsp} LATENCY 3 ALLOW_PRAGMA 1
}


set name srcnn_fadd_32ns_32ns_32_4_full_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fadd} IMPL {fulldsp} LATENCY 3 ALLOW_PRAGMA 1
}


set name srcnn_fadd_32ns_32ns_32_4_full_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fadd} IMPL {fulldsp} LATENCY 3 ALLOW_PRAGMA 1
}


set name srcnn_fadd_32ns_32ns_32_4_full_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fadd} IMPL {fulldsp} LATENCY 3 ALLOW_PRAGMA 1
}


set name srcnn_fadd_32ns_32ns_32_4_full_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fadd} IMPL {fulldsp} LATENCY 3 ALLOW_PRAGMA 1
}


set name srcnn_fadd_32ns_32ns_32_4_full_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fadd} IMPL {fulldsp} LATENCY 3 ALLOW_PRAGMA 1
}


set name srcnn_fadd_32ns_32ns_32_4_full_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fadd} IMPL {fulldsp} LATENCY 3 ALLOW_PRAGMA 1
}


set name srcnn_fmul_32ns_32ns_32_3_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 2 ALLOW_PRAGMA 1
}


set name srcnn_fmul_32ns_32ns_32_3_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 2 ALLOW_PRAGMA 1
}


set name srcnn_fmul_32ns_32ns_32_3_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 2 ALLOW_PRAGMA 1
}


set name srcnn_fmul_32ns_32ns_32_3_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 2 ALLOW_PRAGMA 1
}


set name srcnn_fmul_32ns_32ns_32_3_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 2 ALLOW_PRAGMA 1
}


set name srcnn_fmul_32ns_32ns_32_3_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 2 ALLOW_PRAGMA 1
}


set name srcnn_fmul_32ns_32ns_32_3_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 2 ALLOW_PRAGMA 1
}


set name srcnn_fmul_32ns_32ns_32_3_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 2 ALLOW_PRAGMA 1
}


set name srcnn_fmul_32ns_32ns_32_3_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 2 ALLOW_PRAGMA 1
}


set name srcnn_fmul_32ns_32ns_32_3_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 2 ALLOW_PRAGMA 1
}


set name srcnn_fmul_32ns_32ns_32_3_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 2 ALLOW_PRAGMA 1
}


set name srcnn_fmul_32ns_32ns_32_3_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 2 ALLOW_PRAGMA 1
}


set name srcnn_fmul_32ns_32ns_32_3_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 2 ALLOW_PRAGMA 1
}


set name srcnn_fmul_32ns_32ns_32_3_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 2 ALLOW_PRAGMA 1
}


set name srcnn_fmul_32ns_32ns_32_3_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 2 ALLOW_PRAGMA 1
}


set name srcnn_fmul_32ns_32ns_32_3_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 2 ALLOW_PRAGMA 1
}


set name srcnn_fmul_32ns_32ns_32_3_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 2 ALLOW_PRAGMA 1
}


set name srcnn_sitofp_32s_32_4_no_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {sitofp} IMPL {auto} LATENCY 3 ALLOW_PRAGMA 1
}


set name srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fcmp} IMPL {auto} LATENCY 1 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler srcnn_Loop_tile_height_loop_MAIN_proc8_layer3_output_tile_RAM_AUTO_1R1W BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler srcnn_fifo_w32_d512_A BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {conv1_to_conv2_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler srcnn_fifo_w32_d512_A BINDTYPE {storage} TYPE {fifo} IMPL {memory} ALLOW_PRAGMA 1 INSTNAME {conv2_to_conv3_U}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2358 \
    name input_ftmap \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename input_ftmap \
    op interface \
    ports { input_ftmap_address0 { O 16 vector } input_ftmap_ce0 { O 1 bit } input_ftmap_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_ftmap'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2423 \
    name conv1_weights_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_0_0 \
    op interface \
    ports { conv1_weights_0_0_address0 { O 6 vector } conv1_weights_0_0_ce0 { O 1 bit } conv1_weights_0_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2424 \
    name conv1_weights_0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_0_1 \
    op interface \
    ports { conv1_weights_0_1_address0 { O 6 vector } conv1_weights_0_1_ce0 { O 1 bit } conv1_weights_0_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2425 \
    name conv1_weights_0_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_0_2 \
    op interface \
    ports { conv1_weights_0_2_address0 { O 6 vector } conv1_weights_0_2_ce0 { O 1 bit } conv1_weights_0_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2426 \
    name conv1_weights_0_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_0_3 \
    op interface \
    ports { conv1_weights_0_3_address0 { O 6 vector } conv1_weights_0_3_ce0 { O 1 bit } conv1_weights_0_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2427 \
    name conv1_weights_0_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_0_4 \
    op interface \
    ports { conv1_weights_0_4_address0 { O 6 vector } conv1_weights_0_4_ce0 { O 1 bit } conv1_weights_0_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_0_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2428 \
    name conv1_weights_0_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_0_5 \
    op interface \
    ports { conv1_weights_0_5_address0 { O 6 vector } conv1_weights_0_5_ce0 { O 1 bit } conv1_weights_0_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_0_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2429 \
    name conv1_weights_0_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_0_6 \
    op interface \
    ports { conv1_weights_0_6_address0 { O 6 vector } conv1_weights_0_6_ce0 { O 1 bit } conv1_weights_0_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_0_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2430 \
    name conv1_weights_0_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_0_7 \
    op interface \
    ports { conv1_weights_0_7_address0 { O 6 vector } conv1_weights_0_7_ce0 { O 1 bit } conv1_weights_0_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_0_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2431 \
    name conv1_weights_0_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_0_8 \
    op interface \
    ports { conv1_weights_0_8_address0 { O 6 vector } conv1_weights_0_8_ce0 { O 1 bit } conv1_weights_0_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_0_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2432 \
    name conv1_weights_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_1_0 \
    op interface \
    ports { conv1_weights_1_0_address0 { O 6 vector } conv1_weights_1_0_ce0 { O 1 bit } conv1_weights_1_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2433 \
    name conv1_weights_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_1_1 \
    op interface \
    ports { conv1_weights_1_1_address0 { O 6 vector } conv1_weights_1_1_ce0 { O 1 bit } conv1_weights_1_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2434 \
    name conv1_weights_1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_1_2 \
    op interface \
    ports { conv1_weights_1_2_address0 { O 6 vector } conv1_weights_1_2_ce0 { O 1 bit } conv1_weights_1_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2435 \
    name conv1_weights_1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_1_3 \
    op interface \
    ports { conv1_weights_1_3_address0 { O 6 vector } conv1_weights_1_3_ce0 { O 1 bit } conv1_weights_1_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2436 \
    name conv1_weights_1_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_1_4 \
    op interface \
    ports { conv1_weights_1_4_address0 { O 6 vector } conv1_weights_1_4_ce0 { O 1 bit } conv1_weights_1_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2437 \
    name conv1_weights_1_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_1_5 \
    op interface \
    ports { conv1_weights_1_5_address0 { O 6 vector } conv1_weights_1_5_ce0 { O 1 bit } conv1_weights_1_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2438 \
    name conv1_weights_1_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_1_6 \
    op interface \
    ports { conv1_weights_1_6_address0 { O 6 vector } conv1_weights_1_6_ce0 { O 1 bit } conv1_weights_1_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2439 \
    name conv1_weights_1_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_1_7 \
    op interface \
    ports { conv1_weights_1_7_address0 { O 6 vector } conv1_weights_1_7_ce0 { O 1 bit } conv1_weights_1_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_1_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2440 \
    name conv1_weights_1_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_1_8 \
    op interface \
    ports { conv1_weights_1_8_address0 { O 6 vector } conv1_weights_1_8_ce0 { O 1 bit } conv1_weights_1_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_1_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2441 \
    name conv1_weights_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_2_0 \
    op interface \
    ports { conv1_weights_2_0_address0 { O 6 vector } conv1_weights_2_0_ce0 { O 1 bit } conv1_weights_2_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2442 \
    name conv1_weights_2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_2_1 \
    op interface \
    ports { conv1_weights_2_1_address0 { O 6 vector } conv1_weights_2_1_ce0 { O 1 bit } conv1_weights_2_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2443 \
    name conv1_weights_2_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_2_2 \
    op interface \
    ports { conv1_weights_2_2_address0 { O 6 vector } conv1_weights_2_2_ce0 { O 1 bit } conv1_weights_2_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2444 \
    name conv1_weights_2_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_2_3 \
    op interface \
    ports { conv1_weights_2_3_address0 { O 6 vector } conv1_weights_2_3_ce0 { O 1 bit } conv1_weights_2_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2445 \
    name conv1_weights_2_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_2_4 \
    op interface \
    ports { conv1_weights_2_4_address0 { O 6 vector } conv1_weights_2_4_ce0 { O 1 bit } conv1_weights_2_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2446 \
    name conv1_weights_2_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_2_5 \
    op interface \
    ports { conv1_weights_2_5_address0 { O 6 vector } conv1_weights_2_5_ce0 { O 1 bit } conv1_weights_2_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2447 \
    name conv1_weights_2_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_2_6 \
    op interface \
    ports { conv1_weights_2_6_address0 { O 6 vector } conv1_weights_2_6_ce0 { O 1 bit } conv1_weights_2_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2448 \
    name conv1_weights_2_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_2_7 \
    op interface \
    ports { conv1_weights_2_7_address0 { O 6 vector } conv1_weights_2_7_ce0 { O 1 bit } conv1_weights_2_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_2_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2449 \
    name conv1_weights_2_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_2_8 \
    op interface \
    ports { conv1_weights_2_8_address0 { O 6 vector } conv1_weights_2_8_ce0 { O 1 bit } conv1_weights_2_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_2_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2450 \
    name conv1_weights_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_3_0 \
    op interface \
    ports { conv1_weights_3_0_address0 { O 6 vector } conv1_weights_3_0_ce0 { O 1 bit } conv1_weights_3_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2451 \
    name conv1_weights_3_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_3_1 \
    op interface \
    ports { conv1_weights_3_1_address0 { O 6 vector } conv1_weights_3_1_ce0 { O 1 bit } conv1_weights_3_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2452 \
    name conv1_weights_3_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_3_2 \
    op interface \
    ports { conv1_weights_3_2_address0 { O 6 vector } conv1_weights_3_2_ce0 { O 1 bit } conv1_weights_3_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2453 \
    name conv1_weights_3_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_3_3 \
    op interface \
    ports { conv1_weights_3_3_address0 { O 6 vector } conv1_weights_3_3_ce0 { O 1 bit } conv1_weights_3_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2454 \
    name conv1_weights_3_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_3_4 \
    op interface \
    ports { conv1_weights_3_4_address0 { O 6 vector } conv1_weights_3_4_ce0 { O 1 bit } conv1_weights_3_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_3_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2455 \
    name conv1_weights_3_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_3_5 \
    op interface \
    ports { conv1_weights_3_5_address0 { O 6 vector } conv1_weights_3_5_ce0 { O 1 bit } conv1_weights_3_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_3_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2456 \
    name conv1_weights_3_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_3_6 \
    op interface \
    ports { conv1_weights_3_6_address0 { O 6 vector } conv1_weights_3_6_ce0 { O 1 bit } conv1_weights_3_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_3_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2457 \
    name conv1_weights_3_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_3_7 \
    op interface \
    ports { conv1_weights_3_7_address0 { O 6 vector } conv1_weights_3_7_ce0 { O 1 bit } conv1_weights_3_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_3_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2458 \
    name conv1_weights_3_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_3_8 \
    op interface \
    ports { conv1_weights_3_8_address0 { O 6 vector } conv1_weights_3_8_ce0 { O 1 bit } conv1_weights_3_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_3_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2459 \
    name conv1_weights_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_4_0 \
    op interface \
    ports { conv1_weights_4_0_address0 { O 6 vector } conv1_weights_4_0_ce0 { O 1 bit } conv1_weights_4_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2460 \
    name conv1_weights_4_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_4_1 \
    op interface \
    ports { conv1_weights_4_1_address0 { O 6 vector } conv1_weights_4_1_ce0 { O 1 bit } conv1_weights_4_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_4_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2461 \
    name conv1_weights_4_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_4_2 \
    op interface \
    ports { conv1_weights_4_2_address0 { O 6 vector } conv1_weights_4_2_ce0 { O 1 bit } conv1_weights_4_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_4_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2462 \
    name conv1_weights_4_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_4_3 \
    op interface \
    ports { conv1_weights_4_3_address0 { O 6 vector } conv1_weights_4_3_ce0 { O 1 bit } conv1_weights_4_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_4_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2463 \
    name conv1_weights_4_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_4_4 \
    op interface \
    ports { conv1_weights_4_4_address0 { O 6 vector } conv1_weights_4_4_ce0 { O 1 bit } conv1_weights_4_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_4_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2464 \
    name conv1_weights_4_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_4_5 \
    op interface \
    ports { conv1_weights_4_5_address0 { O 6 vector } conv1_weights_4_5_ce0 { O 1 bit } conv1_weights_4_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_4_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2465 \
    name conv1_weights_4_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_4_6 \
    op interface \
    ports { conv1_weights_4_6_address0 { O 6 vector } conv1_weights_4_6_ce0 { O 1 bit } conv1_weights_4_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_4_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2466 \
    name conv1_weights_4_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_4_7 \
    op interface \
    ports { conv1_weights_4_7_address0 { O 6 vector } conv1_weights_4_7_ce0 { O 1 bit } conv1_weights_4_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_4_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2467 \
    name conv1_weights_4_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_4_8 \
    op interface \
    ports { conv1_weights_4_8_address0 { O 6 vector } conv1_weights_4_8_ce0 { O 1 bit } conv1_weights_4_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_4_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2468 \
    name conv1_weights_5_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_5_0 \
    op interface \
    ports { conv1_weights_5_0_address0 { O 6 vector } conv1_weights_5_0_ce0 { O 1 bit } conv1_weights_5_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_5_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2469 \
    name conv1_weights_5_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_5_1 \
    op interface \
    ports { conv1_weights_5_1_address0 { O 6 vector } conv1_weights_5_1_ce0 { O 1 bit } conv1_weights_5_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_5_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2470 \
    name conv1_weights_5_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_5_2 \
    op interface \
    ports { conv1_weights_5_2_address0 { O 6 vector } conv1_weights_5_2_ce0 { O 1 bit } conv1_weights_5_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_5_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2471 \
    name conv1_weights_5_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_5_3 \
    op interface \
    ports { conv1_weights_5_3_address0 { O 6 vector } conv1_weights_5_3_ce0 { O 1 bit } conv1_weights_5_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_5_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2472 \
    name conv1_weights_5_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_5_4 \
    op interface \
    ports { conv1_weights_5_4_address0 { O 6 vector } conv1_weights_5_4_ce0 { O 1 bit } conv1_weights_5_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_5_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2473 \
    name conv1_weights_5_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_5_5 \
    op interface \
    ports { conv1_weights_5_5_address0 { O 6 vector } conv1_weights_5_5_ce0 { O 1 bit } conv1_weights_5_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_5_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2474 \
    name conv1_weights_5_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_5_6 \
    op interface \
    ports { conv1_weights_5_6_address0 { O 6 vector } conv1_weights_5_6_ce0 { O 1 bit } conv1_weights_5_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_5_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2475 \
    name conv1_weights_5_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_5_7 \
    op interface \
    ports { conv1_weights_5_7_address0 { O 6 vector } conv1_weights_5_7_ce0 { O 1 bit } conv1_weights_5_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_5_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2476 \
    name conv1_weights_5_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_5_8 \
    op interface \
    ports { conv1_weights_5_8_address0 { O 6 vector } conv1_weights_5_8_ce0 { O 1 bit } conv1_weights_5_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_5_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2477 \
    name conv1_weights_6_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_6_0 \
    op interface \
    ports { conv1_weights_6_0_address0 { O 6 vector } conv1_weights_6_0_ce0 { O 1 bit } conv1_weights_6_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_6_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2478 \
    name conv1_weights_6_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_6_1 \
    op interface \
    ports { conv1_weights_6_1_address0 { O 6 vector } conv1_weights_6_1_ce0 { O 1 bit } conv1_weights_6_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_6_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2479 \
    name conv1_weights_6_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_6_2 \
    op interface \
    ports { conv1_weights_6_2_address0 { O 6 vector } conv1_weights_6_2_ce0 { O 1 bit } conv1_weights_6_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_6_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2480 \
    name conv1_weights_6_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_6_3 \
    op interface \
    ports { conv1_weights_6_3_address0 { O 6 vector } conv1_weights_6_3_ce0 { O 1 bit } conv1_weights_6_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_6_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2481 \
    name conv1_weights_6_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_6_4 \
    op interface \
    ports { conv1_weights_6_4_address0 { O 6 vector } conv1_weights_6_4_ce0 { O 1 bit } conv1_weights_6_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_6_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2482 \
    name conv1_weights_6_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_6_5 \
    op interface \
    ports { conv1_weights_6_5_address0 { O 6 vector } conv1_weights_6_5_ce0 { O 1 bit } conv1_weights_6_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_6_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2483 \
    name conv1_weights_6_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_6_6 \
    op interface \
    ports { conv1_weights_6_6_address0 { O 6 vector } conv1_weights_6_6_ce0 { O 1 bit } conv1_weights_6_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_6_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2484 \
    name conv1_weights_6_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_6_7 \
    op interface \
    ports { conv1_weights_6_7_address0 { O 6 vector } conv1_weights_6_7_ce0 { O 1 bit } conv1_weights_6_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_6_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2485 \
    name conv1_weights_6_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_6_8 \
    op interface \
    ports { conv1_weights_6_8_address0 { O 6 vector } conv1_weights_6_8_ce0 { O 1 bit } conv1_weights_6_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_6_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2486 \
    name conv1_weights_7_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_7_0 \
    op interface \
    ports { conv1_weights_7_0_address0 { O 6 vector } conv1_weights_7_0_ce0 { O 1 bit } conv1_weights_7_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_7_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2487 \
    name conv1_weights_7_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_7_1 \
    op interface \
    ports { conv1_weights_7_1_address0 { O 6 vector } conv1_weights_7_1_ce0 { O 1 bit } conv1_weights_7_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_7_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2488 \
    name conv1_weights_7_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_7_2 \
    op interface \
    ports { conv1_weights_7_2_address0 { O 6 vector } conv1_weights_7_2_ce0 { O 1 bit } conv1_weights_7_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_7_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2489 \
    name conv1_weights_7_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_7_3 \
    op interface \
    ports { conv1_weights_7_3_address0 { O 6 vector } conv1_weights_7_3_ce0 { O 1 bit } conv1_weights_7_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_7_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2490 \
    name conv1_weights_7_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_7_4 \
    op interface \
    ports { conv1_weights_7_4_address0 { O 6 vector } conv1_weights_7_4_ce0 { O 1 bit } conv1_weights_7_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_7_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2491 \
    name conv1_weights_7_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_7_5 \
    op interface \
    ports { conv1_weights_7_5_address0 { O 6 vector } conv1_weights_7_5_ce0 { O 1 bit } conv1_weights_7_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_7_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2492 \
    name conv1_weights_7_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_7_6 \
    op interface \
    ports { conv1_weights_7_6_address0 { O 6 vector } conv1_weights_7_6_ce0 { O 1 bit } conv1_weights_7_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_7_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2493 \
    name conv1_weights_7_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_7_7 \
    op interface \
    ports { conv1_weights_7_7_address0 { O 6 vector } conv1_weights_7_7_ce0 { O 1 bit } conv1_weights_7_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_7_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2494 \
    name conv1_weights_7_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_7_8 \
    op interface \
    ports { conv1_weights_7_8_address0 { O 6 vector } conv1_weights_7_8_ce0 { O 1 bit } conv1_weights_7_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_7_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2495 \
    name conv1_weights_8_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_8_0 \
    op interface \
    ports { conv1_weights_8_0_address0 { O 6 vector } conv1_weights_8_0_ce0 { O 1 bit } conv1_weights_8_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_8_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2496 \
    name conv1_weights_8_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_8_1 \
    op interface \
    ports { conv1_weights_8_1_address0 { O 6 vector } conv1_weights_8_1_ce0 { O 1 bit } conv1_weights_8_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_8_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2497 \
    name conv1_weights_8_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_8_2 \
    op interface \
    ports { conv1_weights_8_2_address0 { O 6 vector } conv1_weights_8_2_ce0 { O 1 bit } conv1_weights_8_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_8_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2498 \
    name conv1_weights_8_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_8_3 \
    op interface \
    ports { conv1_weights_8_3_address0 { O 6 vector } conv1_weights_8_3_ce0 { O 1 bit } conv1_weights_8_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_8_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2499 \
    name conv1_weights_8_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_8_4 \
    op interface \
    ports { conv1_weights_8_4_address0 { O 6 vector } conv1_weights_8_4_ce0 { O 1 bit } conv1_weights_8_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_8_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2500 \
    name conv1_weights_8_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_8_5 \
    op interface \
    ports { conv1_weights_8_5_address0 { O 6 vector } conv1_weights_8_5_ce0 { O 1 bit } conv1_weights_8_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_8_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2501 \
    name conv1_weights_8_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_8_6 \
    op interface \
    ports { conv1_weights_8_6_address0 { O 6 vector } conv1_weights_8_6_ce0 { O 1 bit } conv1_weights_8_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_8_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2502 \
    name conv1_weights_8_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_8_7 \
    op interface \
    ports { conv1_weights_8_7_address0 { O 6 vector } conv1_weights_8_7_ce0 { O 1 bit } conv1_weights_8_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_8_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2503 \
    name conv1_weights_8_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv1_weights_8_8 \
    op interface \
    ports { conv1_weights_8_8_address0 { O 6 vector } conv1_weights_8_8_ce0 { O 1 bit } conv1_weights_8_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv1_weights_8_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2536 \
    name conv2_weights_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv2_weights_0 \
    op interface \
    ports { conv2_weights_0_address0 { O 9 vector } conv2_weights_0_ce0 { O 1 bit } conv2_weights_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv2_weights_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2537 \
    name conv2_weights_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv2_weights_1 \
    op interface \
    ports { conv2_weights_1_address0 { O 9 vector } conv2_weights_1_ce0 { O 1 bit } conv2_weights_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv2_weights_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2538 \
    name conv2_weights_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv2_weights_2 \
    op interface \
    ports { conv2_weights_2_address0 { O 9 vector } conv2_weights_2_ce0 { O 1 bit } conv2_weights_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv2_weights_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2539 \
    name conv2_weights_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv2_weights_3 \
    op interface \
    ports { conv2_weights_3_address0 { O 9 vector } conv2_weights_3_ce0 { O 1 bit } conv2_weights_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv2_weights_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2541 \
    name conv3_weights \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename conv3_weights \
    op interface \
    ports { conv3_weights_address0 { O 10 vector } conv3_weights_ce0 { O 1 bit } conv3_weights_q0 { I 32 vector } conv3_weights_address1 { O 10 vector } conv3_weights_ce1 { O 1 bit } conv3_weights_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'conv3_weights'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2542 \
    name output_ftmap \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_ftmap \
    op interface \
    ports { output_ftmap_address0 { O 16 vector } output_ftmap_ce0 { O 1 bit } output_ftmap_we0 { O 1 bit } output_ftmap_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_ftmap'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2359 \
    name conv1_biases_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_0 \
    op interface \
    ports { conv1_biases_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2360 \
    name conv1_biases_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_1 \
    op interface \
    ports { conv1_biases_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2361 \
    name conv1_biases_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_2 \
    op interface \
    ports { conv1_biases_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2362 \
    name conv1_biases_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_3 \
    op interface \
    ports { conv1_biases_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2363 \
    name conv1_biases_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_4 \
    op interface \
    ports { conv1_biases_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2364 \
    name conv1_biases_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_5 \
    op interface \
    ports { conv1_biases_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2365 \
    name conv1_biases_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_6 \
    op interface \
    ports { conv1_biases_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2366 \
    name conv1_biases_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_7 \
    op interface \
    ports { conv1_biases_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2367 \
    name conv1_biases_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_8 \
    op interface \
    ports { conv1_biases_8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2368 \
    name conv1_biases_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_9 \
    op interface \
    ports { conv1_biases_9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2369 \
    name conv1_biases_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_10 \
    op interface \
    ports { conv1_biases_10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2370 \
    name conv1_biases_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_11 \
    op interface \
    ports { conv1_biases_11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2371 \
    name conv1_biases_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_12 \
    op interface \
    ports { conv1_biases_12 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2372 \
    name conv1_biases_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_13 \
    op interface \
    ports { conv1_biases_13 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2373 \
    name conv1_biases_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_14 \
    op interface \
    ports { conv1_biases_14 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2374 \
    name conv1_biases_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_15 \
    op interface \
    ports { conv1_biases_15 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2375 \
    name conv1_biases_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_16 \
    op interface \
    ports { conv1_biases_16 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2376 \
    name conv1_biases_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_17 \
    op interface \
    ports { conv1_biases_17 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2377 \
    name conv1_biases_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_18 \
    op interface \
    ports { conv1_biases_18 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2378 \
    name conv1_biases_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_19 \
    op interface \
    ports { conv1_biases_19 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2379 \
    name conv1_biases_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_20 \
    op interface \
    ports { conv1_biases_20 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2380 \
    name conv1_biases_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_21 \
    op interface \
    ports { conv1_biases_21 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2381 \
    name conv1_biases_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_22 \
    op interface \
    ports { conv1_biases_22 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2382 \
    name conv1_biases_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_23 \
    op interface \
    ports { conv1_biases_23 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2383 \
    name conv1_biases_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_24 \
    op interface \
    ports { conv1_biases_24 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2384 \
    name conv1_biases_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_25 \
    op interface \
    ports { conv1_biases_25 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2385 \
    name conv1_biases_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_26 \
    op interface \
    ports { conv1_biases_26 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2386 \
    name conv1_biases_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_27 \
    op interface \
    ports { conv1_biases_27 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2387 \
    name conv1_biases_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_28 \
    op interface \
    ports { conv1_biases_28 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2388 \
    name conv1_biases_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_29 \
    op interface \
    ports { conv1_biases_29 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2389 \
    name conv1_biases_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_30 \
    op interface \
    ports { conv1_biases_30 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2390 \
    name conv1_biases_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_31 \
    op interface \
    ports { conv1_biases_31 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2391 \
    name conv1_biases_32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_32 \
    op interface \
    ports { conv1_biases_32 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2392 \
    name conv1_biases_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_33 \
    op interface \
    ports { conv1_biases_33 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2393 \
    name conv1_biases_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_34 \
    op interface \
    ports { conv1_biases_34 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2394 \
    name conv1_biases_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_35 \
    op interface \
    ports { conv1_biases_35 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2395 \
    name conv1_biases_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_36 \
    op interface \
    ports { conv1_biases_36 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2396 \
    name conv1_biases_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_37 \
    op interface \
    ports { conv1_biases_37 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2397 \
    name conv1_biases_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_38 \
    op interface \
    ports { conv1_biases_38 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2398 \
    name conv1_biases_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_39 \
    op interface \
    ports { conv1_biases_39 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2399 \
    name conv1_biases_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_40 \
    op interface \
    ports { conv1_biases_40 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2400 \
    name conv1_biases_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_41 \
    op interface \
    ports { conv1_biases_41 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2401 \
    name conv1_biases_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_42 \
    op interface \
    ports { conv1_biases_42 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2402 \
    name conv1_biases_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_43 \
    op interface \
    ports { conv1_biases_43 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2403 \
    name conv1_biases_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_44 \
    op interface \
    ports { conv1_biases_44 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2404 \
    name conv1_biases_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_45 \
    op interface \
    ports { conv1_biases_45 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2405 \
    name conv1_biases_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_46 \
    op interface \
    ports { conv1_biases_46 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2406 \
    name conv1_biases_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_47 \
    op interface \
    ports { conv1_biases_47 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2407 \
    name conv1_biases_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_48 \
    op interface \
    ports { conv1_biases_48 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2408 \
    name conv1_biases_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_49 \
    op interface \
    ports { conv1_biases_49 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2409 \
    name conv1_biases_50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_50 \
    op interface \
    ports { conv1_biases_50 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2410 \
    name conv1_biases_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_51 \
    op interface \
    ports { conv1_biases_51 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2411 \
    name conv1_biases_52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_52 \
    op interface \
    ports { conv1_biases_52 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2412 \
    name conv1_biases_53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_53 \
    op interface \
    ports { conv1_biases_53 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2413 \
    name conv1_biases_54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_54 \
    op interface \
    ports { conv1_biases_54 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2414 \
    name conv1_biases_55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_55 \
    op interface \
    ports { conv1_biases_55 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2415 \
    name conv1_biases_56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_56 \
    op interface \
    ports { conv1_biases_56 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2416 \
    name conv1_biases_57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_57 \
    op interface \
    ports { conv1_biases_57 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2417 \
    name conv1_biases_58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_58 \
    op interface \
    ports { conv1_biases_58 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2418 \
    name conv1_biases_59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_59 \
    op interface \
    ports { conv1_biases_59 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2419 \
    name conv1_biases_60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_60 \
    op interface \
    ports { conv1_biases_60 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2420 \
    name conv1_biases_61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_61 \
    op interface \
    ports { conv1_biases_61 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2421 \
    name conv1_biases_62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_62 \
    op interface \
    ports { conv1_biases_62 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2422 \
    name conv1_biases_63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv1_biases_63 \
    op interface \
    ports { conv1_biases_63 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2504 \
    name conv2_biases_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_0 \
    op interface \
    ports { conv2_biases_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2505 \
    name conv2_biases_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_1 \
    op interface \
    ports { conv2_biases_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2506 \
    name conv2_biases_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_2 \
    op interface \
    ports { conv2_biases_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2507 \
    name conv2_biases_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_3 \
    op interface \
    ports { conv2_biases_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2508 \
    name conv2_biases_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_4 \
    op interface \
    ports { conv2_biases_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2509 \
    name conv2_biases_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_5 \
    op interface \
    ports { conv2_biases_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2510 \
    name conv2_biases_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_6 \
    op interface \
    ports { conv2_biases_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2511 \
    name conv2_biases_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_7 \
    op interface \
    ports { conv2_biases_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2512 \
    name conv2_biases_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_8 \
    op interface \
    ports { conv2_biases_8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2513 \
    name conv2_biases_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_9 \
    op interface \
    ports { conv2_biases_9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2514 \
    name conv2_biases_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_10 \
    op interface \
    ports { conv2_biases_10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2515 \
    name conv2_biases_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_11 \
    op interface \
    ports { conv2_biases_11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2516 \
    name conv2_biases_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_12 \
    op interface \
    ports { conv2_biases_12 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2517 \
    name conv2_biases_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_13 \
    op interface \
    ports { conv2_biases_13 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2518 \
    name conv2_biases_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_14 \
    op interface \
    ports { conv2_biases_14 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2519 \
    name conv2_biases_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_15 \
    op interface \
    ports { conv2_biases_15 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2520 \
    name conv2_biases_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_16 \
    op interface \
    ports { conv2_biases_16 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2521 \
    name conv2_biases_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_17 \
    op interface \
    ports { conv2_biases_17 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2522 \
    name conv2_biases_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_18 \
    op interface \
    ports { conv2_biases_18 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2523 \
    name conv2_biases_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_19 \
    op interface \
    ports { conv2_biases_19 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2524 \
    name conv2_biases_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_20 \
    op interface \
    ports { conv2_biases_20 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2525 \
    name conv2_biases_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_21 \
    op interface \
    ports { conv2_biases_21 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2526 \
    name conv2_biases_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_22 \
    op interface \
    ports { conv2_biases_22 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2527 \
    name conv2_biases_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_23 \
    op interface \
    ports { conv2_biases_23 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2528 \
    name conv2_biases_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_24 \
    op interface \
    ports { conv2_biases_24 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2529 \
    name conv2_biases_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_25 \
    op interface \
    ports { conv2_biases_25 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2530 \
    name conv2_biases_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_26 \
    op interface \
    ports { conv2_biases_26 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2531 \
    name conv2_biases_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_27 \
    op interface \
    ports { conv2_biases_27 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2532 \
    name conv2_biases_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_28 \
    op interface \
    ports { conv2_biases_28 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2533 \
    name conv2_biases_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_29 \
    op interface \
    ports { conv2_biases_29 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2534 \
    name conv2_biases_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_30 \
    op interface \
    ports { conv2_biases_30 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2535 \
    name conv2_biases_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv2_biases_31 \
    op interface \
    ports { conv2_biases_31 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2540 \
    name conv3_biases \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv3_biases \
    op interface \
    ports { conv3_biases { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


