ARM GAS  /tmp/ccvDw6Yq.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB135:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/ccvDw6Yq.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** CAN_HandleTypeDef hcan1;
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** TIM_HandleTypeDef htim13;
  45:Core/Src/main.c **** TIM_HandleTypeDef htim14;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE BEGIN PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** CAN_TxHeaderTypeDef TxHeader;
  50:Core/Src/main.c **** uint8_t TxData[8];
  51:Core/Src/main.c **** uint32_t TxMailbox;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** CAN_RxHeaderTypeDef RxHeader;
  54:Core/Src/main.c **** CAN_FilterTypeDef filter0;
  55:Core/Src/main.c **** uint8_t RxData[8];
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** // signal pins
  58:Core/Src/main.c **** uint8_t brakeSig = 0;
  59:Core/Src/main.c **** uint8_t fanSig = 0;
  60:Core/Src/main.c **** uint8_t imdFault = 0;
  61:Core/Src/main.c **** uint8_t bmsFault = 0;
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END PV */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  66:Core/Src/main.c **** void SystemClock_Config(void);
  67:Core/Src/main.c **** static void MX_GPIO_Init(void);
  68:Core/Src/main.c **** static void MX_CAN1_Init(void);
  69:Core/Src/main.c **** static void MX_TIM14_Init(void);
  70:Core/Src/main.c **** static void MX_TIM13_Init(void);
  71:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* USER CODE END PFP */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  76:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* USER CODE END 0 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /**
  82:Core/Src/main.c ****   * @brief  The application entry point.
  83:Core/Src/main.c ****   * @retval int
  84:Core/Src/main.c ****   */
  85:Core/Src/main.c **** int main(void)
  86:Core/Src/main.c **** {
  87:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  88:Core/Src/main.c ****   // define header
ARM GAS  /tmp/ccvDw6Yq.s 			page 3


  89:Core/Src/main.c ****   TxHeader.StdId = 0x082;
  90:Core/Src/main.c ****   TxHeader.ExtId = 0x0;
  91:Core/Src/main.c ****   TxHeader.IDE = CAN_ID_STD;
  92:Core/Src/main.c ****   TxHeader.RTR = CAN_RTR_DATA;
  93:Core/Src/main.c ****   TxHeader.DLC = 8;
  94:Core/Src/main.c ****   TxHeader.TransmitGlobalTime = DISABLE;
  95:Core/Src/main.c ****   // TxHeader.FilterMatchIndex = 
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END 1 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 103:Core/Src/main.c ****   HAL_Init();
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* USER CODE END Init */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* Configure the system clock */
 110:Core/Src/main.c ****   SystemClock_Config();
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* USER CODE END SysInit */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* Initialize all configured peripherals */
 117:Core/Src/main.c ****   MX_GPIO_Init();
 118:Core/Src/main.c ****   MX_CAN1_Init();
 119:Core/Src/main.c ****   MX_TIM14_Init();
 120:Core/Src/main.c ****   MX_TIM13_Init();
 121:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   // start interrupts
 124:Core/Src/main.c ****   HAL_CAN_Start(&hcan1);
 125:Core/Src/main.c ****   HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 126:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim14);
 127:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim13);
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /* USER CODE END 2 */
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* Infinite loop */
 132:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 133:Core/Src/main.c ****   while (1)
 134:Core/Src/main.c ****   {
 135:Core/Src/main.c ****     // TxData[0] = 0;
 136:Core/Src/main.c ****     // TxData[1] = 1;
 137:Core/Src/main.c ****     // TxData[2] = 2;
 138:Core/Src/main.c ****     // TxData[3] = 3;
 139:Core/Src/main.c ****     // TxData[4] = 4;
 140:Core/Src/main.c ****     // TxData[5] = 5;
 141:Core/Src/main.c ****     // TxData[6] = 6;
 142:Core/Src/main.c ****     // TxData[7] = 7;
 143:Core/Src/main.c **** 
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****     // HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
ARM GAS  /tmp/ccvDw6Yq.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****     // HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 148:Core/Src/main.c ****     // HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 149:Core/Src/main.c ****     // HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 150:Core/Src/main.c ****     // HAL_Delay(500);
 151:Core/Src/main.c ****     /* USER CODE END WHILE */
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c ****   /* USER CODE END 3 */
 156:Core/Src/main.c **** }
 157:Core/Src/main.c **** 
 158:Core/Src/main.c **** /**
 159:Core/Src/main.c ****   * @brief System Clock Configuration
 160:Core/Src/main.c ****   * @retval None
 161:Core/Src/main.c ****   */
 162:Core/Src/main.c **** void SystemClock_Config(void)
 163:Core/Src/main.c **** {
 164:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 165:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 168:Core/Src/main.c ****   */
 169:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 170:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 171:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 172:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 173:Core/Src/main.c ****   */
 174:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 175:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 176:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 90;
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 184:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 185:Core/Src/main.c ****   {
 186:Core/Src/main.c ****     Error_Handler();
 187:Core/Src/main.c ****   }
 188:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 189:Core/Src/main.c ****   */
 190:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 191:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 192:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 193:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 195:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 198:Core/Src/main.c ****   {
 199:Core/Src/main.c ****     Error_Handler();
 200:Core/Src/main.c ****   }
 201:Core/Src/main.c **** }
 202:Core/Src/main.c **** 
ARM GAS  /tmp/ccvDw6Yq.s 			page 5


 203:Core/Src/main.c **** /**
 204:Core/Src/main.c ****   * @brief CAN1 Initialization Function
 205:Core/Src/main.c ****   * @param None
 206:Core/Src/main.c ****   * @retval None
 207:Core/Src/main.c ****   */
 208:Core/Src/main.c **** static void MX_CAN1_Init(void)
 209:Core/Src/main.c **** {
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 0 */
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /* USER CODE END CAN1_Init 0 */
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 1 */
 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****   /* USER CODE END CAN1_Init 1 */
 218:Core/Src/main.c ****   hcan1.Instance = CAN1;
 219:Core/Src/main.c ****   hcan1.Init.Prescaler = 18;
 220:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 221:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 222:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 223:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 224:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 225:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 226:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = ENABLE;
 227:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = ENABLE;
 228:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 229:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 230:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 231:Core/Src/main.c ****   {
 232:Core/Src/main.c ****     Error_Handler();
 233:Core/Src/main.c ****   }
 234:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 2 */
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   filter0.FilterIdHigh = 0x093 << 5;
 237:Core/Src/main.c ****   filter0.FilterIdLow = 0x000;
 238:Core/Src/main.c ****   filter0.FilterMaskIdHigh = 0x093 << 5;
 239:Core/Src/main.c ****   filter0.FilterMaskIdLow = 0x000;
 240:Core/Src/main.c ****   filter0.FilterFIFOAssignment =  CAN_RX_FIFO0;
 241:Core/Src/main.c ****   filter0.FilterBank = 1;
 242:Core/Src/main.c ****   filter0.FilterMode = CAN_FILTERMODE_IDMASK;
 243:Core/Src/main.c ****   filter0.FilterScale = CAN_FILTERSCALE_32BIT;
 244:Core/Src/main.c ****   filter0.FilterActivation = ENABLE;
 245:Core/Src/main.c ****   filter0.SlaveStartFilterBank = 0;
 246:Core/Src/main.c **** 
 247:Core/Src/main.c ****   HAL_CAN_ConfigFilter(&hcan1, &filter0);
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****   /* USER CODE END CAN1_Init 2 */
 250:Core/Src/main.c **** 
 251:Core/Src/main.c **** }
 252:Core/Src/main.c **** 
 253:Core/Src/main.c **** /**
 254:Core/Src/main.c ****   * @brief TIM13 Initialization Function
 255:Core/Src/main.c ****   * @param None
 256:Core/Src/main.c ****   * @retval None
 257:Core/Src/main.c ****   */
 258:Core/Src/main.c **** static void MX_TIM13_Init(void)
 259:Core/Src/main.c **** {
ARM GAS  /tmp/ccvDw6Yq.s 			page 6


 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /* USER CODE BEGIN TIM13_Init 0 */
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****   /* USER CODE END TIM13_Init 0 */
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   /* USER CODE BEGIN TIM13_Init 1 */
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /* USER CODE END TIM13_Init 1 */
 268:Core/Src/main.c ****   htim13.Instance = TIM13;
 269:Core/Src/main.c ****   htim13.Init.Prescaler = 9000-1;
 270:Core/Src/main.c ****   htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 271:Core/Src/main.c ****   htim13.Init.Period = 100-1;
 272:Core/Src/main.c ****   htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 273:Core/Src/main.c ****   htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 274:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 275:Core/Src/main.c ****   {
 276:Core/Src/main.c ****     Error_Handler();
 277:Core/Src/main.c ****   }
 278:Core/Src/main.c ****   /* USER CODE BEGIN TIM13_Init 2 */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE END TIM13_Init 2 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c **** }
 283:Core/Src/main.c **** 
 284:Core/Src/main.c **** /**
 285:Core/Src/main.c ****   * @brief TIM14 Initialization Function
 286:Core/Src/main.c ****   * @param None
 287:Core/Src/main.c ****   * @retval None
 288:Core/Src/main.c ****   */
 289:Core/Src/main.c **** static void MX_TIM14_Init(void)
 290:Core/Src/main.c **** {
 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****   /* USER CODE BEGIN TIM14_Init 0 */
 293:Core/Src/main.c **** 
 294:Core/Src/main.c ****   /* USER CODE END TIM14_Init 0 */
 295:Core/Src/main.c **** 
 296:Core/Src/main.c ****   /* USER CODE BEGIN TIM14_Init 1 */
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****   /* USER CODE END TIM14_Init 1 */
 299:Core/Src/main.c ****   htim14.Instance = TIM14;
 300:Core/Src/main.c ****   htim14.Init.Prescaler = 9000-1;
 301:Core/Src/main.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 302:Core/Src/main.c ****   htim14.Init.Period = 1000-1;
 303:Core/Src/main.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 304:Core/Src/main.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 305:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 306:Core/Src/main.c ****   {
 307:Core/Src/main.c ****     Error_Handler();
 308:Core/Src/main.c ****   }
 309:Core/Src/main.c ****   /* USER CODE BEGIN TIM14_Init 2 */
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****   /* USER CODE END TIM14_Init 2 */
 312:Core/Src/main.c **** 
 313:Core/Src/main.c **** }
 314:Core/Src/main.c **** 
 315:Core/Src/main.c **** /**
 316:Core/Src/main.c ****   * @brief GPIO Initialization Function
ARM GAS  /tmp/ccvDw6Yq.s 			page 7


 317:Core/Src/main.c ****   * @param None
 318:Core/Src/main.c ****   * @retval None
 319:Core/Src/main.c ****   */
 320:Core/Src/main.c **** static void MX_GPIO_Init(void)
 321:Core/Src/main.c **** {
  28              		.loc 1 321 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 89B0     		sub	sp, sp, #36
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 48
 322:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 322 3 view .LVU1
  42              		.loc 1 322 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0394     		str	r4, [sp, #12]
  45 0008 0494     		str	r4, [sp, #16]
  46 000a 0594     		str	r4, [sp, #20]
  47 000c 0694     		str	r4, [sp, #24]
  48 000e 0794     		str	r4, [sp, #28]
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 325:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  49              		.loc 1 325 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 325 3 view .LVU4
  52 0010 0094     		str	r4, [sp]
  53              		.loc 1 325 3 view .LVU5
  54 0012 1C4B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F08002 		orr	r2, r2, #128
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 325 3 view .LVU6
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F08002 		and	r2, r2, #128
  61 0022 0092     		str	r2, [sp]
  62              		.loc 1 325 3 view .LVU7
  63 0024 009A     		ldr	r2, [sp]
  64              	.LBE4:
  65              		.loc 1 325 3 view .LVU8
 326:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  66              		.loc 1 326 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 326 3 view .LVU10
  69 0026 0194     		str	r4, [sp, #4]
  70              		.loc 1 326 3 view .LVU11
  71 0028 1A6B     		ldr	r2, [r3, #48]
  72 002a 42F00102 		orr	r2, r2, #1
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 326 3 view .LVU12
ARM GAS  /tmp/ccvDw6Yq.s 			page 8


  75 0030 1A6B     		ldr	r2, [r3, #48]
  76 0032 02F00102 		and	r2, r2, #1
  77 0036 0192     		str	r2, [sp, #4]
  78              		.loc 1 326 3 view .LVU13
  79 0038 019A     		ldr	r2, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 326 3 view .LVU14
 327:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  82              		.loc 1 327 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 327 3 view .LVU16
  85 003a 0294     		str	r4, [sp, #8]
  86              		.loc 1 327 3 view .LVU17
  87 003c 1A6B     		ldr	r2, [r3, #48]
  88 003e 42F00202 		orr	r2, r2, #2
  89 0042 1A63     		str	r2, [r3, #48]
  90              		.loc 1 327 3 view .LVU18
  91 0044 1B6B     		ldr	r3, [r3, #48]
  92 0046 03F00203 		and	r3, r3, #2
  93 004a 0293     		str	r3, [sp, #8]
  94              		.loc 1 327 3 view .LVU19
  95 004c 029B     		ldr	r3, [sp, #8]
  96              	.LBE6:
  97              		.loc 1 327 3 view .LVU20
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 330:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
  98              		.loc 1 330 3 view .LVU21
  99 004e 0E4D     		ldr	r5, .L3+4
 100 0050 2246     		mov	r2, r4
 101 0052 0721     		movs	r1, #7
 102 0054 2846     		mov	r0, r5
 103 0056 FFF7FEFF 		bl	HAL_GPIO_WritePin
 104              	.LVL0:
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /*Configure GPIO pins : PA6 PA7 */
 333:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 105              		.loc 1 333 3 view .LVU22
 106              		.loc 1 333 23 is_stmt 0 view .LVU23
 107 005a C023     		movs	r3, #192
 108 005c 0393     		str	r3, [sp, #12]
 334:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 109              		.loc 1 334 3 is_stmt 1 view .LVU24
 110              		.loc 1 334 24 is_stmt 0 view .LVU25
 111 005e 0494     		str	r4, [sp, #16]
 335:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 112              		.loc 1 335 3 is_stmt 1 view .LVU26
 113              		.loc 1 335 24 is_stmt 0 view .LVU27
 114 0060 0594     		str	r4, [sp, #20]
 336:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 115              		.loc 1 336 3 is_stmt 1 view .LVU28
 116 0062 03A9     		add	r1, sp, #12
 117 0064 0948     		ldr	r0, .L3+8
 118 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 119              	.LVL1:
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /*Configure GPIO pins : PB0 PB1 PB2 */
ARM GAS  /tmp/ccvDw6Yq.s 			page 9


 339:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 120              		.loc 1 339 3 view .LVU29
 121              		.loc 1 339 23 is_stmt 0 view .LVU30
 122 006a 0723     		movs	r3, #7
 123 006c 0393     		str	r3, [sp, #12]
 340:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 124              		.loc 1 340 3 is_stmt 1 view .LVU31
 125              		.loc 1 340 24 is_stmt 0 view .LVU32
 126 006e 0123     		movs	r3, #1
 127 0070 0493     		str	r3, [sp, #16]
 341:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 128              		.loc 1 341 3 is_stmt 1 view .LVU33
 129              		.loc 1 341 24 is_stmt 0 view .LVU34
 130 0072 0594     		str	r4, [sp, #20]
 342:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 131              		.loc 1 342 3 is_stmt 1 view .LVU35
 132              		.loc 1 342 25 is_stmt 0 view .LVU36
 133 0074 0694     		str	r4, [sp, #24]
 343:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 134              		.loc 1 343 3 is_stmt 1 view .LVU37
 135 0076 03A9     		add	r1, sp, #12
 136 0078 2846     		mov	r0, r5
 137 007a FFF7FEFF 		bl	HAL_GPIO_Init
 138              	.LVL2:
 344:Core/Src/main.c **** 
 345:Core/Src/main.c **** }
 139              		.loc 1 345 1 is_stmt 0 view .LVU38
 140 007e 09B0     		add	sp, sp, #36
 141              	.LCFI2:
 142              		.cfi_def_cfa_offset 12
 143              		@ sp needed
 144 0080 30BD     		pop	{r4, r5, pc}
 145              	.L4:
 146 0082 00BF     		.align	2
 147              	.L3:
 148 0084 00380240 		.word	1073887232
 149 0088 00040240 		.word	1073873920
 150 008c 00000240 		.word	1073872896
 151              		.cfi_endproc
 152              	.LFE135:
 154              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 155              		.align	1
 156              		.global	HAL_TIM_PeriodElapsedCallback
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 160              		.fpu fpv4-sp-d16
 162              	HAL_TIM_PeriodElapsedCallback:
 163              	.LVL3:
 164              	.LFB137:
 346:Core/Src/main.c **** 
 347:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 348:Core/Src/main.c **** 
 349:Core/Src/main.c **** void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 350:Core/Src/main.c ****   if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK){
 351:Core/Src/main.c ****     Error_Handler();
 352:Core/Src/main.c ****   }
ARM GAS  /tmp/ccvDw6Yq.s 			page 10


 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   if (RxHeader.StdId == 0x093){
 355:Core/Src/main.c ****       brakeSig = RxData[2];
 356:Core/Src/main.c ****       fanSig = RxData[4];
 357:Core/Src/main.c ****   }
 358:Core/Src/main.c **** 
 359:Core/Src/main.c **** }
 360:Core/Src/main.c **** 
 361:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 165              		.loc 1 361 60 is_stmt 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		.loc 1 361 60 is_stmt 0 view .LVU40
 170 0000 70B5     		push	{r4, r5, r6, lr}
 171              	.LCFI3:
 172              		.cfi_def_cfa_offset 16
 173              		.cfi_offset 4, -16
 174              		.cfi_offset 5, -12
 175              		.cfi_offset 6, -8
 176              		.cfi_offset 14, -4
 177 0002 0446     		mov	r4, r0
 362:Core/Src/main.c ****   
 363:Core/Src/main.c ****   if (htim == &htim13){
 178              		.loc 1 363 3 is_stmt 1 view .LVU41
 179              		.loc 1 363 6 is_stmt 0 view .LVU42
 180 0004 1D4B     		ldr	r3, .L11
 181 0006 9842     		cmp	r0, r3
 182 0008 03D0     		beq	.L9
 183              	.LVL4:
 184              	.L6:
 364:Core/Src/main.c ****     imdFault = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 365:Core/Src/main.c ****     bmsFault = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 366:Core/Src/main.c ****   }
 367:Core/Src/main.c ****   
 368:Core/Src/main.c ****   if (htim == &htim14){
 185              		.loc 1 368 3 is_stmt 1 view .LVU43
 186              		.loc 1 368 6 is_stmt 0 view .LVU44
 187 000a 1D4B     		ldr	r3, .L11+4
 188 000c 9C42     		cmp	r4, r3
 189 000e 0ED0     		beq	.L10
 190              	.LVL5:
 191              	.L5:
 369:Core/Src/main.c **** 
 370:Core/Src/main.c ****     TxData[0] = imdFault;
 371:Core/Src/main.c ****     TxData[1] = bmsFault;
 372:Core/Src/main.c ****     TxData[2] = 2;
 373:Core/Src/main.c ****     TxData[3] = 3;
 374:Core/Src/main.c ****     TxData[4] = 4;
 375:Core/Src/main.c ****     TxData[5] = 5;
 376:Core/Src/main.c ****     TxData[6] = 6;
 377:Core/Src/main.c ****     TxData[7] = 7;
 378:Core/Src/main.c **** 
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****     HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****     // HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
ARM GAS  /tmp/ccvDw6Yq.s 			page 11


 383:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, fanSig);
 384:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, brakeSig);
 385:Core/Src/main.c ****     // HAL_Delay(500);
 386:Core/Src/main.c ****   }
 387:Core/Src/main.c **** }
 192              		.loc 1 387 1 view .LVU45
 193 0010 70BD     		pop	{r4, r5, r6, pc}
 194              	.LVL6:
 195              	.L9:
 364:Core/Src/main.c ****     imdFault = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 196              		.loc 1 364 5 is_stmt 1 view .LVU46
 364:Core/Src/main.c ****     imdFault = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 197              		.loc 1 364 16 is_stmt 0 view .LVU47
 198 0012 1C4D     		ldr	r5, .L11+8
 199 0014 4021     		movs	r1, #64
 200 0016 2846     		mov	r0, r5
 201              	.LVL7:
 364:Core/Src/main.c ****     imdFault = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 202              		.loc 1 364 16 view .LVU48
 203 0018 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 204              	.LVL8:
 364:Core/Src/main.c ****     imdFault = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 205              		.loc 1 364 14 view .LVU49
 206 001c 1A4B     		ldr	r3, .L11+12
 207 001e 1870     		strb	r0, [r3]
 365:Core/Src/main.c ****   }
 208              		.loc 1 365 5 is_stmt 1 view .LVU50
 365:Core/Src/main.c ****   }
 209              		.loc 1 365 16 is_stmt 0 view .LVU51
 210 0020 8021     		movs	r1, #128
 211 0022 2846     		mov	r0, r5
 212 0024 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 213              	.LVL9:
 365:Core/Src/main.c ****   }
 214              		.loc 1 365 14 view .LVU52
 215 0028 184B     		ldr	r3, .L11+16
 216 002a 1870     		strb	r0, [r3]
 217 002c EDE7     		b	.L6
 218              	.L10:
 370:Core/Src/main.c ****     TxData[1] = bmsFault;
 219              		.loc 1 370 5 is_stmt 1 view .LVU53
 370:Core/Src/main.c ****     TxData[1] = bmsFault;
 220              		.loc 1 370 15 is_stmt 0 view .LVU54
 221 002e 184A     		ldr	r2, .L11+20
 222 0030 154B     		ldr	r3, .L11+12
 223 0032 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 224 0034 1370     		strb	r3, [r2]
 371:Core/Src/main.c ****     TxData[2] = 2;
 225              		.loc 1 371 5 is_stmt 1 view .LVU55
 371:Core/Src/main.c ****     TxData[2] = 2;
 226              		.loc 1 371 15 is_stmt 0 view .LVU56
 227 0036 154B     		ldr	r3, .L11+16
 228 0038 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 229 003a 5370     		strb	r3, [r2, #1]
 372:Core/Src/main.c ****     TxData[3] = 3;
 230              		.loc 1 372 5 is_stmt 1 view .LVU57
 372:Core/Src/main.c ****     TxData[3] = 3;
ARM GAS  /tmp/ccvDw6Yq.s 			page 12


 231              		.loc 1 372 15 is_stmt 0 view .LVU58
 232 003c 0226     		movs	r6, #2
 233 003e 9670     		strb	r6, [r2, #2]
 373:Core/Src/main.c ****     TxData[4] = 4;
 234              		.loc 1 373 5 is_stmt 1 view .LVU59
 373:Core/Src/main.c ****     TxData[4] = 4;
 235              		.loc 1 373 15 is_stmt 0 view .LVU60
 236 0040 0323     		movs	r3, #3
 237 0042 D370     		strb	r3, [r2, #3]
 374:Core/Src/main.c ****     TxData[5] = 5;
 238              		.loc 1 374 5 is_stmt 1 view .LVU61
 374:Core/Src/main.c ****     TxData[5] = 5;
 239              		.loc 1 374 15 is_stmt 0 view .LVU62
 240 0044 0425     		movs	r5, #4
 241 0046 1571     		strb	r5, [r2, #4]
 375:Core/Src/main.c ****     TxData[6] = 6;
 242              		.loc 1 375 5 is_stmt 1 view .LVU63
 375:Core/Src/main.c ****     TxData[6] = 6;
 243              		.loc 1 375 15 is_stmt 0 view .LVU64
 244 0048 0523     		movs	r3, #5
 245 004a 5371     		strb	r3, [r2, #5]
 376:Core/Src/main.c ****     TxData[7] = 7;
 246              		.loc 1 376 5 is_stmt 1 view .LVU65
 376:Core/Src/main.c ****     TxData[7] = 7;
 247              		.loc 1 376 15 is_stmt 0 view .LVU66
 248 004c 0623     		movs	r3, #6
 249 004e 9371     		strb	r3, [r2, #6]
 377:Core/Src/main.c **** 
 250              		.loc 1 377 5 is_stmt 1 view .LVU67
 377:Core/Src/main.c **** 
 251              		.loc 1 377 15 is_stmt 0 view .LVU68
 252 0050 0723     		movs	r3, #7
 253 0052 D371     		strb	r3, [r2, #7]
 380:Core/Src/main.c **** 
 254              		.loc 1 380 5 is_stmt 1 view .LVU69
 255 0054 0F4B     		ldr	r3, .L11+24
 256 0056 1049     		ldr	r1, .L11+28
 257 0058 1048     		ldr	r0, .L11+32
 258 005a FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 259              	.LVL10:
 383:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, brakeSig);
 260              		.loc 1 383 5 view .LVU70
 261 005e 104C     		ldr	r4, .L11+36
 262              	.LVL11:
 383:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, brakeSig);
 263              		.loc 1 383 5 is_stmt 0 view .LVU71
 264 0060 104B     		ldr	r3, .L11+40
 265 0062 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 266 0064 3146     		mov	r1, r6
 267 0066 2046     		mov	r0, r4
 268 0068 FFF7FEFF 		bl	HAL_GPIO_WritePin
 269              	.LVL12:
 384:Core/Src/main.c ****     // HAL_Delay(500);
 270              		.loc 1 384 5 is_stmt 1 view .LVU72
 271 006c 0E4B     		ldr	r3, .L11+44
 272 006e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 273 0070 2946     		mov	r1, r5
ARM GAS  /tmp/ccvDw6Yq.s 			page 13


 274 0072 2046     		mov	r0, r4
 275 0074 FFF7FEFF 		bl	HAL_GPIO_WritePin
 276              	.LVL13:
 277              		.loc 1 387 1 is_stmt 0 view .LVU73
 278 0078 CAE7     		b	.L5
 279              	.L12:
 280 007a 00BF     		.align	2
 281              	.L11:
 282 007c 00000000 		.word	htim13
 283 0080 00000000 		.word	htim14
 284 0084 00000240 		.word	1073872896
 285 0088 00000000 		.word	.LANCHOR0
 286 008c 00000000 		.word	.LANCHOR1
 287 0090 00000000 		.word	TxData
 288 0094 00000000 		.word	TxMailbox
 289 0098 00000000 		.word	TxHeader
 290 009c 00000000 		.word	hcan1
 291 00a0 00040240 		.word	1073873920
 292 00a4 00000000 		.word	.LANCHOR2
 293 00a8 00000000 		.word	.LANCHOR3
 294              		.cfi_endproc
 295              	.LFE137:
 297              		.section	.text.Error_Handler,"ax",%progbits
 298              		.align	1
 299              		.global	Error_Handler
 300              		.syntax unified
 301              		.thumb
 302              		.thumb_func
 303              		.fpu fpv4-sp-d16
 305              	Error_Handler:
 306              	.LFB138:
 388:Core/Src/main.c **** 
 389:Core/Src/main.c **** /* USER CODE END 4 */
 390:Core/Src/main.c **** 
 391:Core/Src/main.c **** /**
 392:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 393:Core/Src/main.c ****   * @retval None
 394:Core/Src/main.c ****   */
 395:Core/Src/main.c **** void Error_Handler(void)
 396:Core/Src/main.c **** {
 307              		.loc 1 396 1 is_stmt 1 view -0
 308              		.cfi_startproc
 309              		@ Volatile: function does not return.
 310              		@ args = 0, pretend = 0, frame = 0
 311              		@ frame_needed = 0, uses_anonymous_args = 0
 312              		@ link register save eliminated.
 397:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 398:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 399:Core/Src/main.c ****   __disable_irq();
 313              		.loc 1 399 3 view .LVU75
 314              	.LBB7:
 315              	.LBI7:
 316              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
ARM GAS  /tmp/ccvDw6Yq.s 			page 14


   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
ARM GAS  /tmp/ccvDw6Yq.s 			page 15


  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
ARM GAS  /tmp/ccvDw6Yq.s 			page 16


 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 317              		.loc 2 140 27 view .LVU76
 318              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 319              		.loc 2 142 3 view .LVU77
 320              		.syntax unified
 321              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 322 0000 72B6     		cpsid i
 323              	@ 0 "" 2
 324              		.thumb
 325              		.syntax unified
 326              	.L14:
 327              	.LBE8:
 328              	.LBE7:
 400:Core/Src/main.c ****   while (1)
 329              		.loc 1 400 3 discriminator 1 view .LVU78
 401:Core/Src/main.c ****   {
 402:Core/Src/main.c ****   }
 330              		.loc 1 402 3 discriminator 1 view .LVU79
 400:Core/Src/main.c ****   while (1)
 331              		.loc 1 400 9 discriminator 1 view .LVU80
 332 0002 FEE7     		b	.L14
 333              		.cfi_endproc
 334              	.LFE138:
 336              		.section	.text.MX_CAN1_Init,"ax",%progbits
 337              		.align	1
 338              		.syntax unified
 339              		.thumb
 340              		.thumb_func
 341              		.fpu fpv4-sp-d16
 343              	MX_CAN1_Init:
 344              	.LFB132:
 209:Core/Src/main.c **** 
 345              		.loc 1 209 1 view -0
 346              		.cfi_startproc
ARM GAS  /tmp/ccvDw6Yq.s 			page 17


 347              		@ args = 0, pretend = 0, frame = 0
 348              		@ frame_needed = 0, uses_anonymous_args = 0
 349 0000 08B5     		push	{r3, lr}
 350              	.LCFI4:
 351              		.cfi_def_cfa_offset 8
 352              		.cfi_offset 3, -8
 353              		.cfi_offset 14, -4
 218:Core/Src/main.c ****   hcan1.Init.Prescaler = 18;
 354              		.loc 1 218 3 view .LVU82
 218:Core/Src/main.c ****   hcan1.Init.Prescaler = 18;
 355              		.loc 1 218 18 is_stmt 0 view .LVU83
 356 0002 1648     		ldr	r0, .L19
 357 0004 164B     		ldr	r3, .L19+4
 358 0006 0360     		str	r3, [r0]
 219:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 359              		.loc 1 219 3 is_stmt 1 view .LVU84
 219:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 360              		.loc 1 219 24 is_stmt 0 view .LVU85
 361 0008 1223     		movs	r3, #18
 362 000a 4360     		str	r3, [r0, #4]
 220:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 363              		.loc 1 220 3 is_stmt 1 view .LVU86
 220:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 364              		.loc 1 220 19 is_stmt 0 view .LVU87
 365 000c 0023     		movs	r3, #0
 366 000e 8360     		str	r3, [r0, #8]
 221:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 367              		.loc 1 221 3 is_stmt 1 view .LVU88
 221:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 368              		.loc 1 221 28 is_stmt 0 view .LVU89
 369 0010 C360     		str	r3, [r0, #12]
 222:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 370              		.loc 1 222 3 is_stmt 1 view .LVU90
 222:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 371              		.loc 1 222 23 is_stmt 0 view .LVU91
 372 0012 4FF48032 		mov	r2, #65536
 373 0016 0261     		str	r2, [r0, #16]
 223:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 374              		.loc 1 223 3 is_stmt 1 view .LVU92
 223:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 375              		.loc 1 223 23 is_stmt 0 view .LVU93
 376 0018 4FF48012 		mov	r2, #1048576
 377 001c 4261     		str	r2, [r0, #20]
 224:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 378              		.loc 1 224 3 is_stmt 1 view .LVU94
 224:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 379              		.loc 1 224 32 is_stmt 0 view .LVU95
 380 001e 0376     		strb	r3, [r0, #24]
 225:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = ENABLE;
 381              		.loc 1 225 3 is_stmt 1 view .LVU96
 225:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = ENABLE;
 382              		.loc 1 225 25 is_stmt 0 view .LVU97
 383 0020 4376     		strb	r3, [r0, #25]
 226:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = ENABLE;
 384              		.loc 1 226 3 is_stmt 1 view .LVU98
 226:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = ENABLE;
 385              		.loc 1 226 25 is_stmt 0 view .LVU99
ARM GAS  /tmp/ccvDw6Yq.s 			page 18


 386 0022 0122     		movs	r2, #1
 387 0024 8276     		strb	r2, [r0, #26]
 227:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 388              		.loc 1 227 3 is_stmt 1 view .LVU100
 227:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 389              		.loc 1 227 33 is_stmt 0 view .LVU101
 390 0026 C276     		strb	r2, [r0, #27]
 228:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 391              		.loc 1 228 3 is_stmt 1 view .LVU102
 228:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 392              		.loc 1 228 32 is_stmt 0 view .LVU103
 393 0028 0377     		strb	r3, [r0, #28]
 229:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 394              		.loc 1 229 3 is_stmt 1 view .LVU104
 229:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 395              		.loc 1 229 35 is_stmt 0 view .LVU105
 396 002a 4377     		strb	r3, [r0, #29]
 230:Core/Src/main.c ****   {
 397              		.loc 1 230 3 is_stmt 1 view .LVU106
 230:Core/Src/main.c ****   {
 398              		.loc 1 230 7 is_stmt 0 view .LVU107
 399 002c FFF7FEFF 		bl	HAL_CAN_Init
 400              	.LVL14:
 230:Core/Src/main.c ****   {
 401              		.loc 1 230 6 view .LVU108
 402 0030 90B9     		cbnz	r0, .L18
 236:Core/Src/main.c ****   filter0.FilterIdLow = 0x000;
 403              		.loc 1 236 3 is_stmt 1 view .LVU109
 236:Core/Src/main.c ****   filter0.FilterIdLow = 0x000;
 404              		.loc 1 236 24 is_stmt 0 view .LVU110
 405 0032 0C49     		ldr	r1, .L19+8
 406 0034 4FF49352 		mov	r2, #4704
 407 0038 0A60     		str	r2, [r1]
 237:Core/Src/main.c ****   filter0.FilterMaskIdHigh = 0x093 << 5;
 408              		.loc 1 237 3 is_stmt 1 view .LVU111
 237:Core/Src/main.c ****   filter0.FilterMaskIdHigh = 0x093 << 5;
 409              		.loc 1 237 23 is_stmt 0 view .LVU112
 410 003a 0023     		movs	r3, #0
 411 003c 4B60     		str	r3, [r1, #4]
 238:Core/Src/main.c ****   filter0.FilterMaskIdLow = 0x000;
 412              		.loc 1 238 3 is_stmt 1 view .LVU113
 238:Core/Src/main.c ****   filter0.FilterMaskIdLow = 0x000;
 413              		.loc 1 238 28 is_stmt 0 view .LVU114
 414 003e 8A60     		str	r2, [r1, #8]
 239:Core/Src/main.c ****   filter0.FilterFIFOAssignment =  CAN_RX_FIFO0;
 415              		.loc 1 239 3 is_stmt 1 view .LVU115
 239:Core/Src/main.c ****   filter0.FilterFIFOAssignment =  CAN_RX_FIFO0;
 416              		.loc 1 239 27 is_stmt 0 view .LVU116
 417 0040 CB60     		str	r3, [r1, #12]
 240:Core/Src/main.c ****   filter0.FilterBank = 1;
 418              		.loc 1 240 3 is_stmt 1 view .LVU117
 240:Core/Src/main.c ****   filter0.FilterBank = 1;
 419              		.loc 1 240 32 is_stmt 0 view .LVU118
 420 0042 0B61     		str	r3, [r1, #16]
 241:Core/Src/main.c ****   filter0.FilterMode = CAN_FILTERMODE_IDMASK;
 421              		.loc 1 241 3 is_stmt 1 view .LVU119
 241:Core/Src/main.c ****   filter0.FilterMode = CAN_FILTERMODE_IDMASK;
ARM GAS  /tmp/ccvDw6Yq.s 			page 19


 422              		.loc 1 241 22 is_stmt 0 view .LVU120
 423 0044 0122     		movs	r2, #1
 424 0046 4A61     		str	r2, [r1, #20]
 242:Core/Src/main.c ****   filter0.FilterScale = CAN_FILTERSCALE_32BIT;
 425              		.loc 1 242 3 is_stmt 1 view .LVU121
 242:Core/Src/main.c ****   filter0.FilterScale = CAN_FILTERSCALE_32BIT;
 426              		.loc 1 242 22 is_stmt 0 view .LVU122
 427 0048 8B61     		str	r3, [r1, #24]
 243:Core/Src/main.c ****   filter0.FilterActivation = ENABLE;
 428              		.loc 1 243 3 is_stmt 1 view .LVU123
 243:Core/Src/main.c ****   filter0.FilterActivation = ENABLE;
 429              		.loc 1 243 23 is_stmt 0 view .LVU124
 430 004a CA61     		str	r2, [r1, #28]
 244:Core/Src/main.c ****   filter0.SlaveStartFilterBank = 0;
 431              		.loc 1 244 3 is_stmt 1 view .LVU125
 244:Core/Src/main.c ****   filter0.SlaveStartFilterBank = 0;
 432              		.loc 1 244 28 is_stmt 0 view .LVU126
 433 004c 0A62     		str	r2, [r1, #32]
 245:Core/Src/main.c **** 
 434              		.loc 1 245 3 is_stmt 1 view .LVU127
 245:Core/Src/main.c **** 
 435              		.loc 1 245 32 is_stmt 0 view .LVU128
 436 004e 4B62     		str	r3, [r1, #36]
 247:Core/Src/main.c **** 
 437              		.loc 1 247 3 is_stmt 1 view .LVU129
 438 0050 0248     		ldr	r0, .L19
 439 0052 FFF7FEFF 		bl	HAL_CAN_ConfigFilter
 440              	.LVL15:
 251:Core/Src/main.c **** 
 441              		.loc 1 251 1 is_stmt 0 view .LVU130
 442 0056 08BD     		pop	{r3, pc}
 443              	.L18:
 232:Core/Src/main.c ****   }
 444              		.loc 1 232 5 is_stmt 1 view .LVU131
 445 0058 FFF7FEFF 		bl	Error_Handler
 446              	.LVL16:
 447              	.L20:
 448              		.align	2
 449              	.L19:
 450 005c 00000000 		.word	hcan1
 451 0060 00640040 		.word	1073767424
 452 0064 00000000 		.word	filter0
 453              		.cfi_endproc
 454              	.LFE132:
 456              		.section	.text.MX_TIM14_Init,"ax",%progbits
 457              		.align	1
 458              		.syntax unified
 459              		.thumb
 460              		.thumb_func
 461              		.fpu fpv4-sp-d16
 463              	MX_TIM14_Init:
 464              	.LFB134:
 290:Core/Src/main.c **** 
 465              		.loc 1 290 1 view -0
 466              		.cfi_startproc
 467              		@ args = 0, pretend = 0, frame = 0
 468              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccvDw6Yq.s 			page 20


 469 0000 08B5     		push	{r3, lr}
 470              	.LCFI5:
 471              		.cfi_def_cfa_offset 8
 472              		.cfi_offset 3, -8
 473              		.cfi_offset 14, -4
 299:Core/Src/main.c ****   htim14.Init.Prescaler = 9000-1;
 474              		.loc 1 299 3 view .LVU133
 299:Core/Src/main.c ****   htim14.Init.Prescaler = 9000-1;
 475              		.loc 1 299 19 is_stmt 0 view .LVU134
 476 0002 0948     		ldr	r0, .L25
 477 0004 094B     		ldr	r3, .L25+4
 478 0006 0360     		str	r3, [r0]
 300:Core/Src/main.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 479              		.loc 1 300 3 is_stmt 1 view .LVU135
 300:Core/Src/main.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 480              		.loc 1 300 25 is_stmt 0 view .LVU136
 481 0008 42F22733 		movw	r3, #8999
 482 000c 4360     		str	r3, [r0, #4]
 301:Core/Src/main.c ****   htim14.Init.Period = 1000-1;
 483              		.loc 1 301 3 is_stmt 1 view .LVU137
 301:Core/Src/main.c ****   htim14.Init.Period = 1000-1;
 484              		.loc 1 301 27 is_stmt 0 view .LVU138
 485 000e 0023     		movs	r3, #0
 486 0010 8360     		str	r3, [r0, #8]
 302:Core/Src/main.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 487              		.loc 1 302 3 is_stmt 1 view .LVU139
 302:Core/Src/main.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 488              		.loc 1 302 22 is_stmt 0 view .LVU140
 489 0012 40F2E732 		movw	r2, #999
 490 0016 C260     		str	r2, [r0, #12]
 303:Core/Src/main.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 491              		.loc 1 303 3 is_stmt 1 view .LVU141
 303:Core/Src/main.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 492              		.loc 1 303 29 is_stmt 0 view .LVU142
 493 0018 0361     		str	r3, [r0, #16]
 304:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 494              		.loc 1 304 3 is_stmt 1 view .LVU143
 304:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 495              		.loc 1 304 33 is_stmt 0 view .LVU144
 496 001a 8361     		str	r3, [r0, #24]
 305:Core/Src/main.c ****   {
 497              		.loc 1 305 3 is_stmt 1 view .LVU145
 305:Core/Src/main.c ****   {
 498              		.loc 1 305 7 is_stmt 0 view .LVU146
 499 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
 500              	.LVL17:
 305:Core/Src/main.c ****   {
 501              		.loc 1 305 6 view .LVU147
 502 0020 00B9     		cbnz	r0, .L24
 313:Core/Src/main.c **** 
 503              		.loc 1 313 1 view .LVU148
 504 0022 08BD     		pop	{r3, pc}
 505              	.L24:
 307:Core/Src/main.c ****   }
 506              		.loc 1 307 5 is_stmt 1 view .LVU149
 507 0024 FFF7FEFF 		bl	Error_Handler
 508              	.LVL18:
ARM GAS  /tmp/ccvDw6Yq.s 			page 21


 509              	.L26:
 510              		.align	2
 511              	.L25:
 512 0028 00000000 		.word	htim14
 513 002c 00200040 		.word	1073750016
 514              		.cfi_endproc
 515              	.LFE134:
 517              		.section	.text.MX_TIM13_Init,"ax",%progbits
 518              		.align	1
 519              		.syntax unified
 520              		.thumb
 521              		.thumb_func
 522              		.fpu fpv4-sp-d16
 524              	MX_TIM13_Init:
 525              	.LFB133:
 259:Core/Src/main.c **** 
 526              		.loc 1 259 1 view -0
 527              		.cfi_startproc
 528              		@ args = 0, pretend = 0, frame = 0
 529              		@ frame_needed = 0, uses_anonymous_args = 0
 530 0000 08B5     		push	{r3, lr}
 531              	.LCFI6:
 532              		.cfi_def_cfa_offset 8
 533              		.cfi_offset 3, -8
 534              		.cfi_offset 14, -4
 268:Core/Src/main.c ****   htim13.Init.Prescaler = 9000-1;
 535              		.loc 1 268 3 view .LVU151
 268:Core/Src/main.c ****   htim13.Init.Prescaler = 9000-1;
 536              		.loc 1 268 19 is_stmt 0 view .LVU152
 537 0002 0948     		ldr	r0, .L31
 538 0004 094B     		ldr	r3, .L31+4
 539 0006 0360     		str	r3, [r0]
 269:Core/Src/main.c ****   htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 540              		.loc 1 269 3 is_stmt 1 view .LVU153
 269:Core/Src/main.c ****   htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 541              		.loc 1 269 25 is_stmt 0 view .LVU154
 542 0008 42F22733 		movw	r3, #8999
 543 000c 4360     		str	r3, [r0, #4]
 270:Core/Src/main.c ****   htim13.Init.Period = 100-1;
 544              		.loc 1 270 3 is_stmt 1 view .LVU155
 270:Core/Src/main.c ****   htim13.Init.Period = 100-1;
 545              		.loc 1 270 27 is_stmt 0 view .LVU156
 546 000e 0023     		movs	r3, #0
 547 0010 8360     		str	r3, [r0, #8]
 271:Core/Src/main.c ****   htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 548              		.loc 1 271 3 is_stmt 1 view .LVU157
 271:Core/Src/main.c ****   htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 549              		.loc 1 271 22 is_stmt 0 view .LVU158
 550 0012 6322     		movs	r2, #99
 551 0014 C260     		str	r2, [r0, #12]
 272:Core/Src/main.c ****   htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 552              		.loc 1 272 3 is_stmt 1 view .LVU159
 272:Core/Src/main.c ****   htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 553              		.loc 1 272 29 is_stmt 0 view .LVU160
 554 0016 0361     		str	r3, [r0, #16]
 273:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 555              		.loc 1 273 3 is_stmt 1 view .LVU161
ARM GAS  /tmp/ccvDw6Yq.s 			page 22


 273:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 556              		.loc 1 273 33 is_stmt 0 view .LVU162
 557 0018 8361     		str	r3, [r0, #24]
 274:Core/Src/main.c ****   {
 558              		.loc 1 274 3 is_stmt 1 view .LVU163
 274:Core/Src/main.c ****   {
 559              		.loc 1 274 7 is_stmt 0 view .LVU164
 560 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 561              	.LVL19:
 274:Core/Src/main.c ****   {
 562              		.loc 1 274 6 view .LVU165
 563 001e 00B9     		cbnz	r0, .L30
 282:Core/Src/main.c **** 
 564              		.loc 1 282 1 view .LVU166
 565 0020 08BD     		pop	{r3, pc}
 566              	.L30:
 276:Core/Src/main.c ****   }
 567              		.loc 1 276 5 is_stmt 1 view .LVU167
 568 0022 FFF7FEFF 		bl	Error_Handler
 569              	.LVL20:
 570              	.L32:
 571 0026 00BF     		.align	2
 572              	.L31:
 573 0028 00000000 		.word	htim13
 574 002c 001C0040 		.word	1073748992
 575              		.cfi_endproc
 576              	.LFE133:
 578              		.section	.text.SystemClock_Config,"ax",%progbits
 579              		.align	1
 580              		.global	SystemClock_Config
 581              		.syntax unified
 582              		.thumb
 583              		.thumb_func
 584              		.fpu fpv4-sp-d16
 586              	SystemClock_Config:
 587              	.LFB131:
 163:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 588              		.loc 1 163 1 view -0
 589              		.cfi_startproc
 590              		@ args = 0, pretend = 0, frame = 80
 591              		@ frame_needed = 0, uses_anonymous_args = 0
 592 0000 00B5     		push	{lr}
 593              	.LCFI7:
 594              		.cfi_def_cfa_offset 4
 595              		.cfi_offset 14, -4
 596 0002 95B0     		sub	sp, sp, #84
 597              	.LCFI8:
 598              		.cfi_def_cfa_offset 88
 164:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 599              		.loc 1 164 3 view .LVU169
 164:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 600              		.loc 1 164 22 is_stmt 0 view .LVU170
 601 0004 3422     		movs	r2, #52
 602 0006 0021     		movs	r1, #0
 603 0008 07A8     		add	r0, sp, #28
 604 000a FFF7FEFF 		bl	memset
 605              	.LVL21:
ARM GAS  /tmp/ccvDw6Yq.s 			page 23


 165:Core/Src/main.c **** 
 606              		.loc 1 165 3 is_stmt 1 view .LVU171
 165:Core/Src/main.c **** 
 607              		.loc 1 165 22 is_stmt 0 view .LVU172
 608 000e 0023     		movs	r3, #0
 609 0010 0293     		str	r3, [sp, #8]
 610 0012 0393     		str	r3, [sp, #12]
 611 0014 0493     		str	r3, [sp, #16]
 612 0016 0593     		str	r3, [sp, #20]
 613 0018 0693     		str	r3, [sp, #24]
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 614              		.loc 1 169 3 is_stmt 1 view .LVU173
 615              	.LBB9:
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 616              		.loc 1 169 3 view .LVU174
 617 001a 0093     		str	r3, [sp]
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 618              		.loc 1 169 3 view .LVU175
 619 001c 1E4A     		ldr	r2, .L39
 620 001e 116C     		ldr	r1, [r2, #64]
 621 0020 41F08051 		orr	r1, r1, #268435456
 622 0024 1164     		str	r1, [r2, #64]
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 623              		.loc 1 169 3 view .LVU176
 624 0026 126C     		ldr	r2, [r2, #64]
 625 0028 02F08052 		and	r2, r2, #268435456
 626 002c 0092     		str	r2, [sp]
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 627              		.loc 1 169 3 view .LVU177
 628 002e 009A     		ldr	r2, [sp]
 629              	.LBE9:
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 630              		.loc 1 169 3 view .LVU178
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 631              		.loc 1 170 3 view .LVU179
 632              	.LBB10:
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 633              		.loc 1 170 3 view .LVU180
 634 0030 0193     		str	r3, [sp, #4]
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 635              		.loc 1 170 3 view .LVU181
 636 0032 1A4A     		ldr	r2, .L39+4
 637 0034 1168     		ldr	r1, [r2]
 638 0036 41F44041 		orr	r1, r1, #49152
 639 003a 1160     		str	r1, [r2]
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 640              		.loc 1 170 3 view .LVU182
 641 003c 1268     		ldr	r2, [r2]
 642 003e 02F44042 		and	r2, r2, #49152
 643 0042 0192     		str	r2, [sp, #4]
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 644              		.loc 1 170 3 view .LVU183
 645 0044 019A     		ldr	r2, [sp, #4]
 646              	.LBE10:
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 647              		.loc 1 170 3 view .LVU184
 174:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
ARM GAS  /tmp/ccvDw6Yq.s 			page 24


 648              		.loc 1 174 3 view .LVU185
 174:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 649              		.loc 1 174 36 is_stmt 0 view .LVU186
 650 0046 0222     		movs	r2, #2
 651 0048 0792     		str	r2, [sp, #28]
 175:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 652              		.loc 1 175 3 is_stmt 1 view .LVU187
 175:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 653              		.loc 1 175 30 is_stmt 0 view .LVU188
 654 004a 0121     		movs	r1, #1
 655 004c 0A91     		str	r1, [sp, #40]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 656              		.loc 1 176 3 is_stmt 1 view .LVU189
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 657              		.loc 1 176 41 is_stmt 0 view .LVU190
 658 004e 1021     		movs	r1, #16
 659 0050 0B91     		str	r1, [sp, #44]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 660              		.loc 1 177 3 is_stmt 1 view .LVU191
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 661              		.loc 1 177 34 is_stmt 0 view .LVU192
 662 0052 0D92     		str	r2, [sp, #52]
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 663              		.loc 1 178 3 is_stmt 1 view .LVU193
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 664              		.loc 1 178 35 is_stmt 0 view .LVU194
 665 0054 0E93     		str	r3, [sp, #56]
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 90;
 666              		.loc 1 179 3 is_stmt 1 view .LVU195
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 90;
 667              		.loc 1 179 30 is_stmt 0 view .LVU196
 668 0056 0823     		movs	r3, #8
 669 0058 0F93     		str	r3, [sp, #60]
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 670              		.loc 1 180 3 is_stmt 1 view .LVU197
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 671              		.loc 1 180 30 is_stmt 0 view .LVU198
 672 005a 5A23     		movs	r3, #90
 673 005c 1093     		str	r3, [sp, #64]
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 674              		.loc 1 181 3 is_stmt 1 view .LVU199
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 675              		.loc 1 181 30 is_stmt 0 view .LVU200
 676 005e 1192     		str	r2, [sp, #68]
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 677              		.loc 1 182 3 is_stmt 1 view .LVU201
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 678              		.loc 1 182 30 is_stmt 0 view .LVU202
 679 0060 1292     		str	r2, [sp, #72]
 183:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 680              		.loc 1 183 3 is_stmt 1 view .LVU203
 183:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 681              		.loc 1 183 30 is_stmt 0 view .LVU204
 682 0062 1392     		str	r2, [sp, #76]
 184:Core/Src/main.c ****   {
 683              		.loc 1 184 3 is_stmt 1 view .LVU205
 184:Core/Src/main.c ****   {
ARM GAS  /tmp/ccvDw6Yq.s 			page 25


 684              		.loc 1 184 7 is_stmt 0 view .LVU206
 685 0064 07A8     		add	r0, sp, #28
 686 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 687              	.LVL22:
 184:Core/Src/main.c ****   {
 688              		.loc 1 184 6 view .LVU207
 689 006a 88B9     		cbnz	r0, .L37
 190:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 690              		.loc 1 190 3 is_stmt 1 view .LVU208
 190:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 691              		.loc 1 190 31 is_stmt 0 view .LVU209
 692 006c 0F23     		movs	r3, #15
 693 006e 0293     		str	r3, [sp, #8]
 192:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 694              		.loc 1 192 3 is_stmt 1 view .LVU210
 192:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 695              		.loc 1 192 34 is_stmt 0 view .LVU211
 696 0070 0223     		movs	r3, #2
 697 0072 0393     		str	r3, [sp, #12]
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 698              		.loc 1 193 3 is_stmt 1 view .LVU212
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 699              		.loc 1 193 35 is_stmt 0 view .LVU213
 700 0074 0023     		movs	r3, #0
 701 0076 0493     		str	r3, [sp, #16]
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 702              		.loc 1 194 3 is_stmt 1 view .LVU214
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 703              		.loc 1 194 36 is_stmt 0 view .LVU215
 704 0078 4FF48052 		mov	r2, #4096
 705 007c 0592     		str	r2, [sp, #20]
 195:Core/Src/main.c **** 
 706              		.loc 1 195 3 is_stmt 1 view .LVU216
 195:Core/Src/main.c **** 
 707              		.loc 1 195 36 is_stmt 0 view .LVU217
 708 007e 0693     		str	r3, [sp, #24]
 197:Core/Src/main.c ****   {
 709              		.loc 1 197 3 is_stmt 1 view .LVU218
 197:Core/Src/main.c ****   {
 710              		.loc 1 197 7 is_stmt 0 view .LVU219
 711 0080 0321     		movs	r1, #3
 712 0082 02A8     		add	r0, sp, #8
 713 0084 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 714              	.LVL23:
 197:Core/Src/main.c ****   {
 715              		.loc 1 197 6 view .LVU220
 716 0088 20B9     		cbnz	r0, .L38
 201:Core/Src/main.c **** 
 717              		.loc 1 201 1 view .LVU221
 718 008a 15B0     		add	sp, sp, #84
 719              	.LCFI9:
 720              		.cfi_remember_state
 721              		.cfi_def_cfa_offset 4
 722              		@ sp needed
 723 008c 5DF804FB 		ldr	pc, [sp], #4
 724              	.L37:
 725              	.LCFI10:
ARM GAS  /tmp/ccvDw6Yq.s 			page 26


 726              		.cfi_restore_state
 186:Core/Src/main.c ****   }
 727              		.loc 1 186 5 is_stmt 1 view .LVU222
 728 0090 FFF7FEFF 		bl	Error_Handler
 729              	.LVL24:
 730              	.L38:
 199:Core/Src/main.c ****   }
 731              		.loc 1 199 5 view .LVU223
 732 0094 FFF7FEFF 		bl	Error_Handler
 733              	.LVL25:
 734              	.L40:
 735              		.align	2
 736              	.L39:
 737 0098 00380240 		.word	1073887232
 738 009c 00700040 		.word	1073770496
 739              		.cfi_endproc
 740              	.LFE131:
 742              		.section	.text.main,"ax",%progbits
 743              		.align	1
 744              		.global	main
 745              		.syntax unified
 746              		.thumb
 747              		.thumb_func
 748              		.fpu fpv4-sp-d16
 750              	main:
 751              	.LFB130:
  86:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 752              		.loc 1 86 1 view -0
 753              		.cfi_startproc
 754              		@ Volatile: function does not return.
 755              		@ args = 0, pretend = 0, frame = 0
 756              		@ frame_needed = 0, uses_anonymous_args = 0
 757 0000 08B5     		push	{r3, lr}
 758              	.LCFI11:
 759              		.cfi_def_cfa_offset 8
 760              		.cfi_offset 3, -8
 761              		.cfi_offset 14, -4
  89:Core/Src/main.c ****   TxHeader.ExtId = 0x0;
 762              		.loc 1 89 3 view .LVU225
  89:Core/Src/main.c ****   TxHeader.ExtId = 0x0;
 763              		.loc 1 89 18 is_stmt 0 view .LVU226
 764 0002 124B     		ldr	r3, .L44
 765 0004 8222     		movs	r2, #130
 766 0006 1A60     		str	r2, [r3]
  90:Core/Src/main.c ****   TxHeader.IDE = CAN_ID_STD;
 767              		.loc 1 90 3 is_stmt 1 view .LVU227
  90:Core/Src/main.c ****   TxHeader.IDE = CAN_ID_STD;
 768              		.loc 1 90 18 is_stmt 0 view .LVU228
 769 0008 0022     		movs	r2, #0
 770 000a 5A60     		str	r2, [r3, #4]
  91:Core/Src/main.c ****   TxHeader.RTR = CAN_RTR_DATA;
 771              		.loc 1 91 3 is_stmt 1 view .LVU229
  91:Core/Src/main.c ****   TxHeader.RTR = CAN_RTR_DATA;
 772              		.loc 1 91 16 is_stmt 0 view .LVU230
 773 000c 9A60     		str	r2, [r3, #8]
  92:Core/Src/main.c ****   TxHeader.DLC = 8;
 774              		.loc 1 92 3 is_stmt 1 view .LVU231
ARM GAS  /tmp/ccvDw6Yq.s 			page 27


  92:Core/Src/main.c ****   TxHeader.DLC = 8;
 775              		.loc 1 92 16 is_stmt 0 view .LVU232
 776 000e DA60     		str	r2, [r3, #12]
  93:Core/Src/main.c ****   TxHeader.TransmitGlobalTime = DISABLE;
 777              		.loc 1 93 3 is_stmt 1 view .LVU233
  93:Core/Src/main.c ****   TxHeader.TransmitGlobalTime = DISABLE;
 778              		.loc 1 93 16 is_stmt 0 view .LVU234
 779 0010 0821     		movs	r1, #8
 780 0012 1961     		str	r1, [r3, #16]
  94:Core/Src/main.c ****   // TxHeader.FilterMatchIndex = 
 781              		.loc 1 94 3 is_stmt 1 view .LVU235
  94:Core/Src/main.c ****   // TxHeader.FilterMatchIndex = 
 782              		.loc 1 94 31 is_stmt 0 view .LVU236
 783 0014 1A75     		strb	r2, [r3, #20]
 103:Core/Src/main.c **** 
 784              		.loc 1 103 3 is_stmt 1 view .LVU237
 785 0016 FFF7FEFF 		bl	HAL_Init
 786              	.LVL26:
 110:Core/Src/main.c **** 
 787              		.loc 1 110 3 view .LVU238
 788 001a FFF7FEFF 		bl	SystemClock_Config
 789              	.LVL27:
 117:Core/Src/main.c ****   MX_CAN1_Init();
 790              		.loc 1 117 3 view .LVU239
 791 001e FFF7FEFF 		bl	MX_GPIO_Init
 792              	.LVL28:
 118:Core/Src/main.c ****   MX_TIM14_Init();
 793              		.loc 1 118 3 view .LVU240
 794 0022 FFF7FEFF 		bl	MX_CAN1_Init
 795              	.LVL29:
 119:Core/Src/main.c ****   MX_TIM13_Init();
 796              		.loc 1 119 3 view .LVU241
 797 0026 FFF7FEFF 		bl	MX_TIM14_Init
 798              	.LVL30:
 120:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 799              		.loc 1 120 3 view .LVU242
 800 002a FFF7FEFF 		bl	MX_TIM13_Init
 801              	.LVL31:
 124:Core/Src/main.c ****   HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 802              		.loc 1 124 3 view .LVU243
 803 002e 084C     		ldr	r4, .L44+4
 804 0030 2046     		mov	r0, r4
 805 0032 FFF7FEFF 		bl	HAL_CAN_Start
 806              	.LVL32:
 125:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim14);
 807              		.loc 1 125 3 view .LVU244
 808 0036 0221     		movs	r1, #2
 809 0038 2046     		mov	r0, r4
 810 003a FFF7FEFF 		bl	HAL_CAN_ActivateNotification
 811              	.LVL33:
 126:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim13);
 812              		.loc 1 126 3 view .LVU245
 813 003e 0548     		ldr	r0, .L44+8
 814 0040 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 815              	.LVL34:
 127:Core/Src/main.c **** 
 816              		.loc 1 127 3 view .LVU246
ARM GAS  /tmp/ccvDw6Yq.s 			page 28


 817 0044 0448     		ldr	r0, .L44+12
 818 0046 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 819              	.LVL35:
 820              	.L42:
 133:Core/Src/main.c ****   {
 821              		.loc 1 133 3 discriminator 1 view .LVU247
 154:Core/Src/main.c ****   /* USER CODE END 3 */
 822              		.loc 1 154 3 discriminator 1 view .LVU248
 133:Core/Src/main.c ****   {
 823              		.loc 1 133 9 discriminator 1 view .LVU249
 824 004a FEE7     		b	.L42
 825              	.L45:
 826              		.align	2
 827              	.L44:
 828 004c 00000000 		.word	TxHeader
 829 0050 00000000 		.word	hcan1
 830 0054 00000000 		.word	htim14
 831 0058 00000000 		.word	htim13
 832              		.cfi_endproc
 833              	.LFE130:
 835              		.section	.text.HAL_CAN_RxFifo0MsgPendingCallback,"ax",%progbits
 836              		.align	1
 837              		.global	HAL_CAN_RxFifo0MsgPendingCallback
 838              		.syntax unified
 839              		.thumb
 840              		.thumb_func
 841              		.fpu fpv4-sp-d16
 843              	HAL_CAN_RxFifo0MsgPendingCallback:
 844              	.LVL36:
 845              	.LFB136:
 349:Core/Src/main.c ****   if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK){
 846              		.loc 1 349 64 view -0
 847              		.cfi_startproc
 848              		@ args = 0, pretend = 0, frame = 0
 849              		@ frame_needed = 0, uses_anonymous_args = 0
 349:Core/Src/main.c ****   if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK){
 850              		.loc 1 349 64 is_stmt 0 view .LVU251
 851 0000 08B5     		push	{r3, lr}
 852              	.LCFI12:
 853              		.cfi_def_cfa_offset 8
 854              		.cfi_offset 3, -8
 855              		.cfi_offset 14, -4
 350:Core/Src/main.c ****     Error_Handler();
 856              		.loc 1 350 3 is_stmt 1 view .LVU252
 350:Core/Src/main.c ****     Error_Handler();
 857              		.loc 1 350 7 is_stmt 0 view .LVU253
 858 0002 0B4B     		ldr	r3, .L52
 859 0004 0B4A     		ldr	r2, .L52+4
 860 0006 0021     		movs	r1, #0
 861 0008 0B48     		ldr	r0, .L52+8
 862              	.LVL37:
 350:Core/Src/main.c ****     Error_Handler();
 863              		.loc 1 350 7 view .LVU254
 864 000a FFF7FEFF 		bl	HAL_CAN_GetRxMessage
 865              	.LVL38:
 350:Core/Src/main.c ****     Error_Handler();
 866              		.loc 1 350 6 view .LVU255
ARM GAS  /tmp/ccvDw6Yq.s 			page 29


 867 000e 20B9     		cbnz	r0, .L50
 354:Core/Src/main.c ****       brakeSig = RxData[2];
 868              		.loc 1 354 3 is_stmt 1 view .LVU256
 354:Core/Src/main.c ****       brakeSig = RxData[2];
 869              		.loc 1 354 15 is_stmt 0 view .LVU257
 870 0010 084B     		ldr	r3, .L52+4
 871 0012 1B68     		ldr	r3, [r3]
 354:Core/Src/main.c ****       brakeSig = RxData[2];
 872              		.loc 1 354 6 view .LVU258
 873 0014 932B     		cmp	r3, #147
 874 0016 02D0     		beq	.L51
 875              	.L46:
 359:Core/Src/main.c **** 
 876              		.loc 1 359 1 view .LVU259
 877 0018 08BD     		pop	{r3, pc}
 878              	.L50:
 351:Core/Src/main.c ****   }
 879              		.loc 1 351 5 is_stmt 1 view .LVU260
 880 001a FFF7FEFF 		bl	Error_Handler
 881              	.LVL39:
 882              	.L51:
 355:Core/Src/main.c ****       fanSig = RxData[4];
 883              		.loc 1 355 7 view .LVU261
 355:Core/Src/main.c ****       fanSig = RxData[4];
 884              		.loc 1 355 24 is_stmt 0 view .LVU262
 885 001e 044B     		ldr	r3, .L52
 886 0020 9978     		ldrb	r1, [r3, #2]	@ zero_extendqisi2
 355:Core/Src/main.c ****       fanSig = RxData[4];
 887              		.loc 1 355 16 view .LVU263
 888 0022 064A     		ldr	r2, .L52+12
 889 0024 1170     		strb	r1, [r2]
 356:Core/Src/main.c ****   }
 890              		.loc 1 356 7 is_stmt 1 view .LVU264
 356:Core/Src/main.c ****   }
 891              		.loc 1 356 22 is_stmt 0 view .LVU265
 892 0026 1A79     		ldrb	r2, [r3, #4]	@ zero_extendqisi2
 356:Core/Src/main.c ****   }
 893              		.loc 1 356 14 view .LVU266
 894 0028 054B     		ldr	r3, .L52+16
 895 002a 1A70     		strb	r2, [r3]
 359:Core/Src/main.c **** 
 896              		.loc 1 359 1 view .LVU267
 897 002c F4E7     		b	.L46
 898              	.L53:
 899 002e 00BF     		.align	2
 900              	.L52:
 901 0030 00000000 		.word	RxData
 902 0034 00000000 		.word	RxHeader
 903 0038 00000000 		.word	hcan1
 904 003c 00000000 		.word	.LANCHOR3
 905 0040 00000000 		.word	.LANCHOR2
 906              		.cfi_endproc
 907              	.LFE136:
 909              		.global	bmsFault
 910              		.global	imdFault
 911              		.global	fanSig
 912              		.global	brakeSig
ARM GAS  /tmp/ccvDw6Yq.s 			page 30


 913              		.comm	RxData,8,4
 914              		.comm	filter0,40,4
 915              		.comm	RxHeader,28,4
 916              		.comm	TxMailbox,4,4
 917              		.comm	TxData,8,4
 918              		.comm	TxHeader,24,4
 919              		.comm	htim14,72,4
 920              		.comm	htim13,72,4
 921              		.comm	hcan1,40,4
 922              		.section	.bss.bmsFault,"aw",%nobits
 923              		.set	.LANCHOR1,. + 0
 926              	bmsFault:
 927 0000 00       		.space	1
 928              		.section	.bss.brakeSig,"aw",%nobits
 929              		.set	.LANCHOR3,. + 0
 932              	brakeSig:
 933 0000 00       		.space	1
 934              		.section	.bss.fanSig,"aw",%nobits
 935              		.set	.LANCHOR2,. + 0
 938              	fanSig:
 939 0000 00       		.space	1
 940              		.section	.bss.imdFault,"aw",%nobits
 941              		.set	.LANCHOR0,. + 0
 944              	imdFault:
 945 0000 00       		.space	1
 946              		.text
 947              	.Letext0:
 948              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 949              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 950              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 951              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f413xx.h"
 952              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 953              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 954              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 955              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 956              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 957              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 958              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 959              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 960              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 961              		.file 16 "<built-in>"
ARM GAS  /tmp/ccvDw6Yq.s 			page 31


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccvDw6Yq.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccvDw6Yq.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccvDw6Yq.s:148    .text.MX_GPIO_Init:0000000000000084 $d
     /tmp/ccvDw6Yq.s:155    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccvDw6Yq.s:162    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccvDw6Yq.s:282    .text.HAL_TIM_PeriodElapsedCallback:000000000000007c $d
                            *COM*:0000000000000048 htim13
                            *COM*:0000000000000048 htim14
                            *COM*:0000000000000008 TxData
                            *COM*:0000000000000004 TxMailbox
                            *COM*:0000000000000018 TxHeader
                            *COM*:0000000000000028 hcan1
     /tmp/ccvDw6Yq.s:298    .text.Error_Handler:0000000000000000 $t
     /tmp/ccvDw6Yq.s:305    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccvDw6Yq.s:337    .text.MX_CAN1_Init:0000000000000000 $t
     /tmp/ccvDw6Yq.s:343    .text.MX_CAN1_Init:0000000000000000 MX_CAN1_Init
     /tmp/ccvDw6Yq.s:450    .text.MX_CAN1_Init:000000000000005c $d
                            *COM*:0000000000000028 filter0
     /tmp/ccvDw6Yq.s:457    .text.MX_TIM14_Init:0000000000000000 $t
     /tmp/ccvDw6Yq.s:463    .text.MX_TIM14_Init:0000000000000000 MX_TIM14_Init
     /tmp/ccvDw6Yq.s:512    .text.MX_TIM14_Init:0000000000000028 $d
     /tmp/ccvDw6Yq.s:518    .text.MX_TIM13_Init:0000000000000000 $t
     /tmp/ccvDw6Yq.s:524    .text.MX_TIM13_Init:0000000000000000 MX_TIM13_Init
     /tmp/ccvDw6Yq.s:573    .text.MX_TIM13_Init:0000000000000028 $d
     /tmp/ccvDw6Yq.s:579    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccvDw6Yq.s:586    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccvDw6Yq.s:737    .text.SystemClock_Config:0000000000000098 $d
     /tmp/ccvDw6Yq.s:743    .text.main:0000000000000000 $t
     /tmp/ccvDw6Yq.s:750    .text.main:0000000000000000 main
     /tmp/ccvDw6Yq.s:828    .text.main:000000000000004c $d
     /tmp/ccvDw6Yq.s:836    .text.HAL_CAN_RxFifo0MsgPendingCallback:0000000000000000 $t
     /tmp/ccvDw6Yq.s:843    .text.HAL_CAN_RxFifo0MsgPendingCallback:0000000000000000 HAL_CAN_RxFifo0MsgPendingCallback
     /tmp/ccvDw6Yq.s:901    .text.HAL_CAN_RxFifo0MsgPendingCallback:0000000000000030 $d
                            *COM*:0000000000000008 RxData
                            *COM*:000000000000001c RxHeader
     /tmp/ccvDw6Yq.s:926    .bss.bmsFault:0000000000000000 bmsFault
     /tmp/ccvDw6Yq.s:944    .bss.imdFault:0000000000000000 imdFault
     /tmp/ccvDw6Yq.s:938    .bss.fanSig:0000000000000000 fanSig
     /tmp/ccvDw6Yq.s:932    .bss.brakeSig:0000000000000000 brakeSig
     /tmp/ccvDw6Yq.s:927    .bss.bmsFault:0000000000000000 $d
     /tmp/ccvDw6Yq.s:933    .bss.brakeSig:0000000000000000 $d
     /tmp/ccvDw6Yq.s:939    .bss.fanSig:0000000000000000 $d
     /tmp/ccvDw6Yq.s:945    .bss.imdFault:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_GPIO_ReadPin
HAL_CAN_AddTxMessage
HAL_CAN_Init
HAL_CAN_ConfigFilter
HAL_TIM_Base_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
ARM GAS  /tmp/ccvDw6Yq.s 			page 32


HAL_Init
HAL_CAN_Start
HAL_CAN_ActivateNotification
HAL_TIM_Base_Start_IT
HAL_CAN_GetRxMessage
