
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F3)
	S6= FU.OutID1=>A_EX.In                                      Premise(F4)
	S7= LIMMEXT.Out=>B_EX.In                                    Premise(F5)
	S8= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                     Premise(F6)
	S9= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                         Premise(F7)
	S10= FU.Bub_ID=>CU_ID.Bub                                   Premise(F8)
	S11= FU.Halt_ID=>CU_ID.Halt                                 Premise(F9)
	S12= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F10)
	S13= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F11)
	S14= FU.Bub_IF=>CU_IF.Bub                                   Premise(F12)
	S15= FU.Halt_IF=>CU_IF.Halt                                 Premise(F13)
	S16= ICache.Hit=>CU_IF.ICacheHit                            Premise(F14)
	S17= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F15)
	S18= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F16)
	S19= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F17)
	S20= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F18)
	S21= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F19)
	S22= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F20)
	S23= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F21)
	S24= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F22)
	S25= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F23)
	S26= ICache.Hit=>FU.ICacheHit                               Premise(F24)
	S27= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F25)
	S28= IR_ID.Out=>FU.IR_ID                                    Premise(F26)
	S29= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F27)
	S30= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F28)
	S31= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F29)
	S32= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F30)
	S33= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F31)
	S34= GPR.Rdata1=>FU.InID1                                   Premise(F32)
	S35= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F33)
	S36= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F34)
	S37= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F35)
	S38= IR_ID.Out25_21=>GPR.RReg1                              Premise(F36)
	S39= IR_WB.Out20_16=>GPR.WReg                               Premise(F37)
	S40= IMMU.Addr=>IAddrReg.In                                 Premise(F38)
	S41= PC.Out=>ICache.IEA                                     Premise(F39)
	S42= ICache.IEA=addr                                        Path(S4,S41)
	S43= ICache.Hit=ICacheHit(addr)                             ICache-Search(S42)
	S44= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S43,S16)
	S45= FU.ICacheHit=ICacheHit(addr)                           Path(S43,S26)
	S46= PC.Out=>ICache.IEA                                     Premise(F40)
	S47= IMem.MEM8WordOut=>ICache.WData                         Premise(F41)
	S48= ICache.Out=>ICacheReg.In                               Premise(F42)
	S49= PC.Out=>IMMU.IEA                                       Premise(F43)
	S50= IMMU.IEA=addr                                          Path(S4,S49)
	S51= CP0.ASID=>IMMU.PID                                     Premise(F44)
	S52= IMMU.PID=pid                                           Path(S3,S51)
	S53= IMMU.Addr={pid,addr}                                   IMMU-Search(S52,S50)
	S54= IAddrReg.In={pid,addr}                                 Path(S53,S40)
	S55= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S52,S50)
	S56= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S55,S17)
	S57= IAddrReg.Out=>IMem.RAddr                               Premise(F45)
	S58= ICacheReg.Out=>IRMux.CacheData                         Premise(F46)
	S59= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F47)
	S60= IMem.Out=>IRMux.MemData                                Premise(F48)
	S61= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F49)
	S62= IR_ID.Out=>IR_EX.In                                    Premise(F50)
	S63= ICache.Out=>IR_ID.In                                   Premise(F51)
	S64= IRMux.Out=>IR_ID.In                                    Premise(F52)
	S65= ICache.Out=>IR_IMMU.In                                 Premise(F53)
	S66= IR_DMMU2.Out=>IR_WB.In                                 Premise(F54)
	S67= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F55)
	S68= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F56)
	S69= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F57)
	S70= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F58)
	S71= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F59)
	S72= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F60)
	S73= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F61)
	S74= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F62)
	S75= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F63)
	S76= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F64)
	S77= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F65)
	S78= IR_EX.Out31_26=>CU_EX.Op                               Premise(F66)
	S79= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F67)
	S80= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F68)
	S81= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F69)
	S82= IR_ID.Out31_26=>CU_ID.Op                               Premise(F70)
	S83= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F71)
	S84= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F72)
	S85= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F73)
	S86= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F74)
	S87= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F75)
	S88= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F76)
	S89= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F77)
	S90= IR_WB.Out31_26=>CU_WB.Op                               Premise(F78)
	S91= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F79)
	S92= CtrlA_EX=0                                             Premise(F80)
	S93= CtrlB_EX=0                                             Premise(F81)
	S94= CtrlALUOut_MEM=0                                       Premise(F82)
	S95= CtrlALUOut_DMMU1=0                                     Premise(F83)
	S96= CtrlALUOut_DMMU2=0                                     Premise(F84)
	S97= CtrlALUOut_WB=0                                        Premise(F85)
	S98= CtrlA_MEM=0                                            Premise(F86)
	S99= CtrlA_WB=0                                             Premise(F87)
	S100= CtrlB_MEM=0                                           Premise(F88)
	S101= CtrlB_WB=0                                            Premise(F89)
	S102= CtrlICache=0                                          Premise(F90)
	S103= CtrlIMMU=0                                            Premise(F91)
	S104= CtrlIR_DMMU1=0                                        Premise(F92)
	S105= CtrlIR_DMMU2=0                                        Premise(F93)
	S106= CtrlIR_EX=0                                           Premise(F94)
	S107= CtrlIR_ID=0                                           Premise(F95)
	S108= CtrlIR_IMMU=1                                         Premise(F96)
	S109= CtrlIR_MEM=0                                          Premise(F97)
	S110= CtrlIR_WB=0                                           Premise(F98)
	S111= CtrlGPR=0                                             Premise(F99)
	S112= CtrlIAddrReg=1                                        Premise(F100)
	S113= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S54,S112)
	S114= CtrlPC=0                                              Premise(F101)
	S115= CtrlPCInc=0                                           Premise(F102)
	S116= PC[Out]=addr                                          PC-Hold(S1,S114,S115)
	S117= CtrlIMem=0                                            Premise(F103)
	S118= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S117)
	S119= CtrlICacheReg=1                                       Premise(F104)
	S120= CtrlASIDIn=0                                          Premise(F105)
	S121= CtrlCP0=0                                             Premise(F106)
	S122= CP0[ASID]=pid                                         CP0-Hold(S0,S121)
	S123= CtrlEPCIn=0                                           Premise(F107)
	S124= CtrlExCodeIn=0                                        Premise(F108)
	S125= CtrlIRMux=0                                           Premise(F109)
	S126= GPR[rS]=a                                             Premise(F110)

IMMU	S127= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S113)
	S128= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S113)
	S129= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S113)
	S130= PC.Out=addr                                           PC-Out(S116)
	S131= CP0.ASID=pid                                          CP0-Read-ASID(S122)
	S132= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F111)
	S133= FU.OutID1=>A_EX.In                                    Premise(F112)
	S134= LIMMEXT.Out=>B_EX.In                                  Premise(F113)
	S135= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F114)
	S136= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F115)
	S137= FU.Bub_ID=>CU_ID.Bub                                  Premise(F116)
	S138= FU.Halt_ID=>CU_ID.Halt                                Premise(F117)
	S139= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F118)
	S140= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F119)
	S141= FU.Bub_IF=>CU_IF.Bub                                  Premise(F120)
	S142= FU.Halt_IF=>CU_IF.Halt                                Premise(F121)
	S143= ICache.Hit=>CU_IF.ICacheHit                           Premise(F122)
	S144= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F123)
	S145= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F124)
	S146= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F125)
	S147= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F126)
	S148= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F127)
	S149= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F128)
	S150= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F129)
	S151= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F130)
	S152= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F131)
	S153= ICache.Hit=>FU.ICacheHit                              Premise(F132)
	S154= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F133)
	S155= IR_ID.Out=>FU.IR_ID                                   Premise(F134)
	S156= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F135)
	S157= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F136)
	S158= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F137)
	S159= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F138)
	S160= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F139)
	S161= GPR.Rdata1=>FU.InID1                                  Premise(F140)
	S162= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F141)
	S163= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F142)
	S164= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F143)
	S165= IR_ID.Out25_21=>GPR.RReg1                             Premise(F144)
	S166= IR_WB.Out20_16=>GPR.WReg                              Premise(F145)
	S167= IMMU.Addr=>IAddrReg.In                                Premise(F146)
	S168= PC.Out=>ICache.IEA                                    Premise(F147)
	S169= ICache.IEA=addr                                       Path(S130,S168)
	S170= ICache.Hit=ICacheHit(addr)                            ICache-Search(S169)
	S171= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S170,S143)
	S172= FU.ICacheHit=ICacheHit(addr)                          Path(S170,S153)
	S173= PC.Out=>ICache.IEA                                    Premise(F148)
	S174= IMem.MEM8WordOut=>ICache.WData                        Premise(F149)
	S175= ICache.Out=>ICacheReg.In                              Premise(F150)
	S176= PC.Out=>IMMU.IEA                                      Premise(F151)
	S177= IMMU.IEA=addr                                         Path(S130,S176)
	S178= CP0.ASID=>IMMU.PID                                    Premise(F152)
	S179= IMMU.PID=pid                                          Path(S131,S178)
	S180= IMMU.Addr={pid,addr}                                  IMMU-Search(S179,S177)
	S181= IAddrReg.In={pid,addr}                                Path(S180,S167)
	S182= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S179,S177)
	S183= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S182,S144)
	S184= IAddrReg.Out=>IMem.RAddr                              Premise(F153)
	S185= IMem.RAddr={pid,addr}                                 Path(S127,S184)
	S186= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S185,S118)
	S187= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S185,S118)
	S188= ICache.WData=IMemGet8Word({pid,addr})                 Path(S187,S174)
	S189= ICacheReg.Out=>IRMux.CacheData                        Premise(F154)
	S190= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F155)
	S191= IMem.Out=>IRMux.MemData                               Premise(F156)
	S192= IRMux.MemData={12,rS,rD,UIMM}                         Path(S186,S191)
	S193= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S192)
	S194= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F157)
	S195= IR_ID.Out=>IR_EX.In                                   Premise(F158)
	S196= ICache.Out=>IR_ID.In                                  Premise(F159)
	S197= IRMux.Out=>IR_ID.In                                   Premise(F160)
	S198= IR_ID.In={12,rS,rD,UIMM}                              Path(S193,S197)
	S199= ICache.Out=>IR_IMMU.In                                Premise(F161)
	S200= IR_DMMU2.Out=>IR_WB.In                                Premise(F162)
	S201= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F163)
	S202= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F164)
	S203= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F165)
	S204= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F166)
	S205= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F167)
	S206= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F168)
	S207= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F169)
	S208= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F170)
	S209= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F171)
	S210= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F172)
	S211= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F173)
	S212= IR_EX.Out31_26=>CU_EX.Op                              Premise(F174)
	S213= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F175)
	S214= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F176)
	S215= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F177)
	S216= IR_ID.Out31_26=>CU_ID.Op                              Premise(F178)
	S217= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F179)
	S218= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F180)
	S219= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F181)
	S220= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F182)
	S221= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F183)
	S222= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F184)
	S223= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F185)
	S224= IR_WB.Out31_26=>CU_WB.Op                              Premise(F186)
	S225= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F187)
	S226= CtrlA_EX=0                                            Premise(F188)
	S227= CtrlB_EX=0                                            Premise(F189)
	S228= CtrlALUOut_MEM=0                                      Premise(F190)
	S229= CtrlALUOut_DMMU1=0                                    Premise(F191)
	S230= CtrlALUOut_DMMU2=0                                    Premise(F192)
	S231= CtrlALUOut_WB=0                                       Premise(F193)
	S232= CtrlA_MEM=0                                           Premise(F194)
	S233= CtrlA_WB=0                                            Premise(F195)
	S234= CtrlB_MEM=0                                           Premise(F196)
	S235= CtrlB_WB=0                                            Premise(F197)
	S236= CtrlICache=1                                          Premise(F198)
	S237= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S169,S188,S236)
	S238= CtrlIMMU=0                                            Premise(F199)
	S239= CtrlIR_DMMU1=0                                        Premise(F200)
	S240= CtrlIR_DMMU2=0                                        Premise(F201)
	S241= CtrlIR_EX=0                                           Premise(F202)
	S242= CtrlIR_ID=1                                           Premise(F203)
	S243= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S198,S242)
	S244= CtrlIR_IMMU=0                                         Premise(F204)
	S245= CtrlIR_MEM=0                                          Premise(F205)
	S246= CtrlIR_WB=0                                           Premise(F206)
	S247= CtrlGPR=0                                             Premise(F207)
	S248= GPR[rS]=a                                             GPR-Hold(S126,S247)
	S249= CtrlIAddrReg=0                                        Premise(F208)
	S250= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S113,S249)
	S251= CtrlPC=0                                              Premise(F209)
	S252= CtrlPCInc=1                                           Premise(F210)
	S253= PC[Out]=addr+4                                        PC-Inc(S116,S251,S252)
	S254= PC[CIA]=addr                                          PC-Inc(S116,S251,S252)
	S255= CtrlIMem=0                                            Premise(F211)
	S256= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S118,S255)
	S257= CtrlICacheReg=0                                       Premise(F212)
	S258= CtrlASIDIn=0                                          Premise(F213)
	S259= CtrlCP0=0                                             Premise(F214)
	S260= CP0[ASID]=pid                                         CP0-Hold(S122,S259)
	S261= CtrlEPCIn=0                                           Premise(F215)
	S262= CtrlExCodeIn=0                                        Premise(F216)
	S263= CtrlIRMux=0                                           Premise(F217)

ID	S264= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S243)
	S265= IR_ID.Out31_26=12                                     IR-Out(S243)
	S266= IR_ID.Out25_21=rS                                     IR-Out(S243)
	S267= IR_ID.Out20_16=rD                                     IR-Out(S243)
	S268= IR_ID.Out15_0=UIMM                                    IR-Out(S243)
	S269= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S250)
	S270= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S250)
	S271= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S250)
	S272= PC.Out=addr+4                                         PC-Out(S253)
	S273= PC.CIA=addr                                           PC-Out(S254)
	S274= PC.CIA31_28=addr[31:28]                               PC-Out(S254)
	S275= CP0.ASID=pid                                          CP0-Read-ASID(S260)
	S276= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F218)
	S277= FU.OutID1=>A_EX.In                                    Premise(F219)
	S278= LIMMEXT.Out=>B_EX.In                                  Premise(F220)
	S279= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F221)
	S280= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F222)
	S281= FU.Bub_ID=>CU_ID.Bub                                  Premise(F223)
	S282= FU.Halt_ID=>CU_ID.Halt                                Premise(F224)
	S283= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F225)
	S284= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F226)
	S285= FU.Bub_IF=>CU_IF.Bub                                  Premise(F227)
	S286= FU.Halt_IF=>CU_IF.Halt                                Premise(F228)
	S287= ICache.Hit=>CU_IF.ICacheHit                           Premise(F229)
	S288= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F230)
	S289= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F231)
	S290= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F232)
	S291= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F233)
	S292= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F234)
	S293= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F235)
	S294= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F236)
	S295= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F237)
	S296= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F238)
	S297= ICache.Hit=>FU.ICacheHit                              Premise(F239)
	S298= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F240)
	S299= IR_ID.Out=>FU.IR_ID                                   Premise(F241)
	S300= FU.IR_ID={12,rS,rD,UIMM}                              Path(S264,S299)
	S301= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F242)
	S302= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F243)
	S303= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F244)
	S304= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F245)
	S305= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F246)
	S306= GPR.Rdata1=>FU.InID1                                  Premise(F247)
	S307= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F248)
	S308= FU.InID1_RReg=rS                                      Path(S266,S307)
	S309= FU.InID2_RReg=5'b00000                                Premise(F249)
	S310= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F250)
	S311= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F251)
	S312= IR_ID.Out25_21=>GPR.RReg1                             Premise(F252)
	S313= GPR.RReg1=rS                                          Path(S266,S312)
	S314= GPR.Rdata1=a                                          GPR-Read(S313,S248)
	S315= FU.InID1=a                                            Path(S314,S306)
	S316= FU.OutID1=FU(a)                                       FU-Forward(S315)
	S317= A_EX.In=FU(a)                                         Path(S316,S277)
	S318= IR_WB.Out20_16=>GPR.WReg                              Premise(F253)
	S319= IMMU.Addr=>IAddrReg.In                                Premise(F254)
	S320= PC.Out=>ICache.IEA                                    Premise(F255)
	S321= ICache.IEA=addr+4                                     Path(S272,S320)
	S322= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S321)
	S323= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S322,S287)
	S324= FU.ICacheHit=ICacheHit(addr+4)                        Path(S322,S297)
	S325= PC.Out=>ICache.IEA                                    Premise(F256)
	S326= IMem.MEM8WordOut=>ICache.WData                        Premise(F257)
	S327= ICache.Out=>ICacheReg.In                              Premise(F258)
	S328= PC.Out=>IMMU.IEA                                      Premise(F259)
	S329= IMMU.IEA=addr+4                                       Path(S272,S328)
	S330= CP0.ASID=>IMMU.PID                                    Premise(F260)
	S331= IMMU.PID=pid                                          Path(S275,S330)
	S332= IMMU.Addr={pid,addr+4}                                IMMU-Search(S331,S329)
	S333= IAddrReg.In={pid,addr+4}                              Path(S332,S319)
	S334= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S331,S329)
	S335= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S334,S288)
	S336= IAddrReg.Out=>IMem.RAddr                              Premise(F261)
	S337= IMem.RAddr={pid,addr}                                 Path(S269,S336)
	S338= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S337,S256)
	S339= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S337,S256)
	S340= ICache.WData=IMemGet8Word({pid,addr})                 Path(S339,S326)
	S341= ICacheReg.Out=>IRMux.CacheData                        Premise(F262)
	S342= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F263)
	S343= IMem.Out=>IRMux.MemData                               Premise(F264)
	S344= IRMux.MemData={12,rS,rD,UIMM}                         Path(S338,S343)
	S345= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S344)
	S346= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F265)
	S347= IR_ID.Out=>IR_EX.In                                   Premise(F266)
	S348= IR_EX.In={12,rS,rD,UIMM}                              Path(S264,S347)
	S349= ICache.Out=>IR_ID.In                                  Premise(F267)
	S350= IRMux.Out=>IR_ID.In                                   Premise(F268)
	S351= IR_ID.In={12,rS,rD,UIMM}                              Path(S345,S350)
	S352= ICache.Out=>IR_IMMU.In                                Premise(F269)
	S353= IR_DMMU2.Out=>IR_WB.In                                Premise(F270)
	S354= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F271)
	S355= LIMMEXT.In=UIMM                                       Path(S268,S354)
	S356= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S355)
	S357= B_EX.In={16{0},UIMM}                                  Path(S356,S278)
	S358= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F272)
	S359= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F273)
	S360= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F274)
	S361= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F275)
	S362= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F276)
	S363= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F277)
	S364= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F278)
	S365= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F279)
	S366= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F280)
	S367= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F281)
	S368= IR_EX.Out31_26=>CU_EX.Op                              Premise(F282)
	S369= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F283)
	S370= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F284)
	S371= CU_ID.IRFunc1=rD                                      Path(S267,S370)
	S372= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F285)
	S373= CU_ID.IRFunc2=rS                                      Path(S266,S372)
	S374= IR_ID.Out31_26=>CU_ID.Op                              Premise(F286)
	S375= CU_ID.Op=12                                           Path(S265,S374)
	S376= CU_ID.Func=alu_add                                    CU_ID(S375)
	S377= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F287)
	S378= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F288)
	S379= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F289)
	S380= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F290)
	S381= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F291)
	S382= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F292)
	S383= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F293)
	S384= IR_WB.Out31_26=>CU_WB.Op                              Premise(F294)
	S385= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F295)
	S386= CtrlA_EX=1                                            Premise(F296)
	S387= [A_EX]=FU(a)                                          A_EX-Write(S317,S386)
	S388= CtrlB_EX=1                                            Premise(F297)
	S389= [B_EX]={16{0},UIMM}                                   B_EX-Write(S357,S388)
	S390= CtrlALUOut_MEM=0                                      Premise(F298)
	S391= CtrlALUOut_DMMU1=0                                    Premise(F299)
	S392= CtrlALUOut_DMMU2=0                                    Premise(F300)
	S393= CtrlALUOut_WB=0                                       Premise(F301)
	S394= CtrlA_MEM=0                                           Premise(F302)
	S395= CtrlA_WB=0                                            Premise(F303)
	S396= CtrlB_MEM=0                                           Premise(F304)
	S397= CtrlB_WB=0                                            Premise(F305)
	S398= CtrlICache=0                                          Premise(F306)
	S399= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S237,S398)
	S400= CtrlIMMU=0                                            Premise(F307)
	S401= CtrlIR_DMMU1=0                                        Premise(F308)
	S402= CtrlIR_DMMU2=0                                        Premise(F309)
	S403= CtrlIR_EX=1                                           Premise(F310)
	S404= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S348,S403)
	S405= CtrlIR_ID=0                                           Premise(F311)
	S406= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S243,S405)
	S407= CtrlIR_IMMU=0                                         Premise(F312)
	S408= CtrlIR_MEM=0                                          Premise(F313)
	S409= CtrlIR_WB=0                                           Premise(F314)
	S410= CtrlGPR=0                                             Premise(F315)
	S411= GPR[rS]=a                                             GPR-Hold(S248,S410)
	S412= CtrlIAddrReg=0                                        Premise(F316)
	S413= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S250,S412)
	S414= CtrlPC=0                                              Premise(F317)
	S415= CtrlPCInc=0                                           Premise(F318)
	S416= PC[CIA]=addr                                          PC-Hold(S254,S415)
	S417= PC[Out]=addr+4                                        PC-Hold(S253,S414,S415)
	S418= CtrlIMem=0                                            Premise(F319)
	S419= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S256,S418)
	S420= CtrlICacheReg=0                                       Premise(F320)
	S421= CtrlASIDIn=0                                          Premise(F321)
	S422= CtrlCP0=0                                             Premise(F322)
	S423= CP0[ASID]=pid                                         CP0-Hold(S260,S422)
	S424= CtrlEPCIn=0                                           Premise(F323)
	S425= CtrlExCodeIn=0                                        Premise(F324)
	S426= CtrlIRMux=0                                           Premise(F325)

EX	S427= A_EX.Out=FU(a)                                        A_EX-Out(S387)
	S428= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S387)
	S429= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S387)
	S430= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S389)
	S431= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S389)
	S432= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S389)
	S433= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S404)
	S434= IR_EX.Out31_26=12                                     IR_EX-Out(S404)
	S435= IR_EX.Out25_21=rS                                     IR_EX-Out(S404)
	S436= IR_EX.Out20_16=rD                                     IR_EX-Out(S404)
	S437= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S404)
	S438= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S406)
	S439= IR_ID.Out31_26=12                                     IR-Out(S406)
	S440= IR_ID.Out25_21=rS                                     IR-Out(S406)
	S441= IR_ID.Out20_16=rD                                     IR-Out(S406)
	S442= IR_ID.Out15_0=UIMM                                    IR-Out(S406)
	S443= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S413)
	S444= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S413)
	S445= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S413)
	S446= PC.CIA=addr                                           PC-Out(S416)
	S447= PC.CIA31_28=addr[31:28]                               PC-Out(S416)
	S448= PC.Out=addr+4                                         PC-Out(S417)
	S449= CP0.ASID=pid                                          CP0-Read-ASID(S423)
	S450= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F326)
	S451= FU.OutID1=>A_EX.In                                    Premise(F327)
	S452= LIMMEXT.Out=>B_EX.In                                  Premise(F328)
	S453= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F329)
	S454= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F330)
	S455= FU.Bub_ID=>CU_ID.Bub                                  Premise(F331)
	S456= FU.Halt_ID=>CU_ID.Halt                                Premise(F332)
	S457= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F333)
	S458= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F334)
	S459= FU.Bub_IF=>CU_IF.Bub                                  Premise(F335)
	S460= FU.Halt_IF=>CU_IF.Halt                                Premise(F336)
	S461= ICache.Hit=>CU_IF.ICacheHit                           Premise(F337)
	S462= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F338)
	S463= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F339)
	S464= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F340)
	S465= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F341)
	S466= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F342)
	S467= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F343)
	S468= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F344)
	S469= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F345)
	S470= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F346)
	S471= ICache.Hit=>FU.ICacheHit                              Premise(F347)
	S472= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F348)
	S473= IR_ID.Out=>FU.IR_ID                                   Premise(F349)
	S474= FU.IR_ID={12,rS,rD,UIMM}                              Path(S438,S473)
	S475= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F350)
	S476= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F351)
	S477= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F352)
	S478= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F353)
	S479= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F354)
	S480= FU.InEX_WReg=rD                                       Path(S436,S479)
	S481= GPR.Rdata1=>FU.InID1                                  Premise(F355)
	S482= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F356)
	S483= FU.InID1_RReg=rS                                      Path(S440,S482)
	S484= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F357)
	S485= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F358)
	S486= IR_ID.Out25_21=>GPR.RReg1                             Premise(F359)
	S487= GPR.RReg1=rS                                          Path(S440,S486)
	S488= GPR.Rdata1=a                                          GPR-Read(S487,S411)
	S489= FU.InID1=a                                            Path(S488,S481)
	S490= FU.OutID1=FU(a)                                       FU-Forward(S489)
	S491= A_EX.In=FU(a)                                         Path(S490,S451)
	S492= IR_WB.Out20_16=>GPR.WReg                              Premise(F360)
	S493= IMMU.Addr=>IAddrReg.In                                Premise(F361)
	S494= PC.Out=>ICache.IEA                                    Premise(F362)
	S495= ICache.IEA=addr+4                                     Path(S448,S494)
	S496= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S495)
	S497= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S496,S461)
	S498= FU.ICacheHit=ICacheHit(addr+4)                        Path(S496,S471)
	S499= PC.Out=>ICache.IEA                                    Premise(F363)
	S500= IMem.MEM8WordOut=>ICache.WData                        Premise(F364)
	S501= ICache.Out=>ICacheReg.In                              Premise(F365)
	S502= PC.Out=>IMMU.IEA                                      Premise(F366)
	S503= IMMU.IEA=addr+4                                       Path(S448,S502)
	S504= CP0.ASID=>IMMU.PID                                    Premise(F367)
	S505= IMMU.PID=pid                                          Path(S449,S504)
	S506= IMMU.Addr={pid,addr+4}                                IMMU-Search(S505,S503)
	S507= IAddrReg.In={pid,addr+4}                              Path(S506,S493)
	S508= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S505,S503)
	S509= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S508,S462)
	S510= IAddrReg.Out=>IMem.RAddr                              Premise(F368)
	S511= IMem.RAddr={pid,addr}                                 Path(S443,S510)
	S512= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S511,S419)
	S513= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S511,S419)
	S514= ICache.WData=IMemGet8Word({pid,addr})                 Path(S513,S500)
	S515= ICacheReg.Out=>IRMux.CacheData                        Premise(F369)
	S516= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F370)
	S517= IMem.Out=>IRMux.MemData                               Premise(F371)
	S518= IRMux.MemData={12,rS,rD,UIMM}                         Path(S512,S517)
	S519= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S518)
	S520= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F372)
	S521= IR_ID.Out=>IR_EX.In                                   Premise(F373)
	S522= IR_EX.In={12,rS,rD,UIMM}                              Path(S438,S521)
	S523= ICache.Out=>IR_ID.In                                  Premise(F374)
	S524= IRMux.Out=>IR_ID.In                                   Premise(F375)
	S525= IR_ID.In={12,rS,rD,UIMM}                              Path(S519,S524)
	S526= ICache.Out=>IR_IMMU.In                                Premise(F376)
	S527= IR_DMMU2.Out=>IR_WB.In                                Premise(F377)
	S528= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F378)
	S529= LIMMEXT.In=UIMM                                       Path(S442,S528)
	S530= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S529)
	S531= B_EX.In={16{0},UIMM}                                  Path(S530,S452)
	S532= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F379)
	S533= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F380)
	S534= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F381)
	S535= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F382)
	S536= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F383)
	S537= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F384)
	S538= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F385)
	S539= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F386)
	S540= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F387)
	S541= CU_EX.IRFunc1=rD                                      Path(S436,S540)
	S542= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F388)
	S543= CU_EX.IRFunc2=rS                                      Path(S435,S542)
	S544= IR_EX.Out31_26=>CU_EX.Op                              Premise(F389)
	S545= CU_EX.Op=12                                           Path(S434,S544)
	S546= CU_EX.Func=alu_add                                    CU_EX(S545)
	S547= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F390)
	S548= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F391)
	S549= CU_ID.IRFunc1=rD                                      Path(S441,S548)
	S550= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F392)
	S551= CU_ID.IRFunc2=rS                                      Path(S440,S550)
	S552= IR_ID.Out31_26=>CU_ID.Op                              Premise(F393)
	S553= CU_ID.Op=12                                           Path(S439,S552)
	S554= CU_ID.Func=alu_add                                    CU_ID(S553)
	S555= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F394)
	S556= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F395)
	S557= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F396)
	S558= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F397)
	S559= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F398)
	S560= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F399)
	S561= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F400)
	S562= IR_WB.Out31_26=>CU_WB.Op                              Premise(F401)
	S563= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F402)
	S564= CtrlA_EX=0                                            Premise(F403)
	S565= [A_EX]=FU(a)                                          A_EX-Hold(S387,S564)
	S566= CtrlB_EX=0                                            Premise(F404)
	S567= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S389,S566)
	S568= CtrlALUOut_MEM=1                                      Premise(F405)
	S569= CtrlALUOut_DMMU1=0                                    Premise(F406)
	S570= CtrlALUOut_DMMU2=0                                    Premise(F407)
	S571= CtrlALUOut_WB=0                                       Premise(F408)
	S572= CtrlA_MEM=0                                           Premise(F409)
	S573= CtrlA_WB=0                                            Premise(F410)
	S574= CtrlB_MEM=0                                           Premise(F411)
	S575= CtrlB_WB=0                                            Premise(F412)
	S576= CtrlICache=0                                          Premise(F413)
	S577= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S399,S576)
	S578= CtrlIMMU=0                                            Premise(F414)
	S579= CtrlIR_DMMU1=0                                        Premise(F415)
	S580= CtrlIR_DMMU2=0                                        Premise(F416)
	S581= CtrlIR_EX=0                                           Premise(F417)
	S582= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S404,S581)
	S583= CtrlIR_ID=0                                           Premise(F418)
	S584= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S406,S583)
	S585= CtrlIR_IMMU=0                                         Premise(F419)
	S586= CtrlIR_MEM=1                                          Premise(F420)
	S587= CtrlIR_WB=0                                           Premise(F421)
	S588= CtrlGPR=0                                             Premise(F422)
	S589= GPR[rS]=a                                             GPR-Hold(S411,S588)
	S590= CtrlIAddrReg=0                                        Premise(F423)
	S591= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S413,S590)
	S592= CtrlPC=0                                              Premise(F424)
	S593= CtrlPCInc=0                                           Premise(F425)
	S594= PC[CIA]=addr                                          PC-Hold(S416,S593)
	S595= PC[Out]=addr+4                                        PC-Hold(S417,S592,S593)
	S596= CtrlIMem=0                                            Premise(F426)
	S597= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S419,S596)
	S598= CtrlICacheReg=0                                       Premise(F427)
	S599= CtrlASIDIn=0                                          Premise(F428)
	S600= CtrlCP0=0                                             Premise(F429)
	S601= CP0[ASID]=pid                                         CP0-Hold(S423,S600)
	S602= CtrlEPCIn=0                                           Premise(F430)
	S603= CtrlExCodeIn=0                                        Premise(F431)
	S604= CtrlIRMux=0                                           Premise(F432)

MEM	S605= A_EX.Out=FU(a)                                        A_EX-Out(S565)
	S606= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S565)
	S607= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S565)
	S608= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S567)
	S609= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S567)
	S610= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S567)
	S611= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S582)
	S612= IR_EX.Out31_26=12                                     IR_EX-Out(S582)
	S613= IR_EX.Out25_21=rS                                     IR_EX-Out(S582)
	S614= IR_EX.Out20_16=rD                                     IR_EX-Out(S582)
	S615= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S582)
	S616= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S584)
	S617= IR_ID.Out31_26=12                                     IR-Out(S584)
	S618= IR_ID.Out25_21=rS                                     IR-Out(S584)
	S619= IR_ID.Out20_16=rD                                     IR-Out(S584)
	S620= IR_ID.Out15_0=UIMM                                    IR-Out(S584)
	S621= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S591)
	S622= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S591)
	S623= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S591)
	S624= PC.CIA=addr                                           PC-Out(S594)
	S625= PC.CIA31_28=addr[31:28]                               PC-Out(S594)
	S626= PC.Out=addr+4                                         PC-Out(S595)
	S627= CP0.ASID=pid                                          CP0-Read-ASID(S601)
	S628= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F433)
	S629= FU.OutID1=>A_EX.In                                    Premise(F434)
	S630= LIMMEXT.Out=>B_EX.In                                  Premise(F435)
	S631= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F436)
	S632= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F437)
	S633= FU.Bub_ID=>CU_ID.Bub                                  Premise(F438)
	S634= FU.Halt_ID=>CU_ID.Halt                                Premise(F439)
	S635= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F440)
	S636= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F441)
	S637= FU.Bub_IF=>CU_IF.Bub                                  Premise(F442)
	S638= FU.Halt_IF=>CU_IF.Halt                                Premise(F443)
	S639= ICache.Hit=>CU_IF.ICacheHit                           Premise(F444)
	S640= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F445)
	S641= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F446)
	S642= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F447)
	S643= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F448)
	S644= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F449)
	S645= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F450)
	S646= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F451)
	S647= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F452)
	S648= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F453)
	S649= ICache.Hit=>FU.ICacheHit                              Premise(F454)
	S650= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F455)
	S651= IR_ID.Out=>FU.IR_ID                                   Premise(F456)
	S652= FU.IR_ID={12,rS,rD,UIMM}                              Path(S616,S651)
	S653= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F457)
	S654= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F458)
	S655= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F459)
	S656= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F460)
	S657= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F461)
	S658= FU.InEX_WReg=rD                                       Path(S614,S657)
	S659= GPR.Rdata1=>FU.InID1                                  Premise(F462)
	S660= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F463)
	S661= FU.InID1_RReg=rS                                      Path(S618,S660)
	S662= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F464)
	S663= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F465)
	S664= IR_ID.Out25_21=>GPR.RReg1                             Premise(F466)
	S665= GPR.RReg1=rS                                          Path(S618,S664)
	S666= GPR.Rdata1=a                                          GPR-Read(S665,S589)
	S667= FU.InID1=a                                            Path(S666,S659)
	S668= FU.OutID1=FU(a)                                       FU-Forward(S667)
	S669= A_EX.In=FU(a)                                         Path(S668,S629)
	S670= IR_WB.Out20_16=>GPR.WReg                              Premise(F467)
	S671= IMMU.Addr=>IAddrReg.In                                Premise(F468)
	S672= PC.Out=>ICache.IEA                                    Premise(F469)
	S673= ICache.IEA=addr+4                                     Path(S626,S672)
	S674= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S673)
	S675= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S674,S639)
	S676= FU.ICacheHit=ICacheHit(addr+4)                        Path(S674,S649)
	S677= PC.Out=>ICache.IEA                                    Premise(F470)
	S678= IMem.MEM8WordOut=>ICache.WData                        Premise(F471)
	S679= ICache.Out=>ICacheReg.In                              Premise(F472)
	S680= PC.Out=>IMMU.IEA                                      Premise(F473)
	S681= IMMU.IEA=addr+4                                       Path(S626,S680)
	S682= CP0.ASID=>IMMU.PID                                    Premise(F474)
	S683= IMMU.PID=pid                                          Path(S627,S682)
	S684= IMMU.Addr={pid,addr+4}                                IMMU-Search(S683,S681)
	S685= IAddrReg.In={pid,addr+4}                              Path(S684,S671)
	S686= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S683,S681)
	S687= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S686,S640)
	S688= IAddrReg.Out=>IMem.RAddr                              Premise(F475)
	S689= IMem.RAddr={pid,addr}                                 Path(S621,S688)
	S690= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S689,S597)
	S691= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S689,S597)
	S692= ICache.WData=IMemGet8Word({pid,addr})                 Path(S691,S678)
	S693= ICacheReg.Out=>IRMux.CacheData                        Premise(F476)
	S694= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F477)
	S695= IMem.Out=>IRMux.MemData                               Premise(F478)
	S696= IRMux.MemData={12,rS,rD,UIMM}                         Path(S690,S695)
	S697= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S696)
	S698= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F479)
	S699= IR_ID.Out=>IR_EX.In                                   Premise(F480)
	S700= IR_EX.In={12,rS,rD,UIMM}                              Path(S616,S699)
	S701= ICache.Out=>IR_ID.In                                  Premise(F481)
	S702= IRMux.Out=>IR_ID.In                                   Premise(F482)
	S703= IR_ID.In={12,rS,rD,UIMM}                              Path(S697,S702)
	S704= ICache.Out=>IR_IMMU.In                                Premise(F483)
	S705= IR_DMMU2.Out=>IR_WB.In                                Premise(F484)
	S706= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F485)
	S707= LIMMEXT.In=UIMM                                       Path(S620,S706)
	S708= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S707)
	S709= B_EX.In={16{0},UIMM}                                  Path(S708,S630)
	S710= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F486)
	S711= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F487)
	S712= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F488)
	S713= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F489)
	S714= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F490)
	S715= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F491)
	S716= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F492)
	S717= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F493)
	S718= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F494)
	S719= CU_EX.IRFunc1=rD                                      Path(S614,S718)
	S720= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F495)
	S721= CU_EX.IRFunc2=rS                                      Path(S613,S720)
	S722= IR_EX.Out31_26=>CU_EX.Op                              Premise(F496)
	S723= CU_EX.Op=12                                           Path(S612,S722)
	S724= CU_EX.Func=alu_add                                    CU_EX(S723)
	S725= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F497)
	S726= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F498)
	S727= CU_ID.IRFunc1=rD                                      Path(S619,S726)
	S728= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F499)
	S729= CU_ID.IRFunc2=rS                                      Path(S618,S728)
	S730= IR_ID.Out31_26=>CU_ID.Op                              Premise(F500)
	S731= CU_ID.Op=12                                           Path(S617,S730)
	S732= CU_ID.Func=alu_add                                    CU_ID(S731)
	S733= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F501)
	S734= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F502)
	S735= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F503)
	S736= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F504)
	S737= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F505)
	S738= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F506)
	S739= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F507)
	S740= IR_WB.Out31_26=>CU_WB.Op                              Premise(F508)
	S741= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F509)
	S742= CtrlA_EX=0                                            Premise(F510)
	S743= [A_EX]=FU(a)                                          A_EX-Hold(S565,S742)
	S744= CtrlB_EX=0                                            Premise(F511)
	S745= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S567,S744)
	S746= CtrlALUOut_MEM=0                                      Premise(F512)
	S747= CtrlALUOut_DMMU1=1                                    Premise(F513)
	S748= CtrlALUOut_DMMU2=0                                    Premise(F514)
	S749= CtrlALUOut_WB=1                                       Premise(F515)
	S750= CtrlA_MEM=0                                           Premise(F516)
	S751= CtrlA_WB=1                                            Premise(F517)
	S752= CtrlB_MEM=0                                           Premise(F518)
	S753= CtrlB_WB=1                                            Premise(F519)
	S754= CtrlICache=0                                          Premise(F520)
	S755= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S577,S754)
	S756= CtrlIMMU=0                                            Premise(F521)
	S757= CtrlIR_DMMU1=1                                        Premise(F522)
	S758= CtrlIR_DMMU2=0                                        Premise(F523)
	S759= CtrlIR_EX=0                                           Premise(F524)
	S760= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S582,S759)
	S761= CtrlIR_ID=0                                           Premise(F525)
	S762= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S584,S761)
	S763= CtrlIR_IMMU=0                                         Premise(F526)
	S764= CtrlIR_MEM=0                                          Premise(F527)
	S765= CtrlIR_WB=1                                           Premise(F528)
	S766= CtrlGPR=0                                             Premise(F529)
	S767= GPR[rS]=a                                             GPR-Hold(S589,S766)
	S768= CtrlIAddrReg=0                                        Premise(F530)
	S769= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S591,S768)
	S770= CtrlPC=0                                              Premise(F531)
	S771= CtrlPCInc=0                                           Premise(F532)
	S772= PC[CIA]=addr                                          PC-Hold(S594,S771)
	S773= PC[Out]=addr+4                                        PC-Hold(S595,S770,S771)
	S774= CtrlIMem=0                                            Premise(F533)
	S775= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S597,S774)
	S776= CtrlICacheReg=0                                       Premise(F534)
	S777= CtrlASIDIn=0                                          Premise(F535)
	S778= CtrlCP0=0                                             Premise(F536)
	S779= CP0[ASID]=pid                                         CP0-Hold(S601,S778)
	S780= CtrlEPCIn=0                                           Premise(F537)
	S781= CtrlExCodeIn=0                                        Premise(F538)
	S782= CtrlIRMux=0                                           Premise(F539)

WB	S783= A_EX.Out=FU(a)                                        A_EX-Out(S743)
	S784= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S743)
	S785= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S743)
	S786= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S745)
	S787= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S745)
	S788= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S745)
	S789= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S760)
	S790= IR_EX.Out31_26=12                                     IR_EX-Out(S760)
	S791= IR_EX.Out25_21=rS                                     IR_EX-Out(S760)
	S792= IR_EX.Out20_16=rD                                     IR_EX-Out(S760)
	S793= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S760)
	S794= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S762)
	S795= IR_ID.Out31_26=12                                     IR-Out(S762)
	S796= IR_ID.Out25_21=rS                                     IR-Out(S762)
	S797= IR_ID.Out20_16=rD                                     IR-Out(S762)
	S798= IR_ID.Out15_0=UIMM                                    IR-Out(S762)
	S799= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S769)
	S800= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S769)
	S801= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S769)
	S802= PC.CIA=addr                                           PC-Out(S772)
	S803= PC.CIA31_28=addr[31:28]                               PC-Out(S772)
	S804= PC.Out=addr+4                                         PC-Out(S773)
	S805= CP0.ASID=pid                                          CP0-Read-ASID(S779)
	S806= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F754)
	S807= FU.OutID1=>A_EX.In                                    Premise(F755)
	S808= LIMMEXT.Out=>B_EX.In                                  Premise(F756)
	S809= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F757)
	S810= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F758)
	S811= FU.Bub_ID=>CU_ID.Bub                                  Premise(F759)
	S812= FU.Halt_ID=>CU_ID.Halt                                Premise(F760)
	S813= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F761)
	S814= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F762)
	S815= FU.Bub_IF=>CU_IF.Bub                                  Premise(F763)
	S816= FU.Halt_IF=>CU_IF.Halt                                Premise(F764)
	S817= ICache.Hit=>CU_IF.ICacheHit                           Premise(F765)
	S818= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F766)
	S819= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F767)
	S820= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F768)
	S821= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F769)
	S822= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F770)
	S823= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F771)
	S824= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F772)
	S825= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F773)
	S826= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F774)
	S827= ICache.Hit=>FU.ICacheHit                              Premise(F775)
	S828= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F776)
	S829= IR_ID.Out=>FU.IR_ID                                   Premise(F777)
	S830= FU.IR_ID={12,rS,rD,UIMM}                              Path(S794,S829)
	S831= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F778)
	S832= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F779)
	S833= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F780)
	S834= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F781)
	S835= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F782)
	S836= FU.InEX_WReg=rD                                       Path(S792,S835)
	S837= GPR.Rdata1=>FU.InID1                                  Premise(F783)
	S838= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F784)
	S839= FU.InID1_RReg=rS                                      Path(S796,S838)
	S840= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F785)
	S841= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F786)
	S842= IR_ID.Out25_21=>GPR.RReg1                             Premise(F787)
	S843= GPR.RReg1=rS                                          Path(S796,S842)
	S844= GPR.Rdata1=a                                          GPR-Read(S843,S767)
	S845= FU.InID1=a                                            Path(S844,S837)
	S846= FU.OutID1=FU(a)                                       FU-Forward(S845)
	S847= A_EX.In=FU(a)                                         Path(S846,S807)
	S848= IR_WB.Out20_16=>GPR.WReg                              Premise(F788)
	S849= IMMU.Addr=>IAddrReg.In                                Premise(F789)
	S850= PC.Out=>ICache.IEA                                    Premise(F790)
	S851= ICache.IEA=addr+4                                     Path(S804,S850)
	S852= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S851)
	S853= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S852,S817)
	S854= FU.ICacheHit=ICacheHit(addr+4)                        Path(S852,S827)
	S855= PC.Out=>ICache.IEA                                    Premise(F791)
	S856= IMem.MEM8WordOut=>ICache.WData                        Premise(F792)
	S857= ICache.Out=>ICacheReg.In                              Premise(F793)
	S858= PC.Out=>IMMU.IEA                                      Premise(F794)
	S859= IMMU.IEA=addr+4                                       Path(S804,S858)
	S860= CP0.ASID=>IMMU.PID                                    Premise(F795)
	S861= IMMU.PID=pid                                          Path(S805,S860)
	S862= IMMU.Addr={pid,addr+4}                                IMMU-Search(S861,S859)
	S863= IAddrReg.In={pid,addr+4}                              Path(S862,S849)
	S864= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S861,S859)
	S865= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S864,S818)
	S866= IAddrReg.Out=>IMem.RAddr                              Premise(F796)
	S867= IMem.RAddr={pid,addr}                                 Path(S799,S866)
	S868= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S867,S775)
	S869= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S867,S775)
	S870= ICache.WData=IMemGet8Word({pid,addr})                 Path(S869,S856)
	S871= ICacheReg.Out=>IRMux.CacheData                        Premise(F797)
	S872= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F798)
	S873= IMem.Out=>IRMux.MemData                               Premise(F799)
	S874= IRMux.MemData={12,rS,rD,UIMM}                         Path(S868,S873)
	S875= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S874)
	S876= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F800)
	S877= IR_ID.Out=>IR_EX.In                                   Premise(F801)
	S878= IR_EX.In={12,rS,rD,UIMM}                              Path(S794,S877)
	S879= ICache.Out=>IR_ID.In                                  Premise(F802)
	S880= IRMux.Out=>IR_ID.In                                   Premise(F803)
	S881= IR_ID.In={12,rS,rD,UIMM}                              Path(S875,S880)
	S882= ICache.Out=>IR_IMMU.In                                Premise(F804)
	S883= IR_DMMU2.Out=>IR_WB.In                                Premise(F805)
	S884= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F806)
	S885= LIMMEXT.In=UIMM                                       Path(S798,S884)
	S886= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S885)
	S887= B_EX.In={16{0},UIMM}                                  Path(S886,S808)
	S888= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F807)
	S889= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F808)
	S890= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F809)
	S891= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F810)
	S892= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F811)
	S893= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F812)
	S894= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F813)
	S895= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F814)
	S896= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F815)
	S897= CU_EX.IRFunc1=rD                                      Path(S792,S896)
	S898= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F816)
	S899= CU_EX.IRFunc2=rS                                      Path(S791,S898)
	S900= IR_EX.Out31_26=>CU_EX.Op                              Premise(F817)
	S901= CU_EX.Op=12                                           Path(S790,S900)
	S902= CU_EX.Func=alu_add                                    CU_EX(S901)
	S903= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F818)
	S904= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F819)
	S905= CU_ID.IRFunc1=rD                                      Path(S797,S904)
	S906= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F820)
	S907= CU_ID.IRFunc2=rS                                      Path(S796,S906)
	S908= IR_ID.Out31_26=>CU_ID.Op                              Premise(F821)
	S909= CU_ID.Op=12                                           Path(S795,S908)
	S910= CU_ID.Func=alu_add                                    CU_ID(S909)
	S911= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F822)
	S912= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F823)
	S913= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F824)
	S914= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F825)
	S915= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F826)
	S916= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F827)
	S917= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F828)
	S918= IR_WB.Out31_26=>CU_WB.Op                              Premise(F829)
	S919= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F830)
	S920= CtrlA_EX=0                                            Premise(F831)
	S921= [A_EX]=FU(a)                                          A_EX-Hold(S743,S920)
	S922= CtrlB_EX=0                                            Premise(F832)
	S923= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S745,S922)
	S924= CtrlALUOut_MEM=0                                      Premise(F833)
	S925= CtrlALUOut_DMMU1=0                                    Premise(F834)
	S926= CtrlALUOut_DMMU2=0                                    Premise(F835)
	S927= CtrlALUOut_WB=0                                       Premise(F836)
	S928= CtrlA_MEM=0                                           Premise(F837)
	S929= CtrlA_WB=0                                            Premise(F838)
	S930= CtrlB_MEM=0                                           Premise(F839)
	S931= CtrlB_WB=0                                            Premise(F840)
	S932= CtrlICache=0                                          Premise(F841)
	S933= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S755,S932)
	S934= CtrlIMMU=0                                            Premise(F842)
	S935= CtrlIR_DMMU1=0                                        Premise(F843)
	S936= CtrlIR_DMMU2=0                                        Premise(F844)
	S937= CtrlIR_EX=0                                           Premise(F845)
	S938= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S760,S937)
	S939= CtrlIR_ID=0                                           Premise(F846)
	S940= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S762,S939)
	S941= CtrlIR_IMMU=0                                         Premise(F847)
	S942= CtrlIR_MEM=0                                          Premise(F848)
	S943= CtrlIR_WB=0                                           Premise(F849)
	S944= CtrlGPR=1                                             Premise(F850)
	S945= CtrlIAddrReg=0                                        Premise(F851)
	S946= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S769,S945)
	S947= CtrlPC=0                                              Premise(F852)
	S948= CtrlPCInc=0                                           Premise(F853)
	S949= PC[CIA]=addr                                          PC-Hold(S772,S948)
	S950= PC[Out]=addr+4                                        PC-Hold(S773,S947,S948)
	S951= CtrlIMem=0                                            Premise(F854)
	S952= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S775,S951)
	S953= CtrlICacheReg=0                                       Premise(F855)
	S954= CtrlASIDIn=0                                          Premise(F856)
	S955= CtrlCP0=0                                             Premise(F857)
	S956= CP0[ASID]=pid                                         CP0-Hold(S779,S955)
	S957= CtrlEPCIn=0                                           Premise(F858)
	S958= CtrlExCodeIn=0                                        Premise(F859)
	S959= CtrlIRMux=0                                           Premise(F860)

POST	S921= [A_EX]=FU(a)                                          A_EX-Hold(S743,S920)
	S923= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S745,S922)
	S933= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S755,S932)
	S938= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S760,S937)
	S940= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S762,S939)
	S946= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S769,S945)
	S949= PC[CIA]=addr                                          PC-Hold(S772,S948)
	S950= PC[Out]=addr+4                                        PC-Hold(S773,S947,S948)
	S952= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S775,S951)
	S956= CP0[ASID]=pid                                         CP0-Hold(S779,S955)

