
5
Refreshing IP repositories
234*coregenZ19-234
>
"No user IP repositories specified
1154*coregenZ19-1704
s
"Loaded Vivado IP repository '%s'.
1332*coregen23
C:/Xilinx/Vivado/2014.1/data/ip2default:defaultZ19-2313
¯
Command: %s
53*	vivadotcl2†
rsynth_design -top red_pitaya_top -part xc7z010clg400-1 -flatten_hierarchy none -bufg 16 -keep_equivalent_registers2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
•
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0102default:defaultZ17-347
…
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0102default:defaultZ17-349
œ
%s*synth2Œ
xStarting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 246.309 ; gain = 116.465
2default:default
ƒ
synthesizing module '%s'638*oasys2"
red_pitaya_top2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
202default:default8@Z8-638

synthesizing module '%s'638*oasys2!
red_pitaya_ps2default:default2Ž
xC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_ps.v2default:default2
472default:default8@Z8-638
µ
synthesizing module '%s'638*oasys2
BUFG2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6062default:default8@Z8-638
ð
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2default:default2
12default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6062default:default8@Z8-256
’
synthesizing module '%s'638*oasys2"
system_wrapper2default:default2ž
‡C:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/hdl/system_wrapper.v2default:default2
122default:default8@Z8-638

synthesizing module '%s'638*oasys2
system2default:default2•
C:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/hdl/system.v2default:default2
132default:default8@Z8-638
µ
synthesizing module '%s'638*oasys2
GND2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
38522default:default8@Z8-638
ð
%done synthesizing module '%s' (%s#%s)256*oasys2
GND2default:default2
22default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
38522default:default8@Z8-256
Ó
synthesizing module '%s'638*oasys21
system_processing_system7_0_02default:default2Ð
¹c:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v2default:default2
572default:default8@Z8-638
ô
synthesizing module '%s'638*oasys2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
1532default:default8@Z8-638
f
%s*synth2W
C	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
2default:default
]
%s*synth2N
:	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
2default:default
]
%s*synth2N
:	Parameter C_FCLK_CLK2_BUF bound to: true - type: string 
2default:default
]
%s*synth2N
:	Parameter C_FCLK_CLK3_BUF bound to: true - type: string 
2default:default
^
%s*synth2O
;	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
2default:default
[
%s*synth2L
8	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_DM_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_IRQ_F2P_MODE bound to: REVERSE - type: string 
2default:default
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22172default:default8@Z8-4446
¶
synthesizing module '%s'638*oasys2
BIBUF2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
2682default:default8@Z8-638
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
BIBUF2default:default2
32default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
2682default:default8@Z8-256
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22182default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22192default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22202default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22212default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22222default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22232default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22242default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22252default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22262default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22272default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22282default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22292default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22302default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22352default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22412default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22412default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22412default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22472default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22472default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22472default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22472default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22472default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22472default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22472default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22472default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22472default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22472default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22472default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22472default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22472default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22472default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22472default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22532default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22532default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22532default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22532default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22592default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22592default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22592default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22592default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22592default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22592default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22592default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22592default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22592default:default8@Z8-4446
å
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
22592default:default8@Z8-4446
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-44462default:default2
1002default:defaultZ17-14
¶
synthesizing module '%s'638*oasys2
PS72default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
264562default:default8@Z8-638
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
PS72default:default2
42default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
264562default:default8@Z8-256
´
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_TX_EN2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
2122default:default8@Z8-3848
´
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_TX_ER2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
2132default:default8@Z8-3848
²
0Net %s in module/entity %s does not have driver.3422*oasys2"
ENET0_GMII_TXD2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
2292default:default8@Z8-3848
´
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_TX_EN2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
2432default:default8@Z8-3848
´
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_TX_ER2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
2442default:default8@Z8-3848
²
0Net %s in module/entity %s does not have driver.3422*oasys2"
ENET1_GMII_TXD2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
2582default:default8@Z8-3848
¶
0Net %s in module/entity %s does not have driver.3422*oasys2%
TRACE_CTL_PIPE[0]2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
13002default:default8@Z8-3848
·
0Net %s in module/entity %s does not have driver.3422*oasys2&
TRACE_DATA_PIPE[0]2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
13012default:default8@Z8-3848
±
0Net %s in module/entity %s does not have driver.3422*oasys2!
TRACE_CLK_OUT2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
4052default:default8@Z8-3848
µ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_COL_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10482default:default8@Z8-3848
µ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_CRS_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10492default:default8@Z8-3848
µ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_RXD_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10522default:default8@Z8-3848
·
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET0_GMII_RX_DV_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10502default:default8@Z8-3848
·
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET0_GMII_RX_ER_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10512default:default8@Z8-3848
µ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_COL_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10572default:default8@Z8-3848
µ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_CRS_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10582default:default8@Z8-3848
µ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_RXD_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10612default:default8@Z8-3848
·
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET1_GMII_RX_DV_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10592default:default8@Z8-3848
·
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET1_GMII_RX_ER_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10602default:default8@Z8-3848
¸
0Net %s in module/entity %s does not have driver.3422*oasys2'
FTMD_TRACEIN_ATID_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10702default:default8@Z8-3848
¸
0Net %s in module/entity %s does not have driver.3422*oasys2'
FTMD_TRACEIN_DATA_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10682default:default8@Z8-3848
¹
0Net %s in module/entity %s does not have driver.3422*oasys2(
FTMD_TRACEIN_VALID_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10692default:default8@Z8-3848
¯
%done synthesizing module '%s' (%s#%s)256*oasys2>
*processing_system7_v5_4_processing_system72default:default2
52default:default2
12default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
1532default:default8@Z8-256
Ü
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
inst2default:default2>
*processing_system7_v5_4_processing_system72default:default2
6862default:default2
6732default:default2Ð
¹c:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v2default:default2
3652default:default8@Z8-350
Ž
%done synthesizing module '%s' (%s#%s)256*oasys21
system_processing_system7_0_02default:default2
62default:default2
12default:default2Ð
¹c:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v2default:default2
572default:default8@Z8-256
¢
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2(
processing_system7_02default:default21
system_processing_system7_0_02default:default2
882default:default2
832default:default2•
C:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/hdl/system.v2default:default2
3222default:default8@Z8-350
¼
%done synthesizing module '%s' (%s#%s)256*oasys2
system2default:default2
72default:default2
12default:default2•
C:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/hdl/system.v2default:default2
132default:default8@Z8-256
Í
%done synthesizing module '%s' (%s#%s)256*oasys2"
system_wrapper2default:default2
82default:default2
12default:default2ž
‡C:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/hdl/system_wrapper.v2default:default2
122default:default8@Z8-256
ù
synthesizing module '%s'638*oasys2
	axi_slave2default:default2Š
tC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/axi_slave.v2default:default2
522default:default8@Z8-638
S
%s*synth2D
0	Parameter AXI_DW bound to: 32 - type: integer 
2default:default
S
%s*synth2D
0	Parameter AXI_AW bound to: 32 - type: integer 
2default:default
S
%s*synth2D
0	Parameter AXI_IW bound to: 12 - type: integer 
2default:default
R
%s*synth2C
/	Parameter AXI_SW bound to: 4 - type: integer 
2default:default
¯
merging register '%s' into '%s'3619*oasys2$
axi_rvalid_o_reg2default:default2#
axi_rlast_o_reg2default:default2Š
tC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/axi_slave.v2default:default2
2082default:default8@Z8-4471
´
%done synthesizing module '%s' (%s#%s)256*oasys2
	axi_slave2default:default2
92default:default2
12default:default2Š
tC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/axi_slave.v2default:default2
522default:default8@Z8-256
½
%done synthesizing module '%s' (%s#%s)256*oasys2!
red_pitaya_ps2default:default2
102default:default2
12default:default2Ž
xC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_ps.v2default:default2
472default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2%
red_pitaya_analog2default:default2’
|C:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_analog.v2default:default2
642default:default8@Z8-638
N
%s*synth2?
+	Parameter PWM_FULL bound to: 8'b10011100 
2default:default
¹
synthesizing module '%s'638*oasys2
IBUFDS2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
102652default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
X
%s*synth2I
5	Parameter DIFF_TERM bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DQS_BIAS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFDS2default:default2
112default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
102652default:default8@Z8-256
¼
synthesizing module '%s'638*oasys2
	PLLE2_ADV2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
260572default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter CLKOUT2_PHASE bound to: -45.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
ø
%done synthesizing module '%s' (%s#%s)256*oasys2
	PLLE2_ADV2default:default2
122default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
260572default:default8@Z8-256
·
synthesizing module '%s'638*oasys2
ODDR2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
206282default:default8@Z8-638
c
%s*synth2T
@	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter SRTYPE bound to: SYNC - type: string 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D2_INVERTED bound to: 1'b0 
2default:default
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
ODDR2default:default2
132default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
206282default:default8@Z8-256
·
synthesizing module '%s'638*oasys2
XADC2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
354882default:default8@Z8-638
T
%s*synth2E
1	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_DCLK_INVERTED bound to: 1'b0 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
v
%s*synth2g
S	Parameter SIM_MONITOR_FILE bound to: ../sim_1/xadc_sim_values.txt - type: string 
2default:default
V
%s*synth2G
3	Parameter INIT_40 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_41 bound to: 16'b0010111100001111 
2default:default
V
%s*synth2G
3	Parameter INIT_42 bound to: 16'b0000010000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_43 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_44 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_45 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_46 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_47 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_48 bound to: 16'b0100111111100000 
2default:default
V
%s*synth2G
3	Parameter INIT_49 bound to: 16'b0000001100000011 
2default:default
V
%s*synth2G
3	Parameter INIT_4A bound to: 16'b0100011111100000 
2default:default
V
%s*synth2G
3	Parameter INIT_4B bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4C bound to: 16'b0000100000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4D bound to: 16'b0000001100000011 
2default:default
V
%s*synth2G
3	Parameter INIT_4E bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4F bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_50 bound to: 16'b1011010111101101 
2default:default
V
%s*synth2G
3	Parameter INIT_51 bound to: 16'b0101011111100100 
2default:default
V
%s*synth2G
3	Parameter INIT_52 bound to: 16'b1010000101000111 
2default:default
V
%s*synth2G
3	Parameter INIT_53 bound to: 16'b1100101000110011 
2default:default
V
%s*synth2G
3	Parameter INIT_54 bound to: 16'b1010100100111010 
2default:default
V
%s*synth2G
3	Parameter INIT_55 bound to: 16'b0101001011000110 
2default:default
V
%s*synth2G
3	Parameter INIT_56 bound to: 16'b1001010101010101 
2default:default
V
%s*synth2G
3	Parameter INIT_57 bound to: 16'b1010111001001110 
2default:default
V
%s*synth2G
3	Parameter INIT_58 bound to: 16'b0101100110011001 
2default:default
V
%s*synth2G
3	Parameter INIT_59 bound to: 16'b0101010101010101 
2default:default
V
%s*synth2G
3	Parameter INIT_5A bound to: 16'b1001100110011001 
2default:default
V
%s*synth2G
3	Parameter INIT_5B bound to: 16'b0110101010101010 
2default:default
V
%s*synth2G
3	Parameter INIT_5C bound to: 16'b0101000100010001 
2default:default
V
%s*synth2G
3	Parameter INIT_5D bound to: 16'b0101000100010001 
2default:default
V
%s*synth2G
3	Parameter INIT_5E bound to: 16'b1001000111101011 
2default:default
V
%s*synth2G
3	Parameter INIT_5F bound to: 16'b0110011001100110 
2default:default
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
XADC2default:default2
142default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
354882default:default8@Z8-256
Å
%done synthesizing module '%s' (%s#%s)256*oasys2%
red_pitaya_analog2default:default2
152default:default2
12default:default2’
|C:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_analog.v2default:default2
642default:default8@Z8-256

synthesizing module '%s'638*oasys2!
red_pitaya_hk2default:default2Ž
xC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_hk.v2default:default2
352default:default8@Z8-638
º
synthesizing module '%s'638*oasys2
DNA_PORT2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
21042default:default8@Z8-638
…
%s*synth2v
b	Parameter SIM_DNA_VALUE bound to: 57'b010000010001101000101011001111000100110101011110011011110 
2default:default
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
DNA_PORT2default:default2
162default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
21042default:default8@Z8-256
½
%done synthesizing module '%s' (%s#%s)256*oasys2!
red_pitaya_hk2default:default2
172default:default2
12default:default2Ž
xC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_hk.v2default:default2
352default:default8@Z8-256
¸
synthesizing module '%s'638*oasys2
IOBUF2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
129302default:default8@Z8-638
Z
%s*synth2K
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: SLOW - type: string 
2default:default
R
%s*synth2C
/	Parameter DRIVE bound to: 12 - type: integer 
2default:default
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
IOBUF2default:default2
182default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
129302default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2$
red_pitaya_daisy2default:default2‘
{C:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_daisy.v2default:default2
582default:default8@Z8-638
¹
synthesizing module '%s'638*oasys2
OBUFDS2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
173192default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
a
%s*synth2R
>	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: FAST - type: string 
2default:default
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUFDS2default:default2
192default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
173192default:default8@Z8-256
º
synthesizing module '%s'638*oasys2
IBUFGDS2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
106492default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
X
%s*synth2I
5	Parameter DIFF_TERM bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string 
2default:default
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFGDS2default:default2
202default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
106492default:default8@Z8-256
É
synthesizing module '%s'638*oasys2*
IBUFDS__parameterized02default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
102652default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
X
%s*synth2I
5	Parameter DIFF_TERM bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DQS_BIAS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
a
%s*synth2R
>	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string 
2default:default
…
%done synthesizing module '%s' (%s#%s)256*oasys2*
IBUFDS__parameterized02default:default2
202default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
102652default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2$
red_pitaya_daisy2default:default2
212default:default2
12default:default2‘
{C:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_daisy.v2default:default2
582default:default8@Z8-256
¹
0Net %s in module/entity %s does not have driver.3422*oasys2
dac_a2default:default2"
red_pitaya_top2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
1852default:default8@Z8-3848
¹
0Net %s in module/entity %s does not have driver.3422*oasys2
dac_b2default:default2"
red_pitaya_top2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
1862default:default8@Z8-3848
½
0Net %s in module/entity %s does not have driver.3422*oasys2
	dac_pwm_a2default:default2"
red_pitaya_top2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
1872default:default8@Z8-3848
½
0Net %s in module/entity %s does not have driver.3422*oasys2
	dac_pwm_b2default:default2"
red_pitaya_top2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
1882default:default8@Z8-3848
½
0Net %s in module/entity %s does not have driver.3422*oasys2
	dac_pwm_c2default:default2"
red_pitaya_top2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
1892default:default8@Z8-3848
½
0Net %s in module/entity %s does not have driver.3422*oasys2
	dac_pwm_d2default:default2"
red_pitaya_top2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
1902default:default8@Z8-3848
¿
%done synthesizing module '%s' (%s#%s)256*oasys2"
red_pitaya_top2default:default2
222default:default2
12default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
202default:default8@Z8-256
¡
+design %s has port %s driven by constant %s3447*oasys2"
red_pitaya_top2default:default2 
adc_clk_o[1]2default:default2
12default:defaultZ8-3917
¡
+design %s has port %s driven by constant %s3447*oasys2"
red_pitaya_top2default:default2 
adc_clk_o[0]2default:default2
02default:defaultZ8-3917
Ÿ
+design %s has port %s driven by constant %s3447*oasys2"
red_pitaya_top2default:default2

adc_cdcs_o2default:default2
12default:defaultZ8-3917
œ
%s*synth2Œ
xFinished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 279.227 ; gain = 149.383
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_dat_a_i[13]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_dat_a_i[12]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_dat_a_i[11]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_dat_a_i[10]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_a_i[9]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_a_i[8]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_a_i[7]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_a_i[6]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_a_i[5]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_a_i[4]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_a_i[3]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_a_i[2]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_a_i[1]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_a_i[0]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_dat_b_i[13]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_dat_b_i[12]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_dat_b_i[11]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_dat_b_i[10]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_b_i[9]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_b_i[8]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_b_i[7]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_b_i[6]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_b_i[5]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_b_i[4]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_b_i[3]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_b_i[2]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_b_i[1]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_dat_b_i[0]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_a_i[23]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_a_i[22]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_a_i[21]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_a_i[20]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_a_i[19]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_a_i[18]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_a_i[17]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_a_i[16]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_a_i[15]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_a_i[14]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_a_i[13]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_a_i[12]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_a_i[11]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_a_i[10]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_a_i[9]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_a_i[8]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_a_i[7]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_a_i[6]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_a_i[5]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_a_i[4]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_a_i[3]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_a_i[2]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_a_i[1]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_a_i[0]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_b_i[23]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_b_i[22]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_b_i[21]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_b_i[20]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_b_i[19]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_b_i[18]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_b_i[17]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_b_i[16]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_b_i[15]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_b_i[14]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_b_i[13]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_b_i[12]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_b_i[11]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_b_i[10]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_b_i[9]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_b_i[8]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_b_i[7]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_b_i[6]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_b_i[5]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_b_i[4]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_b_i[3]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_b_i[2]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_b_i[1]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_b_i[0]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_c_i[23]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_c_i[22]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_c_i[21]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_c_i[20]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_c_i[19]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_c_i[18]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_c_i[17]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_c_i[16]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_c_i[15]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_c_i[14]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_c_i[13]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_c_i[12]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_c_i[11]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
´
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2#
dac_pwm_c_i[10]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_c_i[9]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_c_i[8]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_c_i[7]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_c_i[6]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_c_i[5]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_c_i[4]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_c_i[3]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_c_i[2]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_c_i[1]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
³
'tying undriven pin %s:%s to constant 0
3295*oasys2
i_analog2default:default2"
dac_pwm_c_i[0]2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
2042default:default8@Z8-3295
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-32952default:default2
1002default:defaultZ17-14
]
-Analyzing %s Unisim elements for replacement
17*netlist2
412default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
–
Loading clock regions from %s
13*device2_
KC:/Xilinx/Vivado/2014.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml2default:defaultZ21-13
—
Loading clock buffers from %s
11*device2`
LC:/Xilinx/Vivado/2014.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml2default:defaultZ21-11
—
&Loading clock placement rules from %s
318*place2W
CC:/Xilinx/Vivado/2014.1/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
•
)Loading package pin functions from %s...
17*device2S
?C:/Xilinx/Vivado/2014.1/data\parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
“
Loading package from %s
16*device2b
NC:/Xilinx/Vivado/2014.1/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml2default:defaultZ21-16
Š
Loading io standards from %s
15*device2T
@C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
5

Processing XDC Constraints
244*projectZ1-262
Õ
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ê
µc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default2D
0i_ps/system_i/system_i/processing_system7_0/inst2default:defaultZ20-848
Þ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ê
µc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default2D
0i_ps/system_i/system_i/processing_system7_0/inst2default:defaultZ20-847
ö
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2Ê
µc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default24
 .Xil/red_pitaya_top_propImpl.xdc2default:defaultZ1-236
Â
Parsing XDC File [%s]
179*designutils2‹
wC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/constrs_1/red_pitaya.xdc2default:defaultZ20-179
Þ
Deriving generated clocks
2*timing2
wC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/constrs_1/red_pitaya.xdc2default:default2
2392default:default8@Z38-2
Ë
Finished Parsing XDC File [%s]
178*designutils2‹
wC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/constrs_1/red_pitaya.xdc2default:defaultZ20-178
·
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2‹
wC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/constrs_1/red_pitaya.xdc2default:default24
 .Xil/red_pitaya_top_propImpl.xdc2default:defaultZ1-236
Æ
Parsing XDC File [%s]
179*designutils2
{C:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/constrs_1/red_pitaya_top.xdc2default:defaultZ20-179
Ï
Finished Parsing XDC File [%s]
178*designutils2
{C:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/constrs_1/red_pitaya_top.xdc2default:defaultZ20-178
»
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2
{C:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/constrs_1/red_pitaya_top.xdc2default:default24
 .Xil/red_pitaya_top_propImpl.xdc2default:defaultZ1-236
À
Parsing XDC File [%s]
179*designutils2‰
uC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.runs/synth_1/dont_touch.xdc2default:defaultZ20-179
É
Finished Parsing XDC File [%s]
178*designutils2‰
uC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.runs/synth_1/dont_touch.xdc2default:defaultZ20-178
µ
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2‰
uC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.runs/synth_1/dont_touch.xdc2default:default24
 .Xil/red_pitaya_top_propImpl.xdc2default:defaultZ1-236
?
&Completed Processing XDC Constraints

245*projectZ1-263
‹
!Unisim Transformation Summary:
%s111*project2Î
¹  A total of 19 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 2 instances
2default:defaultZ1-111
±
%s*synth2¡
ŒFinished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 492.508 ; gain = 362.664
2default:default
µ
%s*synth2¥
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 492.508 ; gain = 362.664
2default:default

%s*synth2
yFinished RTL Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 492.508 ; gain = 362.664
2default:default
´
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_TX_EN2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
2122default:default8@Z8-3848
´
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_TX_ER2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
2132default:default8@Z8-3848
²
0Net %s in module/entity %s does not have driver.3422*oasys2"
ENET0_GMII_TXD2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
2292default:default8@Z8-3848
´
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_TX_EN2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
2432default:default8@Z8-3848
´
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_TX_ER2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
2442default:default8@Z8-3848
²
0Net %s in module/entity %s does not have driver.3422*oasys2"
ENET1_GMII_TXD2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
2582default:default8@Z8-3848
¶
0Net %s in module/entity %s does not have driver.3422*oasys2%
TRACE_CTL_PIPE[0]2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
13002default:default8@Z8-3848
·
0Net %s in module/entity %s does not have driver.3422*oasys2&
TRACE_DATA_PIPE[0]2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
13012default:default8@Z8-3848
±
0Net %s in module/entity %s does not have driver.3422*oasys2!
TRACE_CLK_OUT2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
4052default:default8@Z8-3848
µ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_COL_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10482default:default8@Z8-3848
µ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_CRS_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10492default:default8@Z8-3848
µ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET0_GMII_RXD_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10522default:default8@Z8-3848
·
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET0_GMII_RX_DV_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10502default:default8@Z8-3848
·
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET0_GMII_RX_ER_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10512default:default8@Z8-3848
µ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_COL_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10572default:default8@Z8-3848
µ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_CRS_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10582default:default8@Z8-3848
µ
0Net %s in module/entity %s does not have driver.3422*oasys2$
ENET1_GMII_RXD_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10612default:default8@Z8-3848
·
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET1_GMII_RX_DV_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10592default:default8@Z8-3848
·
0Net %s in module/entity %s does not have driver.3422*oasys2&
ENET1_GMII_RX_ER_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10602default:default8@Z8-3848
¸
0Net %s in module/entity %s does not have driver.3422*oasys2'
FTMD_TRACEIN_ATID_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10702default:default8@Z8-3848
¸
0Net %s in module/entity %s does not have driver.3422*oasys2'
FTMD_TRACEIN_DATA_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10682default:default8@Z8-3848
¹
0Net %s in module/entity %s does not have driver.3422*oasys2(
FTMD_TRACEIN_VALID_i2default:default2>
*processing_system7_v5_4_processing_system72default:default2ã
Ìc:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v2default:default2
10692default:default8@Z8-3848
¹
0Net %s in module/entity %s does not have driver.3422*oasys2
dac_a2default:default2"
red_pitaya_top2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
1852default:default8@Z8-3848
¹
0Net %s in module/entity %s does not have driver.3422*oasys2
dac_b2default:default2"
red_pitaya_top2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
1862default:default8@Z8-3848
½
0Net %s in module/entity %s does not have driver.3422*oasys2
	dac_pwm_a2default:default2"
red_pitaya_top2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
1872default:default8@Z8-3848
½
0Net %s in module/entity %s does not have driver.3422*oasys2
	dac_pwm_b2default:default2"
red_pitaya_top2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
1882default:default8@Z8-3848
½
0Net %s in module/entity %s does not have driver.3422*oasys2
	dac_pwm_c2default:default2"
red_pitaya_top2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
1892default:default8@Z8-3848
½
0Net %s in module/entity %s does not have driver.3422*oasys2
	dac_pwm_d2default:default2"
red_pitaya_top2default:default2
yC:/Users/Christina/Documents/UROP/FPGAs/red_pitaya_fpga_blink_example/project_3/project_3.srcs/sources_1/red_pitaya_top.v2default:default2
1902default:default8@Z8-3848
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               57 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 14    
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 15    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     57 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  18 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 28    
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
:
%s*synth2+
Module red_pitaya_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
V
%s*synth2G
3Module processing_system7_v5_4_processing_system7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module system_processing_system7_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
2
%s*synth2#
Module system 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module system_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module axi_slave 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 8     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 7     
2default:default
9
%s*synth2*
Module red_pitaya_ps 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module red_pitaya_analog 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 12    
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
9
%s*synth2*
Module red_pitaya_hk 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               57 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     57 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  18 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
<
%s*synth2-
Module red_pitaya_daisy 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
y
%s*synth2j
VPart Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
2default:default
¡
+design %s has port %s driven by constant %s3447*oasys2"
red_pitaya_top2default:default2 
adc_clk_o[1]2default:default2
12default:defaultZ8-3917
¡
+design %s has port %s driven by constant %s3447*oasys2"
red_pitaya_top2default:default2 
adc_clk_o[0]2default:default2
02default:defaultZ8-3917
Ÿ
+design %s has port %s driven by constant %s3447*oasys2"
red_pitaya_top2default:default2

adc_cdcs_o2default:default2
12default:defaultZ8-3917
©
%s*synth2™
„Finished Cross Boundary Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 562.168 ; gain = 432.324
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
i_analog/\dac_pwm_ba_reg[15] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
i_analog/\dac_pwm_bb_reg[15] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
i_analog/\dac_pwm_bc_reg[15] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
i_analog/\dac_pwm_bd_reg[15] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_va_reg[6] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_va_reg[5] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_va_reg[4] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_va_reg[3] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_va_reg[2] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_va_reg[1] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_va_reg[0] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_va_reg[7] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vb_reg[6] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vb_reg[5] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vb_reg[4] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vb_reg[3] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vb_reg[2] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vb_reg[1] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vb_reg[0] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vb_reg[7] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vc_reg[6] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vc_reg[5] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vc_reg[4] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vc_reg[3] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vc_reg[2] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vc_reg[1] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vc_reg[0] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vc_reg[7] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vd_reg[6] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vd_reg[5] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vd_reg[4] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vd_reg[3] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vd_reg[2] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vd_reg[1] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vd_reg[0] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_pwm_vd_reg[7] 2default:defaultZ8-3333
¡
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default29
%i_ps/i_gp0_slave/\axi_rresp_o_reg[0] 2default:defaultZ8-3333
¡
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default29
%i_ps/i_gp0_slave/\axi_bresp_o_reg[0] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_a_reg[0] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_b_reg[0] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_a_reg[1] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_b_reg[1] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_a_reg[2] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_b_reg[2] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_a_reg[3] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_b_reg[3] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_a_reg[4] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_b_reg[4] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_a_reg[5] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_b_reg[5] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_a_reg[6] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_b_reg[6] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_a_reg[7] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_b_reg[7] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_a_reg[8] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_b_reg[8] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_a_reg[9] 2default:defaultZ8-3333
—
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2/
i_analog/\dac_dat_b_reg[9] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default20
i_analog/\dac_dat_a_reg[10] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default20
i_analog/\dac_dat_b_reg[10] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default20
i_analog/\dac_dat_a_reg[11] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default20
i_analog/\dac_dat_b_reg[11] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default20
i_analog/\dac_dat_a_reg[12] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default20
i_analog/\dac_dat_b_reg[12] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_dat_a_reg[13] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default20
i_analog/\dac_dat_b_reg[13] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
i_analog/\dac_pwm_ba_reg[14] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
i_analog/\dac_pwm_bb_reg[14] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
i_analog/\dac_pwm_bc_reg[14] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
i_analog/\dac_pwm_bd_reg[14] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_va_r_reg[1] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vb_r_reg[1] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vc_r_reg[1] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vd_r_reg[1] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_va_r_reg[2] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_va_r_reg[3] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_va_r_reg[4] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_va_r_reg[5] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_va_r_reg[6] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_va_r_reg[7] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vb_r_reg[2] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vb_r_reg[3] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vb_r_reg[4] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vb_r_reg[5] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vb_r_reg[6] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vb_r_reg[7] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vc_r_reg[2] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vc_r_reg[3] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vc_r_reg[4] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vc_r_reg[5] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vc_r_reg[6] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vc_r_reg[7] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vd_r_reg[2] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vd_r_reg[3] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vd_r_reg[4] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vd_r_reg[5] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vd_r_reg[6] 2default:defaultZ8-3333
š
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default22
i_analog/\dac_pwm_vd_r_reg[7] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
i_analog/\dac_pwm_ba_reg[13] 2default:defaultZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default21
i_analog/\dac_pwm_bb_reg[13] 2default:defaultZ8-3333
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33332default:default2
1002default:defaultZ17-14
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\axi_bresp_o_reg[0] 2default:default2
	axi_slave2default:defaultZ8-3332
§
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\axi_rresp_o_reg[0] 2default:default2
	axi_slave2default:defaultZ8-3332
¦
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\wr_awaddr_reg[31] 2default:default2
	axi_slave2default:defaultZ8-3332
¦
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\wr_awaddr_reg[30] 2default:default2
	axi_slave2default:defaultZ8-3332
¦
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\wr_awaddr_reg[29] 2default:default2
	axi_slave2default:defaultZ8-3332
¦
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\wr_awaddr_reg[28] 2default:default2
	axi_slave2default:defaultZ8-3332
¦
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\wr_awaddr_reg[27] 2default:default2
	axi_slave2default:defaultZ8-3332
¦
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\wr_awaddr_reg[26] 2default:default2
	axi_slave2default:defaultZ8-3332
¦
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\wr_awaddr_reg[25] 2default:default2
	axi_slave2default:defaultZ8-3332
¦
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\wr_awaddr_reg[24] 2default:default2
	axi_slave2default:defaultZ8-3332
¦
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\wr_awaddr_reg[23] 2default:default2
	axi_slave2default:defaultZ8-3332
¦
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\rd_araddr_reg[31] 2default:default2
	axi_slave2default:defaultZ8-3332
¦
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\rd_araddr_reg[30] 2default:default2
	axi_slave2default:defaultZ8-3332
¦
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\rd_araddr_reg[29] 2default:default2
	axi_slave2default:defaultZ8-3332
¦
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\rd_araddr_reg[28] 2default:default2
	axi_slave2default:defaultZ8-3332
¦
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\rd_araddr_reg[27] 2default:default2
	axi_slave2default:defaultZ8-3332
¦
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\rd_araddr_reg[26] 2default:default2
	axi_slave2default:defaultZ8-3332
¦
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\rd_araddr_reg[25] 2default:default2
	axi_slave2default:defaultZ8-3332
¦
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\rd_araddr_reg[24] 2default:default2
	axi_slave2default:defaultZ8-3332
¦
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\rd_araddr_reg[23] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[31] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[30] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[29] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[28] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[27] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[26] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[25] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[24] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[23] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[22] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[21] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[20] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[19] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[18] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[17] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[16] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[15] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[14] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[13] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[12] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[11] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\wr_wdata_reg[10] 2default:default2
	axi_slave2default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\wr_wdata_reg[9] 2default:default2
	axi_slave2default:defaultZ8-3332
¤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\wr_wdata_reg[8] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\sys_sel_o_reg[3] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\sys_sel_o_reg[2] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\sys_sel_o_reg[1] 2default:default2
	axi_slave2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\sys_sel_o_reg[0] 2default:default2
	axi_slave2default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
sys_ren_o_reg2default:default2
	axi_slave2default:defaultZ8-3332
°
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2)
\dac_pwm_bcnt_reg[3] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
°
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2)
\dac_pwm_bcnt_reg[2] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
°
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2)
\dac_pwm_bcnt_reg[1] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
°
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2)
\dac_pwm_bcnt_reg[0] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\adc_dat_a_reg[13] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\adc_dat_a_reg[12] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\adc_dat_a_reg[11] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\adc_dat_a_reg[10] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_a_reg[9] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_a_reg[8] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_a_reg[7] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_a_reg[6] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_a_reg[5] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_a_reg[4] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_a_reg[3] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_a_reg[2] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_a_reg[1] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_a_reg[0] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\adc_dat_b_reg[13] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\adc_dat_b_reg[12] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\adc_dat_b_reg[11] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
®
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\adc_dat_b_reg[10] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_b_reg[9] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_b_reg[8] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_b_reg[7] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_b_reg[6] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_b_reg[5] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_b_reg[4] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_b_reg[3] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_b_reg[2] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_b_reg[1] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
­
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
\adc_dat_b_reg[0] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\adc_a_r_reg[11] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\adc_a_r_reg[10] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\adc_a_r_reg[9] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\adc_a_r_reg[8] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\adc_a_r_reg[7] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\adc_a_r_reg[6] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\adc_a_r_reg[5] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\adc_a_r_reg[4] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\adc_a_r_reg[3] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\adc_a_r_reg[2] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\adc_a_r_reg[1] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\adc_a_r_reg[0] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\adc_b_r_reg[11] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\adc_b_r_reg[10] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\adc_b_r_reg[9] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\adc_b_r_reg[8] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\adc_b_r_reg[7] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\adc_b_r_reg[6] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2$
\adc_b_r_reg[5] 2default:default2%
red_pitaya_analog2default:defaultZ8-3332
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
ž
%s*synth2Ž
zFinished Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 592.512 ; gain = 462.668
2default:default
­
%s*synth2
ˆFinished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:01 . Memory (MB): peak = 740.512 ; gain = 610.668
2default:default
 
%s*synth2
|Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 755.887 ; gain = 626.043
2default:default
Ÿ
%s*synth2
{Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 763.121 ; gain = 633.277
2default:default
™
%s*synth2‰
uFinished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 763.121 ; gain = 633.277
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
ª
%s*synth2š
…Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 763.121 ; gain = 633.277
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
>
%s*synth2/
|      |Cell      |Count |
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
>
%s*synth2/
|1     |BIBUF     |   130|
2default:default
>
%s*synth2/
|2     |BUFG      |    14|
2default:default
>
%s*synth2/
|3     |CARRY4    |     4|
2default:default
>
%s*synth2/
|4     |DNA_PORT  |     1|
2default:default
>
%s*synth2/
|5     |GND       |     1|
2default:default
>
%s*synth2/
|6     |LUT1      |   114|
2default:default
>
%s*synth2/
|7     |LUT2      |    35|
2default:default
>
%s*synth2/
|8     |LUT3      |    42|
2default:default
>
%s*synth2/
|9     |LUT4      |    74|
2default:default
>
%s*synth2/
|10    |LUT5      |    62|
2default:default
>
%s*synth2/
|11    |LUT6      |   105|
2default:default
>
%s*synth2/
|12    |ODDR      |    18|
2default:default
>
%s*synth2/
|13    |PLLE2_ADV |     1|
2default:default
>
%s*synth2/
|14    |PS7       |     1|
2default:default
>
%s*synth2/
|15    |XADC      |     1|
2default:default
>
%s*synth2/
|16    |FDRE      |   351|
2default:default
>
%s*synth2/
|17    |IBUF      |    10|
2default:default
>
%s*synth2/
|18    |IBUFDS    |     2|
2default:default
>
%s*synth2/
|19    |IBUFGDS   |     1|
2default:default
>
%s*synth2/
|20    |IOBUF     |    16|
2default:default
>
%s*synth2/
|21    |OBUF      |    33|
2default:default
>
%s*synth2/
|22    |OBUFDS    |     2|
2default:default
>
%s*synth2/
+------+----------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
}
%s*synth2n
Z+------+-----------------------------+-------------------------------------------+------+
2default:default
}
%s*synth2n
Z|      |Instance                     |Module                                     |Cells |
2default:default
}
%s*synth2n
Z+------+-----------------------------+-------------------------------------------+------+
2default:default
}
%s*synth2n
Z|1     |top                          |                                           |  1018|
2default:default
}
%s*synth2n
Z|2     |  i_ps                       |red_pitaya_ps                              |   388|
2default:default
}
%s*synth2n
Z|3     |    system_i                 |system_wrapper                             |   225|
2default:default
}
%s*synth2n
Z|4     |      system_i               |system                                     |   225|
2default:default
}
%s*synth2n
Z|5     |        processing_system7_0 |system_processing_system7_0_0              |   224|
2default:default
}
%s*synth2n
Z|6     |          inst               |processing_system7_v5_4_processing_system7 |   224|
2default:default
}
%s*synth2n
Z|7     |    i_gp0_slave              |axi_slave                                  |   159|
2default:default
}
%s*synth2n
Z|8     |  i_analog                   |red_pitaya_analog                          |   190|
2default:default
}
%s*synth2n
Z|9     |  i_hk                       |red_pitaya_hk                              |   327|
2default:default
}
%s*synth2n
Z|10    |  i_daisy                    |red_pitaya_daisy                           |     4|
2default:default
}
%s*synth2n
Z+------+-----------------------------+-------------------------------------------+------+
2default:default
¦
%s*synth2–
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 763.121 ; gain = 633.277
2default:default
k
%s*synth2\
HSynthesis finished with 0 errors, 0 critical warnings and 612 warnings.
2default:default
£
%s*synth2“
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 763.121 ; gain = 633.277
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
512default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
‹
!Unisim Transformation Summary:
%s111*project2Î
¹  A total of 19 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
À
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
1632default:default2
3642default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:01:052default:default2
00:01:062default:default2
781.9962default:default2
582.8872default:defaultZ17-268

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 781.996 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Wed Jun 29 14:23:43 20162default:defaultZ17-206