// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1.3
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dataflow_in_loop_HH_
#define _dataflow_in_loop_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Loop_0_proc.h"
#include "Loop_1_proc.h"
#include "fifo_w7_d2_A.h"
#include "fifo_w24_d2_A.h"

namespace ap_rtl {

struct dataflow_in_loop : public sc_module {
    // Port declarations 31
    sc_in< sc_lv<7> > row_assign;
    sc_in< sc_lv<7> > col_assign;
    sc_out< sc_lv<13> > input_V_address0;
    sc_out< sc_logic > input_V_ce0;
    sc_out< sc_lv<216> > input_V_d0;
    sc_in< sc_lv<216> > input_V_q0;
    sc_out< sc_logic > input_V_we0;
    sc_out< sc_lv<13> > input_V_address1;
    sc_out< sc_logic > input_V_ce1;
    sc_out< sc_lv<216> > input_V_d1;
    sc_in< sc_lv<216> > input_V_q1;
    sc_out< sc_logic > input_V_we1;
    sc_out< sc_lv<15> > output_V_address0;
    sc_out< sc_logic > output_V_ce0;
    sc_out< sc_lv<288> > output_V_d0;
    sc_in< sc_lv<288> > output_V_q0;
    sc_out< sc_logic > output_V_we0;
    sc_out< sc_lv<15> > output_V_address1;
    sc_out< sc_logic > output_V_ce1;
    sc_out< sc_lv<288> > output_V_d1;
    sc_in< sc_lv<288> > output_V_q1;
    sc_out< sc_logic > output_V_we1;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > row_assign_ap_vld;
    sc_in< sc_logic > col_assign_ap_vld;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    dataflow_in_loop(sc_module_name name);
    SC_HAS_PROCESS(dataflow_in_loop);

    ~dataflow_in_loop();

    sc_trace_file* mVcdFile;

    Loop_0_proc* Loop_0_proc_U0;
    Loop_1_proc* Loop_1_proc_U0;
    fifo_w7_d2_A* row_assign_c_U;
    fifo_w7_d2_A* col_assign_c_U;
    fifo_w24_d2_A* tmpout_V_63_0_loc1_c_U;
    fifo_w24_d2_A* tmpout_V_62_0_loc2_c_U;
    fifo_w24_d2_A* tmpout_V_61_0_loc3_c_U;
    fifo_w24_d2_A* tmpout_V_60_0_loc4_c_U;
    fifo_w24_d2_A* tmpout_V_59_0_loc5_c_U;
    fifo_w24_d2_A* tmpout_V_58_0_loc6_c_U;
    fifo_w24_d2_A* tmpout_V_57_0_loc7_c_U;
    fifo_w24_d2_A* tmpout_V_56_0_loc8_c_U;
    fifo_w24_d2_A* tmpout_V_55_0_loc9_c_U;
    fifo_w24_d2_A* tmpout_V_54_0_loc10_s_U;
    fifo_w24_d2_A* tmpout_V_53_0_loc11_s_U;
    fifo_w24_d2_A* tmpout_V_52_0_loc12_s_U;
    fifo_w24_d2_A* tmpout_V_51_0_loc13_s_U;
    fifo_w24_d2_A* tmpout_V_50_0_loc14_s_U;
    fifo_w24_d2_A* tmpout_V_49_0_loc15_s_U;
    fifo_w24_d2_A* tmpout_V_48_0_loc16_s_U;
    fifo_w24_d2_A* tmpout_V_47_0_loc17_s_U;
    fifo_w24_d2_A* tmpout_V_46_0_loc18_s_U;
    fifo_w24_d2_A* tmpout_V_45_0_loc19_s_U;
    fifo_w24_d2_A* tmpout_V_44_0_loc20_s_U;
    fifo_w24_d2_A* tmpout_V_43_0_loc21_s_U;
    fifo_w24_d2_A* tmpout_V_42_0_loc22_s_U;
    fifo_w24_d2_A* tmpout_V_41_0_loc23_s_U;
    fifo_w24_d2_A* tmpout_V_40_0_loc24_s_U;
    fifo_w24_d2_A* tmpout_V_39_0_loc25_s_U;
    fifo_w24_d2_A* tmpout_V_38_0_loc26_s_U;
    fifo_w24_d2_A* tmpout_V_37_0_loc27_s_U;
    fifo_w24_d2_A* tmpout_V_36_0_loc28_s_U;
    fifo_w24_d2_A* tmpout_V_35_0_loc29_s_U;
    fifo_w24_d2_A* tmpout_V_34_0_loc30_s_U;
    fifo_w24_d2_A* tmpout_V_33_0_loc31_s_U;
    fifo_w24_d2_A* tmpout_V_32_0_loc32_s_U;
    fifo_w24_d2_A* tmpout_V_31_0_loc33_s_U;
    fifo_w24_d2_A* tmpout_V_30_0_loc34_s_U;
    fifo_w24_d2_A* tmpout_V_29_0_loc35_s_U;
    fifo_w24_d2_A* tmpout_V_28_0_loc36_s_U;
    fifo_w24_d2_A* tmpout_V_27_0_loc37_s_U;
    fifo_w24_d2_A* tmpout_V_26_0_loc38_s_U;
    fifo_w24_d2_A* tmpout_V_25_0_loc39_s_U;
    fifo_w24_d2_A* tmpout_V_24_0_loc40_s_U;
    fifo_w24_d2_A* tmpout_V_23_0_loc41_s_U;
    fifo_w24_d2_A* tmpout_V_22_0_loc42_s_U;
    fifo_w24_d2_A* tmpout_V_21_0_loc43_s_U;
    fifo_w24_d2_A* tmpout_V_20_0_loc44_s_U;
    fifo_w24_d2_A* tmpout_V_19_0_loc45_s_U;
    fifo_w24_d2_A* tmpout_V_18_0_loc46_s_U;
    fifo_w24_d2_A* tmpout_V_17_0_loc47_s_U;
    fifo_w24_d2_A* tmpout_V_16_0_loc48_s_U;
    fifo_w24_d2_A* tmpout_V_15_0_loc49_s_U;
    fifo_w24_d2_A* tmpout_V_14_0_loc50_s_U;
    fifo_w24_d2_A* tmpout_V_12_0_loc51_s_U;
    fifo_w24_d2_A* tmpout_V_11_0_loc52_s_U;
    fifo_w24_d2_A* tmpout_V_10_0_loc53_s_U;
    fifo_w24_d2_A* tmpout_V_9_0_loc54_c_U;
    fifo_w24_d2_A* tmpout_V_8_0_loc55_c_U;
    fifo_w24_d2_A* tmpout_V_7_0_loc56_c_U;
    fifo_w24_d2_A* tmpout_V_6_0_loc57_c_U;
    fifo_w24_d2_A* tmpout_V_5_0_loc58_c_U;
    fifo_w24_d2_A* tmpout_V_4_0_loc59_c_U;
    fifo_w24_d2_A* tmpout_V_3_0_loc60_c_U;
    fifo_w24_d2_A* tmpout_V_2_0_loc61_c_U;
    fifo_w24_d2_A* tmpout_V_1_0_loc62_c_U;
    fifo_w24_d2_A* tmpout_V_0_0_loc63_c_U;
    sc_signal< sc_logic > Loop_0_proc_U0_ap_start;
    sc_signal< sc_logic > Loop_0_proc_U0_ap_done;
    sc_signal< sc_logic > Loop_0_proc_U0_ap_continue;
    sc_signal< sc_logic > Loop_0_proc_U0_ap_idle;
    sc_signal< sc_logic > Loop_0_proc_U0_ap_ready;
    sc_signal< sc_lv<13> > Loop_0_proc_U0_input_V_address0;
    sc_signal< sc_logic > Loop_0_proc_U0_input_V_ce0;
    sc_signal< sc_lv<7> > Loop_0_proc_U0_row_assign_out_din;
    sc_signal< sc_logic > Loop_0_proc_U0_row_assign_out_write;
    sc_signal< sc_lv<7> > Loop_0_proc_U0_col_assign_out_din;
    sc_signal< sc_logic > Loop_0_proc_U0_col_assign_out_write;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_0;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_1;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_2;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_3;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_4;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_5;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_6;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_7;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_8;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_9;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_10;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_11;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_12;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_13;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_14;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_15;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_16;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_17;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_18;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_19;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_20;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_21;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_22;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_23;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_24;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_25;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_26;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_27;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_28;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_29;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_30;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_31;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_32;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_33;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_34;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_35;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_36;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_37;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_38;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_39;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_40;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_41;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_42;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_43;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_44;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_45;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_46;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_47;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_48;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_49;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_50;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_51;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_52;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_53;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_54;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_55;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_56;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_57;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_58;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_59;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_60;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_61;
    sc_signal< sc_lv<24> > Loop_0_proc_U0_ap_return_62;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_0_0_loc63_c;
    sc_signal< sc_logic > tmpout_V_0_0_loc63_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_0_0_loc63_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_0_0_loc63_c;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_1_0_loc62_c;
    sc_signal< sc_logic > tmpout_V_1_0_loc62_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_1_0_loc62_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_1_0_loc62_c;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_2_0_loc61_c;
    sc_signal< sc_logic > tmpout_V_2_0_loc61_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_2_0_loc61_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_2_0_loc61_c;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_3_0_loc60_c;
    sc_signal< sc_logic > tmpout_V_3_0_loc60_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_3_0_loc60_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_3_0_loc60_c;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_4_0_loc59_c;
    sc_signal< sc_logic > tmpout_V_4_0_loc59_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_4_0_loc59_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_4_0_loc59_c;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_5_0_loc58_c;
    sc_signal< sc_logic > tmpout_V_5_0_loc58_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_5_0_loc58_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_5_0_loc58_c;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_6_0_loc57_c;
    sc_signal< sc_logic > tmpout_V_6_0_loc57_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_6_0_loc57_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_6_0_loc57_c;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_7_0_loc56_c;
    sc_signal< sc_logic > tmpout_V_7_0_loc56_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_7_0_loc56_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_7_0_loc56_c;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_8_0_loc55_c;
    sc_signal< sc_logic > tmpout_V_8_0_loc55_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_8_0_loc55_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_8_0_loc55_c;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_9_0_loc54_c;
    sc_signal< sc_logic > tmpout_V_9_0_loc54_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_9_0_loc54_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_9_0_loc54_c;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_10_0_loc53_s;
    sc_signal< sc_logic > tmpout_V_10_0_loc53_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_10_0_loc53_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_10_0_loc53_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_11_0_loc52_s;
    sc_signal< sc_logic > tmpout_V_11_0_loc52_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_11_0_loc52_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_11_0_loc52_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_12_0_loc51_s;
    sc_signal< sc_logic > tmpout_V_12_0_loc51_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_12_0_loc51_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_12_0_loc51_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_14_0_loc50_s;
    sc_signal< sc_logic > tmpout_V_14_0_loc50_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_14_0_loc50_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_14_0_loc50_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_15_0_loc49_s;
    sc_signal< sc_logic > tmpout_V_15_0_loc49_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_15_0_loc49_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_15_0_loc49_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_16_0_loc48_s;
    sc_signal< sc_logic > tmpout_V_16_0_loc48_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_16_0_loc48_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_16_0_loc48_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_17_0_loc47_s;
    sc_signal< sc_logic > tmpout_V_17_0_loc47_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_17_0_loc47_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_17_0_loc47_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_18_0_loc46_s;
    sc_signal< sc_logic > tmpout_V_18_0_loc46_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_18_0_loc46_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_18_0_loc46_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_19_0_loc45_s;
    sc_signal< sc_logic > tmpout_V_19_0_loc45_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_19_0_loc45_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_19_0_loc45_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_20_0_loc44_s;
    sc_signal< sc_logic > tmpout_V_20_0_loc44_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_20_0_loc44_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_20_0_loc44_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_21_0_loc43_s;
    sc_signal< sc_logic > tmpout_V_21_0_loc43_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_21_0_loc43_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_21_0_loc43_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_22_0_loc42_s;
    sc_signal< sc_logic > tmpout_V_22_0_loc42_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_22_0_loc42_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_22_0_loc42_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_23_0_loc41_s;
    sc_signal< sc_logic > tmpout_V_23_0_loc41_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_23_0_loc41_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_23_0_loc41_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_24_0_loc40_s;
    sc_signal< sc_logic > tmpout_V_24_0_loc40_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_24_0_loc40_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_24_0_loc40_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_25_0_loc39_s;
    sc_signal< sc_logic > tmpout_V_25_0_loc39_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_25_0_loc39_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_25_0_loc39_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_26_0_loc38_s;
    sc_signal< sc_logic > tmpout_V_26_0_loc38_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_26_0_loc38_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_26_0_loc38_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_27_0_loc37_s;
    sc_signal< sc_logic > tmpout_V_27_0_loc37_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_27_0_loc37_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_27_0_loc37_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_28_0_loc36_s;
    sc_signal< sc_logic > tmpout_V_28_0_loc36_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_28_0_loc36_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_28_0_loc36_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_29_0_loc35_s;
    sc_signal< sc_logic > tmpout_V_29_0_loc35_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_29_0_loc35_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_29_0_loc35_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_30_0_loc34_s;
    sc_signal< sc_logic > tmpout_V_30_0_loc34_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_30_0_loc34_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_30_0_loc34_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_31_0_loc33_s;
    sc_signal< sc_logic > tmpout_V_31_0_loc33_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_31_0_loc33_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_31_0_loc33_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_32_0_loc32_s;
    sc_signal< sc_logic > tmpout_V_32_0_loc32_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_32_0_loc32_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_32_0_loc32_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_33_0_loc31_s;
    sc_signal< sc_logic > tmpout_V_33_0_loc31_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_33_0_loc31_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_33_0_loc31_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_34_0_loc30_s;
    sc_signal< sc_logic > tmpout_V_34_0_loc30_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_34_0_loc30_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_34_0_loc30_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_35_0_loc29_s;
    sc_signal< sc_logic > tmpout_V_35_0_loc29_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_35_0_loc29_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_35_0_loc29_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_36_0_loc28_s;
    sc_signal< sc_logic > tmpout_V_36_0_loc28_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_36_0_loc28_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_36_0_loc28_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_37_0_loc27_s;
    sc_signal< sc_logic > tmpout_V_37_0_loc27_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_37_0_loc27_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_37_0_loc27_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_38_0_loc26_s;
    sc_signal< sc_logic > tmpout_V_38_0_loc26_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_38_0_loc26_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_38_0_loc26_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_39_0_loc25_s;
    sc_signal< sc_logic > tmpout_V_39_0_loc25_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_39_0_loc25_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_39_0_loc25_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_40_0_loc24_s;
    sc_signal< sc_logic > tmpout_V_40_0_loc24_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_40_0_loc24_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_40_0_loc24_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_41_0_loc23_s;
    sc_signal< sc_logic > tmpout_V_41_0_loc23_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_41_0_loc23_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_41_0_loc23_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_42_0_loc22_s;
    sc_signal< sc_logic > tmpout_V_42_0_loc22_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_42_0_loc22_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_42_0_loc22_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_43_0_loc21_s;
    sc_signal< sc_logic > tmpout_V_43_0_loc21_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_43_0_loc21_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_43_0_loc21_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_44_0_loc20_s;
    sc_signal< sc_logic > tmpout_V_44_0_loc20_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_44_0_loc20_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_44_0_loc20_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_45_0_loc19_s;
    sc_signal< sc_logic > tmpout_V_45_0_loc19_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_45_0_loc19_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_45_0_loc19_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_46_0_loc18_s;
    sc_signal< sc_logic > tmpout_V_46_0_loc18_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_46_0_loc18_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_46_0_loc18_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_47_0_loc17_s;
    sc_signal< sc_logic > tmpout_V_47_0_loc17_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_47_0_loc17_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_47_0_loc17_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_48_0_loc16_s;
    sc_signal< sc_logic > tmpout_V_48_0_loc16_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_48_0_loc16_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_48_0_loc16_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_49_0_loc15_s;
    sc_signal< sc_logic > tmpout_V_49_0_loc15_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_49_0_loc15_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_49_0_loc15_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_50_0_loc14_s;
    sc_signal< sc_logic > tmpout_V_50_0_loc14_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_50_0_loc14_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_50_0_loc14_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_51_0_loc13_s;
    sc_signal< sc_logic > tmpout_V_51_0_loc13_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_51_0_loc13_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_51_0_loc13_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_52_0_loc12_s;
    sc_signal< sc_logic > tmpout_V_52_0_loc12_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_52_0_loc12_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_52_0_loc12_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_53_0_loc11_s;
    sc_signal< sc_logic > tmpout_V_53_0_loc11_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_53_0_loc11_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_53_0_loc11_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_54_0_loc10_s;
    sc_signal< sc_logic > tmpout_V_54_0_loc10_s_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_54_0_loc10_s;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_54_0_loc10_s;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_55_0_loc9_c;
    sc_signal< sc_logic > tmpout_V_55_0_loc9_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_55_0_loc9_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_55_0_loc9_c;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_56_0_loc8_c;
    sc_signal< sc_logic > tmpout_V_56_0_loc8_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_56_0_loc8_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_56_0_loc8_c;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_57_0_loc7_c;
    sc_signal< sc_logic > tmpout_V_57_0_loc7_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_57_0_loc7_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_57_0_loc7_c;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_58_0_loc6_c;
    sc_signal< sc_logic > tmpout_V_58_0_loc6_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_58_0_loc6_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_58_0_loc6_c;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_59_0_loc5_c;
    sc_signal< sc_logic > tmpout_V_59_0_loc5_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_59_0_loc5_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_59_0_loc5_c;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_60_0_loc4_c;
    sc_signal< sc_logic > tmpout_V_60_0_loc4_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_60_0_loc4_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_60_0_loc4_c;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_61_0_loc3_c;
    sc_signal< sc_logic > tmpout_V_61_0_loc3_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_61_0_loc3_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_61_0_loc3_c;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_62_0_loc2_c;
    sc_signal< sc_logic > tmpout_V_62_0_loc2_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_62_0_loc2_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_62_0_loc2_c;
    sc_signal< sc_logic > ap_channel_done_tmpout_V_63_0_loc1_c;
    sc_signal< sc_logic > tmpout_V_63_0_loc1_c_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_tmpout_V_63_0_loc1_c;
    sc_signal< sc_logic > ap_sync_channel_write_tmpout_V_63_0_loc1_c;
    sc_signal< sc_logic > Loop_1_proc_U0_ap_start;
    sc_signal< sc_logic > Loop_1_proc_U0_ap_done;
    sc_signal< sc_logic > Loop_1_proc_U0_ap_continue;
    sc_signal< sc_logic > Loop_1_proc_U0_ap_idle;
    sc_signal< sc_logic > Loop_1_proc_U0_ap_ready;
    sc_signal< sc_lv<15> > Loop_1_proc_U0_output_V_address1;
    sc_signal< sc_logic > Loop_1_proc_U0_output_V_ce1;
    sc_signal< sc_logic > Loop_1_proc_U0_output_V_we1;
    sc_signal< sc_lv<288> > Loop_1_proc_U0_output_V_d1;
    sc_signal< sc_logic > Loop_1_proc_U0_col_assign_read;
    sc_signal< sc_logic > Loop_1_proc_U0_row_assign_read;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > row_assign_c_full_n;
    sc_signal< sc_lv<7> > row_assign_c_dout;
    sc_signal< sc_logic > row_assign_c_empty_n;
    sc_signal< sc_logic > col_assign_c_full_n;
    sc_signal< sc_lv<7> > col_assign_c_dout;
    sc_signal< sc_logic > col_assign_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_63_0_loc1_c_dout;
    sc_signal< sc_logic > tmpout_V_63_0_loc1_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_62_0_loc2_c_dout;
    sc_signal< sc_logic > tmpout_V_62_0_loc2_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_61_0_loc3_c_dout;
    sc_signal< sc_logic > tmpout_V_61_0_loc3_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_60_0_loc4_c_dout;
    sc_signal< sc_logic > tmpout_V_60_0_loc4_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_59_0_loc5_c_dout;
    sc_signal< sc_logic > tmpout_V_59_0_loc5_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_58_0_loc6_c_dout;
    sc_signal< sc_logic > tmpout_V_58_0_loc6_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_57_0_loc7_c_dout;
    sc_signal< sc_logic > tmpout_V_57_0_loc7_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_56_0_loc8_c_dout;
    sc_signal< sc_logic > tmpout_V_56_0_loc8_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_55_0_loc9_c_dout;
    sc_signal< sc_logic > tmpout_V_55_0_loc9_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_54_0_loc10_s_dout;
    sc_signal< sc_logic > tmpout_V_54_0_loc10_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_53_0_loc11_s_dout;
    sc_signal< sc_logic > tmpout_V_53_0_loc11_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_52_0_loc12_s_dout;
    sc_signal< sc_logic > tmpout_V_52_0_loc12_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_51_0_loc13_s_dout;
    sc_signal< sc_logic > tmpout_V_51_0_loc13_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_50_0_loc14_s_dout;
    sc_signal< sc_logic > tmpout_V_50_0_loc14_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_49_0_loc15_s_dout;
    sc_signal< sc_logic > tmpout_V_49_0_loc15_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_48_0_loc16_s_dout;
    sc_signal< sc_logic > tmpout_V_48_0_loc16_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_47_0_loc17_s_dout;
    sc_signal< sc_logic > tmpout_V_47_0_loc17_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_46_0_loc18_s_dout;
    sc_signal< sc_logic > tmpout_V_46_0_loc18_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_45_0_loc19_s_dout;
    sc_signal< sc_logic > tmpout_V_45_0_loc19_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_44_0_loc20_s_dout;
    sc_signal< sc_logic > tmpout_V_44_0_loc20_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_43_0_loc21_s_dout;
    sc_signal< sc_logic > tmpout_V_43_0_loc21_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_42_0_loc22_s_dout;
    sc_signal< sc_logic > tmpout_V_42_0_loc22_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_41_0_loc23_s_dout;
    sc_signal< sc_logic > tmpout_V_41_0_loc23_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_40_0_loc24_s_dout;
    sc_signal< sc_logic > tmpout_V_40_0_loc24_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_39_0_loc25_s_dout;
    sc_signal< sc_logic > tmpout_V_39_0_loc25_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_38_0_loc26_s_dout;
    sc_signal< sc_logic > tmpout_V_38_0_loc26_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_37_0_loc27_s_dout;
    sc_signal< sc_logic > tmpout_V_37_0_loc27_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_36_0_loc28_s_dout;
    sc_signal< sc_logic > tmpout_V_36_0_loc28_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_35_0_loc29_s_dout;
    sc_signal< sc_logic > tmpout_V_35_0_loc29_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_34_0_loc30_s_dout;
    sc_signal< sc_logic > tmpout_V_34_0_loc30_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_33_0_loc31_s_dout;
    sc_signal< sc_logic > tmpout_V_33_0_loc31_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_32_0_loc32_s_dout;
    sc_signal< sc_logic > tmpout_V_32_0_loc32_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_31_0_loc33_s_dout;
    sc_signal< sc_logic > tmpout_V_31_0_loc33_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_30_0_loc34_s_dout;
    sc_signal< sc_logic > tmpout_V_30_0_loc34_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_29_0_loc35_s_dout;
    sc_signal< sc_logic > tmpout_V_29_0_loc35_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_28_0_loc36_s_dout;
    sc_signal< sc_logic > tmpout_V_28_0_loc36_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_27_0_loc37_s_dout;
    sc_signal< sc_logic > tmpout_V_27_0_loc37_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_26_0_loc38_s_dout;
    sc_signal< sc_logic > tmpout_V_26_0_loc38_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_25_0_loc39_s_dout;
    sc_signal< sc_logic > tmpout_V_25_0_loc39_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_24_0_loc40_s_dout;
    sc_signal< sc_logic > tmpout_V_24_0_loc40_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_23_0_loc41_s_dout;
    sc_signal< sc_logic > tmpout_V_23_0_loc41_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_22_0_loc42_s_dout;
    sc_signal< sc_logic > tmpout_V_22_0_loc42_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_21_0_loc43_s_dout;
    sc_signal< sc_logic > tmpout_V_21_0_loc43_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_20_0_loc44_s_dout;
    sc_signal< sc_logic > tmpout_V_20_0_loc44_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_19_0_loc45_s_dout;
    sc_signal< sc_logic > tmpout_V_19_0_loc45_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_18_0_loc46_s_dout;
    sc_signal< sc_logic > tmpout_V_18_0_loc46_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_17_0_loc47_s_dout;
    sc_signal< sc_logic > tmpout_V_17_0_loc47_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_16_0_loc48_s_dout;
    sc_signal< sc_logic > tmpout_V_16_0_loc48_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_15_0_loc49_s_dout;
    sc_signal< sc_logic > tmpout_V_15_0_loc49_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_14_0_loc50_s_dout;
    sc_signal< sc_logic > tmpout_V_14_0_loc50_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_12_0_loc51_s_dout;
    sc_signal< sc_logic > tmpout_V_12_0_loc51_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_11_0_loc52_s_dout;
    sc_signal< sc_logic > tmpout_V_11_0_loc52_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_10_0_loc53_s_dout;
    sc_signal< sc_logic > tmpout_V_10_0_loc53_s_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_9_0_loc54_c_dout;
    sc_signal< sc_logic > tmpout_V_9_0_loc54_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_8_0_loc55_c_dout;
    sc_signal< sc_logic > tmpout_V_8_0_loc55_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_7_0_loc56_c_dout;
    sc_signal< sc_logic > tmpout_V_7_0_loc56_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_6_0_loc57_c_dout;
    sc_signal< sc_logic > tmpout_V_6_0_loc57_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_5_0_loc58_c_dout;
    sc_signal< sc_logic > tmpout_V_5_0_loc58_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_4_0_loc59_c_dout;
    sc_signal< sc_logic > tmpout_V_4_0_loc59_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_3_0_loc60_c_dout;
    sc_signal< sc_logic > tmpout_V_3_0_loc60_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_2_0_loc61_c_dout;
    sc_signal< sc_logic > tmpout_V_2_0_loc61_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_1_0_loc62_c_dout;
    sc_signal< sc_logic > tmpout_V_1_0_loc62_c_empty_n;
    sc_signal< sc_lv<24> > tmpout_V_0_0_loc63_c_dout;
    sc_signal< sc_logic > tmpout_V_0_0_loc63_c_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > Loop_0_proc_U0_start_full_n;
    sc_signal< sc_logic > Loop_0_proc_U0_start_write;
    sc_signal< sc_logic > Loop_1_proc_U0_start_full_n;
    sc_signal< sc_logic > Loop_1_proc_U0_start_write;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<216> ap_const_lv216_lc_1;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<288> ap_const_lv288_lc_1;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Loop_0_proc_U0_ap_continue();
    void thread_Loop_0_proc_U0_ap_start();
    void thread_Loop_0_proc_U0_start_full_n();
    void thread_Loop_0_proc_U0_start_write();
    void thread_Loop_1_proc_U0_ap_continue();
    void thread_Loop_1_proc_U0_ap_start();
    void thread_Loop_1_proc_U0_start_full_n();
    void thread_Loop_1_proc_U0_start_write();
    void thread_ap_channel_done_tmpout_V_0_0_loc63_c();
    void thread_ap_channel_done_tmpout_V_10_0_loc53_s();
    void thread_ap_channel_done_tmpout_V_11_0_loc52_s();
    void thread_ap_channel_done_tmpout_V_12_0_loc51_s();
    void thread_ap_channel_done_tmpout_V_14_0_loc50_s();
    void thread_ap_channel_done_tmpout_V_15_0_loc49_s();
    void thread_ap_channel_done_tmpout_V_16_0_loc48_s();
    void thread_ap_channel_done_tmpout_V_17_0_loc47_s();
    void thread_ap_channel_done_tmpout_V_18_0_loc46_s();
    void thread_ap_channel_done_tmpout_V_19_0_loc45_s();
    void thread_ap_channel_done_tmpout_V_1_0_loc62_c();
    void thread_ap_channel_done_tmpout_V_20_0_loc44_s();
    void thread_ap_channel_done_tmpout_V_21_0_loc43_s();
    void thread_ap_channel_done_tmpout_V_22_0_loc42_s();
    void thread_ap_channel_done_tmpout_V_23_0_loc41_s();
    void thread_ap_channel_done_tmpout_V_24_0_loc40_s();
    void thread_ap_channel_done_tmpout_V_25_0_loc39_s();
    void thread_ap_channel_done_tmpout_V_26_0_loc38_s();
    void thread_ap_channel_done_tmpout_V_27_0_loc37_s();
    void thread_ap_channel_done_tmpout_V_28_0_loc36_s();
    void thread_ap_channel_done_tmpout_V_29_0_loc35_s();
    void thread_ap_channel_done_tmpout_V_2_0_loc61_c();
    void thread_ap_channel_done_tmpout_V_30_0_loc34_s();
    void thread_ap_channel_done_tmpout_V_31_0_loc33_s();
    void thread_ap_channel_done_tmpout_V_32_0_loc32_s();
    void thread_ap_channel_done_tmpout_V_33_0_loc31_s();
    void thread_ap_channel_done_tmpout_V_34_0_loc30_s();
    void thread_ap_channel_done_tmpout_V_35_0_loc29_s();
    void thread_ap_channel_done_tmpout_V_36_0_loc28_s();
    void thread_ap_channel_done_tmpout_V_37_0_loc27_s();
    void thread_ap_channel_done_tmpout_V_38_0_loc26_s();
    void thread_ap_channel_done_tmpout_V_39_0_loc25_s();
    void thread_ap_channel_done_tmpout_V_3_0_loc60_c();
    void thread_ap_channel_done_tmpout_V_40_0_loc24_s();
    void thread_ap_channel_done_tmpout_V_41_0_loc23_s();
    void thread_ap_channel_done_tmpout_V_42_0_loc22_s();
    void thread_ap_channel_done_tmpout_V_43_0_loc21_s();
    void thread_ap_channel_done_tmpout_V_44_0_loc20_s();
    void thread_ap_channel_done_tmpout_V_45_0_loc19_s();
    void thread_ap_channel_done_tmpout_V_46_0_loc18_s();
    void thread_ap_channel_done_tmpout_V_47_0_loc17_s();
    void thread_ap_channel_done_tmpout_V_48_0_loc16_s();
    void thread_ap_channel_done_tmpout_V_49_0_loc15_s();
    void thread_ap_channel_done_tmpout_V_4_0_loc59_c();
    void thread_ap_channel_done_tmpout_V_50_0_loc14_s();
    void thread_ap_channel_done_tmpout_V_51_0_loc13_s();
    void thread_ap_channel_done_tmpout_V_52_0_loc12_s();
    void thread_ap_channel_done_tmpout_V_53_0_loc11_s();
    void thread_ap_channel_done_tmpout_V_54_0_loc10_s();
    void thread_ap_channel_done_tmpout_V_55_0_loc9_c();
    void thread_ap_channel_done_tmpout_V_56_0_loc8_c();
    void thread_ap_channel_done_tmpout_V_57_0_loc7_c();
    void thread_ap_channel_done_tmpout_V_58_0_loc6_c();
    void thread_ap_channel_done_tmpout_V_59_0_loc5_c();
    void thread_ap_channel_done_tmpout_V_5_0_loc58_c();
    void thread_ap_channel_done_tmpout_V_60_0_loc4_c();
    void thread_ap_channel_done_tmpout_V_61_0_loc3_c();
    void thread_ap_channel_done_tmpout_V_62_0_loc2_c();
    void thread_ap_channel_done_tmpout_V_63_0_loc1_c();
    void thread_ap_channel_done_tmpout_V_6_0_loc57_c();
    void thread_ap_channel_done_tmpout_V_7_0_loc56_c();
    void thread_ap_channel_done_tmpout_V_8_0_loc55_c();
    void thread_ap_channel_done_tmpout_V_9_0_loc54_c();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_channel_write_tmpout_V_0_0_loc63_c();
    void thread_ap_sync_channel_write_tmpout_V_10_0_loc53_s();
    void thread_ap_sync_channel_write_tmpout_V_11_0_loc52_s();
    void thread_ap_sync_channel_write_tmpout_V_12_0_loc51_s();
    void thread_ap_sync_channel_write_tmpout_V_14_0_loc50_s();
    void thread_ap_sync_channel_write_tmpout_V_15_0_loc49_s();
    void thread_ap_sync_channel_write_tmpout_V_16_0_loc48_s();
    void thread_ap_sync_channel_write_tmpout_V_17_0_loc47_s();
    void thread_ap_sync_channel_write_tmpout_V_18_0_loc46_s();
    void thread_ap_sync_channel_write_tmpout_V_19_0_loc45_s();
    void thread_ap_sync_channel_write_tmpout_V_1_0_loc62_c();
    void thread_ap_sync_channel_write_tmpout_V_20_0_loc44_s();
    void thread_ap_sync_channel_write_tmpout_V_21_0_loc43_s();
    void thread_ap_sync_channel_write_tmpout_V_22_0_loc42_s();
    void thread_ap_sync_channel_write_tmpout_V_23_0_loc41_s();
    void thread_ap_sync_channel_write_tmpout_V_24_0_loc40_s();
    void thread_ap_sync_channel_write_tmpout_V_25_0_loc39_s();
    void thread_ap_sync_channel_write_tmpout_V_26_0_loc38_s();
    void thread_ap_sync_channel_write_tmpout_V_27_0_loc37_s();
    void thread_ap_sync_channel_write_tmpout_V_28_0_loc36_s();
    void thread_ap_sync_channel_write_tmpout_V_29_0_loc35_s();
    void thread_ap_sync_channel_write_tmpout_V_2_0_loc61_c();
    void thread_ap_sync_channel_write_tmpout_V_30_0_loc34_s();
    void thread_ap_sync_channel_write_tmpout_V_31_0_loc33_s();
    void thread_ap_sync_channel_write_tmpout_V_32_0_loc32_s();
    void thread_ap_sync_channel_write_tmpout_V_33_0_loc31_s();
    void thread_ap_sync_channel_write_tmpout_V_34_0_loc30_s();
    void thread_ap_sync_channel_write_tmpout_V_35_0_loc29_s();
    void thread_ap_sync_channel_write_tmpout_V_36_0_loc28_s();
    void thread_ap_sync_channel_write_tmpout_V_37_0_loc27_s();
    void thread_ap_sync_channel_write_tmpout_V_38_0_loc26_s();
    void thread_ap_sync_channel_write_tmpout_V_39_0_loc25_s();
    void thread_ap_sync_channel_write_tmpout_V_3_0_loc60_c();
    void thread_ap_sync_channel_write_tmpout_V_40_0_loc24_s();
    void thread_ap_sync_channel_write_tmpout_V_41_0_loc23_s();
    void thread_ap_sync_channel_write_tmpout_V_42_0_loc22_s();
    void thread_ap_sync_channel_write_tmpout_V_43_0_loc21_s();
    void thread_ap_sync_channel_write_tmpout_V_44_0_loc20_s();
    void thread_ap_sync_channel_write_tmpout_V_45_0_loc19_s();
    void thread_ap_sync_channel_write_tmpout_V_46_0_loc18_s();
    void thread_ap_sync_channel_write_tmpout_V_47_0_loc17_s();
    void thread_ap_sync_channel_write_tmpout_V_48_0_loc16_s();
    void thread_ap_sync_channel_write_tmpout_V_49_0_loc15_s();
    void thread_ap_sync_channel_write_tmpout_V_4_0_loc59_c();
    void thread_ap_sync_channel_write_tmpout_V_50_0_loc14_s();
    void thread_ap_sync_channel_write_tmpout_V_51_0_loc13_s();
    void thread_ap_sync_channel_write_tmpout_V_52_0_loc12_s();
    void thread_ap_sync_channel_write_tmpout_V_53_0_loc11_s();
    void thread_ap_sync_channel_write_tmpout_V_54_0_loc10_s();
    void thread_ap_sync_channel_write_tmpout_V_55_0_loc9_c();
    void thread_ap_sync_channel_write_tmpout_V_56_0_loc8_c();
    void thread_ap_sync_channel_write_tmpout_V_57_0_loc7_c();
    void thread_ap_sync_channel_write_tmpout_V_58_0_loc6_c();
    void thread_ap_sync_channel_write_tmpout_V_59_0_loc5_c();
    void thread_ap_sync_channel_write_tmpout_V_5_0_loc58_c();
    void thread_ap_sync_channel_write_tmpout_V_60_0_loc4_c();
    void thread_ap_sync_channel_write_tmpout_V_61_0_loc3_c();
    void thread_ap_sync_channel_write_tmpout_V_62_0_loc2_c();
    void thread_ap_sync_channel_write_tmpout_V_63_0_loc1_c();
    void thread_ap_sync_channel_write_tmpout_V_6_0_loc57_c();
    void thread_ap_sync_channel_write_tmpout_V_7_0_loc56_c();
    void thread_ap_sync_channel_write_tmpout_V_8_0_loc55_c();
    void thread_ap_sync_channel_write_tmpout_V_9_0_loc54_c();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_input_V_address0();
    void thread_input_V_address1();
    void thread_input_V_ce0();
    void thread_input_V_ce1();
    void thread_input_V_d0();
    void thread_input_V_d1();
    void thread_input_V_we0();
    void thread_input_V_we1();
    void thread_output_V_address0();
    void thread_output_V_address1();
    void thread_output_V_ce0();
    void thread_output_V_ce1();
    void thread_output_V_d0();
    void thread_output_V_d1();
    void thread_output_V_we0();
    void thread_output_V_we1();
};

}

using namespace ap_rtl;

#endif
