

================================================================
== Vitis HLS Report for 'word_width_manual'
================================================================
* Date:           Sun Jun  9 03:14:25 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m3
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   409604|  1228804|  4.096 ms|  12.288 ms|  409605|  1228805|       no|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                            |                                  |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                  Instance                  |              Module              |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +--------------------------------------------+----------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_word_width_manual_Pipeline_WRITE_fu_94  |word_width_manual_Pipeline_WRITE  |   409602|   409602|   4.096 ms|   4.096 ms|   409602|   409602|       no|
        |grp_word_width_manual_Pipeline_LOAD_fu_107  |word_width_manual_Pipeline_LOAD   |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
        +--------------------------------------------+----------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     -|     262|    1040|    0|
|Memory           |      550|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|      83|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      550|     0|     345|    1114|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       88|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                             |control_s_axi                     |        0|   0|   50|   44|    0|
    |grp_word_width_manual_Pipeline_LOAD_fu_107  |word_width_manual_Pipeline_LOAD   |        0|   0|  119|  644|    0|
    |grp_word_width_manual_Pipeline_WRITE_fu_94  |word_width_manual_Pipeline_WRITE  |        0|   0|   93|  352|    0|
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                  |        0|   0|  262| 1040|    0|
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |  Memory |         Module         | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +---------+------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |x_x_V_U  |x_x_V_RAM_1P_BRAM_1R1W  |      550|  0|   0|    0|  409600|   24|     1|      9830400|
    +---------+------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total    |                        |      550|  0|   0|    0|  409600|   24|     1|      9830400|
    +---------+------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  26|          5|    1|          5|
    |ap_done         |   9|          2|    1|          2|
    |x_x_V_address0  |  14|          3|   19|         57|
    |x_x_V_ce0       |  14|          3|    1|          3|
    |x_x_V_we0       |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  72|         15|   23|         69|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   4|   0|    4|          0|
    |ap_done_reg                                              |   1|   0|    1|          0|
    |ap_rst_n_inv                                             |   1|   0|    1|          0|
    |ap_rst_reg_1                                             |   1|   0|    1|          0|
    |ap_rst_reg_2                                             |   1|   0|    1|          0|
    |grp_word_width_manual_Pipeline_LOAD_fu_107_ap_start_reg  |   1|   0|    1|          0|
    |grp_word_width_manual_Pipeline_WRITE_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |x_idx_V                                                  |  21|   0|   21|          0|
    |x_read3_V                                                |  24|   0|   24|          0|
    |x_sel_rd_V                                               |   2|   0|    2|          0|
    |x_sel_wr_V                                               |   2|   0|    2|          0|
    |x_write3_V                                               |  24|   0|   24|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  83|   0|   83|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |   Source Object   |    C Type    |
+-----------------------+-----+-----+---------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    5|          s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    5|          s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|            control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|  word_width_manual|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  word_width_manual|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  word_width_manual|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  word_width_manual|  return value|
|x_in_Addr_A            |  out|   32|           bram|               x_in|         array|
|x_in_EN_A              |  out|    1|           bram|               x_in|         array|
|x_in_WEN_A             |  out|    1|           bram|               x_in|         array|
|x_in_Din_A             |  out|    8|           bram|               x_in|         array|
|x_in_Dout_A            |   in|    8|           bram|               x_in|         array|
|x_in_Clk_A             |  out|    1|           bram|               x_in|         array|
|x_in_Rst_A             |  out|    1|           bram|               x_in|         array|
|y_Addr_A               |  out|   32|           bram|                  y|         array|
|y_EN_A                 |  out|    1|           bram|                  y|         array|
|y_WEN_A                |  out|    1|           bram|                  y|         array|
|y_Din_A                |  out|    8|           bram|                  y|         array|
|y_Dout_A               |   in|    8|           bram|                  y|         array|
|y_Clk_A                |  out|    1|           bram|                  y|         array|
|y_Rst_A                |  out|    1|           bram|                  y|         array|
+-----------------------+-----+-----+---------------+-------------------+--------------+

