Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Wed Dec  5 22:43:47 2018
| Host         : Milliken running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 155 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: set_alarm (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: en_2Hz_count/m_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: en_2Hz_count/m_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: en_2Hz_count/m_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: en_2Hz_count/m_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: en_2Hz_count/m_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: en_2Hz_count/m_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: en_2Hz_count/m_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: en_2Hz_count/m_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: en_2Hz_count/m_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_min/m_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_min/m_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_min/m_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_min/m_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_min/m_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_min/m_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_sec/m_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_sec/m_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_sec/m_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_sec/m_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_sec/m_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer_reg/ini_reg_sec/m_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 475 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    192.490        0.000                      0                  285        0.153        0.000                      0                  285        3.000        0.000                       0                   191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      192.490        0.000                      0                  261        0.153        0.000                      0                  261       13.360        0.000                       0                   187  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0      196.269        0.000                      0                   24        0.605        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      192.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.490ns  (required time - arrival time)
  Source:                 timer_reg/dec_min/m_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 1.560ns (22.600%)  route 5.343ns (77.400%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 201.593 - 200.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.708     1.710    timer_reg/dec_min/clk_out1
    SLICE_X7Y78          FDPE                                         r  timer_reg/dec_min/m_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDPE (Prop_fdpe_C_Q)         0.456     2.166 r  timer_reg/dec_min/m_reg[2]_P/Q
                         net (fo=1, routed)           0.806     2.973    timer_reg/dec_min/m_reg[2]_P_n_0
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.152     3.125 r  timer_reg/dec_min/g0_b0_i_2__0/O
                         net (fo=12, routed)          0.974     4.098    timer_reg/dec_min/g0_b0_i_2__0_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.326     4.424 f  timer_reg/dec_min/m[5]_P_i_5/O
                         net (fo=5, routed)           0.939     5.363    timer_reg/dec_min/m[5]_P_i_5_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.150     5.513 r  timer_reg/dec_min/m[5]_P_i_3/O
                         net (fo=2, routed)           0.812     6.325    timer_reg/dec_msec_2/m_reg[5]_C
    SLICE_X7Y74          LUT5 (Prop_lut5_I3_O)        0.326     6.651 r  timer_reg/dec_msec_2/m[5]_P_i_1/O
                         net (fo=12, routed)          1.288     7.939    timer_reg/dec_min/reg_dec_cnt[0]
    SLICE_X5Y80          LUT4 (Prop_lut4_I2_O)        0.150     8.089 r  timer_reg/dec_min/m[0]_C_i_1__0/O
                         net (fo=1, routed)           0.524     8.613    timer_reg/dec_min/m[0]_C_i_1__0_n_0
    SLICE_X5Y81          FDCE                                         r  timer_reg/dec_min/m_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.590   201.593    timer_reg/dec_min/clk_out1
    SLICE_X5Y81          FDCE                                         r  timer_reg/dec_min/m_reg[0]_C/C
                         clock pessimism              0.096   201.689    
                         clock uncertainty           -0.318   201.372    
    SLICE_X5Y81          FDCE (Setup_fdce_C_D)       -0.269   201.103    timer_reg/dec_min/m_reg[0]_C
  -------------------------------------------------------------------
                         required time                        201.103    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                192.490    

Slack (MET) :             192.722ns  (required time - arrival time)
  Source:                 timer_reg/dec_sec/m_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[3]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 1.306ns (19.568%)  route 5.368ns (80.432%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 201.510 - 200.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.704     1.706    timer_reg/dec_sec/clk_out1
    SLICE_X5Y76          FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDPE (Prop_fdpe_C_Q)         0.456     2.162 r  timer_reg/dec_sec/m_reg[1]_P/Q
                         net (fo=2, routed)           0.799     2.961    timer_reg/dec_sec/m_reg[1]_P_n_0
    SLICE_X6Y76          LUT3 (Prop_lut3_I0_O)        0.124     3.085 r  timer_reg/dec_sec/g0_b1_i_1/O
                         net (fo=7, routed)           1.428     4.513    timer_reg/dec_sec/g0_b1_i_1_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I4_O)        0.124     4.637 f  timer_reg/dec_sec/m[5]_P_i_4__0/O
                         net (fo=3, routed)           0.897     5.534    timer_reg/dec_sec/m[5]_P_i_4__0_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I4_O)        0.150     5.684 r  timer_reg/dec_sec/m[5]_P_i_4/O
                         net (fo=2, routed)           0.825     6.508    timer_reg/dec_msec_2/m_reg[5]_C_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.328     6.836 f  timer_reg/dec_msec_2/m[3]_i_6/O
                         net (fo=10, routed)          0.449     7.285    timer_reg/dec_msec_2/m_reg[5]_P_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  timer_reg/dec_msec_2/m[5]_P_i_1__0/O
                         net (fo=6, routed)           0.971     8.380    timer_reg/dec_sec/reg_dec_cnt[0]
    SLICE_X10Y74         FDPE                                         r  timer_reg/dec_sec/m_reg[3]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.507   201.510    timer_reg/dec_sec/clk_out1
    SLICE_X10Y74         FDPE                                         r  timer_reg/dec_sec/m_reg[3]_P/C
                         clock pessimism              0.079   201.589    
                         clock uncertainty           -0.318   201.272    
    SLICE_X10Y74         FDPE (Setup_fdpe_C_CE)      -0.169   201.103    timer_reg/dec_sec/m_reg[3]_P
  -------------------------------------------------------------------
                         required time                        201.103    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                192.722    

Slack (MET) :             192.740ns  (required time - arrival time)
  Source:                 timer_reg/dec_sec/m_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 1.306ns (19.731%)  route 5.313ns (80.269%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 201.509 - 200.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.704     1.706    timer_reg/dec_sec/clk_out1
    SLICE_X5Y76          FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDPE (Prop_fdpe_C_Q)         0.456     2.162 r  timer_reg/dec_sec/m_reg[1]_P/Q
                         net (fo=2, routed)           0.799     2.961    timer_reg/dec_sec/m_reg[1]_P_n_0
    SLICE_X6Y76          LUT3 (Prop_lut3_I0_O)        0.124     3.085 r  timer_reg/dec_sec/g0_b1_i_1/O
                         net (fo=7, routed)           1.428     4.513    timer_reg/dec_sec/g0_b1_i_1_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I4_O)        0.124     4.637 f  timer_reg/dec_sec/m[5]_P_i_4__0/O
                         net (fo=3, routed)           0.897     5.534    timer_reg/dec_sec/m[5]_P_i_4__0_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I4_O)        0.150     5.684 r  timer_reg/dec_sec/m[5]_P_i_4/O
                         net (fo=2, routed)           0.825     6.508    timer_reg/dec_msec_2/m_reg[5]_C_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.328     6.836 f  timer_reg/dec_msec_2/m[3]_i_6/O
                         net (fo=10, routed)          0.449     7.285    timer_reg/dec_msec_2/m_reg[5]_P_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  timer_reg/dec_msec_2/m[5]_P_i_1__0/O
                         net (fo=6, routed)           0.916     8.326    timer_reg/dec_sec/reg_dec_cnt[0]
    SLICE_X9Y76          FDPE                                         r  timer_reg/dec_sec/m_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.506   201.509    timer_reg/dec_sec/clk_out1
    SLICE_X9Y76          FDPE                                         r  timer_reg/dec_sec/m_reg[0]_P/C
                         clock pessimism              0.079   201.588    
                         clock uncertainty           -0.318   201.271    
    SLICE_X9Y76          FDPE (Setup_fdpe_C_CE)      -0.205   201.066    timer_reg/dec_sec/m_reg[0]_P
  -------------------------------------------------------------------
                         required time                        201.066    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                192.740    

Slack (MET) :             193.058ns  (required time - arrival time)
  Source:                 timer_reg/dec_sec/m_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[2]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.306ns (20.307%)  route 5.125ns (79.693%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 201.586 - 200.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.704     1.706    timer_reg/dec_sec/clk_out1
    SLICE_X5Y76          FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDPE (Prop_fdpe_C_Q)         0.456     2.162 r  timer_reg/dec_sec/m_reg[1]_P/Q
                         net (fo=2, routed)           0.799     2.961    timer_reg/dec_sec/m_reg[1]_P_n_0
    SLICE_X6Y76          LUT3 (Prop_lut3_I0_O)        0.124     3.085 r  timer_reg/dec_sec/g0_b1_i_1/O
                         net (fo=7, routed)           1.428     4.513    timer_reg/dec_sec/g0_b1_i_1_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I4_O)        0.124     4.637 f  timer_reg/dec_sec/m[5]_P_i_4__0/O
                         net (fo=3, routed)           0.897     5.534    timer_reg/dec_sec/m[5]_P_i_4__0_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I4_O)        0.150     5.684 r  timer_reg/dec_sec/m[5]_P_i_4/O
                         net (fo=2, routed)           0.825     6.508    timer_reg/dec_msec_2/m_reg[5]_C_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.328     6.836 f  timer_reg/dec_msec_2/m[3]_i_6/O
                         net (fo=10, routed)          0.449     7.285    timer_reg/dec_msec_2/m_reg[5]_P_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  timer_reg/dec_msec_2/m[5]_P_i_1__0/O
                         net (fo=6, routed)           0.728     8.138    timer_reg/dec_sec/reg_dec_cnt[0]
    SLICE_X6Y75          FDPE                                         r  timer_reg/dec_sec/m_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.583   201.586    timer_reg/dec_sec/clk_out1
    SLICE_X6Y75          FDPE                                         r  timer_reg/dec_sec/m_reg[2]_P/C
                         clock pessimism              0.096   201.682    
                         clock uncertainty           -0.318   201.365    
    SLICE_X6Y75          FDPE (Setup_fdpe_C_CE)      -0.169   201.196    timer_reg/dec_sec/m_reg[2]_P
  -------------------------------------------------------------------
                         required time                        201.196    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                193.058    

Slack (MET) :             193.082ns  (required time - arrival time)
  Source:                 timer_reg/dec_sec/m_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[5]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 1.306ns (20.694%)  route 5.005ns (79.306%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 201.507 - 200.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.704     1.706    timer_reg/dec_sec/clk_out1
    SLICE_X5Y76          FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDPE (Prop_fdpe_C_Q)         0.456     2.162 r  timer_reg/dec_sec/m_reg[1]_P/Q
                         net (fo=2, routed)           0.799     2.961    timer_reg/dec_sec/m_reg[1]_P_n_0
    SLICE_X6Y76          LUT3 (Prop_lut3_I0_O)        0.124     3.085 r  timer_reg/dec_sec/g0_b1_i_1/O
                         net (fo=7, routed)           1.428     4.513    timer_reg/dec_sec/g0_b1_i_1_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I4_O)        0.124     4.637 f  timer_reg/dec_sec/m[5]_P_i_4__0/O
                         net (fo=3, routed)           0.897     5.534    timer_reg/dec_sec/m[5]_P_i_4__0_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I4_O)        0.150     5.684 r  timer_reg/dec_sec/m[5]_P_i_4/O
                         net (fo=2, routed)           0.825     6.508    timer_reg/dec_msec_2/m_reg[5]_C_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.328     6.836 f  timer_reg/dec_msec_2/m[3]_i_6/O
                         net (fo=10, routed)          0.449     7.285    timer_reg/dec_msec_2/m_reg[5]_P_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.409 r  timer_reg/dec_msec_2/m[5]_P_i_1__0/O
                         net (fo=6, routed)           0.608     8.017    timer_reg/dec_sec/reg_dec_cnt[0]
    SLICE_X8Y74          FDPE                                         r  timer_reg/dec_sec/m_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.504   201.507    timer_reg/dec_sec/clk_out1
    SLICE_X8Y74          FDPE                                         r  timer_reg/dec_sec/m_reg[5]_P/C
                         clock pessimism              0.079   201.586    
                         clock uncertainty           -0.318   201.269    
    SLICE_X8Y74          FDPE (Setup_fdpe_C_CE)      -0.169   201.100    timer_reg/dec_sec/m_reg[5]_P
  -------------------------------------------------------------------
                         required time                        201.100    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                193.082    

Slack (MET) :             193.113ns  (required time - arrival time)
  Source:                 timer_reg/dec_min/m_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.534ns (23.898%)  route 4.885ns (76.102%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 201.512 - 200.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.708     1.710    timer_reg/dec_min/clk_out1
    SLICE_X7Y78          FDPE                                         r  timer_reg/dec_min/m_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDPE (Prop_fdpe_C_Q)         0.456     2.166 r  timer_reg/dec_min/m_reg[2]_P/Q
                         net (fo=1, routed)           0.806     2.973    timer_reg/dec_min/m_reg[2]_P_n_0
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.152     3.125 r  timer_reg/dec_min/g0_b0_i_2__0/O
                         net (fo=12, routed)          0.974     4.098    timer_reg/dec_min/g0_b0_i_2__0_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.326     4.424 f  timer_reg/dec_min/m[5]_P_i_5/O
                         net (fo=5, routed)           0.939     5.363    timer_reg/dec_min/m[5]_P_i_5_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.150     5.513 r  timer_reg/dec_min/m[5]_P_i_3/O
                         net (fo=2, routed)           0.812     6.325    timer_reg/dec_msec_2/m_reg[5]_C
    SLICE_X7Y74          LUT5 (Prop_lut5_I3_O)        0.326     6.651 r  timer_reg/dec_msec_2/m[5]_P_i_1/O
                         net (fo=12, routed)          0.933     7.584    timer_reg/dec_min/reg_dec_cnt[0]
    SLICE_X7Y78          LUT3 (Prop_lut3_I1_O)        0.124     7.708 r  timer_reg/dec_min/m[2]_C_i_1__0/O
                         net (fo=1, routed)           0.421     8.129    timer_reg/dec_min/m[2]_C_i_1__0_n_0
    SLICE_X8Y78          FDCE                                         r  timer_reg/dec_min/m_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.509   201.512    timer_reg/dec_min/clk_out1
    SLICE_X8Y78          FDCE                                         r  timer_reg/dec_min/m_reg[2]_C/C
                         clock pessimism              0.079   201.591    
                         clock uncertainty           -0.318   201.274    
    SLICE_X8Y78          FDCE (Setup_fdce_C_D)       -0.031   201.243    timer_reg/dec_min/m_reg[2]_C
  -------------------------------------------------------------------
                         required time                        201.243    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                193.113    

Slack (MET) :             193.180ns  (required time - arrival time)
  Source:                 timer_reg/dec_min/m_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 1.410ns (22.338%)  route 4.902ns (77.662%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 201.593 - 200.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.708     1.710    timer_reg/dec_min/clk_out1
    SLICE_X7Y78          FDPE                                         r  timer_reg/dec_min/m_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDPE (Prop_fdpe_C_Q)         0.456     2.166 r  timer_reg/dec_min/m_reg[2]_P/Q
                         net (fo=1, routed)           0.806     2.973    timer_reg/dec_min/m_reg[2]_P_n_0
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.152     3.125 r  timer_reg/dec_min/g0_b0_i_2__0/O
                         net (fo=12, routed)          0.974     4.098    timer_reg/dec_min/g0_b0_i_2__0_n_0
    SLICE_X5Y79          LUT6 (Prop_lut6_I0_O)        0.326     4.424 f  timer_reg/dec_min/m[5]_P_i_5/O
                         net (fo=5, routed)           0.939     5.363    timer_reg/dec_min/m[5]_P_i_5_n_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I4_O)        0.150     5.513 r  timer_reg/dec_min/m[5]_P_i_3/O
                         net (fo=2, routed)           0.812     6.325    timer_reg/dec_msec_2/m_reg[5]_C
    SLICE_X7Y74          LUT5 (Prop_lut5_I3_O)        0.326     6.651 r  timer_reg/dec_msec_2/m[5]_P_i_1/O
                         net (fo=12, routed)          1.371     8.023    timer_reg/dec_min/reg_dec_cnt[0]
    SLICE_X6Y81          FDPE                                         r  timer_reg/dec_min/m_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.590   201.593    timer_reg/dec_min/clk_out1
    SLICE_X6Y81          FDPE                                         r  timer_reg/dec_min/m_reg[0]_P/C
                         clock pessimism              0.096   201.689    
                         clock uncertainty           -0.318   201.372    
    SLICE_X6Y81          FDPE (Setup_fdpe_C_CE)      -0.169   201.203    timer_reg/dec_min/m_reg[0]_P
  -------------------------------------------------------------------
                         required time                        201.203    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                193.180    

Slack (MET) :             193.181ns  (required time - arrival time)
  Source:                 timer_reg/dec_sec/m_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_msec_1/m_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 1.306ns (20.822%)  route 4.966ns (79.178%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 201.586 - 200.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.704     1.706    timer_reg/dec_sec/clk_out1
    SLICE_X5Y76          FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDPE (Prop_fdpe_C_Q)         0.456     2.162 r  timer_reg/dec_sec/m_reg[1]_P/Q
                         net (fo=2, routed)           0.799     2.961    timer_reg/dec_sec/m_reg[1]_P_n_0
    SLICE_X6Y76          LUT3 (Prop_lut3_I0_O)        0.124     3.085 r  timer_reg/dec_sec/g0_b1_i_1/O
                         net (fo=7, routed)           1.428     4.513    timer_reg/dec_sec/g0_b1_i_1_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I4_O)        0.124     4.637 f  timer_reg/dec_sec/m[5]_P_i_4__0/O
                         net (fo=3, routed)           0.897     5.534    timer_reg/dec_sec/m[5]_P_i_4__0_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I4_O)        0.150     5.684 r  timer_reg/dec_sec/m[5]_P_i_4/O
                         net (fo=2, routed)           0.825     6.508    timer_reg/dec_msec_2/m_reg[5]_C_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.328     6.836 f  timer_reg/dec_msec_2/m[3]_i_6/O
                         net (fo=10, routed)          0.639     7.475    timer_reg/dec_msec_1/m_reg[1]_4
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.599 r  timer_reg/dec_msec_1/m[3]_i_1__0/O
                         net (fo=4, routed)           0.379     7.979    timer_reg/dec_msec_1/reg_dec_cnt[1]
    SLICE_X4Y75          FDCE                                         r  timer_reg/dec_msec_1/m_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.583   201.586    timer_reg/dec_msec_1/clk_out1
    SLICE_X4Y75          FDCE                                         r  timer_reg/dec_msec_1/m_reg[0]/C
                         clock pessimism              0.096   201.682    
                         clock uncertainty           -0.318   201.365    
    SLICE_X4Y75          FDCE (Setup_fdce_C_CE)      -0.205   201.160    timer_reg/dec_msec_1/m_reg[0]
  -------------------------------------------------------------------
                         required time                        201.160    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                193.181    

Slack (MET) :             193.181ns  (required time - arrival time)
  Source:                 timer_reg/dec_sec/m_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_msec_1/m_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 1.306ns (20.822%)  route 4.966ns (79.178%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 201.586 - 200.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.704     1.706    timer_reg/dec_sec/clk_out1
    SLICE_X5Y76          FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDPE (Prop_fdpe_C_Q)         0.456     2.162 r  timer_reg/dec_sec/m_reg[1]_P/Q
                         net (fo=2, routed)           0.799     2.961    timer_reg/dec_sec/m_reg[1]_P_n_0
    SLICE_X6Y76          LUT3 (Prop_lut3_I0_O)        0.124     3.085 r  timer_reg/dec_sec/g0_b1_i_1/O
                         net (fo=7, routed)           1.428     4.513    timer_reg/dec_sec/g0_b1_i_1_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I4_O)        0.124     4.637 f  timer_reg/dec_sec/m[5]_P_i_4__0/O
                         net (fo=3, routed)           0.897     5.534    timer_reg/dec_sec/m[5]_P_i_4__0_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I4_O)        0.150     5.684 r  timer_reg/dec_sec/m[5]_P_i_4/O
                         net (fo=2, routed)           0.825     6.508    timer_reg/dec_msec_2/m_reg[5]_C_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.328     6.836 f  timer_reg/dec_msec_2/m[3]_i_6/O
                         net (fo=10, routed)          0.639     7.475    timer_reg/dec_msec_1/m_reg[1]_4
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.599 r  timer_reg/dec_msec_1/m[3]_i_1__0/O
                         net (fo=4, routed)           0.379     7.979    timer_reg/dec_msec_1/reg_dec_cnt[1]
    SLICE_X4Y75          FDCE                                         r  timer_reg/dec_msec_1/m_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.583   201.586    timer_reg/dec_msec_1/clk_out1
    SLICE_X4Y75          FDCE                                         r  timer_reg/dec_msec_1/m_reg[1]/C
                         clock pessimism              0.096   201.682    
                         clock uncertainty           -0.318   201.365    
    SLICE_X4Y75          FDCE (Setup_fdce_C_CE)      -0.205   201.160    timer_reg/dec_msec_1/m_reg[1]
  -------------------------------------------------------------------
                         required time                        201.160    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                193.181    

Slack (MET) :             193.181ns  (required time - arrival time)
  Source:                 timer_reg/dec_sec/m_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_msec_1/m_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 1.306ns (20.822%)  route 4.966ns (79.178%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 201.586 - 200.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.704     1.706    timer_reg/dec_sec/clk_out1
    SLICE_X5Y76          FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDPE (Prop_fdpe_C_Q)         0.456     2.162 r  timer_reg/dec_sec/m_reg[1]_P/Q
                         net (fo=2, routed)           0.799     2.961    timer_reg/dec_sec/m_reg[1]_P_n_0
    SLICE_X6Y76          LUT3 (Prop_lut3_I0_O)        0.124     3.085 r  timer_reg/dec_sec/g0_b1_i_1/O
                         net (fo=7, routed)           1.428     4.513    timer_reg/dec_sec/g0_b1_i_1_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I4_O)        0.124     4.637 f  timer_reg/dec_sec/m[5]_P_i_4__0/O
                         net (fo=3, routed)           0.897     5.534    timer_reg/dec_sec/m[5]_P_i_4__0_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I4_O)        0.150     5.684 r  timer_reg/dec_sec/m[5]_P_i_4/O
                         net (fo=2, routed)           0.825     6.508    timer_reg/dec_msec_2/m_reg[5]_C_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.328     6.836 f  timer_reg/dec_msec_2/m[3]_i_6/O
                         net (fo=10, routed)          0.639     7.475    timer_reg/dec_msec_1/m_reg[1]_4
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.599 r  timer_reg/dec_msec_1/m[3]_i_1__0/O
                         net (fo=4, routed)           0.379     7.979    timer_reg/dec_msec_1/reg_dec_cnt[1]
    SLICE_X4Y75          FDCE                                         r  timer_reg/dec_msec_1/m_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.583   201.586    timer_reg/dec_msec_1/clk_out1
    SLICE_X4Y75          FDCE                                         r  timer_reg/dec_msec_1/m_reg[2]/C
                         clock pessimism              0.096   201.682    
                         clock uncertainty           -0.318   201.365    
    SLICE_X4Y75          FDCE (Setup_fdce_C_CE)      -0.205   201.160    timer_reg/dec_msec_1/m_reg[2]
  -------------------------------------------------------------------
                         required time                        201.160    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                193.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 en_2Hz_count/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_2Hz_count/m_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.596     0.598    en_2Hz_count/clk_out1
    SLICE_X7Y66          FDCE                                         r  en_2Hz_count/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDCE (Prop_fdce_C_Q)         0.141     0.739 r  en_2Hz_count/m_reg[2]/Q
                         net (fo=7, routed)           0.101     0.839    en_2Hz_count/m_reg__0[2]
    SLICE_X6Y66          LUT6 (Prop_lut6_I3_O)        0.045     0.884 r  en_2Hz_count/m[4]_i_1__6/O
                         net (fo=1, routed)           0.000     0.884    en_2Hz_count/p_0_in[4]
    SLICE_X6Y66          FDCE                                         r  en_2Hz_count/m_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.865     0.867    en_2Hz_count/clk_out1
    SLICE_X6Y66          FDCE                                         r  en_2Hz_count/m_reg[4]/C
                         clock pessimism             -0.256     0.611    
    SLICE_X6Y66          FDCE (Hold_fdce_C_D)         0.121     0.732    en_2Hz_count/m_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 en_2Hz_count/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_2Hz_count/m_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.124%)  route 0.120ns (38.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.596     0.598    en_2Hz_count/clk_out1
    SLICE_X7Y66          FDCE                                         r  en_2Hz_count/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDCE (Prop_fdce_C_Q)         0.141     0.739 r  en_2Hz_count/m_reg[0]/Q
                         net (fo=9, routed)           0.120     0.859    en_2Hz_count/m_reg__0[0]
    SLICE_X6Y66          LUT5 (Prop_lut5_I3_O)        0.048     0.907 r  en_2Hz_count/m[3]_i_1__9/O
                         net (fo=1, routed)           0.000     0.907    en_2Hz_count/p_0_in[3]
    SLICE_X6Y66          FDCE                                         r  en_2Hz_count/m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.865     0.867    en_2Hz_count/clk_out1
    SLICE_X6Y66          FDCE                                         r  en_2Hz_count/m_reg[3]/C
                         clock pessimism             -0.256     0.611    
    SLICE_X6Y66          FDCE (Hold_fdce_C_D)         0.131     0.742    en_2Hz_count/m_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 en_2Hz_count/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_2Hz_count/m_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.596     0.598    en_2Hz_count/clk_out1
    SLICE_X7Y66          FDCE                                         r  en_2Hz_count/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDCE (Prop_fdce_C_Q)         0.141     0.739 r  en_2Hz_count/m_reg[0]/Q
                         net (fo=9, routed)           0.120     0.859    en_2Hz_count/m_reg__0[0]
    SLICE_X6Y66          LUT3 (Prop_lut3_I2_O)        0.045     0.904 r  en_2Hz_count/m[1]_i_1__5/O
                         net (fo=1, routed)           0.000     0.904    en_2Hz_count/p_0_in[1]
    SLICE_X6Y66          FDCE                                         r  en_2Hz_count/m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.865     0.867    en_2Hz_count/clk_out1
    SLICE_X6Y66          FDCE                                         r  en_2Hz_count/m_reg[1]/C
                         clock pessimism             -0.256     0.611    
    SLICE_X6Y66          FDCE (Hold_fdce_C_D)         0.120     0.731    en_2Hz_count/m_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 timer_reg/dec_min/m_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.591     0.593    timer_reg/dec_min/clk_out1
    SLICE_X4Y78          FDCE                                         r  timer_reg/dec_min/m_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  timer_reg/dec_min/m_reg[4]_C/Q
                         net (fo=3, routed)           0.098     0.831    timer_reg/dec_min/m_reg[4]_C_n_0
    SLICE_X5Y78          LUT4 (Prop_lut4_I0_O)        0.045     0.876 r  timer_reg/dec_min/m[4]_P_i_1__0/O
                         net (fo=1, routed)           0.000     0.876    timer_reg/dec_min/m[4]_P_i_1__0_n_0
    SLICE_X5Y78          FDPE                                         r  timer_reg/dec_min/m_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.860     0.862    timer_reg/dec_min/clk_out1
    SLICE_X5Y78          FDPE                                         r  timer_reg/dec_min/m_reg[4]_P/C
                         clock pessimism             -0.256     0.606    
    SLICE_X5Y78          FDPE (Hold_fdpe_C_D)         0.092     0.698    timer_reg/dec_min/m_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 alarm_reg/count_minute/m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm_reg/count_minute/m_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.008%)  route 0.152ns (44.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.594     0.596    alarm_reg/count_minute/clk_out1
    SLICE_X4Y68          FDCE                                         r  alarm_reg/count_minute/m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.141     0.737 r  alarm_reg/count_minute/m_reg[3]/Q
                         net (fo=13, routed)          0.152     0.889    alarm_reg/count_minute/m_reg__0[3]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.045     0.934 r  alarm_reg/count_minute/m[5]_i_2__1/O
                         net (fo=1, routed)           0.000     0.934    alarm_reg/count_minute/p_0_in[5]
    SLICE_X3Y68          FDCE                                         r  alarm_reg/count_minute/m_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.866     0.868    alarm_reg/count_minute/clk_out1
    SLICE_X3Y68          FDCE                                         r  alarm_reg/count_minute/m_reg[5]/C
                         clock pessimism             -0.234     0.634    
    SLICE_X3Y68          FDCE (Hold_fdce_C_D)         0.092     0.726    alarm_reg/count_minute/m_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 timer_reg/dec_msec_0/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_msec_0/m_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.591     0.593    timer_reg/dec_msec_0/clk_out1
    SLICE_X6Y72          FDCE                                         r  timer_reg/dec_msec_0/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.164     0.757 r  timer_reg/dec_msec_0/m_reg[0]/Q
                         net (fo=7, routed)           0.116     0.873    timer_reg/dec_msec_0/m_reg[0]_0
    SLICE_X7Y72          LUT4 (Prop_lut4_I2_O)        0.048     0.921 r  timer_reg/dec_msec_0/m[3]_i_2__1/O
                         net (fo=1, routed)           0.000     0.921    timer_reg/dec_msec_0/m[3]_i_2__1_n_0
    SLICE_X7Y72          FDCE                                         r  timer_reg/dec_msec_0/m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.859     0.861    timer_reg/dec_msec_0/clk_out1
    SLICE_X7Y72          FDCE                                         r  timer_reg/dec_msec_0/m_reg[3]/C
                         clock pessimism             -0.255     0.606    
    SLICE_X7Y72          FDCE (Hold_fdce_C_D)         0.107     0.713    timer_reg/dec_msec_0/m_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 alarm_reg/count_minute/m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm_reg/count_minute/m_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.524%)  route 0.155ns (45.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.594     0.596    alarm_reg/count_minute/clk_out1
    SLICE_X4Y68          FDCE                                         r  alarm_reg/count_minute/m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.141     0.737 f  alarm_reg/count_minute/m_reg[3]/Q
                         net (fo=13, routed)          0.155     0.892    alarm_reg/count_minute/m_reg__0[3]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.045     0.937 r  alarm_reg/count_minute/m[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.937    alarm_reg/count_minute/p_0_in[2]
    SLICE_X3Y68          FDCE                                         r  alarm_reg/count_minute/m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.866     0.868    alarm_reg/count_minute/clk_out1
    SLICE_X3Y68          FDCE                                         r  alarm_reg/count_minute/m_reg[2]/C
                         clock pessimism             -0.234     0.634    
    SLICE_X3Y68          FDCE (Hold_fdce_C_D)         0.092     0.726    alarm_reg/count_minute/m_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 alarm_reg/count_minute/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            alarm_reg/count_minute/m_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.595     0.597    alarm_reg/count_minute/clk_out1
    SLICE_X3Y68          FDCE                                         r  alarm_reg/count_minute/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.128     0.725 r  alarm_reg/count_minute/m_reg[1]/Q
                         net (fo=10, routed)          0.083     0.808    alarm_reg/count_minute/m_reg__0[1]
    SLICE_X3Y68          LUT6 (Prop_lut6_I4_O)        0.099     0.907 r  alarm_reg/count_minute/m[4]_i_1__3/O
                         net (fo=1, routed)           0.000     0.907    alarm_reg/count_minute/p_0_in[4]
    SLICE_X3Y68          FDCE                                         r  alarm_reg/count_minute/m_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.866     0.868    alarm_reg/count_minute/clk_out1
    SLICE_X3Y68          FDCE                                         r  alarm_reg/count_minute/m_reg[4]/C
                         clock pessimism             -0.271     0.597    
    SLICE_X3Y68          FDCE (Hold_fdce_C_D)         0.092     0.689    alarm_reg/count_minute/m_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 timer_reg/dec_msec_0/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_msec_0/m_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.591     0.593    timer_reg/dec_msec_0/clk_out1
    SLICE_X6Y72          FDCE                                         r  timer_reg/dec_msec_0/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.164     0.757 r  timer_reg/dec_msec_0/m_reg[0]/Q
                         net (fo=7, routed)           0.116     0.873    timer_reg/dec_msec_0/m_reg[0]_0
    SLICE_X7Y72          LUT4 (Prop_lut4_I3_O)        0.045     0.918 r  timer_reg/dec_msec_0/m[1]_i_1__9/O
                         net (fo=1, routed)           0.000     0.918    timer_reg/dec_msec_0/m[1]_i_1__9_n_0
    SLICE_X7Y72          FDCE                                         r  timer_reg/dec_msec_0/m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.859     0.861    timer_reg/dec_msec_0/clk_out1
    SLICE_X7Y72          FDCE                                         r  timer_reg/dec_msec_0/m_reg[1]/C
                         clock pessimism             -0.255     0.606    
    SLICE_X7Y72          FDCE (Hold_fdce_C_D)         0.091     0.697    timer_reg/dec_msec_0/m_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 timer_reg/dec_min/m_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.594     0.596    timer_reg/dec_min/clk_out1
    SLICE_X6Y81          FDPE                                         r  timer_reg/dec_min/m_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDPE (Prop_fdpe_C_Q)         0.164     0.760 r  timer_reg/dec_min/m_reg[0]_P/Q
                         net (fo=8, routed)           0.117     0.876    timer_reg/dec_min/m_reg[0]_P_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.045     0.921 r  timer_reg/dec_min/m[1]_P_i_1__0/O
                         net (fo=1, routed)           0.000     0.921    timer_reg/dec_min/m[1]_P_i_1__0_n_0
    SLICE_X7Y81          FDPE                                         r  timer_reg/dec_min/m_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.863     0.865    timer_reg/dec_min/clk_out1
    SLICE_X7Y81          FDPE                                         r  timer_reg/dec_min/m_reg[1]_P/C
                         clock pessimism             -0.256     0.609    
    SLICE_X7Y81          FDPE (Hold_fdpe_C_D)         0.091     0.700    timer_reg/dec_min/m_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y83      ad/alarm_on_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y72      alarm_reg/count_hours/m_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y72      alarm_reg/count_hours/m_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y72      alarm_reg/count_hours/m_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y72      alarm_reg/count_hours/m_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y72      alarm_reg/count_hours/m_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y68      alarm_reg/count_minute/m_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y68      alarm_reg/count_minute/m_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y73      count_seconds/m_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y73      count_seconds/m_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y73      count_seconds/m_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y73      count_seconds/m_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y76      en_1Hz_count/m_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y76      en_1Hz_count/m_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y76      en_1Hz_count/m_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y76      en_1Hz_count/m_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y82      timer_reg/ini_reg_min/m_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X6Y82      timer_reg/ini_reg_min/m_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y72      alarm_reg/count_hours/m_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y72      alarm_reg/count_hours/m_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y72      alarm_reg/count_hours/m_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y72      alarm_reg/count_hours/m_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y72      alarm_reg/count_hours/m_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y68      alarm_reg/count_minute/m_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y68      alarm_reg/count_minute/m_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y68      alarm_reg/count_minute/m_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y68      alarm_reg/count_minute/m_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y68      alarm_reg/count_minute/m_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.269ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_sec/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.608ns (21.677%)  route 2.197ns (78.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 201.586 - 200.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.704     1.706    timer_reg/ini_reg_sec/clk_out1
    SLICE_X7Y76          FDCE                                         r  timer_reg/ini_reg_sec/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.456     2.162 f  timer_reg/ini_reg_sec/m_reg[2]/Q
                         net (fo=6, routed)           0.967     3.130    timer_reg/ini_reg_sec/ini_sec_m[2]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.152     3.282 f  timer_reg/ini_reg_sec/m_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           1.229     4.511    timer_reg/dec_sec/m_reg[2]
    SLICE_X6Y75          FDPE                                         f  timer_reg/dec_sec/m_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.583   201.586    timer_reg/dec_sec/clk_out1
    SLICE_X6Y75          FDPE                                         r  timer_reg/dec_sec/m_reg[2]_P/C
                         clock pessimism              0.096   201.682    
                         clock uncertainty           -0.318   201.365    
    SLICE_X6Y75          FDPE (Recov_fdpe_C_PRE)     -0.585   200.780    timer_reg/dec_sec/m_reg[2]_P
  -------------------------------------------------------------------
                         required time                        200.780    
                         arrival time                          -4.511    
  -------------------------------------------------------------------
                         slack                                196.269    

Slack (MET) :             196.789ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_sec/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.580ns (22.893%)  route 1.953ns (77.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 201.586 - 200.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.704     1.706    timer_reg/ini_reg_sec/clk_out1
    SLICE_X7Y76          FDCE                                         r  timer_reg/ini_reg_sec/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.456     2.162 r  timer_reg/ini_reg_sec/m_reg[2]/Q
                         net (fo=6, routed)           0.967     3.130    timer_reg/ini_reg_sec/ini_sec_m[2]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.124     3.254 f  timer_reg/ini_reg_sec/m_reg[2]_LDC_i_2__0/O
                         net (fo=2, routed)           0.986     4.240    timer_reg/dec_sec/m_reg[2]_0
    SLICE_X6Y74          FDCE                                         f  timer_reg/dec_sec/m_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.583   201.586    timer_reg/dec_sec/clk_out1
    SLICE_X6Y74          FDCE                                         r  timer_reg/dec_sec/m_reg[2]_C/C
                         clock pessimism              0.079   201.665    
                         clock uncertainty           -0.318   201.348    
    SLICE_X6Y74          FDCE (Recov_fdce_C_CLR)     -0.319   201.029    timer_reg/dec_sec/m_reg[2]_C
  -------------------------------------------------------------------
                         required time                        201.029    
                         arrival time                          -4.240    
  -------------------------------------------------------------------
                         slack                                196.789    

Slack (MET) :             196.852ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_sec/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.767ns (34.137%)  route 1.480ns (65.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 201.588 - 200.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.704     1.706    timer_reg/ini_reg_sec/clk_out1
    SLICE_X6Y76          FDCE                                         r  timer_reg/ini_reg_sec/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.478     2.184 f  timer_reg/ini_reg_sec/m_reg[1]/Q
                         net (fo=7, routed)           0.688     2.873    timer_reg/ini_reg_sec/ini_sec_m[1]
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.289     3.162 f  timer_reg/ini_reg_sec/m_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.792     3.953    timer_reg/dec_sec/m_reg[1]
    SLICE_X5Y76          FDPE                                         f  timer_reg/dec_sec/m_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.585   201.588    timer_reg/dec_sec/clk_out1
    SLICE_X5Y76          FDPE                                         r  timer_reg/dec_sec/m_reg[1]_P/C
                         clock pessimism              0.096   201.684    
                         clock uncertainty           -0.318   201.367    
    SLICE_X5Y76          FDPE (Recov_fdpe_C_PRE)     -0.561   200.806    timer_reg/dec_sec/m_reg[1]_P
  -------------------------------------------------------------------
                         required time                        200.806    
                         arrival time                          -3.953    
  -------------------------------------------------------------------
                         slack                                196.852    

Slack (MET) :             196.869ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_sec/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.573ns (26.972%)  route 1.551ns (73.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 201.507 - 200.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.704     1.706    timer_reg/ini_reg_sec/clk_out1
    SLICE_X7Y76          FDCE                                         r  timer_reg/ini_reg_sec/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.456     2.162 f  timer_reg/ini_reg_sec/m_reg[5]/Q
                         net (fo=6, routed)           0.582     2.744    timer_reg/ini_reg_sec/ini_sec_m[5]
    SLICE_X7Y75          LUT3 (Prop_lut3_I2_O)        0.117     2.861 f  timer_reg/ini_reg_sec/m_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.970     3.831    timer_reg/dec_sec/m_reg[5]
    SLICE_X8Y74          FDPE                                         f  timer_reg/dec_sec/m_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.504   201.507    timer_reg/dec_sec/clk_out1
    SLICE_X8Y74          FDPE                                         r  timer_reg/dec_sec/m_reg[5]_P/C
                         clock pessimism              0.079   201.586    
                         clock uncertainty           -0.318   201.269    
    SLICE_X8Y74          FDPE (Recov_fdpe_C_PRE)     -0.569   200.700    timer_reg/dec_sec/m_reg[5]_P
  -------------------------------------------------------------------
                         required time                        200.700    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                196.869    

Slack (MET) :             196.895ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_sec/m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.575ns (27.361%)  route 1.527ns (72.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 201.510 - 200.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.704     1.706    timer_reg/ini_reg_sec/clk_out1
    SLICE_X7Y76          FDCE                                         r  timer_reg/ini_reg_sec/m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.456     2.162 f  timer_reg/ini_reg_sec/m_reg[3]/Q
                         net (fo=6, routed)           0.418     2.581    timer_reg/ini_reg_sec/ini_sec_m[3]
    SLICE_X7Y75          LUT3 (Prop_lut3_I2_O)        0.119     2.700 f  timer_reg/ini_reg_sec/m_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           1.108     3.808    timer_reg/dec_sec/m_reg[3]
    SLICE_X10Y74         FDPE                                         f  timer_reg/dec_sec/m_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.507   201.510    timer_reg/dec_sec/clk_out1
    SLICE_X10Y74         FDPE                                         r  timer_reg/dec_sec/m_reg[3]_P/C
                         clock pessimism              0.079   201.589    
                         clock uncertainty           -0.318   201.272    
    SLICE_X10Y74         FDPE (Recov_fdpe_C_PRE)     -0.569   200.703    timer_reg/dec_sec/m_reg[3]_P
  -------------------------------------------------------------------
                         required time                        200.703    
                         arrival time                          -3.808    
  -------------------------------------------------------------------
                         slack                                196.895    

Slack (MET) :             197.037ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_min/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.773ns (34.930%)  route 1.440ns (65.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 201.592 - 200.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.713     1.715    timer_reg/ini_reg_min/clk_out1
    SLICE_X6Y82          FDCE                                         r  timer_reg/ini_reg_min/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.478     2.193 r  timer_reg/ini_reg_min/m_reg[1]/Q
                         net (fo=7, routed)           0.666     2.859    timer_reg/ini_reg_min/ini_min_m[1]
    SLICE_X7Y82          LUT3 (Prop_lut3_I2_O)        0.295     3.154 f  timer_reg/ini_reg_min/m_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.774     3.928    timer_reg/dec_min/m_reg[1]_0
    SLICE_X5Y79          FDCE                                         f  timer_reg/dec_min/m_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.589   201.592    timer_reg/dec_min/clk_out1
    SLICE_X5Y79          FDCE                                         r  timer_reg/dec_min/m_reg[1]_C/C
                         clock pessimism              0.096   201.688    
                         clock uncertainty           -0.318   201.371    
    SLICE_X5Y79          FDCE (Recov_fdce_C_CLR)     -0.405   200.966    timer_reg/dec_min/m_reg[1]_C
  -------------------------------------------------------------------
                         required time                        200.966    
                         arrival time                          -3.928    
  -------------------------------------------------------------------
                         slack                                197.037    

Slack (MET) :             197.125ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_sec/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.636ns (33.859%)  route 1.242ns (66.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 201.509 - 200.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.704     1.706    timer_reg/ini_reg_sec/clk_out1
    SLICE_X6Y76          FDCE                                         r  timer_reg/ini_reg_sec/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     2.224 f  timer_reg/ini_reg_sec/m_reg[0]/Q
                         net (fo=8, routed)           0.549     2.773    timer_reg/ini_reg_sec/ini_sec_m[0]
    SLICE_X9Y76          LUT3 (Prop_lut3_I2_O)        0.118     2.891 f  timer_reg/ini_reg_sec/m_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.693     3.585    timer_reg/dec_sec/m_reg[0]
    SLICE_X9Y76          FDPE                                         f  timer_reg/dec_sec/m_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.506   201.509    timer_reg/dec_sec/clk_out1
    SLICE_X9Y76          FDPE                                         r  timer_reg/dec_sec/m_reg[0]_P/C
                         clock pessimism              0.079   201.588    
                         clock uncertainty           -0.318   201.271    
    SLICE_X9Y76          FDPE (Recov_fdpe_C_PRE)     -0.561   200.710    timer_reg/dec_sec/m_reg[0]_P
  -------------------------------------------------------------------
                         required time                        200.710    
                         arrival time                          -3.585    
  -------------------------------------------------------------------
                         slack                                197.125    

Slack (MET) :             197.132ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_min/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.799ns (40.702%)  route 1.164ns (59.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 201.593 - 200.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.713     1.715    timer_reg/ini_reg_min/clk_out1
    SLICE_X6Y82          FDCE                                         r  timer_reg/ini_reg_min/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.478     2.193 f  timer_reg/ini_reg_min/m_reg[1]/Q
                         net (fo=7, routed)           0.666     2.859    timer_reg/ini_reg_min/ini_min_m[1]
    SLICE_X7Y82          LUT3 (Prop_lut3_I2_O)        0.321     3.180 f  timer_reg/ini_reg_min/m_reg[1]_LDC_i_1__0/O
                         net (fo=2, routed)           0.498     3.678    timer_reg/dec_min/m_reg[1]
    SLICE_X7Y81          FDPE                                         f  timer_reg/dec_min/m_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.590   201.593    timer_reg/dec_min/clk_out1
    SLICE_X7Y81          FDPE                                         r  timer_reg/dec_min/m_reg[1]_P/C
                         clock pessimism              0.096   201.689    
                         clock uncertainty           -0.318   201.372    
    SLICE_X7Y81          FDPE (Recov_fdpe_C_PRE)     -0.561   200.811    timer_reg/dec_min/m_reg[1]_P
  -------------------------------------------------------------------
                         required time                        200.811    
                         arrival time                          -3.678    
  -------------------------------------------------------------------
                         slack                                197.132    

Slack (MET) :             197.150ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_sec/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.580ns (27.683%)  route 1.515ns (72.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 201.509 - 200.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.704     1.706    timer_reg/ini_reg_sec/clk_out1
    SLICE_X7Y76          FDCE                                         r  timer_reg/ini_reg_sec/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.456     2.162 r  timer_reg/ini_reg_sec/m_reg[5]/Q
                         net (fo=6, routed)           0.582     2.744    timer_reg/ini_reg_sec/ini_sec_m[5]
    SLICE_X7Y75          LUT3 (Prop_lut3_I2_O)        0.124     2.868 f  timer_reg/ini_reg_sec/m_reg[5]_LDC_i_2__0/O
                         net (fo=2, routed)           0.934     3.802    timer_reg/dec_sec/m_reg[5]_0
    SLICE_X8Y73          FDCE                                         f  timer_reg/dec_sec/m_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.506   201.509    timer_reg/dec_sec/clk_out1
    SLICE_X8Y73          FDCE                                         r  timer_reg/dec_sec/m_reg[5]_C/C
                         clock pessimism              0.079   201.588    
                         clock uncertainty           -0.318   201.271    
    SLICE_X8Y73          FDCE (Recov_fdce_C_CLR)     -0.319   200.952    timer_reg/dec_sec/m_reg[5]_C
  -------------------------------------------------------------------
                         required time                        200.952    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                197.150    

Slack (MET) :             197.205ns  (required time - arrival time)
  Source:                 timer_reg/ini_reg_sec/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.773ns (37.738%)  route 1.275ns (62.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 201.586 - 200.000 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.704     1.706    timer_reg/ini_reg_sec/clk_out1
    SLICE_X6Y76          FDCE                                         r  timer_reg/ini_reg_sec/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.478     2.184 r  timer_reg/ini_reg_sec/m_reg[1]/Q
                         net (fo=7, routed)           0.688     2.873    timer_reg/ini_reg_sec/ini_sec_m[1]
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.295     3.168 f  timer_reg/ini_reg_sec/m_reg[1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.587     3.755    timer_reg/dec_sec/m_reg[1]_0
    SLICE_X5Y75          FDCE                                         f  timer_reg/dec_sec/m_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         1.583   201.586    timer_reg/dec_sec/clk_out1
    SLICE_X5Y75          FDCE                                         r  timer_reg/dec_sec/m_reg[1]_C/C
                         clock pessimism              0.096   201.682    
                         clock uncertainty           -0.318   201.365    
    SLICE_X5Y75          FDCE (Recov_fdce_C_CLR)     -0.405   200.960    timer_reg/dec_sec/m_reg[1]_C
  -------------------------------------------------------------------
                         required time                        200.960    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                197.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_min/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.742%)  route 0.317ns (60.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.595     0.597    timer_reg/ini_reg_min/clk_out1
    SLICE_X6Y82          FDCE                                         r  timer_reg/ini_reg_min/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.164     0.761 r  timer_reg/ini_reg_min/m_reg[0]/Q
                         net (fo=8, routed)           0.205     0.966    timer_reg/ini_reg_min/ini_min_m[0]
    SLICE_X6Y81          LUT3 (Prop_lut3_I2_O)        0.045     1.011 f  timer_reg/ini_reg_min/m_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.112     1.122    timer_reg/dec_min/m_reg[0]_0
    SLICE_X5Y81          FDCE                                         f  timer_reg/dec_min/m_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.863     0.865    timer_reg/dec_min/clk_out1
    SLICE_X5Y81          FDCE                                         r  timer_reg/dec_min/m_reg[0]_C/C
                         clock pessimism             -0.255     0.610    
    SLICE_X5Y81          FDCE (Remov_fdce_C_CLR)     -0.092     0.518    timer_reg/dec_min/m_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_min/m_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.209ns (38.624%)  route 0.332ns (61.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.592     0.594    timer_reg/ini_reg_min/clk_out1
    SLICE_X6Y79          FDCE                                         r  timer_reg/ini_reg_min/m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.164     0.758 r  timer_reg/ini_reg_min/m_reg[4]/Q
                         net (fo=6, routed)           0.138     0.896    timer_reg/ini_reg_min/ini_min_m[4]
    SLICE_X5Y79          LUT3 (Prop_lut3_I2_O)        0.045     0.941 f  timer_reg/ini_reg_min/m_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.194     1.135    timer_reg/dec_min/m_reg[4]_0
    SLICE_X4Y78          FDCE                                         f  timer_reg/dec_min/m_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.860     0.862    timer_reg/dec_min/clk_out1
    SLICE_X4Y78          FDCE                                         r  timer_reg/dec_min/m_reg[4]_C/C
                         clock pessimism             -0.255     0.607    
    SLICE_X4Y78          FDCE (Remov_fdce_C_CLR)     -0.092     0.515    timer_reg/dec_min/m_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_sec/m_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.325%)  route 0.389ns (67.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.589     0.591    timer_reg/ini_reg_sec/clk_out1
    SLICE_X7Y76          FDCE                                         r  timer_reg/ini_reg_sec/m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  timer_reg/ini_reg_sec/m_reg[4]/Q
                         net (fo=6, routed)           0.172     0.904    timer_reg/ini_reg_sec/ini_sec_m[4]
    SLICE_X7Y75          LUT3 (Prop_lut3_I2_O)        0.045     0.949 f  timer_reg/ini_reg_sec/m_reg[4]_LDC_i_2__0/O
                         net (fo=2, routed)           0.217     1.166    timer_reg/dec_sec/m_reg[4]_0
    SLICE_X7Y74          FDCE                                         f  timer_reg/dec_sec/m_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.856     0.858    timer_reg/dec_sec/clk_out1
    SLICE_X7Y74          FDCE                                         r  timer_reg/dec_sec/m_reg[4]_C/C
                         clock pessimism             -0.234     0.624    
    SLICE_X7Y74          FDCE (Remov_fdce_C_CLR)     -0.092     0.532    timer_reg/dec_sec/m_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_min/m_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.213ns (39.262%)  route 0.330ns (60.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.592     0.594    timer_reg/ini_reg_min/clk_out1
    SLICE_X6Y79          FDCE                                         r  timer_reg/ini_reg_min/m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.164     0.758 f  timer_reg/ini_reg_min/m_reg[4]/Q
                         net (fo=6, routed)           0.138     0.896    timer_reg/ini_reg_min/ini_min_m[4]
    SLICE_X5Y79          LUT3 (Prop_lut3_I2_O)        0.049     0.945 f  timer_reg/ini_reg_min/m_reg[4]_LDC_i_1__0/O
                         net (fo=2, routed)           0.191     1.136    timer_reg/dec_min/m_reg[4]
    SLICE_X5Y78          FDPE                                         f  timer_reg/dec_min/m_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.860     0.862    timer_reg/dec_min/clk_out1
    SLICE_X5Y78          FDPE                                         r  timer_reg/dec_min/m_reg[4]_P/C
                         clock pessimism             -0.255     0.607    
    SLICE_X5Y78          FDPE (Remov_fdpe_C_PRE)     -0.162     0.445    timer_reg/dec_min/m_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_sec/m_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.192ns (34.494%)  route 0.365ns (65.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.589     0.591    timer_reg/ini_reg_sec/clk_out1
    SLICE_X7Y76          FDCE                                         r  timer_reg/ini_reg_sec/m_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.141     0.732 f  timer_reg/ini_reg_sec/m_reg[4]/Q
                         net (fo=6, routed)           0.172     0.904    timer_reg/ini_reg_sec/ini_sec_m[4]
    SLICE_X7Y75          LUT3 (Prop_lut3_I2_O)        0.051     0.955 f  timer_reg/ini_reg_sec/m_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.192     1.147    timer_reg/dec_sec/m_reg[4]
    SLICE_X7Y75          FDPE                                         f  timer_reg/dec_sec/m_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.856     0.858    timer_reg/dec_sec/clk_out1
    SLICE_X7Y75          FDPE                                         r  timer_reg/dec_sec/m_reg[4]_P/C
                         clock pessimism             -0.255     0.603    
    SLICE_X7Y75          FDPE (Remov_fdpe_C_PRE)     -0.160     0.443    timer_reg/dec_sec/m_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -0.443    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_min/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.212ns (36.369%)  route 0.371ns (63.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.592     0.594    timer_reg/ini_reg_min/clk_out1
    SLICE_X6Y79          FDCE                                         r  timer_reg/ini_reg_min/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.164     0.758 f  timer_reg/ini_reg_min/m_reg[2]/Q
                         net (fo=6, routed)           0.178     0.936    timer_reg/ini_reg_min/ini_min_m[2]
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.048     0.984 f  timer_reg/ini_reg_min/m_reg[2]_LDC_i_1__0/O
                         net (fo=2, routed)           0.192     1.177    timer_reg/dec_min/m_reg[2]
    SLICE_X7Y78          FDPE                                         f  timer_reg/dec_min/m_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.860     0.862    timer_reg/dec_min/clk_out1
    SLICE_X7Y78          FDPE                                         r  timer_reg/dec_min/m_reg[2]_P/C
                         clock pessimism             -0.255     0.607    
    SLICE_X7Y78          FDPE (Remov_fdpe_C_PRE)     -0.157     0.450    timer_reg/dec_min/m_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -0.450    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_min/m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.211ns (34.496%)  route 0.401ns (65.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.595     0.597    timer_reg/ini_reg_min/clk_out1
    SLICE_X6Y82          FDCE                                         r  timer_reg/ini_reg_min/m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.164     0.761 f  timer_reg/ini_reg_min/m_reg[0]/Q
                         net (fo=8, routed)           0.205     0.966    timer_reg/ini_reg_min/ini_min_m[0]
    SLICE_X6Y81          LUT3 (Prop_lut3_I2_O)        0.047     1.013 f  timer_reg/ini_reg_min/m_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.196     1.208    timer_reg/dec_min/m_reg[0]
    SLICE_X6Y81          FDPE                                         f  timer_reg/dec_min/m_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.863     0.865    timer_reg/dec_min/clk_out1
    SLICE_X6Y81          FDPE                                         r  timer_reg/dec_min/m_reg[0]_P/C
                         clock pessimism             -0.255     0.610    
    SLICE_X6Y81          FDPE (Remov_fdpe_C_PRE)     -0.144     0.466    timer_reg/dec_min/m_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -0.466    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_min/m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.209ns (29.844%)  route 0.491ns (70.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.592     0.594    timer_reg/ini_reg_min/clk_out1
    SLICE_X6Y79          FDCE                                         r  timer_reg/ini_reg_min/m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.164     0.758 r  timer_reg/ini_reg_min/m_reg[2]/Q
                         net (fo=6, routed)           0.178     0.936    timer_reg/ini_reg_min/ini_min_m[2]
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.045     0.981 f  timer_reg/ini_reg_min/m_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.313     1.294    timer_reg/dec_min/m_reg[2]_0
    SLICE_X8Y78          FDCE                                         f  timer_reg/dec_min/m_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.832     0.834    timer_reg/dec_min/clk_out1
    SLICE_X8Y78          FDCE                                         r  timer_reg/dec_min/m_reg[2]_C/C
                         clock pessimism             -0.234     0.600    
    SLICE_X8Y78          FDCE (Remov_fdce_C_CLR)     -0.067     0.533    timer_reg/dec_min/m_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_sec/m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_sec/m_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.246ns (36.001%)  route 0.437ns (63.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.589     0.591    timer_reg/ini_reg_sec/clk_out1
    SLICE_X6Y76          FDCE                                         r  timer_reg/ini_reg_sec/m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.148     0.739 r  timer_reg/ini_reg_sec/m_reg[1]/Q
                         net (fo=7, routed)           0.247     0.986    timer_reg/ini_reg_sec/ini_sec_m[1]
    SLICE_X5Y76          LUT3 (Prop_lut3_I2_O)        0.098     1.084 f  timer_reg/ini_reg_sec/m_reg[1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.190     1.274    timer_reg/dec_sec/m_reg[1]_0
    SLICE_X5Y75          FDCE                                         f  timer_reg/dec_sec/m_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.856     0.858    timer_reg/dec_sec/clk_out1
    SLICE_X5Y75          FDCE                                         r  timer_reg/dec_sec/m_reg[1]_C/C
                         clock pessimism             -0.255     0.603    
    SLICE_X5Y75          FDCE (Remov_fdce_C_CLR)     -0.092     0.511    timer_reg/dec_sec/m_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 timer_reg/ini_reg_min/m_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timer_reg/dec_min/m_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.212ns (34.318%)  route 0.406ns (65.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.592     0.594    timer_reg/ini_reg_min/clk_out1
    SLICE_X6Y79          FDCE                                         r  timer_reg/ini_reg_min/m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.164     0.758 f  timer_reg/ini_reg_min/m_reg[5]/Q
                         net (fo=6, routed)           0.214     0.971    timer_reg/ini_reg_min/ini_min_m[5]
    SLICE_X6Y78          LUT3 (Prop_lut3_I2_O)        0.048     1.019 f  timer_reg/ini_reg_min/m_reg[5]_LDC_i_1__0/O
                         net (fo=2, routed)           0.192     1.211    timer_reg/dec_min/m_reg[5]
    SLICE_X7Y77          FDPE                                         f  timer_reg/dec_min/m_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=185, routed)         0.859     0.861    timer_reg/dec_min/clk_out1
    SLICE_X7Y77          FDPE                                         r  timer_reg/dec_min/m_reg[5]_P/C
                         clock pessimism             -0.255     0.606    
    SLICE_X7Y77          FDPE (Remov_fdpe_C_PRE)     -0.161     0.445    timer_reg/dec_min/m_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.767    





