{\rtf1\adeflang1025\ansi\ansicpg1252\uc1\adeff1\deff0\stshfdbch31505\stshfloch31506\stshfhich31506\stshfbi0\deflang1033\deflangfe1033\themelang1033\themelangfe0\themelangcs0{\fonttbl{\f0\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f1\fbidi \fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f2\fbidi \fmodern\fcharset0\fprq1{\*\panose 02070309020205020404}Courier New;}{\f3\fbidi \froman\fcharset2\fprq2{\*\panose 05050102010706020507}Symbol;}{\f10\fbidi \fnil\fcharset2\fprq2{\*\panose 05000000000000000000}Wingdings;}
{\f34\fbidi \froman\fcharset0\fprq2{\*\panose 02040503050406030204}Cambria Math;}{\f37\fbidi \fswiss\fcharset0\fprq2{\*\panose 020f0502020204030204}Calibri;}{\flomajor\f31500\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\fdbmajor\f31501\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\fhimajor\f31502\fbidi \fswiss\fcharset0\fprq2{\*\panose 020f0302020204030204}Calibri Light;}
{\fbimajor\f31503\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\flominor\f31504\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\fdbminor\f31505\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\fhiminor\f31506\fbidi \fswiss\fcharset0\fprq2{\*\panose 020f0502020204030204}Calibri;}
{\fbiminor\f31507\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f59\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\f60\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}
{\f62\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\f63\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\f64\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\f65\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}
{\f66\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\f67\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\f69\fbidi \fswiss\fcharset238\fprq2 Arial CE;}{\f70\fbidi \fswiss\fcharset204\fprq2 Arial Cyr;}
{\f72\fbidi \fswiss\fcharset161\fprq2 Arial Greek;}{\f73\fbidi \fswiss\fcharset162\fprq2 Arial Tur;}{\f74\fbidi \fswiss\fcharset177\fprq2 Arial (Hebrew);}{\f75\fbidi \fswiss\fcharset178\fprq2 Arial (Arabic);}
{\f76\fbidi \fswiss\fcharset186\fprq2 Arial Baltic;}{\f77\fbidi \fswiss\fcharset163\fprq2 Arial (Vietnamese);}{\f79\fbidi \fmodern\fcharset238\fprq1 Courier New CE;}{\f80\fbidi \fmodern\fcharset204\fprq1 Courier New Cyr;}
{\f82\fbidi \fmodern\fcharset161\fprq1 Courier New Greek;}{\f83\fbidi \fmodern\fcharset162\fprq1 Courier New Tur;}{\f84\fbidi \fmodern\fcharset177\fprq1 Courier New (Hebrew);}{\f85\fbidi \fmodern\fcharset178\fprq1 Courier New (Arabic);}
{\f86\fbidi \fmodern\fcharset186\fprq1 Courier New Baltic;}{\f87\fbidi \fmodern\fcharset163\fprq1 Courier New (Vietnamese);}{\f89\fbidi \froman\fcharset238\fprq2 Cambria Math CE;}{\f90\fbidi \froman\fcharset204\fprq2 Cambria Math Cyr;}
{\f92\fbidi \froman\fcharset161\fprq2 Cambria Math Greek;}{\f93\fbidi \froman\fcharset162\fprq2 Cambria Math Tur;}{\f96\fbidi \froman\fcharset186\fprq2 Cambria Math Baltic;}{\f97\fbidi \froman\fcharset163\fprq2 Cambria Math (Vietnamese);}
{\f99\fbidi \fswiss\fcharset238\fprq2 Calibri CE;}{\f100\fbidi \fswiss\fcharset204\fprq2 Calibri Cyr;}{\f102\fbidi \fswiss\fcharset161\fprq2 Calibri Greek;}{\f103\fbidi \fswiss\fcharset162\fprq2 Calibri Tur;}
{\f104\fbidi \fswiss\fcharset177\fprq2 Calibri (Hebrew);}{\f105\fbidi \fswiss\fcharset178\fprq2 Calibri (Arabic);}{\f106\fbidi \fswiss\fcharset186\fprq2 Calibri Baltic;}{\f107\fbidi \fswiss\fcharset163\fprq2 Calibri (Vietnamese);}
{\flomajor\f31508\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\flomajor\f31509\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\flomajor\f31511\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}
{\flomajor\f31512\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\flomajor\f31513\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\flomajor\f31514\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}
{\flomajor\f31515\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\flomajor\f31516\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fdbmajor\f31518\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}
{\fdbmajor\f31519\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\fdbmajor\f31521\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fdbmajor\f31522\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}
{\fdbmajor\f31523\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\fdbmajor\f31524\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fdbmajor\f31525\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}
{\fdbmajor\f31526\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fhimajor\f31528\fbidi \fswiss\fcharset238\fprq2 Calibri Light CE;}{\fhimajor\f31529\fbidi \fswiss\fcharset204\fprq2 Calibri Light Cyr;}
{\fhimajor\f31531\fbidi \fswiss\fcharset161\fprq2 Calibri Light Greek;}{\fhimajor\f31532\fbidi \fswiss\fcharset162\fprq2 Calibri Light Tur;}{\fhimajor\f31533\fbidi \fswiss\fcharset177\fprq2 Calibri Light (Hebrew);}
{\fhimajor\f31534\fbidi \fswiss\fcharset178\fprq2 Calibri Light (Arabic);}{\fhimajor\f31535\fbidi \fswiss\fcharset186\fprq2 Calibri Light Baltic;}{\fhimajor\f31536\fbidi \fswiss\fcharset163\fprq2 Calibri Light (Vietnamese);}
{\fbimajor\f31538\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\fbimajor\f31539\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\fbimajor\f31541\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}
{\fbimajor\f31542\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\fbimajor\f31543\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\fbimajor\f31544\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}
{\fbimajor\f31545\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\fbimajor\f31546\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\flominor\f31548\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}
{\flominor\f31549\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\flominor\f31551\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\flominor\f31552\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}
{\flominor\f31553\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\flominor\f31554\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\flominor\f31555\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}
{\flominor\f31556\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fdbminor\f31558\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\fdbminor\f31559\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}
{\fdbminor\f31561\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fdbminor\f31562\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\fdbminor\f31563\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\fdbminor\f31564\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fdbminor\f31565\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\fdbminor\f31566\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}
{\fhiminor\f31568\fbidi \fswiss\fcharset238\fprq2 Calibri CE;}{\fhiminor\f31569\fbidi \fswiss\fcharset204\fprq2 Calibri Cyr;}{\fhiminor\f31571\fbidi \fswiss\fcharset161\fprq2 Calibri Greek;}{\fhiminor\f31572\fbidi \fswiss\fcharset162\fprq2 Calibri Tur;}
{\fhiminor\f31573\fbidi \fswiss\fcharset177\fprq2 Calibri (Hebrew);}{\fhiminor\f31574\fbidi \fswiss\fcharset178\fprq2 Calibri (Arabic);}{\fhiminor\f31575\fbidi \fswiss\fcharset186\fprq2 Calibri Baltic;}
{\fhiminor\f31576\fbidi \fswiss\fcharset163\fprq2 Calibri (Vietnamese);}{\fbiminor\f31578\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\fbiminor\f31579\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}
{\fbiminor\f31581\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fbiminor\f31582\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\fbiminor\f31583\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\fbiminor\f31584\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fbiminor\f31585\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\fbiminor\f31586\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}}
{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;
\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;\red0\green0\blue0;\red0\green0\blue0;}{\*\defchp \fs24\kerning2\loch\af31506\hich\af31506\dbch\af31505 }{\*\defpap 
\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 }\noqfpromote {\stylesheet{\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe1033\kerning2\loch\f31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 \snext0 \sqformat \spriority0 Normal;}{\s1\ql \li0\ri0\sb240\sa60\sl278\slmult1
\keepn\widctlpar\wrapdefault\aspalpha\aspnum\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af0\afs32\alang1025 \ltrch\fcs0 \b\fs32\lang1033\langfe1033\kerning32\loch\f31502\hich\af31502\dbch\af31501\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext0 \slink15 \sqformat \spriority9 \styrsid8546070 heading 1;}{\*\cs10 \additive \sunhideused \spriority1 Default Paragraph Font;}{\*
\ts11\tsrowd\trftsWidthB3\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\trcbpat1\trcfpat1\tblind0\tblindtype3\tsvertalt\tsbrdrt\tsbrdrl\tsbrdrb\tsbrdrr\tsbrdrdgl\tsbrdrdgr\tsbrdrh\tsbrdrv \ql \li0\ri0\sa160\sl278\slmult1
\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe1033\kerning2\loch\f31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 
\snext11 \ssemihidden \sunhideused Normal Table;}{\*\cs15 \additive \rtlch\fcs1 \ab\af0\afs32 \ltrch\fcs0 \b\fs32\kerning32\loch\f31502\hich\af31502\dbch\af31501 \sbasedon10 \slink1 \spriority9 \styrsid8546070 Heading 1 Char;}{
\s16\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\tqc\tx4680\tqr\tx9360\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\f31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext16 \slink17 \sunhideused \styrsid8324676 header;}{\*\cs17 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \slink16 \styrsid8324676 
Header Char;}{\s18\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\tqc\tx4680\tqr\tx9360\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\f31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext18 \slink19 \sunhideused \styrsid8324676 footer;}{\*\cs19 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \sbasedon10 \slink18 \styrsid8324676 
Footer Char;}{\s20\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext20 \ssemihidden \sunhideused \styrsid2176963 Normal (Web);}{
\s21\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe1033\kerning2\loch\f31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 
\snext21 \sqformat \spriority1 \styrsid8546070 No Spacing;}{\s22\ql \li720\ri0\sa200\sl276\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\contextualspace \rtlch\fcs1 \af1\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\f31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext22 \sqformat \spriority34 \styrsid7079377 List Paragraph;}{\*\cs23 \additive \rtlch\fcs1 \af0 \ltrch\fcs0 \b 
\sbasedon10 \sqformat \spriority22 \styrsid10037656 Strong;}}{\*\listtable{\list\listtemplateid-1\listhybrid{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\leveltemplateid-991777894
\'02\'00);}{\levelnumbers\'01;}\rtlch\fcs1 \ab0\af0 \ltrch\fcs0 \b0 \fi-360\li1080\lin1080 }{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698713
\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li1440\lin1440 }{\listlevel\levelnfc2\levelnfcn2\leveljc2\leveljcn2\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698715
\'02\'02.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-180\li2160\lin2160 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698703
\'02\'03.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2880\lin2880 }{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698713
\'02\'04.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li3600\lin3600 }{\listlevel\levelnfc2\levelnfcn2\leveljc2\leveljcn2\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698715
\'02\'05.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-180\li4320\lin4320 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698703
\'02\'06.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5040\lin5040 }{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698713
\'02\'07.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5760\lin5760 }{\listlevel\levelnfc2\levelnfcn2\leveljc2\leveljcn2\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698715
\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-180\li6480\lin6480 }{\listname ;}\listid22217093}{\list\listtemplateid-1\listhybrid{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0
{\leveltext\leveltemplateid-991777894\'02\'00);}{\levelnumbers\'01;}\rtlch\fcs1 \ab0\af0 \ltrch\fcs0 \b0 \fi-360\li1080\lin1080 }{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0
{\leveltext\leveltemplateid67698713\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li1440\lin1440 }{\listlevel\levelnfc2\levelnfcn2\leveljc2\leveljcn2\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\leveltemplateid67698715\'02\'02.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-180\li2160\lin2160 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\leveltemplateid67698703\'02\'03.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2880\lin2880 }{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\leveltemplateid67698713\'02\'04.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li3600\lin3600 }{\listlevel\levelnfc2\levelnfcn2\leveljc2\leveljcn2\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\leveltemplateid67698715\'02\'05.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-180\li4320\lin4320 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\leveltemplateid67698703\'02\'06.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5040\lin5040 }{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\leveltemplateid67698713\'02\'07.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5760\lin5760 }{\listlevel\levelnfc2\levelnfcn2\leveljc2\leveljcn2\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\leveltemplateid67698715\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-180\li6480\lin6480 }{\listname ;}\listid108282640}{\list\listtemplateid-1{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0
\levelindent0{\leveltext\'02\'00);}{\levelnumbers\'01;}\rtlch\fcs1 \ab0\af0 \ltrch\fcs0 \b0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0
{\leveltext\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\'02\'02.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2160\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'03.;}{\levelnumbers
\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'04.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 
\ltrch\fcs0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'05.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li4320
\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'06.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5040\jclisttab\tx5040\lin5040 }
{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'07.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5760\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc0
\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname ;}\listid149249582}
{\list\listtemplateid-1\listhybrid{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\leveltemplateid-991777894\'02\'00);}{\levelnumbers\'01;}\rtlch\fcs1 \ab0\af0 \ltrch\fcs0 \b0 
\fi-360\li1080\lin1080 }{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698713\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-360\li1800\lin1800 }{\listlevel\levelnfc2\levelnfcn2\leveljc2\leveljcn2\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698715\'02\'02.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-180\li2520\lin2520 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698703\'02\'03.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-360\li3240\lin3240 }{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698713\'02\'04.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-360\li3960\lin3960 }{\listlevel\levelnfc2\levelnfcn2\leveljc2\leveljcn2\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698715\'02\'05.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-180\li4680\lin4680 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698703\'02\'06.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-360\li5400\lin5400 }{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698713\'02\'07.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-360\li6120\lin6120 }{\listlevel\levelnfc2\levelnfcn2\leveljc2\leveljcn2\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698715\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-180\li6840\lin6840 }{\listname ;}\listid276840209}{\list\listtemplateid-1{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'02\'00.;}{\levelnumbers\'01;}\rtlch\fcs1 \ab0\af0 \ltrch\fcs0 
\b0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li1440
\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'02.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2160\jclisttab\tx2160\lin2160 }
{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'03.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc0
\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'04.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc0\levelnfcn0\leveljc0
\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'05.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li4320\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0
\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'06.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5040\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative
\levelspace0\levelindent0{\leveltext\'02\'07.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5760\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0
{\leveltext\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname ;}\listid314646712}{\list\listtemplateid-1\listhybrid{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0
\levelstartat1\levelspace0\levelindent0{\leveltext\leveltemplateid67698689\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0 \fi-360\li720\lin720 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0
\levelindent0{\leveltext\leveltemplateid67698691\'01o;}{\levelnumbers;}\f2\fbias0 \fi-360\li1440\lin1440 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\leveltemplateid67698693\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0 \fi-360\li2160\lin2160 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698689
\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0 \fi-360\li2880\lin2880 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698691\'01o;}{\levelnumbers;}\f2\fbias0 
\fi-360\li3600\lin3600 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698693\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0 \fi-360\li4320\lin4320 }{\listlevel
\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698689\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0 \fi-360\li5040\lin5040 }{\listlevel\levelnfc23\levelnfcn23\leveljc0
\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698691\'01o;}{\levelnumbers;}\f2\fbias0 \fi-360\li5760\lin5760 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1
\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698693\'01\u-3929 ?;}{\levelnumbers;}\f10\fbias0 \fi-360\li6480\lin6480 }{\listname ;}\listid518156249}{\list\listtemplateid-1{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0
\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01\u-3913 ?;}{\levelnumbers;}\f3\fs20\fbias0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0
\levelindent0{\leveltext\'01o;}{\levelnumbers;}\f2\fs20\fbias0 \fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0 \fi-360\li2160\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}
\f10\fs20\fbias0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0 \fi-360\li3600
\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0 \fi-360\li4320\jclisttab\tx4320\lin4320 }
{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0 \fi-360\li5040\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc23\levelnfcn23
\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0 \fi-360\li5760\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0
\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'01\u-3929 ?;}{\levelnumbers;}\f10\fs20\fbias0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname ;}\listid698437332}{\list\listtemplateid-1{\listlevel\levelnfc4\levelnfcn4\leveljc0
\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'02\'00);}{\levelnumbers\'01;}\rtlch\fcs1 \ab0\af0 \ltrch\fcs0 \b0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0
\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative
\levelspace0\levelindent0{\leveltext\'02\'02.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2160\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0
{\leveltext\'02\'03.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\'02\'04.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'05.;}{\levelnumbers
\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li4320\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'06.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 
\ltrch\fcs0 \fi-360\li5040\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'07.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5760
\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li6480\jclisttab\tx6480\lin6480 }
{\listname ;}\listid934947719}{\list\listtemplateid-1\listhybrid{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\leveltemplateid-991777894\'02\'00);}{\levelnumbers\'01;}\rtlch\fcs1 
\ab0\af0 \ltrch\fcs0 \b0 \fi-360\li1080\lin1080 }{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698713\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 
\ltrch\fcs0 \fi-360\li1440\lin1440 }{\listlevel\levelnfc2\levelnfcn2\leveljc2\leveljcn2\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698715\'02\'02.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-180\li2160\lin2160 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698703\'02\'03.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-360\li2880\lin2880 }{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698713\'02\'04.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-360\li3600\lin3600 }{\listlevel\levelnfc2\levelnfcn2\leveljc2\leveljcn2\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698715\'02\'05.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-180\li4320\lin4320 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698703\'02\'06.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-360\li5040\lin5040 }{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698713\'02\'07.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-360\li5760\lin5760 }{\listlevel\levelnfc2\levelnfcn2\leveljc2\leveljcn2\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698715\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-180\li6480\lin6480 }{\listname ;}\listid1157040959}{\list\listtemplateid-1{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'02\'00);}{\levelnumbers\'01;}\rtlch\fcs1 \ab0\af0 
\ltrch\fcs0 \b0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li1440
\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'02.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2160\jclisttab\tx2160\lin2160 }
{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'03.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc0
\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'04.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc0\levelnfcn0\leveljc0
\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'05.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li4320\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0
\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'06.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5040\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative
\levelspace0\levelindent0{\leveltext\'02\'07.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5760\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0
{\leveltext\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname ;}\listid1213997672}{\list\listtemplateid-1{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1
\levelspace0\levelindent0{\leveltext\'02\'00.;}{\levelnumbers\'01;}\rtlch\fcs1 \ab0\af0 \ltrch\fcs0 \b0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0
\levelindent0{\leveltext\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\'02\'02.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2160\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'03.;}{\levelnumbers
\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'04.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 
\ltrch\fcs0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'05.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li4320
\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'06.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5040\jclisttab\tx5040\lin5040 }
{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'07.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5760\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc0
\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname ;}\listid1311326594}
{\list\listtemplateid-1\listhybrid{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\leveltemplateid-991777894\'02\'00);}{\levelnumbers\'01;}\rtlch\fcs1 \ab0\af0 \ltrch\fcs0 \b0 
\fi-360\li1080\lin1080 }{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698713\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-360\li1440\lin1440 }{\listlevel\levelnfc2\levelnfcn2\leveljc2\leveljcn2\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698715\'02\'02.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-180\li2160\lin2160 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698703\'02\'03.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-360\li2880\lin2880 }{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698713\'02\'04.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-360\li3600\lin3600 }{\listlevel\levelnfc2\levelnfcn2\leveljc2\leveljcn2\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698715\'02\'05.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-180\li4320\lin4320 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698703\'02\'06.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-360\li5040\lin5040 }{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698713\'02\'07.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-360\li5760\lin5760 }{\listlevel\levelnfc2\levelnfcn2\leveljc2\leveljcn2\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\leveltemplateid67698715\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 
\fi-180\li6480\lin6480 }{\listname ;}\listid1341736459}{\list\listtemplateid-1{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'02\'00.;}{\levelnumbers\'01;}\rtlch\fcs1 \ab0\af0 
\ltrch\fcs0 \b0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li1440
\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'02.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2160\jclisttab\tx2160\lin2160 }
{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'03.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc0
\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'04.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc0\levelnfcn0\leveljc0
\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'05.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li4320\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0
\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'06.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5040\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative
\levelspace0\levelindent0{\leveltext\'02\'07.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5760\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0
{\leveltext\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname ;}\listid1418867152}{\list\listtemplateid-1{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1
\levelspace0\levelindent0{\leveltext\'02\'00.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0
{\leveltext\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\'02\'02.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2160\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'03.;}{\levelnumbers
\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'04.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 
\ltrch\fcs0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'05.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li4320
\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'06.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5040\jclisttab\tx5040\lin5040 }
{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'07.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5760\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc0
\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname ;}\listid1434739935}
{\list\listtemplateid-1{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'02\'00);}{\levelnumbers\'01;}\rtlch\fcs1 \ab0\af0 \ltrch\fcs0 \b0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel
\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc0\levelnfcn0
\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'02.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2160\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0
\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'03.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1
\lvltentative\levelspace0\levelindent0{\leveltext\'02\'04.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0
\levelindent0{\leveltext\'02\'05.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li4320\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\'02\'06.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5040\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'07.;}{\levelnumbers
\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5760\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 
\ltrch\fcs0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname ;}\listid1498881630}{\list\listtemplateid-1{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'02\'00.;}{\levelnumbers\'01;}
\rtlch\fcs1 \ab0\af0 \ltrch\fcs0 \b0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 
\ltrch\fcs0 \fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'02.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2160
\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'03.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2880\jclisttab\tx2880\lin2880 }
{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'04.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc0
\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'05.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li4320\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc0\levelnfcn0\leveljc0
\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'06.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5040\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0
\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'07.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5760\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative
\levelspace0\levelindent0{\leveltext\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname ;}\listid1574852673}{\list\listtemplateid-1{\listlevel\levelnfc4\levelnfcn4\leveljc0\leveljcn0\levelfollow0
\levelstartat1\levelspace0\levelindent0{\leveltext\'02\'00);}{\levelnumbers\'01;}\rtlch\fcs1 \ab0\af0 \ltrch\fcs0 \b0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative
\levelspace0\levelindent0{\leveltext\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0
{\leveltext\'02\'02.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2160\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\'02\'03.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'04.;}{\levelnumbers
\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'05.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 
\ltrch\fcs0 \fi-360\li4320\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'06.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5040
\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'07.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5760\jclisttab\tx5760\lin5760 }
{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname 
;}\listid1649243189}{\list\listtemplateid-1{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'02\'00.;}{\levelnumbers\'01;}\rtlch\fcs1 \ab0\af0 \ltrch\fcs0 \b0 \fi-360\li720
\jclisttab\tx720\lin720 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li1440\jclisttab\tx1440\lin1440 }
{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'02.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2160\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc0
\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'03.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc0\levelnfcn0\leveljc0
\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'04.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0
\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'05.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li4320\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative
\levelspace0\levelindent0{\leveltext\'02\'06.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5040\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0
{\leveltext\'02\'07.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5760\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname ;}\listid1657609084}{\list\listtemplateid-1{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0
\levelindent0{\leveltext\'02\'00.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'02.;}{\levelnumbers
\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2160\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'03.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 
\ltrch\fcs0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'04.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li3600
\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'05.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li4320\jclisttab\tx4320\lin4320 }
{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'06.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5040\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc0
\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'07.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5760\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc0\levelnfcn0\leveljc0
\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li6480\jclisttab\tx6480\lin6480 }{\listname ;}\listid1721905377}{\list\listtemplateid-1{\listlevel
\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'02\'00.;}{\levelnumbers\'01;}\rtlch\fcs1 \ab0\af0 \ltrch\fcs0 \b0 \fi-360\li720\jclisttab\tx720\lin720 }{\listlevel\levelnfc0\levelnfcn0\leveljc0
\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'01.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li1440\jclisttab\tx1440\lin1440 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0
\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'02.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2160\jclisttab\tx2160\lin2160 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative
\levelspace0\levelindent0{\leveltext\'02\'03.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li2880\jclisttab\tx2880\lin2880 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0
{\leveltext\'02\'04.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li3600\jclisttab\tx3600\lin3600 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext
\'02\'05.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li4320\jclisttab\tx4320\lin4320 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'06.;}{\levelnumbers
\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li5040\jclisttab\tx5040\lin5040 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'07.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 
\ltrch\fcs0 \fi-360\li5760\jclisttab\tx5760\lin5760 }{\listlevel\levelnfc0\levelnfcn0\leveljc0\leveljcn0\levelfollow0\levelstartat1\lvltentative\levelspace0\levelindent0{\leveltext\'02\'08.;}{\levelnumbers\'01;}\rtlch\fcs1 \af0 \ltrch\fcs0 \fi-360\li6480
\jclisttab\tx6480\lin6480 }{\listname ;}\listid2072192398}}{\*\listoverridetable{\listoverride\listid518156249\listoverridecount0\ls1}{\listoverride\listid1574852673\listoverridecount0\ls2}{\listoverride\listid2072192398\listoverridecount0\ls3}
{\listoverride\listid1657609084\listoverridecount0\ls4}{\listoverride\listid314646712\listoverridecount0\ls5}{\listoverride\listid1418867152\listoverridecount0\ls6}{\listoverride\listid1311326594\listoverridecount0\ls7}{\listoverride\listid1498881630
\listoverridecount0\ls8}{\listoverride\listid1213997672\listoverridecount0\ls9}{\listoverride\listid934947719\listoverridecount0\ls10}{\listoverride\listid149249582\listoverridecount0\ls11}{\listoverride\listid1649243189\listoverridecount0\ls12}
{\listoverride\listid276840209\listoverridecount0\ls13}{\listoverride\listid1341736459\listoverridecount0\ls14}{\listoverride\listid108282640\listoverridecount0\ls15}{\listoverride\listid22217093\listoverridecount0\ls16}{\listoverride\listid1157040959
\listoverridecount0\ls17}{\listoverride\listid1721905377\listoverridecount0\ls18}{\listoverride\listid698437332\listoverridecount0\ls19}{\listoverride\listid1434739935\listoverridecount0\ls20}}{\*\rsidtbl \rsid67806\rsid345514\rsid1538782\rsid1594898
\rsid2176963\rsid2182999\rsid2834989\rsid3042849\rsid3090988\rsid3748506\rsid4014432\rsid4997185\rsid5333398\rsid5463674\rsid5533882\rsid5785628\rsid6061525\rsid6179341\rsid7079377\rsid7736287\rsid7942067\rsid7997332\rsid8324676\rsid8546070\rsid8783581
\rsid8805317\rsid9185045\rsid10037656\rsid10048985\rsid10167764\rsid10305935\rsid10358276\rsid11303287\rsid11546350\rsid12781334\rsid13460159\rsid13656873\rsid14161712\rsid14226461\rsid14242574\rsid14881914\rsid15404874\rsid15626795\rsid15732667
\rsid16066409}{\mmathPr\mmathFont34\mbrkBin0\mbrkBinSub0\msmallFrac0\mdispDef1\mlMargin0\mrMargin0\mdefJc1\mwrapIndent1440\mintLim0\mnaryLim1}{\info{\operator Ali Tahir}{\creatim\yr2025\mo11\dy7\hr23\min20}{\revtim\yr2025\mo11\dy8\hr18\min56}{\version32}
{\edmins64}{\nofpages13}{\nofwords2801}{\nofchars15966}{\nofcharsws18730}{\vern3}}{\*\xmlnstbl {\xmlns1 http://schemas.microsoft.com/office/word/2003/wordml}}\paperw12240\paperh15840\margl1440\margr1440\margt1440\margb1440\gutter0\ltrsect 
\widowctrl\ftnbj\aenddoc\trackmoves0\trackformatting1\donotembedsysfont0\relyonvml0\donotembedlingdata1\grfdocevents0\validatexml0\showplaceholdtext0\ignoremixedcontent0\saveinvalidxml0\showxmlerrors0\horzdoc\dghspace120\dgvspace120\dghorigin1701
\dgvorigin1984\dghshow0\dgvshow3\jcompress\viewkind1\viewscale100\rsidroot16066409 \fet0{\*\wgrffmtfilter 2450}\ilfomacatclnup0{\*\ftnsep \ltrpar \pard\plain \ltrpar
\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid8324676 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe1033\kerning2\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid1538782 \chftnsep 
\par }}{\*\ftnsepc \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid8324676 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid1538782 \chftnsepc 
\par }}{\*\aftnsep \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid8324676 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid1538782 \chftnsep 
\par }}{\*\aftnsepc \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid8324676 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid1538782 \chftnsepc 
\par }}\ltrpar \sectd \ltrsect\linex0\pgbrdropt32\sectdefaultcl\sectrsid8324676\sftnbj {\*\pnseclvl1\pnucrm\pnqc\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl2\pnucltr\pnqc\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl3
\pndec\pnqc\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl4\pnlcltr\pnqc\pnstart1\pnindent720\pnhang {\pntxta )}}{\*\pnseclvl5\pndec\pnqc\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl6\pnlcltr\pnqc\pnstart1\pnindent720\pnhang 
{\pntxtb (}{\pntxta )}}{\*\pnseclvl7\pnlcrm\pnqc\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl8\pnlcltr\pnqc\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl9\pnlcrm\pnqc\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}
\pard\plain \ltrpar\qc \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid16066409 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1\afs40 \ltrch\fcs0 \b\fs40\ul\insrsid16066409\charrsid16066409 \hich\af31506\dbch\af31505\loch\f31506 
Computer Architecture and Organization}{\rtlch\fcs1 \ab\af1\afs40 \ltrch\fcs0 \b\fs40\ul\insrsid5785628 
\par }{\rtlch\fcs1 \ab\af1\afs40 \ltrch\fcs0 \b\fs40\ul\insrsid16066409 
\par 
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid16066409 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid16066409\charrsid16066409 \hich\af31506\dbch\af31505\loch\f31506 Title:}{
\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid16066409 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid16066409 \hich\af31506\dbch\af31505\loch\f31506 Information Cycle
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid15626795 {\rtlch\fcs1 \af1 \ltrch\fcs0 \lang1024\langfe1024\noproof\insrsid1538782 
{\shp{\*\shpinst\shpleft-750\shptop2259\shpright9930\shpbottom2274\shpfhdr0\shpbxcolumn\shpbxignore\shpbypara\shpbyignore\shpwr3\shpwrk0\shpfblwtxt0\shpz0\shplid1026{\sp{\sn shapeType}{\sv 32}}{\sp{\sn fFlipH}{\sv 0}}{\sp{\sn fFlipV}{\sv 1}}
{\sp{\sn cxstyle}{\sv 0}}{\sp{\sn dhgt}{\sv 251658240}}{\sp{\sn fLayoutInCell}{\sv 1}}{\sp{\sn fLayoutInCell}{\sv 1}}}{\shprslt{\*\do\dobxcolumn\dobypara\dodhgt8192\dppolyline\dppolycount2\dpptx0\dppty15\dpptx10680\dppty0
\dpx-750\dpy2259\dpxsize10680\dpysize15\dpfillfgcr255\dpfillfgcg255\dpfillfgcb255\dpfillbgcr255\dpfillbgcg255\dpfillbgcb255\dpfillpat0\dplinew15\dplinecor0\dplinecog0\dplinecob0}}}}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid16066409\charrsid16066409 
\hich\af31506\dbch\af31505\loch\f31506 Group 7 (Purple Sharks) Member:}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid16066409 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid16066409 \hich\af31506\dbch\af31505\loch\f31506 
Ali Tahir\line \tab \tab \tab \tab     Aqsa Abid Abid\line \tab \tab \tab \tab \hich\af31506\dbch\af31505\loch\f31506     Salman K}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7736287 \hich\af31506\dbch\af31505\loch\f31506 amali}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid16066409 \line \tab \tab \tab \tab \hich\af31506\dbch\af31505\loch\f31506     Hamna Bashir\line \tab \tab \tab           Salman Fazal\line }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid16066409\charrsid16066409 
\hich\af31506\dbch\af31505\loch\f31506 Date:}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid16066409 \hich\af31506\dbch\af31505\loch\f31506  \tab (}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid16066409 \hich\af31506\dbch\af31505\loch\f31506 11/7}{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid11303287 \hich\af31506\dbch\af31505\loch\f31506 /}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid16066409 \hich\af31506\dbch\af31505\loch\f31506 2025}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid16066409\charrsid16066409 
\hich\af31506\dbch\af31505\loch\f31506 )}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid8324676 \line }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15626795 
\par }\pard \ltrpar\qj \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid15626795 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid15626795 
\par }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid15626795\charrsid15626795 \hich\af31506\dbch\af31505\loch\f31506 MCQ\hich\f31506 \rquote \loch\f31506 s:}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid8324676 
\par }\pard \ltrpar\qj \fi45\li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid2176963 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 
1. What is the first step of the CPU instruction cycle?\line }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 a) Execute\line b) Fetch\line c) Decode\line d) Store\line }{\rtlch\fcs1 \ab\af1 
\ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 Answer: b) Fetch
\par }\pard \ltrpar\qj \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid2176963 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 2. Whic
\hich\af31506\dbch\af31505\loch\f31506 h CPU register holds the address of the next instruction to be executed?\line }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 a) Instruction Register (IR)\line 
b) Memory Data Register (MDR)\line c) Program Counter (PC)\line d) Memory Address Register (MAR)\line }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 Answer: c) Program Counter (PC)
\par \hich\af31506\dbch\af31505\loch\f31506 3. During the fetch operation, the instruction is temporarily stored in which register?\line }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 
a) Program Counter (PC)\line b) Instruction Register (IR)\line c) Accumulator (ACC)\line d) Control Register (CR)}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \line \hich\af31506\dbch\af31505\loch\f31506 
Answer: b) Instruction Register (IR)
\par \hich\af31506\dbch\af31505\loch\f31506 4. What is the main purpose of the fetch step in the CPU cycle?\line }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 a) To execute arithmetic operations\line 
b) To retrieve an instruction from memory\line c) To send output to the display\line d) To store data in secondary memory}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \line \hich\af31506\dbch\af31505\loch\f31506 
Answer: b) To retrieve an instruction from memory
\par \hich\af31506\dbch\af31505\loch\f31506 5. Which sequence correctl\hich\af31506\dbch\af31505\loch\f31506 y represents the fetch-decode-execute cycle?\line }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid2176963\charrsid2176963 
\hich\af31506\dbch\af31505\loch\f31506 a) Execute \loch\af31506\dbch\af31505\hich\f31506 \u8594\'3f\hich\af31506\dbch\af31505\loch\f31506  Decode \loch\af31506\dbch\af31505\hich\f31506 \u8594\'3f\hich\af31506\dbch\af31505\loch\f31506  Fetch\line b) Fetch 
\loch\af31506\dbch\af31505\hich\f31506 \u8594\'3f\hich\af31506\dbch\af31505\loch\f31506  Execute \loch\af31506\dbch\af31505\hich\f31506 \u8594\'3f\hich\af31506\dbch\af31505\loch\f31506  Decode\line c) Decode \loch\af31506\dbch\af31505\hich\f31506 \u8594
\'3f\hich\af31506\dbch\af31505\loch\f31506  Fetch \loch\af31506\dbch\af31505\hich\f31506 \u8594\'3f\hich\af31506\dbch\af31505\loch\f31506  Execute\line d) Fetch \loch\af31506\dbch\af31505\hich\f31506 \u8594\'3f\hich\af31506\dbch\af31505\loch\f31506 
 Decode \loch\af31506\dbch\af31505\hich\f31506 \u8594\'3f\hich\af31506\dbch\af31505\loch\f31506  Execute}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \line }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid13460159 
\hich\af31506\dbch\af31505\loch\f31506   }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 Answer: d) Fetch \loch\af31506\dbch\af31505\hich\f31506 \u8594\'3f\hich\af31506\dbch\af31505\loch\f31506 
 Decode \loch\af31506\dbch\af31505\hich\f31506 \u8594\'3f\hich\af31506\dbch\af31505\loch\f31506  Execute}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963 
\par }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid13460159 \hich\af31506\dbch\af31505\loch\f31506   \hich\af31506\dbch\af31505\loch\f31506 Grou\hich\af31506\dbch\af31505\loch\f31506 p Mem\hich\af31506\dbch\af31505\loch\f31506 ber:}{\rtlch\fcs1 \ab\af1 
\ltrch\fcs0 \b\insrsid7736287 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7736287 \hich\af31506\dbch\af31505\loch\f31506 Ali Tahir}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7736287 \hich\af31506\dbch\af31505\loch\f31506  }{
\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid13460159\charrsid2176963 
\par }\pard \ltrpar\qj \fi720\li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid8805317 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 
6. Which CPU component is primarily responsible for performing arithmetic and logical }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid8805317 \tab }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 
 during the execute phase?
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 a)\tab}}\pard\plain \ltrpar
\s21\ql \fi-360\li1080\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\ls13\adjustright\rin0\lin1080\itap0\pararsid8546070 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 Control Unit
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 b)\tab}\hich\af31506\dbch\af31505\loch\f31506 Instruction Register
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 c)\tab}\hich\af31506\dbch\af31505\loch\f31506 Arithmetic Logic Unit
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 d)\tab}\hich\af31506\dbch\af31505\loch\f31506 Memory Address Register}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\insrsid2176963\charrsid2176963 \line \hich\af31506\dbch\af31505\loch\f31506 Answer: c) Arithmetic Logic Unit
\par }\pard\plain \ltrpar\qj \fi720\li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid8546070 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 
7. What type of instruction typically modifies the Program Counter during execution?
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 a)\tab}}\pard\plain \ltrpar
\s21\ql \fi-360\li1080\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\ls14\adjustright\rin0\lin1080\itap0\pararsid8546070 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 Arithmetic instruction
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 b)\tab}\hich\af31506\dbch\af31505\loch\f31506 Logical instruction
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 c)\tab}\hich\af31506\dbch\af31505\loch\f31506 Control instruction
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 d)\tab}\hich\af31506\dbch\af31505\loch\f31506 Data transfer instruction}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\insrsid2176963\charrsid2176963 \line \hich\af31506\dbch\af31505\loch\f31506 Answer: c) Control instruction
\par }\pard\plain \ltrpar\qj \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid8546070 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 
8. Which of the following operations is not typically performed during the execute phase?
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 a)\tab}}\pard\plain \ltrpar
\s21\ql \fi-360\li1080\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\ls15\adjustright\rin0\lin1080\itap0\pararsid8546070 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 Fetching the instruction from memory
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 b)\tab}\hich\af31506\dbch\af31505\loch\f31506 Performing a bitwise AND operation
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 c)\tab}\hich\af31506\dbch\af31505\loch\f31506 Jumping to a new instruction address
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 d)\tab}\hich\af31506\dbch\af31505\loch\f31506 Storing data into memory}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\insrsid2176963\charrsid2176963 \line \hich\af31506\dbch\af31505\loch\f31506 Answer: a) Fetching the instruction from memory
\par }\pard\plain \ltrpar\qj \fi720\li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid8546070 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 9. What happens if a
\hich\af31506\dbch\af31505\loch\f31506 n error like division by zero occurs during the execute phase?
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 a)\tab}}\pard\plain \ltrpar
\s21\ql \fi-360\li1080\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\ls16\adjustright\rin0\lin1080\itap0\pararsid8546070 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 The CPU halts immediately
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 b)\tab}\hich\af31506\dbch\af31505\loch\f31506 The instruction is skipped
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 c)\tab}\hich\af31506\dbch\af31505\loch\f31506 An exception or interrupt is triggered
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 d)\tab}\hich\af31506\dbch\af31505\loch\f31506 The result is set to zero}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\insrsid2176963\charrsid2176963 \line \hich\af31506\dbch\af31505\loch\f31506 Answer: c) An exception or interrupt is triggered
\par }\pard\plain \ltrpar\qj \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid8546070 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 
10. Which of the following best describes the role of the Control Unit during the execute phase?
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 a)\tab}}\pard\plain \ltrpar
\s21\ql \fi-360\li1080\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\ls17\adjustright\rin0\lin1080\itap0\pararsid8546070 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 It stores the result of the operation
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 b)\tab}\hich\af31506\dbch\af31505\loch\f31506 It performs arithmetic calculations
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 c)\tab}\hich\af31506\dbch\af31505\loch\f31506 It directs and coordinates the execution process
\par {\listtext\pard\plain\ltrpar \s21 \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 d)\tab}\hich\af31506\dbch\af31505\loch\f31506 It fetches data from memory}{\rtlch\fcs1 \ab\af1 
\ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \line \hich\af31506\dbch\af31505\loch\f31506 Answer: c) It directs and coordinates the execution process}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963 
\par }\pard \ltrpar\s21\ql \li1080\ri0\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin1080\itap0\pararsid13460159 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid13460159 
\par }\pard\plain \ltrpar\qj \li1080\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin1080\itap0\pararsid13460159 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid13460159 \hich\af31506\dbch\af31505\loch\f31506 Grou\hich\af31506\dbch\af31505\loch\f31506 p Mem
\hich\af31506\dbch\af31505\loch\f31506 ber:}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid7736287 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14226461 \hich\af31506\dbch\af31505\loch\f31506 Salman K
\hich\af31506\dbch\af31505\loch\f31506 amali}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid13460159 
\par }\pard \ltrpar\qj \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid8546070 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 1
\hich\af31506\dbch\af31505\loch\f31506 1. At which stage of the instruction cycle is memory access typically required to fetch an instruction?\line }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 
A) Execution stage\line B) Decode stage\line C) Fetch stage\line D) Store stage}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \line \hich\af31506\dbch\af31505\loch\f31506 Answer: C) Fetch stage
\par \hich\af31506\dbch\af31505\loch\f31506 12. What is the purpose of memory access during the execution stage of the instruction cycle?\line }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 
A) To fetch the next instruction\line B) To decode the instruction opcode\line C) To read or write data required by the instruction\line D) To update the program counter}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \line 
\hich\af31506\dbch\af31505\loch\f31506 Answer: C) To read or write data required by the instruction
\par }\pard \ltrpar\qj \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid6179341 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 
13. Which \hich\af31506\dbch\af31505\loch\f31506 of the following types of memory access is typically faster?\line }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 A) Main memory access\line 
B) Cache memory access\line C) Virtual memory access\line D) Secondary storage access}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \line \hich\af31506\dbch\af31505\loch\f31506 Answer: B) Cache memory access}{\rtlch\fcs1 \ab\af1 
\ltrch\fcs0 \b\insrsid6179341\charrsid2176963 
\par }\pard \ltrpar\qj \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid8546070 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 
14. What happens when the CPU attempts to access data that is not currently in cache memory?\line }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 A) A cache hit occurs\line B) A cache miss occurs\line 
C) The CPU stalls until the data is available\line D) The instruction is skipped}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \line \hich\af31506\dbch\af31505\loch\f31506 Answer: B) A cache miss occurs}{\rtlch\fcs1 \ab\af1 
\ltrch\fcs0 \b\insrsid2176963 
\par }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid6179341 
\par }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 15. Which of the following is a technique used to improve memory access time\hich\af31506\dbch\af31505\loch\f31506 
s by storing frequently accessed data in a faster, more accessible location?\line }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid2176963\charrsid2176963 \hich\af31506\dbch\af31505\loch\f31506 A) Paging\line B) Segmentation\line C) Caching\line D) Virtualization}{
\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963\charrsid2176963 \line \hich\af31506\dbch\af31505\loch\f31506 Answer: C) Caching}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid2176963 
\par }\pard \ltrpar\qj \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid13460159 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid13460159 \hich\af31506\dbch\af31505\loch\f31506 Grou
\hich\af31506\dbch\af31505\loch\f31506 p Mem\hich\af31506\dbch\af31505\loch\f31506 ber:}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid14226461 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14226461 
\hich\af31506\dbch\af31505\loch\f31506 Hamna Bashir}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid13460159 
\par }\pard \ltrpar\ql \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid3090988 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid3090988\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 1}{
\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid3748506 \hich\af31506\dbch\af31505\loch\f31506 6}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid3090988\charrsid13656873 .}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid3090988\charrsid13656873 
\hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid3090988\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 Which register holds the address of the next instruction to be executed?}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid3090988\charrsid13656873 \line \hich\af31506\dbch\af31505\loch\f31506 a) Instruction Register (IR)\line b) Memory Address Register (MAR)\line c) Program Counter (PC)\line d) Accumulator (ACC)\line }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\insrsid3090988\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 Answer:}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid3090988\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506  c) Program Counter (PC)
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid3090988 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid3090988\charrsid13656873 
\par }\pard \ltrpar\ql \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid3090988 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid3748506 \hich\af31506\dbch\af31505\loch\f31506 17}{\rtlch\fcs1 \ab\af1 
\ltrch\fcs0 \b\insrsid3090988\charrsid13656873 .}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid3090988\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid3090988\charrsid13656873 
\hich\af31506\dbch\af31505\loch\f31506 The register that temporarily stores data fetched from or written to memory is called the:\line }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid3090988\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 
a) Memory Address Register (MAR)\line b) Memory Data Register (MDR)\line c) Instruction Register (IR)\line d) Control Register (CR)\line }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid3090988\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 Answer:}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid3090988\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506  b) Memory Data Register (MDR)
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid3090988 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid3090988\charrsid13656873 
\par }\pard \ltrpar\ql \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid3748506 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid3748506 \hich\af31506\dbch\af31505\loch\f31506 18}{\rtlch\fcs1 \ab\af1 
\ltrch\fcs0 \b\insrsid3090988\charrsid13656873 .}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid3090988\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid3090988\charrsid13656873 
\hich\af31506\dbch\af31505\loch\f31506 Which register holds the actual instruction \hich\af31506\dbch\af31505\loch\f31506 currently being executed?\line }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid3090988\charrsid13656873 
\hich\af31506\dbch\af31505\loch\f31506 a) Program Counter (PC)\line b) Instruction Register (IR)\line c) Accumulator (ACC)\line d) Memory Data Register (MDR)\line }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid3090988\charrsid13656873 
\hich\af31506\dbch\af31505\loch\f31506 Answer:}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid3090988\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506  b) Instruction Register (IR)
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid3090988 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid3090988\charrsid13656873 
\par }\pard \ltrpar\ql \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid3748506 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid3748506 \hich\af31506\dbch\af31505\loch\f31506 19}{\rtlch\fcs1 \ab\af1 
\ltrch\fcs0 \b\insrsid3090988\charrsid13656873 .}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid3090988\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid3090988\charrsid13656873 
\hich\af31506\dbch\af31505\loch\f31506 The main purpose of the Memory Address Register (MAR) is to:\line }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid3090988\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 a) Store the instruction being executed\line 
b) Store arithmetic results\line c) Hold the address of the memory location to be accessed\line d) Decode instructions\line }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid3090988\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 Answer:}{\rtlch\fcs1 
\af1 \ltrch\fcs0 \insrsid3090988\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506  c) Hold the address of the memory location to be accessed
\par }\pard \ltrpar\ql \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid3090988 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid3748506 \hich\af31506\dbch\af31505\loch\f31506 20}{\rtlch\fcs1 \ab\af1 
\ltrch\fcs0 \b\insrsid3090988\charrsid13656873 .}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid3090988\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid3090988\charrsid13656873 
\hich\af31506\dbch\af31505\loch\f31506 The register responsible for holding intermediate results of arithmetic or logical operations is the:}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid3090988\charrsid13656873 \line \hich\af31506\dbch\af31505\loch\f31506 
a) Accumulator (ACC)\line b) Program Counter (PC)\line c) Instruction Register (IR)\line d) Memory Address Register (MAR)\line }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid3090988\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 Answer:}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid3090988\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506  a) Accumulator \hich\af31506\dbch\af31505\loch\f31506 (ACC}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid3748506 \hich\af31506\dbch\af31505\loch\f31506 )}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid6179341 
\par }\pard \ltrpar\qj \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid13460159 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid13460159 \hich\af31506\dbch\af31505\loch\f31506 Grou
\hich\af31506\dbch\af31505\loch\f31506 p Mem\hich\af31506\dbch\af31505\loch\f31506 ber:}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid14226461 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14226461 
\hich\af31506\dbch\af31505\loch\f31506 Salman Fazal}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid13460159\charrsid13460159 
\par }\pard \ltrpar\ql \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid6061525 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid6061525 \hich\af31506\dbch\af31505\loch\f31506 2}{\rtlch\fcs1 \ab\af1 
\ltrch\fcs0 \b\insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 1.}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 Which CPU component is mainly responsible for decoding instructions?}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid6061525\charrsid5463674 \line \hich\af31506\dbch\af31505\loch\f31506 
a) Arithmetic Logic Unit (ALU)\line b) Memory Unit\line c) Control Unit (CU)\line d) Program Counter (PC)\line }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 Answer:}{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506  c) Control Unit (CU)
\par }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid6061525 \hich\af31506\dbch\af31505\loch\f31506 2}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 2.}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 What does the CPU primarily decode during the decode phase?\line }{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 a) Operand value\line b) Operation code (opcode)\line c) Memory address\line d) Register value\line }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 Answer:}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506  b) Operation code (opcode)
\par }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid6061525 \hich\af31506\dbch\af31505\loch\f31506 2}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 3.}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 What is the main purpose of the decode step in the instruction cycle?\line }
{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 a) To fetch the instruction from memory\line b) To execute arithmetic o\hich\af31506\dbch\af31505\loch\f31506 perations\line 
c) To interpret the fetched instruction and determine the operation to perform\line d) To store the result in memory\line }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 Answer:}{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506  c) To interpret the fetched instruction and determine the operation to perform
\par }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid6061525 \hich\af31506\dbch\af31505\loch\f31506 2}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 
4. During decoding, how does the CPU determine which part of the instruction specifies the operation?}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid6061525\charrsid5463674 \line \hich\af31506\dbch\af31505\loch\f31506 a) By checking the Memory Address Register
\line b) By interpreting the opcode bits in the instruction\line c) By using the Accumulator\line d) By reading data from memory\line }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 Answer:}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506  b) By interpreting the opcode bits i\hich\af31506\dbch\af31505\loch\f31506 n the instruction}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid6061525 
\par 
\par }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid6061525\charrsid5463674 
\par }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid6061525 \hich\af31506\dbch\af31505\loch\f31506 2}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 5.}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 After decoding an instruction, what does the Control Unit do next?}{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid6061525\charrsid5463674 \line \hich\af31506\dbch\af31505\loch\f31506 a) Fetches the next instruction immediately\line b) Executes the instruction directly\line 
c) Generates control signals to direct other CPU components\line d) Stores the decoded instruction in memory\line }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 Answer:}{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid6061525\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506  c) Generates control signals to direct other CPU component\hich\af31506\dbch\af31505\loch\f31506 s}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid6061525 
\par }\pard \ltrpar\qj \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid13460159 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid13460159 \hich\af31506\dbch\af31505\loch\f31506 Grou
\hich\af31506\dbch\af31505\loch\f31506 p Mem\hich\af31506\dbch\af31505\loch\f31506 ber:}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid14226461 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14226461 
\hich\af31506\dbch\af31505\loch\f31506 Aqsa Abid Abid}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid13460159\charrsid2176963 
\par }\pard \ltrpar\ql \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid6061525 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid13460159\charrsid5463674 
\par }\pard \ltrpar\ql \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid3090988 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid6061525 
\par }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid2182999 
\par }\pard \ltrpar\qj \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid8546070 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid6179341 
\par }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid8546070 
\par }\pard \ltrpar\ql \li720\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid9185045 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid9185045 \line \line \line \line \line \line \line }{\rtlch\fcs1 \ab\af1 
\ltrch\fcs0 \b\insrsid9185045\charrsid2176963 
\par }\pard \ltrpar\qj \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid15626795 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15626795 
\par }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14161712 
\par }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid13460159 
\par }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7079377 
\par }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid10048985 
\par }\pard\plain \ltrpar\s22\ql \fi720\li2880\ri0\sa200\sl276\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin2880\itap0\pararsid7079377\contextualspace \rtlch\fcs1 \af1\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1\afs28 \ltrch\fcs0 \b\fs28\ul\insrsid7079377\charrsid12781334 \hich\af31506\dbch\af31505\loch\f31506 Short Question}{\rtlch\fcs1 \af1\afs28 
\ltrch\fcs0 \b\fs28\ul\insrsid7079377 
\par }\pard \ltrpar\s22\qc \li720\ri0\sa200\sl276\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\pararsid7079377\contextualspace {\rtlch\fcs1 \af1\afs28 \ltrch\fcs0 \b\fs28\ul\insrsid7079377\charrsid7079377 
\par }\pard\plain \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid9185045 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid9185045\charrsid10305935 \hich\af31506\dbch\af31505\loch\f31506 
Q1: Define the fetch step in the CPU instruction cycle? }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid4014432 
\par }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid9185045\charrsid10305935 \line }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid9185045\charrsid10305935 \hich\af31506\dbch\af31505\loch\f31506 
The fetch step in the CPU instruction cycle is the process by which the CPU retrieves an instruction from the main memory and places it into the Instruction Register (IR) for further processing. During this step, the Program Counter (PC) holds the address
\hich\af31506\dbch\af31505\loch\f31506 
 of the next instruction to be executed and sends it to the Memory Address Register (MAR). The instruction is then read from memory into the Memory Data Register (MDR) and finally stored in the IR. After fetching, the PC is incremented to point to the nex
\hich\af31506\dbch\af31505\loch\f31506 t \hich\af31506\dbch\af31505\loch\f31506 instruction. This step is the first and essential stage of the instruction cycle, ensuring that the CPU knows which instruction to execute next.}{\rtlch\fcs1 \ab\af1 
\ltrch\fcs0 \b\insrsid9185045\charrsid10305935 \line \hich\af31506\dbch\af31505\loch\f31506  \line Q}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid10167764 \hich\af31506\dbch\af31505\loch\f31506 2}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\insrsid9185045\charrsid10305935 \hich\af31506\dbch\af31505\loch\f31506 : What are the four main categories of operations that can occur during the execute phase of the instruction cycle?\line  \line }{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid9185045\charrsid10305935 \hich\af31506\dbch\af31505\loch\f31506 
The four main categories of operations that can occur during the execute phase are: arithmetic and logical operations, data transfer operations, control operations, and input/output operations. Arithmetic and logical operations involve calculati
\hich\af31506\dbch\af31505\loch\f31506 
ons such as addition, subtraction, and logical comparisons, typically handled by the Arithmetic Logic Unit (ALU). Data transfer operations move data between registers and memory, such as loading from memory or storing to memory. Control operations alter t
\hich\af31506\dbch\af31505\loch\f31506 
he flow of execution by modifying the Program Counter, enabling jumps or branches. Input/output operations manage communication between the CPU and peripheral devices, allowing data to be sent to or received from external hardware. }{\rtlch\fcs1 \ab\af1 
\ltrch\fcs0 \b\insrsid9185045\charrsid10305935 \line \line \hich\af31506\dbch\af31505\loch\f31506 Q}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid10167764 \hich\af31506\dbch\af31505\loch\f31506 3}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\insrsid9185045\charrsid10305935 \hich\af31506\dbch\af31505\loch\f31506 : How memory access i\hich\af31506\dbch\af31505\loch\f31506 n instruction cycle?\line  \line }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid9185045\charrsid10305935 
\hich\af31506\dbch\af31505\loch\f31506 
In the instruction cycle of a computer, the memory access stage occurs when the CPU interacts with the main memory to either fetch instructions or read/write data. During this phase, if the instruction requires accessing memory (such as loading data into 
\hich\af31506\dbch\af31505\loch\f31506 
a register or storing data from a register), the CPU generates the appropriate memory address through the Memory Address Register (MAR) and transfers data via the Memory Data Register (MDR). This process is crucial because it bridges 
\hich\af31506\dbch\af31505\loch\f31506 the CPU and memory, ensuring that instructions and data are correctly retrieved or stored for execution. Efficient memory access directly affects the system\hich\f31506 \rquote \loch\f31506 
s overall performance and execution speed.}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid15626795 
\par }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid10048985 
\par 
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid14161712 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid14161712\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 Q}{
\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid14161712 \hich\af31506\dbch\af31505\loch\f31506 4}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid14161712\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 :}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid14161712\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid14161712\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 
Name the key registers involved in the instruction cycle and state their main functions.}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid14161712 
\par }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid4014432\charrsid14161712 
\par }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14161712\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 The key registers involved in the instruction cycle are:
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af1 \ltrch\fcs0 \f3\fs20\kerning2\insrsid14161712\charrsid13656873 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\ql \fi-360\li720\ri0\sa160\sl278\slmult1\widctlpar
\jclisttab\tx720\wrapdefault\aspalpha\aspnum\faauto\ls19\adjustright\rin0\lin720\itap0\pararsid14161712 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14161712\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 
Program Counter (PC): Holds the address of the next instruction.
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af1 \ltrch\fcs0 \f3\fs20\kerning2\insrsid14161712\charrsid13656873 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}\hich\af31506\dbch\af31505\loch\f31506 Memory Address Register (MAR):
\hich\af31506\dbch\af31505\loch\f31506  Contains the address of the memory location to access.
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af1 \ltrch\fcs0 \f3\fs20\kerning2\insrsid14161712\charrsid13656873 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}\hich\af31506\dbch\af31505\loch\f31506 
Memory Data Register (MDR): Holds the data being transferred between memory and CPU.
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af1 \ltrch\fcs0 \f3\fs20\kerning2\insrsid14161712\charrsid13656873 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}\hich\af31506\dbch\af31505\loch\f31506 
Instruction Register (IR): Stores the current instruction being executed.
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af1 \ltrch\fcs0 \f3\fs20\kerning2\insrsid14161712\charrsid13656873 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}\hich\af31506\dbch\af31505\loch\f31506 
Accumulator (ACC): Holds intermediate results of arithmetic and logical operations.
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid14161712 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14161712\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 
These registers work together to ensure smooth fetching, decoding, and execution of instructions.}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid10048985 
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid7997332 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid7997332\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 Q}{
\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid7997332 \hich\af31506\dbch\af31505\loch\f31506 5}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid7997332\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 :}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid7997332\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid7997332\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 What happens during the decode phase of the instruction cycle?}{\rtlch\fcs1 
\ab\af1 \ltrch\fcs0 \b\insrsid7997332 
\par }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4014432 
\par }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7997332\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 
During the decode phase, the CPU interprets the instruction fetched from memory to understand what operation needs to be performed. The Control Unit (CU) examines the opcode to identify the operation type (such as addition, subtraction, or branching) and 
\hich\af31506\dbch\af31505\loch\f31506 determi\hich\af31506\dbch\af31505\loch\f31506 nes the operands and registers involved. This process prepares the CPU for the execute phase, where the actual operation is carried out.
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid14161712 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14161712 
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid9185045 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid10048985 
\par 
\par 
\par 
\par 
\par 
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid16066409 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8324676 
\par }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid4997185 
\par }\pard\plain \ltrpar\s22\ql \fi720\li2880\ri0\sa200\sl276\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin2880\itap0\pararsid7079377\contextualspace \rtlch\fcs1 \af1\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1\afs28 \ltrch\fcs0 \b\fs28\ul\insrsid7079377 \hich\af31506\dbch\af31505\loch\f31506 Long Question
\par }\pard\plain \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid7079377 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid7079377\charrsid15732667 \hich\af31506\dbch\af31505\loch\f31506 Q}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\insrsid7079377\charrsid10305935 \hich\af31506\dbch\af31505\loch\f31506 1}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid7079377\charrsid15732667 \hich\af31506\dbch\af31505\loch\f31506 :}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7079377\charrsid15732667 
\hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid7079377\charrsid15732667 \hich\af31506\dbch\af31505\loch\f31506 Explain the fetch-decode-execute cycle in a CPU. Include the role of registers like the }{\rtlch\fcs1 
\ab\af1 \ltrch\fcs0 \b\insrsid7079377\charrsid10305935 \hich\af31506\dbch\af31505\loch\f31506   }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid7079377\charrsid15732667 \hich\af31506\dbch\af31505\loch\f31506 
Program Counter, Memory Address Register, and Instruction Register}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid7079377\charrsid10305935 \hich\af31506\dbch\af31505\loch\f31506 ?\line }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7079377\charrsid10305935 
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid10037656 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid10037656\charrsid15732667 \hich\af31506\dbch\af31505\loch\f31506 
The fetch-decode-execute cycle is the fundamental operation cycle of a CPU, describing how it processes instructions from start to finish. It consists of three main steps:
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid10037656\charrsid15732667 \hich\af31506\dbch\af31505\loch\f31506 1.\tab}}\pard \ltrpar\ql \fi-360\li720\ri0\sa160\sl278\slmult1\widctlpar
\jclisttab\tx720\wrapdefault\aspalpha\aspnum\faauto\ls18\adjustright\rin0\lin720\itap0\pararsid10037656 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid10037656\charrsid15732667 \hich\af31506\dbch\af31505\loch\f31506 
Fetch: In this step, the CPU retrieves the instruction from the main memory. The Program Counter (PC) holds the address of the next instruction to be executed. This address is sent to the Memory Address Register (MAR), which specifies the location in memo
\hich\af31506\dbch\af31505\loch\f31506 
ry. The instruction is then read from memory into the Memory Data Register (MDR) and finally stored in the Instruction Register (IR). After fetching, the PC is incremented to point to the next instruction. This step ensures the CPU knows exactly what oper
\hich\af31506\dbch\af31505\loch\f31506 at\hich\af31506\dbch\af31505\loch\f31506 ion it needs to perform next.
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid10037656\charrsid15732667 \hich\af31506\dbch\af31505\loch\f31506 2.\tab}\hich\af31506\dbch\af31505\loch\f31506 
Decode: The control unit interprets the instruction stored in the IR. It determines the type of operation (e.g., arithmetic, logical, data movement) and identifies the operands involved. The CPU prepares the necessary registers and circuits to carry out t
\hich\af31506\dbch\af31505\loch\f31506 he instruction efficiently.
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid10037656\charrsid15732667 \hich\af31506\dbch\af31505\loch\f31506 3.\tab}}\pard \ltrpar\ql \fi-360\li720\ri0\sa160\sl278\slmult1\widctlpar
\jclisttab\tx720\wrapdefault\aspalpha\aspnum\faauto\ls18\adjustright\rin0\lin720\itap0\pararsid7942067 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid10037656\charrsid15732667 \hich\af31506\dbch\af31505\loch\f31506 
Execute: The CPU performs the operation specified by the instruction. This could involve performing arithmetic calculations, moving data between registers and memory, or interacting with input/output devices. The results of the execution are stored in the
\hich\af31506\dbch\af31505\loch\f31506  appropriate register or memory location.}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7942067 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid10037656\charrsid15732667 
\hich\af31506\dbch\af31505\loch\f31506 
This cycle repeats continuously while the computer is running programs, allowing the CPU to process instructions one by one at very high speed. The efficiency of this cycle is critical for the overall performance of the computer system.}{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid10037656 
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid7942067 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7942067 
\par 
\par 
\par 
\par }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid7942067\charrsid10305935 
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid10037656 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid10037656\charrsid10305935 
\par }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid10037656\charrsid10305935 \hich\af31506\dbch\af31505\loch\f31506 Q2: }{\rtlch\fcs1 \ab\af37 \ltrch\fcs0 \b\dbch\af0\insrsid10037656\charrsid10305935 
Explain the significance of the execute phase in the instruction cycle. Describe the types of operations it performs, the CPU components involved, and how it handles errors or exceptions.
\par }\pard \ltrpar\ql \li0\ri0\sb100\sa100\sbauto1\saauto1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid10037656 {\rtlch\fcs1 \af37 \ltrch\fcs0 \dbch\af0\insrsid10037656\charrsid10305935 
The execute phase is a critical component of the instruction cycle, as it is the stage where the CPU performs the actual operation specified by the instruction. After the instruction has been fetched from memory and decoded, the processor uses the execute
 phase to carry out the intended task. This phase directly influences the system\rquote 
s state by manipulating data, updating registers, controlling program flow, or interacting with memory and input/output devices. As such, it represents the functional core of i
nstruction processing and is essential to the operation of any computing system.
\par During execution, the CPU may perform one of several types of operations. Arithmetic and logical operations involve computations such as addition, subtraction, and bitwise logic, typically executed by the Arithmetic Logic Unit (ALU). Data transfer operati
ons move data between memory and registers, often using the Memory Address Register (MAR) and Memory Data Register (MDR). Control operations modify the Program Counter (PC) to 
change the sequence of instruction execution, enabling conditional or unconditional jumps. Input/output operations facilitate communication with external devices, allowing the CPU to send or receive data as needed.
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid7942067 {\rtlch\fcs1 \af37 \ltrch\fcs0 \dbch\af0\insrsid10037656\charrsid10305935 
Several components of the CPU are involved in this phase, including the ALU, registers, control unit, and memory interface. The control unit orchestrates the execution by directing data flow and activating the appropriate circuits. Additionally, the CPU m
ust handle exceptions or errors that may a
rise during execution, such as division by zero or invalid memory access. These events trigger interrupts or exception-handling routines, often managed by the operating system, to ensure system stability and proper error resolution. Thus, the execute phas
e not only performs essential operations but also incorporates mechanisms for reliable and secure processing.}{\rtlch\fcs1 \af37 \ltrch\fcs0 \dbch\af0\insrsid10037656 
\par }{\rtlch\fcs1 \af37 \ltrch\fcs0 \dbch\af0\insrsid7942067 
\par 
\par 
\par 
\par 
\par 
\par 
\par }{\rtlch\fcs1 \af37 \ltrch\fcs0 \dbch\af0\insrsid7942067\charrsid10305935 
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid10037656 {\rtlch\fcs1 \ab\af37 \ltrch\fcs0 \b\dbch\af0\insrsid10037656\charrsid10305935 Q3: }{\rtlch\fcs1 \ab\af37 \ltrch\fcs0 
\b\insrsid10037656\charrsid10305935 \hich\af31506\dbch\af31505\loch\f31506 How does the memory access stage in the instruction cycle function in computer architecture, and what roles do the Memory Address Regis\hich\af31506\dbch\af31505\loch\f31506 
ter (MAR) and Memory Data Register (MDR) play during this process, including how the CPU retrieves or stores data in main memory, how this stage interacts with other stages like instruction fetch and execute, and how factors such as memory latency and cac
\hich\af31506\dbch\af31505\loch\f31506 he performance can affect the overall speed and efficiency of instruction execution?
\par }\pard\plain \ltrpar\s20\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid10037656 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af37 \ltrch\fcs0 \f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 In computer architecture, the }{\rtlch\fcs1 \af37 
\ltrch\fcs0 \cs23\f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 memory access stage}{\rtlch\fcs1 \af37 \ltrch\fcs0 \f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 
 is one of the key phases of the instruction cycle, responsible for communication between the }{\rtlch\fcs1 \af37 \ltrch\fcs0 \cs23\f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 CPU and the main memory}{\rtlch\fcs1 \af37 
\ltrch\fcs0 \f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 . Afte\hich\af37\dbch\af31505\loch\f37 
r the instruction has been decoded, if it requires accessing memory (for example, to fetch data for processing or to store results), the CPU initiates a memory access operation. The }{\rtlch\fcs1 \af37 \ltrch\fcs0 
\cs23\f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 Memory Address Register (MAR)}{\rtlch\fcs1 \af37 \ltrch\fcs0 \f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 
 is used to hold the address of the memory location that needs to be accessed, while the }{\rtlch\fcs1 \af37 \ltrch\fcs0 \cs23\f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 Memory Data Register (MDR)}{\rtlch\fcs1 \af37 \ltrch\fcs0 
\f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37  temporarily stores the data that is being transferred either from memory to the CPU or from the CPU to memory.
\par \hich\af37\dbch\af31505\loch\f37 During this stage, if the instruction is a }{\rtlch\fcs1 \af37 \ltrch\fcs0 \cs23\f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 load operation}{\rtlch\fcs1 \af37 \ltrch\fcs0 
\f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 , the CPU reads d\hich\af37\dbch\af31505\loch\f37 ata from}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid10037656\charrsid10305935 \hich\af0\dbch\af31505\loch\f0  }{\rtlch\fcs1 \af37 
\ltrch\fcs0 \f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 memory and places it into a register for processing. On the other hand, if the instruction is a }{\rtlch\fcs1 \af37 \ltrch\fcs0 \cs23\f37\insrsid10037656\charrsid10305935 
\hich\af37\dbch\af31505\loch\f37 store operation}{\rtlch\fcs1 \af37 \ltrch\fcs0 \f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 , data from the CPU is written to a specific memory address. This step acts as a bridge between the }{
\rtlch\fcs1 \af37 \ltrch\fcs0 \cs23\f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 execution}{\rtlch\fcs1 \af37 \ltrch\fcs0 \f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37  and }{\rtlch\fcs1 \af37 \ltrch\fcs0 
\cs23\f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 memory subsystems}{\rtlch\fcs1 \af37 \ltrch\fcs0 \f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 
, ensuring smooth data flow. Without proper synchronization in this stage, the processor would not be able to retrieve or save data accurately, leading to execution errors.
\par \hich\af37\dbch\af31505\loch\f37 The efficiency of the memory access stage depends on several factors, including }{\rtlch\fcs1 \af37 \ltrch\fcs0 \cs23\f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 memory l
\hich\af37\dbch\af31505\loch\f37 atency}{\rtlch\fcs1 \ab\af37 \ltrch\fcs0 \b\f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 , }{\rtlch\fcs1 \af37 \ltrch\fcs0 \cs23\f37\insrsid10037656\charrsid10305935 
\hich\af37\dbch\af31505\loch\f37 bus speed}{\rtlch\fcs1 \af37 \ltrch\fcs0 \f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 , and }{\rtlch\fcs1 \af37 \ltrch\fcs0 \cs23\f37\insrsid10037656\charrsid10305935 
\hich\af37\dbch\af31505\loch\f37 cache performance}{\rtlch\fcs1 \af37 \ltrch\fcs0 \f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 . Since main memory is slower than the CPU, techniques such as }{\rtlch\fcs1 \af37 \ltrch\fcs0 
\cs23\f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 caching}{\rtlch\fcs1 \ab\af37 \ltrch\fcs0 \b\f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 , }{\rtlch\fcs1 \af37 \ltrch\fcs0 
\cs23\f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 pipelining}{\rtlch\fcs1 \af37 \ltrch\fcs0 \f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 , and }{\rtlch\fcs1 \af37 \ltrch\fcs0 
\cs23\f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 prefetching}{\rtlch\fcs1 \af37 \ltrch\fcs0 \f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 
 are used to minimize delays. Cache memory stores frequently accessed data, reducing the time needed for memory operations and improving overall system performance. Therefore, the memory access stage not only enables the transfer of data but also plays a 
\hich\af37\dbch\af31505\loch\f37 vital role in determining the }{\rtlch\fcs1 \af37 \ltrch\fcs0 \cs23\f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 speed, reliability, and efficiency}{\rtlch\fcs1 \ab\af37 \ltrch\fcs0 
\b\f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37  }{\rtlch\fcs1 \af37 \ltrch\fcs0 \f37\insrsid10037656\charrsid10305935 \hich\af37\dbch\af31505\loch\f37 of the entire instruction cycle.}{\rtlch\fcs1 \af37 \ltrch\fcs0 
\f37\insrsid10037656 
\par }{\rtlch\fcs1 \af37 \ltrch\fcs0 \f37\insrsid7942067 
\par 
\par 
\par 
\par 
\par }{\rtlch\fcs1 \af37 \ltrch\fcs0 \f37\insrsid7942067\charrsid10037656 
\par }\pard\plain \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid67806 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\kerning2\loch\af31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid67806\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 Q}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 
\b\insrsid67806 \hich\af31506\dbch\af31505\loch\f31506 4}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid67806\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 :}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid67806\charrsid13656873 
\hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid67806\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 
Explain the key registers involved in the instruction cycle and describe their roles in the fetch-decode-execute process.}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid67806 
\par }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid67806\charrsid13656873 \line \hich\af31506\dbch\af31505\loch\f31506 In the instruction cycle, \hich\af31506\dbch\af31505\loch\f31506 
several special-purpose registers are used to manage the flow of data and instructions within the CPU. Each register performs a specific function that contributes to the efficient execution of instructions.
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid67806\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 1.\tab}}\pard \ltrpar\ql \fi-360\li720\ri0\sa160\sl278\slmult1\widctlpar
\jclisttab\tx720\wrapdefault\aspalpha\aspnum\faauto\ls20\adjustright\rin0\lin720\itap0\pararsid67806 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid67806\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 Program Counter (PC):\line 
The PC stores the address of the next instruction to be executed. During the fetch phase, this address is sent to the Memory Address Register (MAR), and the PC is incremented to point to the following instruction.
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid67806\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 2.\tab}\hich\af31506\dbch\af31505\loch\f31506 Memory Address Register (MAR):\line 
\hich\af31506\dbch\af31505\loch\f31506 The MAR holds the address of the memory location that the CPU wants to access\hich\f31506 \emdash \loch\f31506 either to fetch an instruction or to read/write data.
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid67806\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 3.\tab}\hich\af31506\dbch\af31505\loch\f31506 Memory Data Register (MDR):\line 
The MDR temporarily stores the data or instruction fetched from memory before it is transferred to another register, such as the Instruction Register (IR), or written back to memory.
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid67806\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 4.\tab}\hich\af31506\dbch\af31505\loch\f31506 Instruction Register (IR):\line 
The IR holds the instruction currently being executed. It allows the control unit to decode the instruction and determine the operation to be performed.
\par {\listtext\pard\plain\ltrpar \rtlch\fcs1 \af0 \ltrch\fcs0 \f31506\kerning2\insrsid67806\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 5.\tab}\hich\af31506\dbch\af31505\loch\f31506 Accumulator (ACC):\line 
The ACC stores intermediate results from arithmetic and logical operations performed by the Arithmetic Logic Unit (ALU). It simplifies data processing and speeds up computation.
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid67806 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid67806\charrsid13656873 \hich\af31506\dbch\af31505\loch\f31506 
Together, these registers form the backbone of the CPU\hich\f31506 \rquote \loch\f31506 
s operation, ensuring data and instructions move efficiently through the fetch, decode, and execute stages of the instruction cycle. They are essential for synchronizing control, memory access, and co\hich\af31506\dbch\af31505\loch\f31506 
mputation within the processor.}{\rtlch\fcs1 \ab\af37 \ltrch\fcs0 \b\dbch\af0\insrsid10037656\charrsid10037656 
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid10037656 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid10037656\charrsid15732667 
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid7079377 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid10037656 
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid16066409 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid8324676\charrsid8324676 
\par }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid16066409 
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid14242574 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid14242574\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 Q}{
\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid14242574 \hich\af31506\dbch\af31505\loch\f31506 5}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid14242574\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 :}{\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid14242574\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506  }{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid14242574\charrsid5463674 \hich\af31506\dbch\af31505\loch\f31506 
Explain the decode step in the instruction cycle. Discuss the role of the Control Unit and the significance of decoding in CPU operation.}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14242574 
\par }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14242574\charrsid5463674 \line \hich\af31506\dbch\af31505\loch\f31506 
The decode step is the second stage of the instruction cycle, occurring after the CPU fetches an instruction from memory. Its primary function is to interpret the fetched instruction so that the CPU can determine what action to perform next.
\par \hich\af31506\dbch\af31505\loch\f31506 When an instruction is fetched, it is stored in the Instruction Register (IR). The Control Unit (CU) then examines the opcode (ope\hich\af31506\dbch\af31505\loch\f31506 
ration code) portion of the instruction to identify the type of operation\hich\f31506 \emdash \loch\f31506 such as arithmetic, logic, control, or data transfer. The CU also identifies the operands (data or memory addresses) required for the instruction.

\par \hich\af31506\dbch\af31505\loch\f31506 
Once decoding is complete, the Control Unit generates control signals that coordinate the activities of other CPU components like the ALU, registers, and memory. These control signals ensure the correct data paths and operations are enabled for the execut
\hich\af31506\dbch\af31505\loch\f31506 e phase.
\par \hich\af31506\dbch\af31505\loch\f31506 In summary, the decode step\hich\af31506\dbch\af31505\loch\f31506  translates binary instruction codes into meaningful CPU actions. Without proper decoding, the CPU would not understand the instruction\hich\f31506 
\rquote \loch\f31506 s intent, making this stage essential for accurate and efficient execution of programs.}{\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\insrsid10358276 
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl278\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid16066409 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid16066409\charrsid16066409 
\par }{\*\themedata 504b030414000600080000002100e9de0fbfff0000001c020000130000005b436f6e74656e745f54797065735d2e786d6cac91cb4ec3301045f748fc83e52d4a
9cb2400825e982c78ec7a27cc0c8992416c9d8b2a755fbf74cd25442a820166c2cd933f79e3be372bd1f07b5c3989ca74aaff2422b24eb1b475da5df374fd9ad
5689811a183c61a50f98f4babebc2837878049899a52a57be670674cb23d8e90721f90a4d2fa3802cb35762680fd800ecd7551dc18eb899138e3c943d7e503b6
b01d583deee5f99824e290b4ba3f364eac4a430883b3c092d4eca8f946c916422ecab927f52ea42b89a1cd59c254f919b0e85e6535d135a8de20f20b8c12c3b0
0c895fcf6720192de6bf3b9e89ecdbd6596cbcdd8eb28e7c365ecc4ec1ff1460f53fe813d3cc7f5b7f020000ffff0300504b030414000600080000002100a5d6
a7e7c0000000360100000b0000005f72656c732f2e72656c73848fcf6ac3300c87ef85bd83d17d51d2c31825762fa590432fa37d00e1287f68221bdb1bebdb4f
c7060abb0884a4eff7a93dfeae8bf9e194e720169aaa06c3e2433fcb68e1763dbf7f82c985a4a725085b787086a37bdbb55fbc50d1a33ccd311ba548b6309512
0f88d94fbc52ae4264d1c910d24a45db3462247fa791715fd71f989e19e0364cd3f51652d73760ae8fa8c9ffb3c330cc9e4fc17faf2ce545046e37944c69e462
a1a82fe353bd90a865aad41ed0b5b8f9d6fd010000ffff0300504b0304140006000800000021006b799616830000008a0000001c0000007468656d652f746865
6d652f7468656d654d616e616765722e786d6c0ccc4d0ac3201040e17da17790d93763bb284562b2cbaebbf600439c1a41c7a0d29fdbd7e5e38337cedf14d59b
4b0d592c9c070d8a65cd2e88b7f07c2ca71ba8da481cc52c6ce1c715e6e97818c9b48d13df49c873517d23d59085adb5dd20d6b52bd521ef2cdd5eb9246a3d8b
4757e8d3f729e245eb2b260a0238fd010000ffff0300504b030414000600080000002100b6f4679893070000c9200000160000007468656d652f7468656d652f
7468656d65312e786d6cec59cd8b1bc915bf07f23f347d97f5d5ad8fc1f2a24fcfda33b6b164873dd648a5eef2547789aad28cc56208de532e81c026e49085bd
ed21842cecc22eb9e48f31d8249b3f22afaa5bdd5552c99e191c3061463074977eefd5afde7bf5de53d5ddcf5e26d4bbc05c1096f6fcfa9d9aefe174ce16248d
7afeb3d9a4d2f13d2151ba4094a5b8e76fb0f03fbbf7eb5fdd454732c609f6403e1547a8e7c752ae8eaa5531876124eeb0154ee1bb25e30992f0caa3ea82a34b
d09bd06aa3566b55134452df4b51026a1f2f97648ebd9952e9dfdb2a1f53784da5500373caa74a35b6243476715e5708b11143cabd0b447b3eccb3609733fc52
fa1e4542c2173dbfa6fffceabdbb5574940b517940d6909be8bf5c2e17589c37f49c3c3a2b260d823068f50bfd1a40e53e6edc1eb7c6ad429f06a0f91c569a71
b175b61bc320c71aa0ecd1a17bd41e35eb16ded0dfdce3dc0fd5c7c26b50a63fd8c34f2643b0a285d7a00c1feee1c3417730b2f56b50866fede1dbb5fe28685b
fa3528a6243ddf43d7c25673b85d6d0159327aec8477c360d26ee4ca4b144443115d6a8a254be5a1584bd00bc6270050408a24493db959e1259a43140f112567
9c7827248a21f056286502866b8ddaa4d684ffea13e827ed5174849121ad780113b137a4f87862cec94af6fc07a0d537206f7ffef9cdeb1fdfbcfee9cd575fbd
79fdf77c6eadca923b466964cafdf2dd1ffef3cd6fbd7ffff0ed2f5fff319b7a172f4cfcbbbffdeedd3ffef93ef5b0e2d2146ffff4fdbb1fbf7ffbe7dfffebaf
5f3bb4f7393a33e1339260e13dc297de5396c0021dfcf119bf9ec42c46c494e8a791402952b338f48f656ca11f6d10450edc00db767cce21d5b880f7d72f2cc2
d398af2571687c182716f094313a60dc6985876a2ec3ccb3751ab927e76b13f714a10bd7dc43945a5e1eaf579063894be530c616cd2714a5124538c5d253dfb1
738c1dabfb8210cbaea764ce99604be97d41bc01224e93ccc899154da5d03149c02f1b1741f0b7659bd3e7de8051d7aa47f8c246c2de40d4417e86a965c6fb68
2d51e252394309350d7e8264ec2239ddf0b9891b0b099e8e3065de78818570c93ce6b05ec3e90f21cdb8dd7e4a37898de4929cbb749e20c64ce4889d0f6394ac
5cd829496313fbb938871045de13265df05366ef10f50e7e40e941773f27d872f787b3c133c8b026a53240d4376beef0e57dccacf89d6ee8126157aae9f3c44a
b17d4e9cd131584756689f604cd1255a60ec3dfbdcc160c05696cd4bd20f62c82ac7d815580f901dabea3dc5027a25d5dcece7c91322ac909de2881de073bad9
493c1b9426881fd2fc08bc6eda7c0ca52e7105c0633a3f37818f08f480102f4ea33c16a0c308ee835a9fc4c82a60ea5db8e375c32dff5d658fc1be7c61d1b8c2
be04197c6d1948eca6cc7b6d3343d49aa00c9819822ec3956e41c4727f29a28aab165b3be596f6a62ddd00dd91d5f42424fd6007b4d3fb84ffbbde073a8cb77f
f9c6b10f3e4ebfe3566c25ab6b763a8792c9f14e7f7308b7dbd50c195f904fbfa919a175fa04431dd9cf58b73dcd6d4fe3ffdff73487f6f36d2773a8dfb8ed64
7ce8306e3b99fc70e5e3743265f3027d8d3af0c80e7af4b14f72f0d46749289dca0dc527421ffc08f83db398c0a092d3279eb838055cc5f0a8ca1c4c60e1228e
b48cc799fc0d91f134462b381daafb4a492472d591f0564cc0a1911e76ea5678ba4e4ed9223becacd7d5c16656590592e5782d2cc6e1a04a66e856bb3cc02bd4
6bb6913e68dd1250b2d721614c6693683a48b4b783ca48fa58178ce620a157f65158741d2c3a4afdd6557b2c805ae115f8c1edc1cff49e1f06200242701e07cd
f942f92973f5d6bbda991fd3d3878c69450034d8db08283ddd555c0f2e4fad2e0bb52b78da2261849b4d425b46377822869fc17974aad1abd0b8aeafbba54b2d
7aca147a3e08ad9246bbf33e1637f535c8ede6069a9a9982a6de65cf6f35430899395af5fc251c1ac363b282d811ea3717a211dcbccc25cf36fc4d32cb8a0b39
4222ce0cae934e960d122231f728497abe5a7ee1069aea1ca2b9d51b90103e59725d482b9f1a3970baed64bc5ce2b934dd6e8c284b67af90e1b35ce1fc568bdf
1cac24d91adc3d8d1797de195df3a708422c6cd795011744c0dd413db3e682c0655891c8caf8db294c79da356fa3740c65e388ae62945714339967709dca0b3a
faadb081f196af190c6a98242f8467912ab0a651ad6a5a548d8cc3c1aafb6121653923699635d3ca2aaa6abab39835c3b60cecd8f26645de60b53531e434b3c2
67a97b37e576b7b96ea74f28aa0418bcb09fa3ea5ea12018d4cac92c6a8af17e1a56393b1fb56bc776811fa07695226164fdd656ed8edd8a1ae19c0e066f54f9
416e376a6168b9ed2bb5a5f5adb979b1cdce5e40f2184197bba6526857c2c92e47d0104d754f92a50dd8222f65be35e0c95b73d2f3bfac85fd60d80887955a27
1c57826650ab74c27eb3d20fc3667d1cd66ba341e31514161927f530bbb19fc00506dde4f7f67a7cefee3ed9ded1dc99b3a4caf4dd7c5513d777f7f5c6e1bb7b
8f40d2f9b2d598749bdd41abd26df627956034e854bac3d6a0326a0ddba3c9681876ba9357be77a1c141bf390c5ae34ea5551f0e2b41aba6e877ba9576d068f4
8376bf330efaaff23606569ea58fdc16605ecdebde7f010000ffff0300504b0304140006000800000021000dd1909fb60000001b010000270000007468656d65
2f7468656d652f5f72656c732f7468656d654d616e616765722e786d6c2e72656c73848f4d0ac2301484f78277086f6fd3ba109126dd88d0add40384e4350d36
3f2451eced0dae2c082e8761be9969bb979dc9136332de3168aa1a083ae995719ac16db8ec8e4052164e89d93b64b060828e6f37ed1567914b284d262452282e
3198720e274a939cd08a54f980ae38a38f56e422a3a641c8bbd048f7757da0f19b017cc524bd62107bd5001996509affb3fd381a89672f1f165dfe514173d985
0528a2c6cce0239baa4c04ca5bbabac4df000000ffff0300504b01022d0014000600080000002100e9de0fbfff0000001c020000130000000000000000000000
0000000000005b436f6e74656e745f54797065735d2e786d6c504b01022d0014000600080000002100a5d6a7e7c0000000360100000b00000000000000000000
000000300100005f72656c732f2e72656c73504b01022d00140006000800000021006b799616830000008a0000001c0000000000000000000000000019020000
7468656d652f7468656d652f7468656d654d616e616765722e786d6c504b01022d0014000600080000002100b6f4679893070000c92000001600000000000000
000000000000d60200007468656d652f7468656d652f7468656d65312e786d6c504b01022d00140006000800000021000dd1909fb60000001b01000027000000
000000000000000000009d0a00007468656d652f7468656d652f5f72656c732f7468656d654d616e616765722e786d6c2e72656c73504b050600000000050005005d010000980b00000000}
{\*\colorschememapping 3c3f786d6c2076657273696f6e3d22312e302220656e636f64696e673d225554462d3822207374616e64616c6f6e653d22796573223f3e0d0a3c613a636c724d
617020786d6c6e733a613d22687474703a2f2f736368656d61732e6f70656e786d6c666f726d6174732e6f72672f64726177696e676d6c2f323030362f6d6169
6e22206267313d226c743122207478313d22646b3122206267323d226c743222207478323d22646b322220616363656e74313d22616363656e74312220616363
656e74323d22616363656e74322220616363656e74333d22616363656e74332220616363656e74343d22616363656e74342220616363656e74353d22616363656e74352220616363656e74363d22616363656e74362220686c696e6b3d22686c696e6b2220666f6c486c696e6b3d22666f6c486c696e6b222f3e}
{\*\latentstyles\lsdstimax376\lsdlockeddef0\lsdsemihiddendef0\lsdunhideuseddef0\lsdqformatdef0\lsdprioritydef99{\lsdlockedexcept \lsdqformat1 \lsdpriority0 \lsdlocked0 Normal;\lsdqformat1 \lsdpriority9 \lsdlocked0 heading 1;
\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 2;\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 3;\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 4;
\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 5;\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 6;\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 7;
\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 8;\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 9;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 1;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 5;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 6;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 7;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 8;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 9;
\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 1;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 2;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 3;
\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 4;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 5;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 6;
\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 7;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 8;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 9;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Normal Indent;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 footnote text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 annotation text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 header;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 footer;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index heading;\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority35 \lsdlocked0 caption;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 table of figures;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 envelope address;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 envelope return;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 footnote reference;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 annotation reference;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 line number;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 page number;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 endnote reference;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 endnote text;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 table of authorities;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 macro;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 toa heading;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Bullet;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Bullet 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Bullet 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Bullet 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Bullet 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 5;\lsdqformat1 \lsdpriority10 \lsdlocked0 Title;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Closing;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Signature;\lsdsemihidden1 \lsdunhideused1 \lsdpriority1 \lsdlocked0 Default Paragraph Font;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text Indent;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Continue;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Continue 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Continue 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Continue 4;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Continue 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Message Header;\lsdqformat1 \lsdpriority11 \lsdlocked0 Subtitle;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Salutation;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Date;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text First Indent;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text First Indent 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Note Heading;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text Indent 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text Indent 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Block Text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Hyperlink;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 FollowedHyperlink;\lsdqformat1 \lsdpriority22 \lsdlocked0 Strong;
\lsdqformat1 \lsdpriority20 \lsdlocked0 Emphasis;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Document Map;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Plain Text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 E-mail Signature;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Top of Form;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Bottom of Form;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Normal (Web);\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Acronym;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Address;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Cite;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Code;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Definition;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Keyboard;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Preformatted;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Sample;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Typewriter;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Variable;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 annotation subject;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 No List;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Outline List 1;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Outline List 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Outline List 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Balloon Text;\lsdpriority39 \lsdlocked0 Table Grid;
\lsdsemihidden1 \lsdlocked0 Placeholder Text;\lsdqformat1 \lsdpriority1 \lsdlocked0 No Spacing;\lsdpriority60 \lsdlocked0 Light Shading;\lsdpriority61 \lsdlocked0 Light List;\lsdpriority62 \lsdlocked0 Light Grid;
\lsdpriority63 \lsdlocked0 Medium Shading 1;\lsdpriority64 \lsdlocked0 Medium Shading 2;\lsdpriority65 \lsdlocked0 Medium List 1;\lsdpriority66 \lsdlocked0 Medium List 2;\lsdpriority67 \lsdlocked0 Medium Grid 1;\lsdpriority68 \lsdlocked0 Medium Grid 2;
\lsdpriority69 \lsdlocked0 Medium Grid 3;\lsdpriority70 \lsdlocked0 Dark List;\lsdpriority71 \lsdlocked0 Colorful Shading;\lsdpriority72 \lsdlocked0 Colorful List;\lsdpriority73 \lsdlocked0 Colorful Grid;\lsdpriority60 \lsdlocked0 Light Shading Accent 1;
\lsdpriority61 \lsdlocked0 Light List Accent 1;\lsdpriority62 \lsdlocked0 Light Grid Accent 1;\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 1;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 1;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 1;
\lsdsemihidden1 \lsdlocked0 Revision;\lsdqformat1 \lsdpriority34 \lsdlocked0 List Paragraph;\lsdqformat1 \lsdpriority29 \lsdlocked0 Quote;\lsdqformat1 \lsdpriority30 \lsdlocked0 Intense Quote;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 1;
\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 1;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 1;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 1;\lsdpriority70 \lsdlocked0 Dark List Accent 1;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 1;
\lsdpriority72 \lsdlocked0 Colorful List Accent 1;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 1;\lsdpriority60 \lsdlocked0 Light Shading Accent 2;\lsdpriority61 \lsdlocked0 Light List Accent 2;\lsdpriority62 \lsdlocked0 Light Grid Accent 2;
\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 2;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 2;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 2;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 2;
\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 2;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 2;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 2;\lsdpriority70 \lsdlocked0 Dark List Accent 2;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 2;
\lsdpriority72 \lsdlocked0 Colorful List Accent 2;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 2;\lsdpriority60 \lsdlocked0 Light Shading Accent 3;\lsdpriority61 \lsdlocked0 Light List Accent 3;\lsdpriority62 \lsdlocked0 Light Grid Accent 3;
\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 3;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 3;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 3;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 3;
\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 3;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 3;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 3;\lsdpriority70 \lsdlocked0 Dark List Accent 3;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 3;
\lsdpriority72 \lsdlocked0 Colorful List Accent 3;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 3;\lsdpriority60 \lsdlocked0 Light Shading Accent 4;\lsdpriority61 \lsdlocked0 Light List Accent 4;\lsdpriority62 \lsdlocked0 Light Grid Accent 4;
\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 4;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 4;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 4;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 4;
\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 4;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 4;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 4;\lsdpriority70 \lsdlocked0 Dark List Accent 4;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 4;
\lsdpriority72 \lsdlocked0 Colorful List Accent 4;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 4;\lsdpriority60 \lsdlocked0 Light Shading Accent 5;\lsdpriority61 \lsdlocked0 Light List Accent 5;\lsdpriority62 \lsdlocked0 Light Grid Accent 5;
\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 5;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 5;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 5;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 5;
\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 5;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 5;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 5;\lsdpriority70 \lsdlocked0 Dark List Accent 5;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 5;
\lsdpriority72 \lsdlocked0 Colorful List Accent 5;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 5;\lsdpriority60 \lsdlocked0 Light Shading Accent 6;\lsdpriority61 \lsdlocked0 Light List Accent 6;\lsdpriority62 \lsdlocked0 Light Grid Accent 6;
\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 6;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 6;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 6;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 6;
\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 6;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 6;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 6;\lsdpriority70 \lsdlocked0 Dark List Accent 6;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 6;
\lsdpriority72 \lsdlocked0 Colorful List Accent 6;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 6;\lsdqformat1 \lsdpriority19 \lsdlocked0 Subtle Emphasis;\lsdqformat1 \lsdpriority21 \lsdlocked0 Intense Emphasis;
\lsdqformat1 \lsdpriority31 \lsdlocked0 Subtle Reference;\lsdqformat1 \lsdpriority32 \lsdlocked0 Intense Reference;\lsdqformat1 \lsdpriority33 \lsdlocked0 Book Title;\lsdsemihidden1 \lsdunhideused1 \lsdpriority37 \lsdlocked0 Bibliography;
\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority39 \lsdlocked0 TOC Heading;\lsdpriority41 \lsdlocked0 Plain Table 1;\lsdpriority42 \lsdlocked0 Plain Table 2;\lsdpriority43 \lsdlocked0 Plain Table 3;\lsdpriority44 \lsdlocked0 Plain Table 4;
\lsdpriority45 \lsdlocked0 Plain Table 5;\lsdpriority40 \lsdlocked0 Grid Table Light;\lsdpriority46 \lsdlocked0 Grid Table 1 Light;\lsdpriority47 \lsdlocked0 Grid Table 2;\lsdpriority48 \lsdlocked0 Grid Table 3;\lsdpriority49 \lsdlocked0 Grid Table 4;
\lsdpriority50 \lsdlocked0 Grid Table 5 Dark;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 1;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 1;
\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 1;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 1;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 1;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 1;
\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 1;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 2;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 2;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 2;
\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 2;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 2;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 2;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 2;
\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 3;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 3;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 3;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 3;
\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 3;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 3;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 3;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 4;
\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 4;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 4;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 4;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 4;
\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 4;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 4;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 5;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 5;
\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 5;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 5;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 5;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 5;
\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 5;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 6;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 6;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 6;
\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 6;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 6;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 6;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 6;
\lsdpriority46 \lsdlocked0 List Table 1 Light;\lsdpriority47 \lsdlocked0 List Table 2;\lsdpriority48 \lsdlocked0 List Table 3;\lsdpriority49 \lsdlocked0 List Table 4;\lsdpriority50 \lsdlocked0 List Table 5 Dark;
\lsdpriority51 \lsdlocked0 List Table 6 Colorful;\lsdpriority52 \lsdlocked0 List Table 7 Colorful;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 1;\lsdpriority47 \lsdlocked0 List Table 2 Accent 1;\lsdpriority48 \lsdlocked0 List Table 3 Accent 1;
\lsdpriority49 \lsdlocked0 List Table 4 Accent 1;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 1;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 1;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 1;
\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 2;\lsdpriority47 \lsdlocked0 List Table 2 Accent 2;\lsdpriority48 \lsdlocked0 List Table 3 Accent 2;\lsdpriority49 \lsdlocked0 List Table 4 Accent 2;
\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 2;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 2;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 2;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 3;
\lsdpriority47 \lsdlocked0 List Table 2 Accent 3;\lsdpriority48 \lsdlocked0 List Table 3 Accent 3;\lsdpriority49 \lsdlocked0 List Table 4 Accent 3;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 3;
\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 3;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 3;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 4;\lsdpriority47 \lsdlocked0 List Table 2 Accent 4;
\lsdpriority48 \lsdlocked0 List Table 3 Accent 4;\lsdpriority49 \lsdlocked0 List Table 4 Accent 4;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 4;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 4;
\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 4;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 5;\lsdpriority47 \lsdlocked0 List Table 2 Accent 5;\lsdpriority48 \lsdlocked0 List Table 3 Accent 5;
\lsdpriority49 \lsdlocked0 List Table 4 Accent 5;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 5;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 5;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 5;
\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 6;\lsdpriority47 \lsdlocked0 List Table 2 Accent 6;\lsdpriority48 \lsdlocked0 List Table 3 Accent 6;\lsdpriority49 \lsdlocked0 List Table 4 Accent 6;
\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 6;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 6;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 6;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Mention;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Smart Hyperlink;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Hashtag;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Unresolved Mention;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Smart Link;}}{\*\datastore 01050000
02000000180000004d73786d6c322e534158584d4c5265616465722e362e3000000000000000000000060000
d0cf11e0a1b11ae1000000000000000000000000000000003e000300feff090006000000000000000000000001000000010000000000000000100000feffffff00000000feffffff0000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
fffffffffffffffffdfffffffeffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffff52006f006f007400200045006e00740072007900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016000500ffffffffffffffffffffffff0c6ad98892f1d411a65f0040963251e5000000000000000000000000c076
f178b750dc01feffffff00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff00000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff0000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000105000000000000}}