// Seed: 192121533
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output reg id_4,
    input id_5,
    input id_6,
    output id_7,
    input id_8
);
  always #1 begin
    id_4 <= 1;
  end
endmodule
