git clone --depth 1 --no-tags https://github.com/openflow2018/netfpga_1g_httpGET.git f:/verilog_sva_gh_scraper/data/full_repos/129761497
git clone --depth 1 --no-tags https://github.com/Acopum/16bitSingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/129320761
git clone --depth 1 --no-tags https://github.com/Pol3V4ulter/VLSI_Project.git f:/verilog_sva_gh_scraper/data/full_repos/129150124
git clone --depth 1 --no-tags https://github.com/Hadron67/final.git f:/verilog_sva_gh_scraper/data/full_repos/127901621
git clone --depth 1 --no-tags https://github.com/fjpolo/FPGA_Sim.git f:/verilog_sva_gh_scraper/data/full_repos/128064843
git clone --depth 1 --no-tags https://github.com/guycalledjeremy/CSC258project.git f:/verilog_sva_gh_scraper/data/full_repos/125772024
git clone --depth 1 --no-tags https://github.com/yutongshen/ICContest-2016-Final-ComponentLabelingEngine.git f:/verilog_sva_gh_scraper/data/full_repos/126098815
git clone --depth 1 --no-tags https://github.com/AlokD123/ClosedLoop_PowerCvtr_Project.git f:/verilog_sva_gh_scraper/data/full_repos/127313512
git clone --depth 1 --no-tags https://github.com/RanLuKenny/Verilog_HDL_weekly-practice.git f:/verilog_sva_gh_scraper/data/full_repos/126252751
git clone --depth 1 --no-tags https://github.com/fjpolo/MAX1000_NIOSII.git f:/verilog_sva_gh_scraper/data/full_repos/128066330
git clone --depth 1 --no-tags https://github.com/maxam2017/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/128490402
git clone --depth 1 --no-tags https://github.com/Mariam-Dessouki/PipelinedMipsProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/129800404
git clone --depth 1 --no-tags https://github.com/cuclaoliu/de2_115_media_computer_13.0.git f:/verilog_sva_gh_scraper/data/full_repos/128497383
git clone --depth 1 --no-tags https://github.com/mahmoud-gawad/vending-machine-fsm.git f:/verilog_sva_gh_scraper/data/full_repos/129239670
git clone --depth 1 --no-tags https://github.com/skyking94/faultCollapsing.git f:/verilog_sva_gh_scraper/data/full_repos/125952971
git clone --depth 1 --no-tags https://github.com/y1sreal/FPGA-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/130147942
git clone --depth 1 --no-tags https://github.com/antonpaquin/EC513-project.git f:/verilog_sva_gh_scraper/data/full_repos/130126709
git clone --depth 1 --no-tags https://github.com/DOOKNET/Freq_Measure.git f:/verilog_sva_gh_scraper/data/full_repos/129436309
git clone --depth 1 --no-tags https://github.com/mombachm/cpu-periferico-arq2.git f:/verilog_sva_gh_scraper/data/full_repos/125942896
git clone --depth 1 --no-tags https://github.com/praveenkhemalapure/32-point-IFFT.git f:/verilog_sva_gh_scraper/data/full_repos/127587850
git clone --depth 1 --no-tags https://github.com/proxy-hatch/tune_generator.git f:/verilog_sva_gh_scraper/data/full_repos/126553407
git clone --depth 1 --no-tags https://github.com/NadaElokaily/ALU-.git f:/verilog_sva_gh_scraper/data/full_repos/130411306
git clone --depth 1 --no-tags https://github.com/sebastian2696/vga-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/128685316
git clone --depth 1 --no-tags https://github.com/imjustadog/AE-XILLYBUS.git f:/verilog_sva_gh_scraper/data/full_repos/130336834
git clone --depth 1 --no-tags https://github.com/edwardzcl/Systolic-Array-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/125852203
git clone --depth 1 --no-tags https://github.com/aysteph3/miniMIPS_Test_Program.git f:/verilog_sva_gh_scraper/data/full_repos/127338459
git clone --depth 1 --no-tags https://github.com/YoussephAhmed/PCI_arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/127356051
git clone --depth 1 --no-tags https://github.com/yutongshen/ICContest-2017-Final-LEDDisplayController.git f:/verilog_sva_gh_scraper/data/full_repos/126098873
git clone --depth 1 --no-tags https://github.com/IP-IPA/IPA.git f:/verilog_sva_gh_scraper/data/full_repos/127108945
git clone --depth 1 --no-tags https://github.com/adumont/CellularAutomaton.git f:/verilog_sva_gh_scraper/data/full_repos/128117771
git clone --depth 1 --no-tags https://github.com/asp2809/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/129614348
git clone --depth 1 --no-tags https://github.com/4497cv/MIPS_Unicycle_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/130358971
git clone --depth 1 --no-tags https://github.com/dillonhuff/SpecCircuit.git f:/verilog_sva_gh_scraper/data/full_repos/129858672
git clone --depth 1 --no-tags https://github.com/jlee167/FPGA_VideoEncryption.git f:/verilog_sva_gh_scraper/data/full_repos/127938597
git clone --depth 1 --no-tags https://github.com/DPankoff/FPGATeach.git f:/verilog_sva_gh_scraper/data/full_repos/127777071
git clone --depth 1 --no-tags https://github.com/aytung94/DV_S2QED_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/128994245
git clone --depth 1 --no-tags https://github.com/Eldhose-K-A/VerilogCodes.git f:/verilog_sva_gh_scraper/data/full_repos/125903687
git clone --depth 1 --no-tags https://github.com/JamesNorris/cerebroimagini.git f:/verilog_sva_gh_scraper/data/full_repos/126069910
git clone --depth 1 --no-tags https://github.com/impakho/CPLD_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/129213708
git clone --depth 1 --no-tags https://github.com/obergog/DigitalLogic_ReationTimer.git f:/verilog_sva_gh_scraper/data/full_repos/127565362
git clone --depth 1 --no-tags https://github.com/akfk/cpu_fourcolors.git f:/verilog_sva_gh_scraper/data/full_repos/128706408
git clone --depth 1 --no-tags https://github.com/songfeil/othello.git f:/verilog_sva_gh_scraper/data/full_repos/125890603
git clone --depth 1 --no-tags https://github.com/vipinkmenon/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/128776956
git clone --depth 1 --no-tags https://github.com/Alexeyzhu/StackCalculator.git f:/verilog_sva_gh_scraper/data/full_repos/126361888
git clone --depth 1 --no-tags https://github.com/joycetang10/HW-SW-Optimization.git f:/verilog_sva_gh_scraper/data/full_repos/126214681
git clone --depth 1 --no-tags https://github.com/shohata/RISC-like-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/126220620
git clone --depth 1 --no-tags https://github.com/freakin09/Verilog-Runner.git f:/verilog_sva_gh_scraper/data/full_repos/125955928
git clone --depth 1 --no-tags https://github.com/honsprogram/FPGA-Mojo.git f:/verilog_sva_gh_scraper/data/full_repos/128503531
git clone --depth 1 --no-tags https://github.com/cyanjc321/de0_ghrd_w_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/128039656
git clone --depth 1 --no-tags https://github.com/letusiji/CCD_Camera.git f:/verilog_sva_gh_scraper/data/full_repos/129867586
git clone --depth 1 --no-tags https://github.com/AMahno/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/129600204
git clone --depth 1 --no-tags https://github.com/aman-goel/verilogbench.git f:/verilog_sva_gh_scraper/data/full_repos/128477876
git clone --depth 1 --no-tags https://github.com/harishyvs/ALU-IMPLEMENTATION_XILIX_zedboard.git f:/verilog_sva_gh_scraper/data/full_repos/125859890
git clone --depth 1 --no-tags https://github.com/lonlon11/DODC-5-Implementing-an-ALU--Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/128979033
git clone --depth 1 --no-tags https://github.com/sbmpost/6502.git f:/verilog_sva_gh_scraper/data/full_repos/130098456
git clone --depth 1 --no-tags https://github.com/nathantannar4/VGA-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/129545413
git clone --depth 1 --no-tags https://github.com/mcmasterg/fuji_iie.git f:/verilog_sva_gh_scraper/data/full_repos/126085346
git clone --depth 1 --no-tags https://github.com/revaldinho/cpld_breakout.git f:/verilog_sva_gh_scraper/data/full_repos/126873873
git clone --depth 1 --no-tags https://github.com/Mario-Zuniga/UART-Full-Duplex.git f:/verilog_sva_gh_scraper/data/full_repos/129299045
git clone --depth 1 --no-tags https://github.com/iuysys/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/127604141
git clone --depth 1 --no-tags https://github.com/ayushrath63/VerilogTicTacToe.git f:/verilog_sva_gh_scraper/data/full_repos/127355828
git clone --depth 1 --no-tags https://github.com/Serede/sdnet-filters.git f:/verilog_sva_gh_scraper/data/full_repos/128051521
git clone --depth 1 --no-tags https://github.com/Digilent/Arty-A7-100-Pmod-I2S2.git f:/verilog_sva_gh_scraper/data/full_repos/128094701
git clone --depth 1 --no-tags https://github.com/anantanurag/CSF342-16bit-Proc.git f:/verilog_sva_gh_scraper/data/full_repos/126791278
git clone --depth 1 --no-tags https://github.com/ketchup1128/Vcode.git f:/verilog_sva_gh_scraper/data/full_repos/130297122
git clone --depth 1 --no-tags https://github.com/matshg/fpga_accelerometer.git f:/verilog_sva_gh_scraper/data/full_repos/130105818
git clone --depth 1 --no-tags https://github.com/Spraveennaik/The-FIFO-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/129492448
git clone --depth 1 --no-tags https://github.com/ali-raheem/partsbin.git f:/verilog_sva_gh_scraper/data/full_repos/125927162
git clone --depth 1 --no-tags https://github.com/cgrundey/DDI_P2.git f:/verilog_sva_gh_scraper/data/full_repos/126513354
git clone --depth 1 --no-tags https://github.com/ChrisBackhaus/32BitDaddaMultiplierVivadoCode.git f:/verilog_sva_gh_scraper/data/full_repos/129198239
git clone --depth 1 --no-tags https://github.com/sahaj1997/Verilog-CODES.git f:/verilog_sva_gh_scraper/data/full_repos/127483289
git clone --depth 1 --no-tags https://github.com/whqamm/RISC-V_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/127624139
git clone --depth 1 --no-tags https://github.com/Nicu1309/dual-potato.git f:/verilog_sva_gh_scraper/data/full_repos/130223767
git clone --depth 1 --no-tags https://github.com/ayush210/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/129137539
git clone --depth 1 --no-tags https://github.com/WXLyndon/CSC258-Project-Flappy-Bird-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/128285277
git clone --depth 1 --no-tags https://github.com/Roboy/roboy_sno.git f:/verilog_sva_gh_scraper/data/full_repos/125936604
git clone --depth 1 --no-tags https://github.com/Rhapso/Full-search-block-matching.git f:/verilog_sva_gh_scraper/data/full_repos/126151175
git clone --depth 1 --no-tags https://github.com/vipinkmenon/DiseaseModel.git f:/verilog_sva_gh_scraper/data/full_repos/126303038
git clone --depth 1 --no-tags https://github.com/ankitakash2007/COL216_LabAssignments.git f:/verilog_sva_gh_scraper/data/full_repos/130330813
git clone --depth 1 --no-tags https://github.com/DingShizhe/simple-riscv-cpus.git f:/verilog_sva_gh_scraper/data/full_repos/130188694
git clone --depth 1 --no-tags https://github.com/wangdec/Modesim_SPI.git f:/verilog_sva_gh_scraper/data/full_repos/126970208
git clone --depth 1 --no-tags https://github.com/x-tit/ARM9_tiny.git f:/verilog_sva_gh_scraper/data/full_repos/128651305
git clone --depth 1 --no-tags https://github.com/belaltaher8/Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/129313055
git clone --depth 1 --no-tags https://github.com/prateekmohan1/dCache.git f:/verilog_sva_gh_scraper/data/full_repos/126200897
git clone --depth 1 --no-tags https://github.com/EricBzr/Legv8_Verilog_Project.git f:/verilog_sva_gh_scraper/data/full_repos/126939358
git clone --depth 1 --no-tags https://github.com/junyoungkim22/architecture_lab4.git f:/verilog_sva_gh_scraper/data/full_repos/126445440
git clone --depth 1 --no-tags https://github.com/ewchristians/ECE552-Project.git f:/verilog_sva_gh_scraper/data/full_repos/125778312
git clone --depth 1 --no-tags https://github.com/karally/Snake.git f:/verilog_sva_gh_scraper/data/full_repos/126616266
git clone --depth 1 --no-tags https://github.com/HeHaowei/EE2026-project.git f:/verilog_sva_gh_scraper/data/full_repos/126573310
git clone --depth 1 --no-tags https://github.com/ewh010/testingStringPrinting.git f:/verilog_sva_gh_scraper/data/full_repos/127322604
git clone --depth 1 --no-tags https://github.com/jehul/m152a.git f:/verilog_sva_gh_scraper/data/full_repos/129823755
git clone --depth 1 --no-tags https://github.com/akellag/Course-Work-SV.git f:/verilog_sva_gh_scraper/data/full_repos/129973551
git clone --depth 1 --no-tags https://github.com/veritas-verilog/full_adder.git f:/verilog_sva_gh_scraper/data/full_repos/128669273
git clone --depth 1 --no-tags https://github.com/mtlang/project_552.git f:/verilog_sva_gh_scraper/data/full_repos/128549997
git clone --depth 1 --no-tags https://github.com/uriakua/Prac2.git f:/verilog_sva_gh_scraper/data/full_repos/128695855
git clone --depth 1 --no-tags https://github.com/kacper-ka/picodevel-hw.git f:/verilog_sva_gh_scraper/data/full_repos/128685767
git clone --depth 1 --no-tags https://github.com/northfoxz/verilog_spi.git f:/verilog_sva_gh_scraper/data/full_repos/128798769
git clone --depth 1 --no-tags https://github.com/A7medBahgat/PCI-Arbiter-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/129154974
git clone --depth 1 --no-tags https://github.com/wivill/ie0523.git f:/verilog_sva_gh_scraper/data/full_repos/129155059
git clone --depth 1 --no-tags https://github.com/StarrionT/DigitalDesignLaboratory.git f:/verilog_sva_gh_scraper/data/full_repos/129317088
