verilog-axi:
  files: [
    rtl/arbiter.v,
    rtl/axi_adapter_rd.v,
    rtl/axi_adapter.v,
    rtl/axi_adapter_wr.v,
    rtl/axi_axil_adapter_rd.v,
    rtl/axi_axil_adapter.v,
    rtl/axi_axil_adapter_wr.v,
    rtl/axi_cdma_desc_mux.v,
    rtl/axi_cdma.v,
    rtl/axi_crossbar_addr.v,
    rtl/axi_crossbar_rd.v,
    rtl/axi_crossbar.v,
    rtl/axi_crossbar_wr.v,
    rtl/axi_dma_desc_mux.v,
    rtl/axi_dma_rd.v,
    rtl/axi_dma.v,
    rtl/axi_dma_wr.v,
    rtl/axi_dp_ram.v,
    rtl/axi_fifo_rd.v,
    rtl/axi_fifo.v,
    rtl/axi_fifo_wr.v,
    rtl/axi_interconnect.v,
    rtl/axil_adapter_rd.v,
    rtl/axil_adapter.v,
    rtl/axil_adapter_wr.v,
    rtl/axil_cdc_rd.v,
    rtl/axil_cdc.v,
    rtl/axil_cdc_wr.v,
    rtl/axil_dp_ram.v,
    rtl/axil_interconnect.v,
    rtl/axil_ram.v,
    rtl/axil_register_rd.v,
    rtl/axil_register.v,
    rtl/axil_register_wr.v,
    rtl/axi_ram_rd_if.v,
    rtl/axi_ram.v,
    rtl/axi_ram_wr_if.v,
    rtl/axi_ram_wr_rd_if.v,
    rtl/axi_register_rd.v,
    rtl/axi_register.v,
    rtl/axi_register_wr.v,
    rtl/priority_encoder.v
  ]