// Seed: 3391252538
module module_0 (
    id_1,
    id_2
);
  output tri0 id_2;
  input wire id_1;
  parameter id_3 = -1;
  assign module_1.id_5 = 0;
  wire id_4;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd75
) (
    input wire id_0,
    output tri0 id_1,
    input supply0 _id_2,
    output tri id_3,
    input tri1 id_4
    , id_8,
    output uwire id_5,
    output wire id_6
);
  logic [id_2 : -1] id_9;
  ;
  module_0 modCall_1 (
      id_9,
      id_8
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  module_0 modCall_1 (
      id_1,
      id_6
  );
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [1 : 1 'b0] id_8;
  always @* begin : LABEL_0
    id_9(id_4[-1], id_8);
  end
endmodule
