# auto-generated by Libre-SOC pinmux program: do not edit
# python src/pinmux_generator.py -v -s {spec} -o {output}
# use OrderedDict to fix stable order for JTAG Boundary Scan
from collections import OrderedDict

pindict = OrderedDict()
pindict['mspi0'] = [ 'ck+', 'nss+', 'mosi+', 'miso-', ]
pindict['vss'] = [ '0-', '1-', '2-', '3-', 
                '4-', ]
pindict['vdd'] = [ '0-', '1-', '2-', '3-', 
                '4-', ]
pindict['jtag'] = [ 'tms-', 'tdi-', 'tdo+', 'tck+', ]
pindict['vdd'] = [ '0-', '1-', '2-', ]
pindict['sys'] = [ 'clk-', 'rst-', ]
pindict['uart0'] = [ 'tx+', 'rx-', ]
pindict['vss'] = [ '0-', '1-', '2-', ]
pindict['sdr'] = [ 'dqm0+', 'd0*', 'd1*', 'd2*', 
                'd3*', 'd4*', 'd5*', 'd6*', 
                'd7*', 'ad0+', 'ad1+', 'ad2+', 
                'ad3+', 'ad4+', 'ad5+', 'ad6+', 
                'ad7+', 'ad8+', 'ad9+', 'ba0+', 
                'ba1+', 'clk+', 'cke+', 'rasn+', 
                'casn+', 'wen+', 'csn0+', 'ad10+', 
                'ad11+', 'ad12+', 'dqm1+', 'd8*', 
                'd9*', 'd10*', 'd11*', 'd12*', 
                'd13*', 'd14*', 'd15*', ]
pindict['gpio'] = [ 'e8*', 'e9*', 'e10*', 'e11*', 
                'e12*', 'e13*', 'e14*', 'e15*', 
                's0*', 's1*', 's2*', 's3*', 
                's4*', 's5*', 's6*', 's7*', ]
pindict['mtwi'] = [ 'sda*', 'scl+', ]
pindict['eint'] = [ '0-', '1-', '2-', ]



litexdict = OrderedDict()
litexdict['mspi0'] = [ 'spimaster_clk+', 'spimaster_cs_n+', 'spimaster_mosi+', 'spimaster_miso-', ]
litexdict['vss'] = [ '0-', '1-', '2-', '3-', 
                '4-', ]
litexdict['vdd'] = [ '0-', '1-', '2-', '3-', 
                '4-', ]
litexdict['jtag'] = [ 'jtag_tms-', 'jtag_tdi-', 'jtag_tdo+', 'jtag_tck+', ]
litexdict['vdd'] = [ '0-', '1-', '2-', ]
litexdict['sys'] = [ 'sys_clk-', 'rst-', ]
litexdict['uart0'] = [ 'uart_tx+', 'uart_rx-', ]
litexdict['vss'] = [ '0-', '1-', '2-', ]
litexdict['sdr'] = [ 'sdram_dm_0+', 'sdram_dq_0*', 'sdram_dq_1*', 'sdram_dq_2*', 
                'sdram_dq_3*', 'sdram_dq_4*', 'sdram_dq_5*', 'sdram_dq_6*', 
                'sdram_dq_7*', 'sdram_a_0+', 'sdram_a_1+', 'sdram_a_2+', 
                'sdram_a_3+', 'sdram_a_4+', 'sdram_a_5+', 'sdram_a_6+', 
                'sdram_a_7+', 'sdram_a_8+', 'sdram_a_9+', 'sdram_ba_0+', 
                'sdram_ba_1+', 'sdram_clock+', 'sdram_cke+', 'sdram_ras_n+', 
                'sdram_cas_n+', 'sdram_we_n+', 'sdram_cs_n+', 'sdram_a_10+', 
                'sdram_a_11+', 'sdram_a_12+', 'sdram_dm_1+', 'sdram_dq_8*', 
                'sdram_dq_9*', 'sdram_dq_10*', 'sdram_dq_11*', 'sdram_dq_12*', 
                'sdram_dq_13*', 'sdram_dq_14*', 'sdram_dq_15*', ]
litexdict['gpio'] = [ 'e8*', 'e9*', 'e10*', 'e11*', 
                'e12*', 'e13*', 'e14*', 'e15*', 
                's0*', 's1*', 's2*', 's3*', 
                's4*', 's5*', 's6*', 's7*', ]
litexdict['mtwi'] = [ 'i2c_sda*', 'i2c_scl+', ]
litexdict['eint'] = [ '0-', '1-', '2-', ]


litexmap = {
	'mspi0_ck': 'spimaster_clk',
	'mspi0_nss': 'spimaster_cs_n',
	'mspi0_mosi': 'spimaster_mosi',
	'mspi0_miso': 'spimaster_miso',
	'vss_0': 'vss_0',
	'vss_1': 'vss_1',
	'vss_2': 'vss_2',
	'vdd_0': 'vdd_0',
	'vdd_1': 'vdd_1',
	'vdd_2': 'vdd_2',
	'jtag_tms': 'jtag_tms',
	'jtag_tdi': 'jtag_tdi',
	'jtag_tdo': 'jtag_tdo',
	'jtag_tck': 'jtag_tck',
	'sys_clk': 'sys_clk',
	'sys_rst': 'rst',
	'uart0_tx': 'uart_tx',
	'uart0_rx': 'uart_rx',
	'sdr_dqm0': 'sdram_dm_0',
	'sdr_d0': 'sdram_dq_0',
	'sdr_d1': 'sdram_dq_1',
	'sdr_d2': 'sdram_dq_2',
	'sdr_d3': 'sdram_dq_3',
	'sdr_d4': 'sdram_dq_4',
	'sdr_d5': 'sdram_dq_5',
	'sdr_d6': 'sdram_dq_6',
	'sdr_d7': 'sdram_dq_7',
	'sdr_ad0': 'sdram_a_0',
	'sdr_ad1': 'sdram_a_1',
	'sdr_ad2': 'sdram_a_2',
	'sdr_ad3': 'sdram_a_3',
	'sdr_ad4': 'sdram_a_4',
	'sdr_ad5': 'sdram_a_5',
	'sdr_ad6': 'sdram_a_6',
	'sdr_ad7': 'sdram_a_7',
	'sdr_ad8': 'sdram_a_8',
	'sdr_ad9': 'sdram_a_9',
	'sdr_ba0': 'sdram_ba_0',
	'sdr_ba1': 'sdram_ba_1',
	'sdr_clk': 'sdram_clock',
	'sdr_cke': 'sdram_cke',
	'sdr_rasn': 'sdram_ras_n',
	'sdr_casn': 'sdram_cas_n',
	'sdr_wen': 'sdram_we_n',
	'sdr_csn0': 'sdram_cs_n',
	'sdr_ad10': 'sdram_a_10',
	'sdr_ad11': 'sdram_a_11',
	'sdr_ad12': 'sdram_a_12',
	'sdr_dqm1': 'sdram_dm_1',
	'sdr_d8': 'sdram_dq_8',
	'sdr_d9': 'sdram_dq_9',
	'sdr_d10': 'sdram_dq_10',
	'sdr_d11': 'sdram_dq_11',
	'sdr_d12': 'sdram_dq_12',
	'sdr_d13': 'sdram_dq_13',
	'sdr_d14': 'sdram_dq_14',
	'sdr_d15': 'sdram_dq_15',
	'gpio_e8': 'gpio_e8',
	'gpio_e9': 'gpio_e9',
	'gpio_e10': 'gpio_e10',
	'gpio_e11': 'gpio_e11',
	'gpio_e12': 'gpio_e12',
	'gpio_e13': 'gpio_e13',
	'gpio_e14': 'gpio_e14',
	'gpio_e15': 'gpio_e15',
	'gpio_s0': 'gpio_s0',
	'gpio_s1': 'gpio_s1',
	'gpio_s2': 'gpio_s2',
	'gpio_s3': 'gpio_s3',
	'gpio_s4': 'gpio_s4',
	'gpio_s5': 'gpio_s5',
	'gpio_s6': 'gpio_s6',
	'gpio_s7': 'gpio_s7',
	'mtwi_sda': 'i2c_sda',
	'mtwi_scl': 'i2c_scl',
	'eint_0': 'eint_0',
	'eint_1': 'eint_1',
	'eint_2': 'eint_2',
}
