
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14.v
# synth_design -part xc7z020clg484-3 -top shift_register_group_18_16_14 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top shift_register_group_18_16_14 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 290326 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.965 ; gain = 26.895 ; free physical = 248024 ; free virtual = 316256
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_16_14' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14.v:3]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_14' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14.v:170]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_14' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14.v:170]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_16_14' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.730 ; gain = 71.660 ; free physical = 247905 ; free virtual = 316137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.730 ; gain = 71.660 ; free physical = 247883 ; free virtual = 316115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1553.727 ; gain = 79.656 ; free physical = 247881 ; free virtual = 316113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1561.730 ; gain = 87.660 ; free physical = 247972 ; free virtual = 316208
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 224   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module shift_register_unit_18_14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1670.297 ; gain = 196.227 ; free physical = 247160 ; free virtual = 315412
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1670.301 ; gain = 196.230 ; free physical = 247156 ; free virtual = 315409
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.344 ; gain = 211.273 ; free physical = 247149 ; free virtual = 315401
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.348 ; gain = 211.277 ; free physical = 247143 ; free virtual = 315396
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.348 ; gain = 211.277 ; free physical = 247143 ; free virtual = 315395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.348 ; gain = 211.277 ; free physical = 247142 ; free virtual = 315394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.348 ; gain = 211.277 ; free physical = 247134 ; free virtual = 315386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.348 ; gain = 211.277 ; free physical = 247130 ; free virtual = 315382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.348 ; gain = 211.277 ; free physical = 247124 ; free virtual = 315376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                   | RTL Name                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|shift_register_group_18_16_14 | shift_register_unit_18_14_inst_0/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_14 | shift_register_unit_18_14_inst_1/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_14 | shift_register_unit_18_14_inst_2/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_14 | shift_register_unit_18_14_inst_3/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_14 | shift_register_unit_18_14_inst_4/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_14 | shift_register_unit_18_14_inst_5/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_14 | shift_register_unit_18_14_inst_6/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_14 | shift_register_unit_18_14_inst_7/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_14 | shift_register_unit_18_14_inst_8/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_14 | shift_register_unit_18_14_inst_9/shift_registers_13_reg[17]  | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_14 | shift_register_unit_18_14_inst_10/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_14 | shift_register_unit_18_14_inst_11/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_14 | shift_register_unit_18_14_inst_12/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_14 | shift_register_unit_18_14_inst_13/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_14 | shift_register_unit_18_14_inst_14/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_16_14 | shift_register_unit_18_14_inst_15/shift_registers_13_reg[17] | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
+------------------------------+--------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT2   |   288|
|2     |SRL16E |   288|
|3     |FDRE   |   589|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------+------+
|      |Instance                            |Module                       |Cells |
+------+------------------------------------+-----------------------------+------+
|1     |top                                 |                             |  1165|
|2     |  shift_register_unit_18_14_inst_0  |shift_register_unit_18_14    |    85|
|3     |  shift_register_unit_18_14_inst_1  |shift_register_unit_18_14_0  |    72|
|4     |  shift_register_unit_18_14_inst_10 |shift_register_unit_18_14_1  |    72|
|5     |  shift_register_unit_18_14_inst_11 |shift_register_unit_18_14_2  |    72|
|6     |  shift_register_unit_18_14_inst_12 |shift_register_unit_18_14_3  |    72|
|7     |  shift_register_unit_18_14_inst_13 |shift_register_unit_18_14_4  |    72|
|8     |  shift_register_unit_18_14_inst_14 |shift_register_unit_18_14_5  |    72|
|9     |  shift_register_unit_18_14_inst_15 |shift_register_unit_18_14_6  |    72|
|10    |  shift_register_unit_18_14_inst_2  |shift_register_unit_18_14_7  |    72|
|11    |  shift_register_unit_18_14_inst_3  |shift_register_unit_18_14_8  |    72|
|12    |  shift_register_unit_18_14_inst_4  |shift_register_unit_18_14_9  |    72|
|13    |  shift_register_unit_18_14_inst_5  |shift_register_unit_18_14_10 |    72|
|14    |  shift_register_unit_18_14_inst_6  |shift_register_unit_18_14_11 |    72|
|15    |  shift_register_unit_18_14_inst_7  |shift_register_unit_18_14_12 |    72|
|16    |  shift_register_unit_18_14_inst_8  |shift_register_unit_18_14_13 |    72|
|17    |  shift_register_unit_18_14_inst_9  |shift_register_unit_18_14_14 |    72|
+------+------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.348 ; gain = 211.277 ; free physical = 247128 ; free virtual = 315380
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.348 ; gain = 211.277 ; free physical = 247124 ; free virtual = 315376
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1685.352 ; gain = 211.277 ; free physical = 247126 ; free virtual = 315378
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1831.516 ; gain = 0.000 ; free physical = 246954 ; free virtual = 315206
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1831.516 ; gain = 357.543 ; free physical = 246996 ; free virtual = 315248
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2401.180 ; gain = 569.664 ; free physical = 246413 ; free virtual = 314665
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2401.180 ; gain = 0.000 ; free physical = 246411 ; free virtual = 314663
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2425.188 ; gain = 0.000 ; free physical = 246385 ; free virtual = 314639
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2527.453 ; gain = 0.004 ; free physical = 245841 ; free virtual = 314093

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 91d8540b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2527.453 ; gain = 0.000 ; free physical = 245852 ; free virtual = 314105

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 91d8540b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2527.453 ; gain = 0.000 ; free physical = 245843 ; free virtual = 314096
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 91d8540b

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2527.453 ; gain = 0.000 ; free physical = 245834 ; free virtual = 314087
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 91d8540b

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2527.453 ; gain = 0.000 ; free physical = 245826 ; free virtual = 314078
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 91d8540b

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2527.453 ; gain = 0.000 ; free physical = 245842 ; free virtual = 314095
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 91d8540b

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2527.453 ; gain = 0.000 ; free physical = 245825 ; free virtual = 314077
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 91d8540b

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2527.453 ; gain = 0.000 ; free physical = 245841 ; free virtual = 314093
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.453 ; gain = 0.000 ; free physical = 245835 ; free virtual = 314087
Ending Logic Optimization Task | Checksum: 91d8540b

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2527.453 ; gain = 0.000 ; free physical = 245833 ; free virtual = 314086

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 91d8540b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2527.453 ; gain = 0.000 ; free physical = 245834 ; free virtual = 314086

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 91d8540b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.453 ; gain = 0.000 ; free physical = 245830 ; free virtual = 314082

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.453 ; gain = 0.000 ; free physical = 245829 ; free virtual = 314081
Ending Netlist Obfuscation Task | Checksum: 91d8540b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2527.453 ; gain = 0.000 ; free physical = 245825 ; free virtual = 314078
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2527.453 ; gain = 0.004 ; free physical = 245825 ; free virtual = 314078
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 91d8540b
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module shift_register_group_18_16_14 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2559.449 ; gain = 0.000 ; free physical = 245804 ; free virtual = 314056
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2559.449 ; gain = 0.000 ; free physical = 245777 ; free virtual = 314030
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.835 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2559.449 ; gain = 0.000 ; free physical = 245771 ; free virtual = 314024
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2744.613 ; gain = 185.164 ; free physical = 245770 ; free virtual = 314022
Power optimization passes: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2744.613 ; gain = 185.164 ; free physical = 245770 ; free virtual = 314022

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245769 ; free virtual = 314021


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design shift_register_group_18_16_14 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 589
Number of SRLs augmented: 0  newly gated: 0 Total: 288
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 91d8540b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245777 ; free virtual = 314029
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 91d8540b
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2744.613 ; gain = 217.160 ; free physical = 245783 ; free virtual = 314036
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28446240 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 91d8540b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245807 ; free virtual = 314060
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 91d8540b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245807 ; free virtual = 314060
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 91d8540b

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245822 ; free virtual = 314074
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 91d8540b

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245817 ; free virtual = 314070
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 91d8540b

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245817 ; free virtual = 314070

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245817 ; free virtual = 314070
Ending Netlist Obfuscation Task | Checksum: 91d8540b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245817 ; free virtual = 314070
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245454 ; free virtual = 313706
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 587c3d7a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245454 ; free virtual = 313706
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245453 ; free virtual = 313706

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7315236b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245458 ; free virtual = 313710

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 97cd39b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245455 ; free virtual = 313708

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 97cd39b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245454 ; free virtual = 313706
Phase 1 Placer Initialization | Checksum: 97cd39b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245448 ; free virtual = 313700

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 73ee2763

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245446 ; free virtual = 313699

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245412 ; free virtual = 313664

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1534d36ce

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245419 ; free virtual = 313671
Phase 2 Global Placement | Checksum: b9b9ba68

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245402 ; free virtual = 313654

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b9b9ba68

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245401 ; free virtual = 313653

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f72fa4c3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245405 ; free virtual = 313658

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dcca5610

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245409 ; free virtual = 313662

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e04e0338

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245409 ; free virtual = 313662

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15b46ceb9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245448 ; free virtual = 313701

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15b46ceb9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245448 ; free virtual = 313700

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1aeaad47c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245455 ; free virtual = 313707
Phase 3 Detail Placement | Checksum: 1aeaad47c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245448 ; free virtual = 313700

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 212cbbb7a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 212cbbb7a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245437 ; free virtual = 313689
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.600. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d9d3d996

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245433 ; free virtual = 313685
Phase 4.1 Post Commit Optimization | Checksum: 1d9d3d996

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245433 ; free virtual = 313685

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d9d3d996

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245433 ; free virtual = 313685

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d9d3d996

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245433 ; free virtual = 313686

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245432 ; free virtual = 313685
Phase 4.4 Final Placement Cleanup | Checksum: 1bfc7736d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245424 ; free virtual = 313676
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bfc7736d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245424 ; free virtual = 313676
Ending Placer Task | Checksum: 12752f640

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245447 ; free virtual = 313700
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245447 ; free virtual = 313700
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245417 ; free virtual = 313669
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245414 ; free virtual = 313667
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 245409 ; free virtual = 313664
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ce4a38fe ConstDB: 0 ShapeSum: 5908bd42 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "in_3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_10[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_10[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_11[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_11[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_11[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_11[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_9[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_9[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_7[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_7[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_3[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_3[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_5[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_5[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_8[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_8[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1cbe85b7a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244827 ; free virtual = 313080
Post Restoration Checksum: NetGraph: dcd13dd3 NumContArr: ef171da7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1cbe85b7a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244827 ; free virtual = 313080

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1cbe85b7a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244796 ; free virtual = 313049

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1cbe85b7a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244796 ; free virtual = 313049
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b5d63d4a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244794 ; free virtual = 313047
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.726  | TNS=0.000  | WHS=0.138  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 10c5ef0c7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244774 ; free virtual = 313027

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22552be75

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244766 ; free virtual = 313019

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.135  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 4bb9c319

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244778 ; free virtual = 313031
Phase 4 Rip-up And Reroute | Checksum: 4bb9c319

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244778 ; free virtual = 313031

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 4bb9c319

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244777 ; free virtual = 313030

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 4bb9c319

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244777 ; free virtual = 313030
Phase 5 Delay and Skew Optimization | Checksum: 4bb9c319

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244777 ; free virtual = 313030

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: cb5d84a3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244774 ; free virtual = 313027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.135  | TNS=0.000  | WHS=0.158  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: cb5d84a3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244774 ; free virtual = 313027
Phase 6 Post Hold Fix | Checksum: cb5d84a3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244774 ; free virtual = 313027

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00502226 %
  Global Horizontal Routing Utilization  = 0.00836714 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: cb5d84a3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244771 ; free virtual = 313023

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cb5d84a3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244769 ; free virtual = 313022

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10a31436b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244785 ; free virtual = 313038

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.135  | TNS=0.000  | WHS=0.158  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10a31436b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244785 ; free virtual = 313037
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244817 ; free virtual = 313070

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244817 ; free virtual = 313070
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244816 ; free virtual = 313069
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244800 ; free virtual = 313055
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2744.613 ; gain = 0.000 ; free physical = 244797 ; free virtual = 313052
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2880.105 ; gain = 0.000 ; free physical = 244608 ; free virtual = 312861
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 16:47:37 2022...
