// Seed: 1188021042
module module_0 (
    output uwire id_0,
    input wor id_1,
    output tri1 id_2,
    input wand id_3,
    output tri1 id_4,
    output supply0 id_5,
    output wire module_0,
    input wor id_7,
    input wire id_8
);
  always @(*) begin : LABEL_0
    assume (id_1);
  end
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input wor id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wor id_5,
    output supply0 id_6,
    output supply1 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_0,
      id_4,
      id_4,
      id_6,
      id_1,
      id_3
  );
endmodule
