-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Thu Oct 21 17:43:19 2021
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/mconsonni/Desktop/DESD/Projects/TDC_Measurement_Setup/TDC_Measurement_Setup.gen/sources_1/bd/design_1/ip/design_1_dlconstant_gpio_2_0/design_1_dlconstant_gpio_2_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_2_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1200)
`protect data_block
t9aH31EQnFruGtwHcwaCVaEGeORuYYtf+aLJz4cO/KTuyJ93R9gWyinhOViqD1w2tHkuruoTQca8
Go7T08AAQevOyh46Bgypl/LdQacBwE9Hyiqu96dp65XmGc8qe3I7ElpqrNVVpzl+2wmssUIDHBzE
hbHn9ZhzurQTCD5YjgK+uSh07mHOJA41VqLVJLAUJxYJ/xnngrg1v9b/0yNktvBWXbM/Rkh4vWbL
wSba4tpTAXVNuu9YKMRcCEV8v7ggptB/P4eUOlTrIZP3uf6Icfb4Vd7ohyNhXKaDHMxzOax47aLM
OV407qZnnF5NolCyKDCfR9GdJlnko1sStq5ggyjJm/xlIKBnYmzWSHS+DPQlMHN5UrIBWcvTmvr7
xfgBtP8hmaL4TXnNWE28Z01b1Rn1KYllj1kJw4S5CsAwggykz7xq9XIc2kd8J2CCsUmnz/YRWpwg
0qw2PR6wnnbRnvlV2adA92FNqd+JvqYawAKxxuWV0VGjQHJKpMHmKrWGAZp4VbxZbUrUuj9913kP
1CT2QWTTRcRpRfpDdDjumnodeOOuXPfGevQjoba0XgwXcnbalnBkswV9CN9tkLjHQv8bqCKLbbEt
gUDik3TsjiO7/w2S+SrQWwrlsvQI7ac+2ueQBzStC9Yctf+oymz28H53O2jIaA3R5O3t5HHAlpTn
9pFBgVAualTjduvHC7W5kH7faa3jsL1gS5mY2VDA7Pt/T4UNYn2bpQx8zCYOIVWvicIQrF9r6J/2
F5NHBhUWy2wlKl5Wwfsn+NHIpwHjVA9F7SIm90nntPf2kA/X8qs1XVZne3Zx2vwklubNRDMK2XKT
mhCdYFAibfZHG8iC48TrcoY/6HzG3aYyWXzVVY5eZB3zboXkrK8tHs9CIqizjD31uFkrP+YkAv9P
0d1bmZAmquQ7v1Pf0ZO+FnFjK0HN7+3KzeS/PmvWCEvFxLZh4YApmNb4+wj1SIAf0tTDMcSyaq10
KGjTlctGbQ48Hei85P16VgT2KPsgGu7/9gXyWDEPnrhEd9+o64wc4vJ8Ie4AVjRyPJEBKNi7OS08
pC/TRQUch7FFBVgWEM0CgXt77xj01noi+MQPBMz9dluQG/KioaDuSoXLqcx/PjA1NYIwp32cGKgv
kV90mJF+m16FxE+viZITi7rSaQyZFddVnD+msAdNzEyJ0Z+hqHCyJJrs+vMXhkHcrBX1ljkWUWLa
5paY7xxUIaIZVHe32h19gVkUb42Y1veoRPiTSDxcYKCTqm4VdxHCQZlbaLL16bC/gX75A2YTcpEI
WMu99uLhTvM6JNWXqjXgINIHTStvqRUpdqu8a8MoZ6i7HpHavkvrNPDO6gaqqQF63iX9xepBRsTR
dg5Tp6rYihY271w2g7yp+hkE/prST3VXCofsszfaqaBmOMhTv9w6qTcDy6CVRMb5otnFv7vWzI6k
6kK8wjbhdkFQuiC2wq9sadskOB24in3aRgyyk+osfbk+X/rJ0GIlg3z2iryUs4fBPyLrZpNNFTLh
I8BI90D9W9TVXnpV5NH0myNyLHZ6TI/Ilwt+AeJ0XovIjQ+Q/YiRx192n6OL3JtbuH7bOn2v05Fn
/JFn
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dlconstant_gpio_2_0 is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dlconstant_gpio_2_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dlconstant_gpio_2_0 : entity is "design_1_dlconstant_gpio_2_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dlconstant_gpio_2_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_dlconstant_gpio_2_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dlconstant_gpio_2_0 : entity is "dlconstant,Vivado 2020.2";
end design_1_dlconstant_gpio_2_0;

architecture STRUCTURE of design_1_dlconstant_gpio_2_0 is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.design_1_dlconstant_gpio_2_0_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
