(peripheral
    (group-name MCUCTRL)
    (name MCUCTRL)
    (address 0x40020000)
    (size 0x20)
    (access read-write)
    (description "MCU Miscellaneous Control Logic")
    (interrupt
        (name BROWNOUT)
        (value 0)
    )
    (register
        (name CHIP_INFO)
        (offset 0x0)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0xffffffff)
        (description "Chip Information Register")
        (field
            (name PARTNUM)
            (bit-offset 0)
            (bit-width 32)
            (access read-write)
            (description "BCD part number.")
            (value
                (value "50331648")
                (name "APOLLO2")
                (description "Apollo2 part number is 0x03XXXXXX. value.")
            )
            (value
                (value "16777216")
                (name "APOLLO")
                (description "Apollo part number is 0x01XXXXXX. value.")
            )
            (value
                (value "4278190080")
                (name "PN_M")
                (description "Mask for the PN field. value.")
            )
        )
    )
    (register
        (name CHIPID0)
        (offset 0x4)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0xffffffff)
        (description "Unique Chip ID 0")
        (field
            (name VALUE)
            (bit-offset 0)
            (bit-width 32)
            (access read-write)
            (description "Unique chip ID 0.")
            (value
                (value "0")
                (name "APOLLO2")
                (description "Apollo2 CHIPID0 (see datasheet for details). value.")
            )
        )
    )
    (register
        (name CHIPID1)
        (offset 0x8)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0xffffffff)
        (description "Unique Chip ID 1")
        (field
            (name VALUE)
            (bit-offset 0)
            (bit-width 32)
            (access read-write)
            (description "Unique chip ID 1.")
            (value
                (value "0")
                (name "APOLLO2")
                (description "Apollo2 CHIPID1 (see datasheet for details). value.")
            )
        )
    )
    (register
        (name CHIPREV)
        (offset 0xc)
        (size 0x20)
        (access read-write)
        (reset-value 0x11)
        (reset-mask 0xff)
        (description "Chip Revision")
        (field
            (name REVMAJ)
            (bit-offset 4)
            (bit-width 4)
            (access read-write)
            (description "Major Revision ID.")
            (value
                (value "2")
                (name "B")
                (description "Apollo2 revision B value.")
            )
            (value
                (value "1")
                (name "A")
                (description "Apollo2 revision A value.")
            )
        )
        (field
            (name REVMIN)
            (bit-offset 0)
            (bit-width 4)
            (access read-write)
            (description "Minor Revision ID.")
            (value
                (value "1")
                (name "REV0")
                (description "Apollo2 minor revision value. value.")
            )
        )
    )
    (register
        (name VENDORID)
        (offset 0x10)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0xffffffff)
        (description "Unique Vendor ID")
        (field
            (name VALUE)
            (bit-offset 0)
            (bit-width 32)
            (access read-write)
            (description "Unique Vendor ID")
            (value
                (value "1095582289")
                (name "AMBIQ")
                (description "Ambiq Vendor ID value.")
            )
        )
    )
    (register
        (name DEBUGGER)
        (offset 0x14)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0x1)
        (description "Debugger Access Control")
        (field
            (name LOCKOUT)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "Lockout of debugger (SWD).")
        )
    )
    (register
        (name BUCK)
        (offset 0x60)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0xff)
        (description "Analog Buck Control")
        (field
            (name MEMBUCKRST)
            (bit-offset 7)
            (bit-width 1)
            (access read-write)
            (description "Reset control override for Mem Buck; 0=enabled, 1=reset; Value is propagated only when the BUCKSWE bit is active, otherwise contrl is from the power control module.")
        )
        (field
            (name COREBUCKRST)
            (bit-offset 6)
            (bit-width 1)
            (access read-write)
            (description "Reset control override for Core Buck; 0=enabled, 1=reset; Value is propagated only when the BUCKSWE bit is active, otherwise control is from the power control module.")
        )
        (field
            (name BYPBUCKMEM)
            (bit-offset 5)
            (bit-width 1)
            (access read-write)
            (description "Not used. Additional control of buck is available in the power control module")
        )
        (field
            (name MEMBUCKPWD)
            (bit-offset 4)
            (bit-width 1)
            (access read-write)
            (description "Memory buck power down override. 1=Powered Down; 0=Enabled; Value is propagated only when the BUCKSWE bit is active, otherwise control is from the power control module.")
            (value
                (value "0")
                (name "EN")
                (description "Memory Buck Enable. value.")
            )
        )
        (field
            (name SLEEPBUCKANA)
            (bit-offset 3)
            (bit-width 1)
            (access read-write)
            (description "HFRC clkgen bit 0 override. When set, this will override to 0 bit 0 of the hfrc_freq_clkgen internal bus (see internal Shelby-1473)")
        )
        (field
            (name COREBUCKPWD)
            (bit-offset 2)
            (bit-width 1)
            (access read-write)
            (description "Core buck power down override. 1=Powered Down; 0=Enabled; Value is propagated only when the BUCKSWE bit is active, otherwise control is from the power control module.")
            (value
                (value "0")
                (name "EN")
                (description "Core Buck enable. value.")
            )
        )
        (field
            (name BYPBUCKCORE)
            (bit-offset 1)
            (bit-width 1)
            (access read-write)
            (description "Not used. Additional control of buck is available in the power control module")
        )
        (field
            (name BUCKSWE)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "Buck Register Software Override Enable. This will enable the override values for MEMBUCKPWD, COREBUCKPWD, COREBUCKRST, MEMBUCKRST, all to be propagated to the control logic, instead of the normal power control module signal. Note - Must take care to have correct value for ALL the register bits when this SWE is enabled.")
            (value
                (value "0")
                (name "OVERRIDE_DIS")
                (description "BUCK Software Override Disable. value.")
            )
            (value
                (value "1")
                (name "OVERRIDE_EN")
                (description "BUCK Software Override Enable. value.")
            )
        )
    )
    (register
        (name BUCK2)
        (offset 0x64)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0xfff)
        (description "Buck Control Reg2")
        (field
            (name BUCKLFCLKSEL)
            (bit-offset 10)
            (bit-width 2)
            (access read-write)
            (description "Buck clkgen divider trim. 00 = 1.5MHz; 01 = 750kHz; 10 = 375kHz; 11 = 187.5kHz")
        )
        (field
            (name HYSTBUCKCORE)
            (bit-offset 9)
            (bit-width 1)
            (access read-write)
            (description "Enable/disable hysteresis on core buck converters internal comparators.")
            (value
                (value "0")
                (name "DIS")
                (description "Disable hysteresis on core buck converters internal comparators. value.")
            )
            (value
                (value "1")
                (name "EN")
                (description "Enable hysteresis on core buck converters internal comparators. value.")
            )
        )
        (field
            (name HYSTBUCKMEM)
            (bit-offset 8)
            (bit-width 1)
            (access read-write)
            (description "Enable/disable hysteresis on memory buck converters internal comparators.")
            (value
                (value "0")
                (name "DIS")
                (description "Disable hysteresis on memory buck converters internal comparators. value.")
            )
            (value
                (value "1")
                (name "EN")
                (description "Enable hysteresis on memory buck converters internal comparators. value.")
            )
        )
        (field
            (name BMEMTONSEL)
            (bit-offset 4)
            (bit-width 4)
            (access read-write)
            (description "Flash Buck high turn on trim")
        )
        (field
            (name BCORETONSEL)
            (bit-offset 0)
            (bit-width 4)
            (access read-write)
            (description "Core Buck low turn on trim")
        )
    )
    (register
        (name BUCK3)
        (offset 0x68)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0x3fffff)
        (description "Buck control reg 3")
        (field
            (name MEMBUCKLOTON)
            (bit-offset 18)
            (bit-width 4)
            (access read-write)
            (description "MEM Buck low TON trim value")
        )
        (field
            (name MEMBUCKBURSTEN)
            (bit-offset 17)
            (bit-width 1)
            (access read-write)
            (description "MEM Buck burst enable 0=disable, 0=disabled, 1=enable.")
        )
        (field
            (name MEMBUCKZXTRIM)
            (bit-offset 13)
            (bit-width 4)
            (access read-write)
            (description "Memory buck zero crossing trim value")
        )
        (field
            (name MEMBUCKHYSTTRIM)
            (bit-offset 11)
            (bit-width 2)
            (access read-write)
            (description "Hysterisis trim for mem buck")
        )
        (field
            (name COREBUCKLOTON)
            (bit-offset 7)
            (bit-width 4)
            (access read-write)
            (description "Core Buck low TON trim value")
        )
        (field
            (name COREBUCKBURSTEN)
            (bit-offset 6)
            (bit-width 1)
            (access read-write)
            (description "Core Buck burst enable. 0=disabled, 1=enabled")
        )
        (field
            (name COREBUCKZXTRIM)
            (bit-offset 2)
            (bit-width 4)
            (access read-write)
            (description "Core buck zero crossing trim value")
        )
        (field
            (name COREBUCKHYSTTRIM)
            (bit-offset 0)
            (bit-width 2)
            (access read-write)
            (description "Hysterisis trim for core buck")
        )
    )
    (register
        (name LDOREG1)
        (offset 0x80)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0x1fffff)
        (description "Analog LDO Reg 1")
        (field
            (name CORELDOIBSTRM)
            (bit-offset 20)
            (bit-width 1)
            (access read-write)
            (description "CORE LDO IBIAS Trim")
        )
        (field
            (name CORELDOLPTRIM)
            (bit-offset 14)
            (bit-width 6)
            (access read-write)
            (description "CORE LDO Low Power Trim")
        )
        (field
            (name TRIMCORELDOR3)
            (bit-offset 10)
            (bit-width 4)
            (access read-write)
            (description "CORE LDO tempco trim (R3).")
        )
        (field
            (name TRIMCORELDOR1)
            (bit-offset 0)
            (bit-width 10)
            (access read-write)
            (description "CORE LDO Active mode ouput trim (R1).")
        )
    )
    (register
        (name LDOREG2)
        (offset 0x84)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0x7fffff)
        (description "LDO Control Register 2")
        (field
            (name CORELDOVDDLEN)
            (bit-offset 22)
            (bit-width 1)
            (access read-write)
            (description "Core LDO output enable. 0=Hi-Z, 1=enable. This value is propagated only when LDO2SWE bit is active(1).")
        )
        (field
            (name RAMLDOLPMODE)
            (bit-offset 21)
            (bit-width 1)
            (access read-write)
            (description "RAM LDO LP Mode. 0=normal mode, 1=low power mode; This value is propagated only when LDO2SWE bit is active(1).")
            (value
                (value "1")
                (name "LPMODE")
                (description "RAM IN LP mode value.")
            )
        )
        (field
            (name PWDRAMLDO)
            (bit-offset 20)
            (bit-width 1)
            (access read-write)
            (description "RAM LDO Power Down. 0=powered up, 1=powered down ; This value is propagated only when LDO2SWE bit is active(1).")
            (value
                (value "1")
                (name "PWR_DN")
                (description "Power down RAM LDO. value.")
            )
        )
        (field
            (name PWDANALDO)
            (bit-offset 19)
            (bit-width 1)
            (access read-write)
            (description "Analog LDO Power Down. This value is propagated only when LDO2SWE bit is active(1).")
            (value
                (value "1")
                (name "PWR_DN")
                (description "Power down Analog LDO. value.")
            )
        )
        (field
            (name PWDMEMLDO)
            (bit-offset 18)
            (bit-width 1)
            (access read-write)
            (description "MEM LDO Power Down. This value is propagated only when LDO2SWE bit is active(1).")
            (value
                (value "1")
                (name "PWR_DN")
                (description "Power down Flash LDO. value.")
            )
        )
        (field
            (name PWDCORELDO)
            (bit-offset 17)
            (bit-width 1)
            (access read-write)
            (description "CORE LDO Power Down. This value is propagated only when LDO2SWE bit is active(1).")
            (value
                (value "1")
                (name "PWR_DN")
                (description "Power down Core LDO. value.")
            )
        )
        (field
            (name SLEEPANALDO)
            (bit-offset 16)
            (bit-width 1)
            (access read-write)
            (description "Analog LDO Sleep. This value is propagated only when LDO2SWE bit is active(1).")
            (value
                (value "1")
                (name "SLEEP")
                (description "Analog LDO sleep. value.")
            )
        )
        (field
            (name SLEEPMEMLDO)
            (bit-offset 15)
            (bit-width 1)
            (access read-write)
            (description "FLASH LDO Sleep. This value is propagated only when LDO2SWE bit is active(1).")
            (value
                (value "1")
                (name "SLEEP")
                (description "SRAM LDO sleep. value.")
            )
        )
        (field
            (name SLEEPCORELDO)
            (bit-offset 14)
            (bit-width 1)
            (access read-write)
            (description "CORE LDO Sleep. This value is propagated only when LDO2SWE bit is active(1).")
            (value
                (value "1")
                (name "SLEEP")
                (description "Core LDO sleep. value.")
            )
        )
        (field
            (name VREFSELANALDO)
            (bit-offset 13)
            (bit-width 1)
            (access read-write)
            (description "CONTROL BIT IS NOT USED. PLEASE TREAT AS RESERVED")
        )
        (field
            (name VREFSELSRAMLDO)
            (bit-offset 12)
            (bit-width 1)
            (access read-write)
            (description "CONTROL BIT IS NOT USED. PLEASE TREAT AS RESERVED")
        )
        (field
            (name VREFSELFLASHLDO)
            (bit-offset 11)
            (bit-width 1)
            (access read-write)
            (description "CONTROL BIT IS NOT USED. PLEASE TREAT AS RESERVED")
        )
        (field
            (name VREFSELCORELDO)
            (bit-offset 10)
            (bit-width 1)
            (access read-write)
            (description "CONTROL BIT IS NOT USED. PLEASE TREAT AS RESERVED")
        )
        (field
            (name TRIMANALDO)
            (bit-offset 6)
            (bit-width 4)
            (access read-write)
            (description "Analog LDO Trim.")
        )
        (field
            (name RAMLDOTRIM)
            (bit-offset 1)
            (bit-width 5)
            (access read-write)
            (description "RAM LDO TRIM")
        )
        (field
            (name LDO2SWE)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "LDO2 Software Override Enable. If enabled (=1), this will enable the override values from this register to be used instead of the normal control signals for the following fields: CORELDOVDDLEN, RAMLDOLPMODE, PWDRAMLDO, PWDANALDO, PWDMEMLDO, PWDCORELDO, SLEEPANALDO, SLEEPMEMLDO, SLEEPCORELDO.")
            (value
                (value "0")
                (name "OVERRIDE_DIS")
                (description "LDO2 Software Override Disable. value.")
            )
            (value
                (value "1")
                (name "OVERRIDE_EN")
                (description "LDO2 Software Override Enable. value.")
            )
        )
    )
    (register
        (name LDOREG3)
        (offset 0x88)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0x3ffff)
        (description "LDO Control Register 3")
        (field
            (name TRIMMEMLDOR1)
            (bit-offset 12)
            (bit-width 6)
            (access read-write)
            (description "MEM LDO active mode trim (R1).")
        )
        (field
            (name MEMLDOLPALTTRIM)
            (bit-offset 6)
            (bit-width 6)
            (access read-write)
            (description "MEM LDO TRIM for low power mode with ADC active")
        )
        (field
            (name MEMLDOLPTRIM)
            (bit-offset 0)
            (bit-width 6)
            (access read-write)
            (description "MEM LDO TRIM for low power mode with ADC inactive")
        )
    )
    (register
        (name BODPORCTRL)
        (offset 0x100)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0xf)
        (description "BOD and PDR control Register")
        (field
            (name BODEXTREFSEL)
            (bit-offset 3)
            (bit-width 1)
            (access read-write)
            (description "BOD External Reference Select.")
            (value
                (value "1")
                (name "SELECT")
                (description "BOD external reference select. value.")
            )
        )
        (field
            (name PDREXTREFSEL)
            (bit-offset 2)
            (bit-width 1)
            (access read-write)
            (description "PDR External Reference Select.")
            (value
                (value "1")
                (name "SELECT")
                (description "PDR external reference select. value.")
            )
        )
        (field
            (name PWDBOD)
            (bit-offset 1)
            (bit-width 1)
            (access read-write)
            (description "BOD Power Down.")
            (value
                (value "1")
                (name "PWR_DN")
                (description "BOD power down. value.")
            )
        )
        (field
            (name PWDPDR)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "PDR Power Down.")
            (value
                (value "1")
                (name "PWR_DN")
                (description "PDR power down value.")
            )
        )
    )
    (register
        (name ADCPWRDLY)
        (offset 0x104)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0xffff)
        (description "ADC Power Up Delay Control")
        (field
            (name ADCPWR1)
            (bit-offset 8)
            (bit-width 8)
            (access read-write)
            (description "ADC Reference Keeper enable delay in 16 ADC CLK increments for ADC_CLKSEL = 0x1, 8 ADC CLOCK increments for ADC_CLKSEL = 0x2.")
        )
        (field
            (name ADCPWR0)
            (bit-offset 0)
            (bit-width 8)
            (access read-write)
            (description "ADC Reference Buffer Power Enable delay in 64 ADC CLK increments for ADC_CLKSEL = 0x1, 32 ADC CLOCK increments for ADC_CLKSEL = 0x2.")
        )
    )
    (register
        (name ADCCAL)
        (offset 0x10c)
        (size 0x20)
        (access read-write)
        (reset-value 0x1)
        (reset-mask 0x3)
        (description "ADC Calibration Control")
        (field
            (name ADCCALIBRATED)
            (bit-offset 1)
            (bit-width 1)
            (access read-write)
            (description "Status for ADC Calibration")
            (value
                (value "0")
                (name "FALSE")
                (description "ADC is not calibrated value.")
            )
            (value
                (value "1")
                (name "TRUE")
                (description "ADC is calibrated value.")
            )
        )
        (field
            (name CALONPWRUP)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "Run ADC Calibration on initial power up sequence")
            (value
                (value "0")
                (name "DIS")
                (description "Disable automatic calibration on initial power up value.")
            )
            (value
                (value "1")
                (name "EN")
                (description "Enable automatic calibration on initial power up value.")
            )
        )
    )
    (register
        (name ADCBATTLOAD)
        (offset 0x110)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0x1)
        (description "ADC Battery Load Enable")
        (field
            (name BATTLOAD)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "Enable the ADC battery load resistor")
            (value
                (value "0")
                (name "DIS")
                (description "Battery load is disconnected value.")
            )
            (value
                (value "1")
                (name "EN")
                (description "Battery load is enabled value.")
            )
        )
    )
    (register
        (name BUCKTRIM)
        (offset 0x114)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0x3f0f3f3f)
        (description "Trim settings for Core and Mem buck modules")
        (field
            (name RSVD2)
            (bit-offset 24)
            (bit-width 6)
            (access read-write)
            (description "RESERVED.")
        )
        (field
            (name COREBUCKR1_HI)
            (bit-offset 16)
            (bit-width 4)
            (access read-write)
            (description "Core Buck voltage output trim bits[9:6]. Concatenate with field COREBUCKR1_LO for the full trim value.")
        )
        (field
            (name COREBUCKR1_LO)
            (bit-offset 8)
            (bit-width 6)
            (access read-write)
            (description "Core Buck voltage output trim bits[5:0], Concatenate with field COREBUCKR1_HI for the full trim value.")
        )
        (field
            (name MEMBUCKR1)
            (bit-offset 0)
            (bit-width 6)
            (access read-write)
            (description "Trim values for BUCK regulator.")
        )
    )
    (register
        (name ADCTRIM)
        (offset 0x118)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0x1fc3)
        (description "ADC Trims")
        (field
            (name ADCRFBUFIBTRIM)
            (bit-offset 11)
            (bit-width 2)
            (access read-write)
            (description "ADC reference buffer input bias trim")
        )
        (field
            (name ADCREFBUFTRIM)
            (bit-offset 6)
            (bit-width 5)
            (access read-write)
            (description "ADC Reference buffer trim")
        )
        (field
            (name ADCREFKEEPIBTRIM)
            (bit-offset 0)
            (bit-width 2)
            (access read-write)
            (description "ADC Reference Ibias trim")
        )
    )
    (register
        (name ADCREFCOMP)
        (offset 0x11c)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0x11f01)
        (description "ADC Reference Keeper and Comparator Control")
        (field
            (name ADCRFCMPEN)
            (bit-offset 16)
            (bit-width 1)
            (access read-write)
            (description "ADC Reference comparator power down")
        )
        (field
            (name ADCREFKEEPTRIM)
            (bit-offset 8)
            (bit-width 5)
            (access read-write)
            (description "ADC Reference Keeper Trim")
        )
        (field
            (name ADC_REFCOMP_OUT)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "Output of the ADC reference comparator")
        )
    )
    (register
        (name XTALGENCTRL)
        (offset 0x124)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0x3fff)
        (description "XTAL Oscillator General Control")
        (field
            (name XTALKSBIASTRIM)
            (bit-offset 8)
            (bit-width 6)
            (access read-write)
            (description "XTAL IBIAS Kick start trim . This trim value is used during the startup process to enable a faster lock and is applied when the kickstart signal is active.")
        )
        (field
            (name XTALBIASTRIM)
            (bit-offset 2)
            (bit-width 6)
            (access read-write)
            (description "XTAL IBIAS trim")
        )
        (field
            (name ACWARMUP)
            (bit-offset 0)
            (bit-width 2)
            (access read-write)
            (description "Auto-calibration delay control")
            (value
                (value "0")
                (name "1SEC")
                (description "Warmup period of 1-2 seconds value.")
            )
            (value
                (value "1")
                (name "2SEC")
                (description "Warmup period of 2-4 seconds value.")
            )
            (value
                (value "2")
                (name "4SEC")
                (description "Warmup period of 4-8 seconds value.")
            )
            (value
                (value "3")
                (name "8SEC")
                (description "Warmup period of 8-16 seconds value.")
            )
        )
    )
    (register
        (name EXTCLKSEL)
        (offset 0x160)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0x7)
        (description "Source selection of LFRC, HFRC and XTAL clock sources")
        (field
            (name EXT_HF)
            (bit-offset 2)
            (bit-width 1)
            (access read-write)
            (description "HFRC External Clock Source Select.")
            (value
                (value "0")
                (name "INT")
                (description "Select the internal HFRC clock source. value.")
            )
            (value
                (value "1")
                (name "EXT")
                (description "Select the external HFRC clock source. value.")
            )
        )
        (field
            (name EXT_LF)
            (bit-offset 1)
            (bit-width 1)
            (access read-write)
            (description "LFRC External Clock Source Select.")
            (value
                (value "0")
                (name "INT")
                (description "Select the internal LFRC clock source. value.")
            )
            (value
                (value "1")
                (name "EXT")
                (description "Select the external LFRC clock source. value.")
            )
        )
        (field
            (name EXT_XT)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "XTAL External Clock Source Select.")
            (value
                (value "0")
                (name "INT")
                (description "Select the internal XT clock source. value.")
            )
            (value
                (value "1")
                (name "EXT")
                (description "Select the external XT clock source. value.")
            )
        )
    )
    (register
        (name BOOTLOADERLOW)
        (offset 0x1a0)
        (size 0x20)
        (access read-write)
        (reset-value 0x1)
        (reset-mask 0x1)
        (description "Determines whether the bootloader code is visible at address 0x00000000")
        (field
            (name VALUE)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "Determines whether the bootloader code is visible at address 0x00000000 or not.")
            (value
                (value "1")
                (name "ADDR0")
                (description "Bootloader code at 0x00000000. value.")
            )
        )
    )
    (register
        (name SHADOWVALID)
        (offset 0x1a4)
        (size 0x20)
        (access read-write)
        (reset-value 0x3)
        (reset-mask 0x3)
        (description "Register to indicate whether the shadow registers have been successfully loaded from the Flash Information Space.")
        (field
            (name BL_DSLEEP)
            (bit-offset 1)
            (bit-width 1)
            (access read-write)
            (description "Indicates whether the bootloader should sleep or deep sleep if no image loaded.")
            (value
                (value "1")
                (name "DEEPSLEEP")
                (description "Bootloader will go to deep sleep if no flash image loaded value.")
            )
        )
        (field
            (name VALID)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "Indicates whether the shadow registers contain valid data from the Flash Information Space.")
            (value
                (value "1")
                (name "VALID")
                (description "Flash information space contains valid data. value.")
            )
        )
    )
    (register
        (name ICODEFAULTADDR)
        (offset 0x1c0)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0xffffffff)
        (description "ICODE bus address which was present when a bus fault occurred.")
        (field
            (name ADDR)
            (bit-offset 0)
            (bit-width 32)
            (access read-write)
            (description "The ICODE bus address observed when a Bus Fault occurred. Once an address is captured in this field, it is held until the corresponding Fault Observed bit is cleared in the FAULTSTATUS register.")
        )
    )
    (register
        (name DCODEFAULTADDR)
        (offset 0x1c4)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0xffffffff)
        (description "DCODE bus address which was present when a bus fault occurred.")
        (field
            (name ADDR)
            (bit-offset 0)
            (bit-width 32)
            (access read-write)
            (description "The DCODE bus address observed when a Bus Fault occurred. Once an address is captured in this field, it is held until the corresponding Fault Observed bit is cleared in the FAULTSTATUS register.")
        )
    )
    (register
        (name SYSFAULTADDR)
        (offset 0x1c8)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0xffffffff)
        (description "System bus address which was present when a bus fault occurred.")
        (field
            (name ADDR)
            (bit-offset 0)
            (bit-width 32)
            (access read-write)
            (description "SYS bus address observed when a Bus Fault occurred. Once an address is captured in this field, it is held until the corresponding Fault Observed bit is cleared in the FAULTSTATUS register.")
        )
    )
    (register
        (name FAULTSTATUS)
        (offset 0x1cc)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0x7)
        (description "Reflects the status of the bus decoders\' fault detection. Any write to this register will clear all of the status bits within the register.")
        (field
            (name SYS)
            (bit-offset 2)
            (bit-width 1)
            (access read-write)
            (description "SYS Bus Decoder Fault Detected bit. When set, a fault has been detected, and the SYSFAULTADDR register will contain the bus address which generated the fault.")
            (value
                (value "0")
                (name "NOFAULT")
                (description "No bus fault has been detected. value.")
            )
            (value
                (value "1")
                (name "FAULT")
                (description "Bus fault detected. value.")
            )
        )
        (field
            (name DCODE)
            (bit-offset 1)
            (bit-width 1)
            (access read-write)
            (description "DCODE Bus Decoder Fault Detected bit. When set, a fault has been detected, and the DCODEFAULTADDR register will contain the bus address which generated the fault.")
            (value
                (value "0")
                (name "NOFAULT")
                (description "No DCODE fault has been detected. value.")
            )
            (value
                (value "1")
                (name "FAULT")
                (description "DCODE fault detected. value.")
            )
        )
        (field
            (name ICODE)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "The ICODE Bus Decoder Fault Detected bit. When set, a fault has been detected, and the ICODEFAULTADDR register will contain the bus address which generated the fault.")
            (value
                (value "0")
                (name "NOFAULT")
                (description "No ICODE fault has been detected. value.")
            )
            (value
                (value "1")
                (name "FAULT")
                (description "ICODE fault detected. value.")
            )
        )
    )
    (register
        (name FAULTCAPTUREEN)
        (offset 0x1d0)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0x1)
        (description "Enable the fault capture registers")
        (field
            (name ENABLE)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "Fault Capture Enable field. When set, the Fault Capture monitors are enabled and addresses which generate a hard fault are captured into the FAULTADDR registers.")
            (value
                (value "0")
                (name "DIS")
                (description "Disable fault capture. value.")
            )
            (value
                (value "1")
                (name "EN")
                (description "Enable fault capture. value.")
            )
        )
    )
    (register
        (name DBGR1)
        (offset 0x200)
        (size 0x20)
        (access read-write)
        (reset-value 0x12345678)
        (reset-mask 0xffffffff)
        (description "Read-only debug register 1")
        (field
            (name ONETO8)
            (bit-offset 0)
            (bit-width 32)
            (access read-write)
            (description "Read-only register for communication validation")
        )
    )
    (register
        (name DBGR2)
        (offset 0x204)
        (size 0x20)
        (access read-write)
        (reset-value 0xc001c0de)
        (reset-mask 0xffffffff)
        (description "Read-only debug register 2")
        (field
            (name COOLCODE)
            (bit-offset 0)
            (bit-width 32)
            (access read-write)
            (description "Read-only register for communication validation")
        )
    )
    (register
        (name PMUENABLE)
        (offset 0x220)
        (size 0x20)
        (access read-write)
        (reset-value 0x1)
        (reset-mask 0x1)
        (description "Control bit to enable/disable the PMU")
        (field
            (name ENABLE)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "PMU Enable Control bit. When set, the MCU\'s PMU will place the MCU into the lowest power consuming Deep Sleep mode upon execution of a WFI instruction (dependent on the setting of the SLEEPDEEP bit in the ARM SCR register). When cleared, regardless of the requested sleep mode, the PMU will not enter the lowest power Deep Sleep mode, instead entering the Sleep mode.")
            (value
                (value "0")
                (name "DIS")
                (description "Disable MCU power management. value.")
            )
            (value
                (value "1")
                (name "EN")
                (description "Enable MCU power management. value.")
            )
        )
    )
    (register
        (name TPIUCTRL)
        (offset 0x250)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0x701)
        (description "TPIU Control Register. Determines the clock enable and frequency for the M4\'s TPIU interface.")
        (field
            (name CLKSEL)
            (bit-offset 8)
            (bit-width 3)
            (access read-write)
            (description "This field selects the frequency of the ARM M4 TPIU port.")
            (value
                (value "0")
                (name "LOW_PWR")
                (description "Low power state. value.")
            )
            (value
                (value "1")
                (name "HFRC_DIV_2")
                (description "Selects HFRC divided by 2 as the source TPIU clk value.")
            )
            (value
                (value "2")
                (name "HFRC_DIV_8")
                (description "Selects HFRC divided by 8 as the source TPIU clk value.")
            )
            (value
                (value "3")
                (name "HFRC_DIV_16")
                (description "Selects HFRC divided by 16 as the source TPIU clk value.")
            )
            (value
                (value "4")
                (name "HFRC_DIV_32")
                (description "Selects HFRC divided by 32 as the source TPIU clk value.")
            )
        )
        (field
            (name ENABLE)
            (bit-offset 0)
            (bit-width 1)
            (access read-write)
            (description "TPIU Enable field. When set, the ARM M4 TPIU is enabled and data can be streamed out of the MCU\'s SWO port using the ARM ITM and TPIU modules.")
            (value
                (value "0")
                (name "DIS")
                (description "Disable the TPIU. value.")
            )
            (value
                (value "1")
                (name "EN")
                (description "Enable the TPIU. value.")
            )
        )
    )
    (register
        (name KEXTCLKSEL)
        (offset 0x348)
        (size 0x20)
        (access read-write)
        (reset-value 0x0)
        (reset-mask 0xffffffff)
        (description "Key Register to enable the use of external clock selects via the EXTCLKSEL reg")
        (field
            (name KEXTCLKSEL)
            (bit-offset 0)
            (bit-width 32)
            (access read-write)
            (description "Key register value.")
            (value
                (value "83")
                (name "Key")
                (description "Key value.")
            )
        )
    )
)