// Seed: 3873695381
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [1 'b0 : -1] id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_7
  );
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = ~id_3;
endmodule
module module_2 (
    output wand id_0
    , id_17,
    input wire id_1,
    output wire id_2,
    input wor id_3,
    output uwire id_4,
    input tri1 id_5,
    output wand id_6,
    output supply0 id_7,
    input tri0 id_8,
    input wor id_9,
    output wire id_10,
    input tri0 id_11,
    input uwire id_12,
    output tri id_13,
    output tri1 id_14,
    input tri1 id_15
);
  logic id_18;
  ;
  assign module_3.id_11 = 0;
endmodule
module module_3 (
    output wire id_0,
    input uwire id_1,
    output logic id_2,
    output tri0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    output wand id_6,
    input wor id_7,
    input wire id_8,
    input supply1 id_9,
    input tri id_10,
    input tri1 id_11,
    input wire id_12,
    output wor id_13,
    input supply0 id_14
);
  always @(posedge -1) id_2 = -1;
  or primCall (id_3, id_8, id_9, id_10, id_12, id_4);
  module_2 modCall_1 (
      id_0,
      id_11,
      id_3,
      id_4,
      id_5,
      id_4,
      id_0,
      id_5,
      id_1,
      id_12,
      id_13,
      id_7,
      id_7,
      id_6,
      id_6,
      id_1
  );
endmodule
