
RTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030fc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  080031bc  080031bc  000131bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800323c  0800323c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800323c  0800323c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800323c  0800323c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800323c  0800323c  0001323c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003240  08003240  00013240  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003244  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  20000070  080032b4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000013c  080032b4  0002013c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000082fd  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a58  00000000  00000000  00028395  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000848  00000000  00000000  00029df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000750  00000000  00000000  0002a638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000121c0  00000000  00000000  0002ad88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b339  00000000  00000000  0003cf48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006a1e4  00000000  00000000  00048281  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b2465  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f8c  00000000  00000000  000b24b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080031a4 	.word	0x080031a4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	080031a4 	.word	0x080031a4

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000234:	b590      	push	{r4, r7, lr}
 8000236:	b087      	sub	sp, #28
 8000238:	af02      	add	r7, sp, #8
 800023a:	0002      	movs	r2, r0
 800023c:	1dfb      	adds	r3, r7, #7
 800023e:	701a      	strb	r2, [r3, #0]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000240:	200f      	movs	r0, #15
 8000242:	183b      	adds	r3, r7, r0
 8000244:	1dfa      	adds	r2, r7, #7
 8000246:	7812      	ldrb	r2, [r2, #0]
 8000248:	210f      	movs	r1, #15
 800024a:	438a      	bics	r2, r1
 800024c:	701a      	strb	r2, [r3, #0]
	data_l = ((cmd<<4)&0xf0);
 800024e:	1dfb      	adds	r3, r7, #7
 8000250:	781b      	ldrb	r3, [r3, #0]
 8000252:	011a      	lsls	r2, r3, #4
 8000254:	240e      	movs	r4, #14
 8000256:	193b      	adds	r3, r7, r4
 8000258:	701a      	strb	r2, [r3, #0]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 800025a:	183b      	adds	r3, r7, r0
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	220c      	movs	r2, #12
 8000260:	4313      	orrs	r3, r2
 8000262:	b2da      	uxtb	r2, r3
 8000264:	2108      	movs	r1, #8
 8000266:	187b      	adds	r3, r7, r1
 8000268:	701a      	strb	r2, [r3, #0]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 800026a:	183b      	adds	r3, r7, r0
 800026c:	781b      	ldrb	r3, [r3, #0]
 800026e:	2208      	movs	r2, #8
 8000270:	4313      	orrs	r3, r2
 8000272:	b2da      	uxtb	r2, r3
 8000274:	187b      	adds	r3, r7, r1
 8000276:	705a      	strb	r2, [r3, #1]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000278:	193b      	adds	r3, r7, r4
 800027a:	781b      	ldrb	r3, [r3, #0]
 800027c:	220c      	movs	r2, #12
 800027e:	4313      	orrs	r3, r2
 8000280:	b2da      	uxtb	r2, r3
 8000282:	187b      	adds	r3, r7, r1
 8000284:	709a      	strb	r2, [r3, #2]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000286:	193b      	adds	r3, r7, r4
 8000288:	781b      	ldrb	r3, [r3, #0]
 800028a:	2208      	movs	r2, #8
 800028c:	4313      	orrs	r3, r2
 800028e:	b2da      	uxtb	r2, r3
 8000290:	187b      	adds	r3, r7, r1
 8000292:	70da      	strb	r2, [r3, #3]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000294:	187a      	adds	r2, r7, r1
 8000296:	4805      	ldr	r0, [pc, #20]	; (80002ac <lcd_send_cmd+0x78>)
 8000298:	2364      	movs	r3, #100	; 0x64
 800029a:	9300      	str	r3, [sp, #0]
 800029c:	2304      	movs	r3, #4
 800029e:	214e      	movs	r1, #78	; 0x4e
 80002a0:	f000 ff46 	bl	8001130 <HAL_I2C_Master_Transmit>
}
 80002a4:	46c0      	nop			; (mov r8, r8)
 80002a6:	46bd      	mov	sp, r7
 80002a8:	b005      	add	sp, #20
 80002aa:	bd90      	pop	{r4, r7, pc}
 80002ac:	2000008c 	.word	0x2000008c

080002b0 <lcd_send_data>:

void lcd_send_data (char data)
{
 80002b0:	b590      	push	{r4, r7, lr}
 80002b2:	b087      	sub	sp, #28
 80002b4:	af02      	add	r7, sp, #8
 80002b6:	0002      	movs	r2, r0
 80002b8:	1dfb      	adds	r3, r7, #7
 80002ba:	701a      	strb	r2, [r3, #0]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80002bc:	200f      	movs	r0, #15
 80002be:	183b      	adds	r3, r7, r0
 80002c0:	1dfa      	adds	r2, r7, #7
 80002c2:	7812      	ldrb	r2, [r2, #0]
 80002c4:	210f      	movs	r1, #15
 80002c6:	438a      	bics	r2, r1
 80002c8:	701a      	strb	r2, [r3, #0]
	data_l = ((data<<4)&0xf0);
 80002ca:	1dfb      	adds	r3, r7, #7
 80002cc:	781b      	ldrb	r3, [r3, #0]
 80002ce:	011a      	lsls	r2, r3, #4
 80002d0:	240e      	movs	r4, #14
 80002d2:	193b      	adds	r3, r7, r4
 80002d4:	701a      	strb	r2, [r3, #0]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 80002d6:	183b      	adds	r3, r7, r0
 80002d8:	781b      	ldrb	r3, [r3, #0]
 80002da:	220d      	movs	r2, #13
 80002dc:	4313      	orrs	r3, r2
 80002de:	b2da      	uxtb	r2, r3
 80002e0:	2108      	movs	r1, #8
 80002e2:	187b      	adds	r3, r7, r1
 80002e4:	701a      	strb	r2, [r3, #0]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 80002e6:	183b      	adds	r3, r7, r0
 80002e8:	781b      	ldrb	r3, [r3, #0]
 80002ea:	2209      	movs	r2, #9
 80002ec:	4313      	orrs	r3, r2
 80002ee:	b2da      	uxtb	r2, r3
 80002f0:	187b      	adds	r3, r7, r1
 80002f2:	705a      	strb	r2, [r3, #1]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 80002f4:	193b      	adds	r3, r7, r4
 80002f6:	781b      	ldrb	r3, [r3, #0]
 80002f8:	220d      	movs	r2, #13
 80002fa:	4313      	orrs	r3, r2
 80002fc:	b2da      	uxtb	r2, r3
 80002fe:	187b      	adds	r3, r7, r1
 8000300:	709a      	strb	r2, [r3, #2]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000302:	193b      	adds	r3, r7, r4
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	2209      	movs	r2, #9
 8000308:	4313      	orrs	r3, r2
 800030a:	b2da      	uxtb	r2, r3
 800030c:	187b      	adds	r3, r7, r1
 800030e:	70da      	strb	r2, [r3, #3]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000310:	187a      	adds	r2, r7, r1
 8000312:	4805      	ldr	r0, [pc, #20]	; (8000328 <lcd_send_data+0x78>)
 8000314:	2364      	movs	r3, #100	; 0x64
 8000316:	9300      	str	r3, [sp, #0]
 8000318:	2304      	movs	r3, #4
 800031a:	214e      	movs	r1, #78	; 0x4e
 800031c:	f000 ff08 	bl	8001130 <HAL_I2C_Master_Transmit>
}
 8000320:	46c0      	nop			; (mov r8, r8)
 8000322:	46bd      	mov	sp, r7
 8000324:	b005      	add	sp, #20
 8000326:	bd90      	pop	{r4, r7, pc}
 8000328:	2000008c 	.word	0x2000008c

0800032c <lcd_clear>:

void lcd_clear (void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8000332:	2080      	movs	r0, #128	; 0x80
 8000334:	f7ff ff7e 	bl	8000234 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8000338:	2300      	movs	r3, #0
 800033a:	607b      	str	r3, [r7, #4]
 800033c:	e005      	b.n	800034a <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 800033e:	2020      	movs	r0, #32
 8000340:	f7ff ffb6 	bl	80002b0 <lcd_send_data>
	for (int i=0; i<70; i++)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	3301      	adds	r3, #1
 8000348:	607b      	str	r3, [r7, #4]
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	2b45      	cmp	r3, #69	; 0x45
 800034e:	ddf6      	ble.n	800033e <lcd_clear+0x12>
	}
}
 8000350:	46c0      	nop			; (mov r8, r8)
 8000352:	46c0      	nop			; (mov r8, r8)
 8000354:	46bd      	mov	sp, r7
 8000356:	b002      	add	sp, #8
 8000358:	bd80      	pop	{r7, pc}

0800035a <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 800035a:	b580      	push	{r7, lr}
 800035c:	b082      	sub	sp, #8
 800035e:	af00      	add	r7, sp, #0
 8000360:	6078      	str	r0, [r7, #4]
 8000362:	6039      	str	r1, [r7, #0]
    switch (row)
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	2b00      	cmp	r3, #0
 8000368:	d003      	beq.n	8000372 <lcd_put_cur+0x18>
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	2b01      	cmp	r3, #1
 800036e:	d005      	beq.n	800037c <lcd_put_cur+0x22>
 8000370:	e009      	b.n	8000386 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8000372:	683b      	ldr	r3, [r7, #0]
 8000374:	2280      	movs	r2, #128	; 0x80
 8000376:	4313      	orrs	r3, r2
 8000378:	603b      	str	r3, [r7, #0]
            break;
 800037a:	e004      	b.n	8000386 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 800037c:	683b      	ldr	r3, [r7, #0]
 800037e:	22c0      	movs	r2, #192	; 0xc0
 8000380:	4313      	orrs	r3, r2
 8000382:	603b      	str	r3, [r7, #0]
            break;
 8000384:	46c0      	nop			; (mov r8, r8)
    }

    lcd_send_cmd (col);
 8000386:	683b      	ldr	r3, [r7, #0]
 8000388:	b2db      	uxtb	r3, r3
 800038a:	0018      	movs	r0, r3
 800038c:	f7ff ff52 	bl	8000234 <lcd_send_cmd>
}
 8000390:	46c0      	nop			; (mov r8, r8)
 8000392:	46bd      	mov	sp, r7
 8000394:	b002      	add	sp, #8
 8000396:	bd80      	pop	{r7, pc}

08000398 <lcd_init>:


void lcd_init (void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 800039c:	2032      	movs	r0, #50	; 0x32
 800039e:	f000 fbcb 	bl	8000b38 <HAL_Delay>
	lcd_send_cmd (0x30);
 80003a2:	2030      	movs	r0, #48	; 0x30
 80003a4:	f7ff ff46 	bl	8000234 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 80003a8:	2005      	movs	r0, #5
 80003aa:	f000 fbc5 	bl	8000b38 <HAL_Delay>
	lcd_send_cmd (0x30);
 80003ae:	2030      	movs	r0, #48	; 0x30
 80003b0:	f7ff ff40 	bl	8000234 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 80003b4:	2001      	movs	r0, #1
 80003b6:	f000 fbbf 	bl	8000b38 <HAL_Delay>
	lcd_send_cmd (0x30);
 80003ba:	2030      	movs	r0, #48	; 0x30
 80003bc:	f7ff ff3a 	bl	8000234 <lcd_send_cmd>
	HAL_Delay(10);
 80003c0:	200a      	movs	r0, #10
 80003c2:	f000 fbb9 	bl	8000b38 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 80003c6:	2020      	movs	r0, #32
 80003c8:	f7ff ff34 	bl	8000234 <lcd_send_cmd>
	HAL_Delay(10);
 80003cc:	200a      	movs	r0, #10
 80003ce:	f000 fbb3 	bl	8000b38 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80003d2:	2028      	movs	r0, #40	; 0x28
 80003d4:	f7ff ff2e 	bl	8000234 <lcd_send_cmd>
	HAL_Delay(1);
 80003d8:	2001      	movs	r0, #1
 80003da:	f000 fbad 	bl	8000b38 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80003de:	2008      	movs	r0, #8
 80003e0:	f7ff ff28 	bl	8000234 <lcd_send_cmd>
	HAL_Delay(1);
 80003e4:	2001      	movs	r0, #1
 80003e6:	f000 fba7 	bl	8000b38 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 80003ea:	2001      	movs	r0, #1
 80003ec:	f7ff ff22 	bl	8000234 <lcd_send_cmd>
	HAL_Delay(1);
 80003f0:	2001      	movs	r0, #1
 80003f2:	f000 fba1 	bl	8000b38 <HAL_Delay>
	HAL_Delay(1);
 80003f6:	2001      	movs	r0, #1
 80003f8:	f000 fb9e 	bl	8000b38 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80003fc:	2006      	movs	r0, #6
 80003fe:	f7ff ff19 	bl	8000234 <lcd_send_cmd>
	HAL_Delay(1);
 8000402:	2001      	movs	r0, #1
 8000404:	f000 fb98 	bl	8000b38 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8000408:	200c      	movs	r0, #12
 800040a:	f7ff ff13 	bl	8000234 <lcd_send_cmd>
}
 800040e:	46c0      	nop			; (mov r8, r8)
 8000410:	46bd      	mov	sp, r7
 8000412:	bd80      	pop	{r7, pc}

08000414 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b082      	sub	sp, #8
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800041c:	e006      	b.n	800042c <lcd_send_string+0x18>
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	1c5a      	adds	r2, r3, #1
 8000422:	607a      	str	r2, [r7, #4]
 8000424:	781b      	ldrb	r3, [r3, #0]
 8000426:	0018      	movs	r0, r3
 8000428:	f7ff ff42 	bl	80002b0 <lcd_send_data>
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	781b      	ldrb	r3, [r3, #0]
 8000430:	2b00      	cmp	r3, #0
 8000432:	d1f4      	bne.n	800041e <lcd_send_string+0xa>
}
 8000434:	46c0      	nop			; (mov r8, r8)
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	46bd      	mov	sp, r7
 800043a:	b002      	add	sp, #8
 800043c:	bd80      	pop	{r7, pc}
	...

08000440 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000440:	b590      	push	{r4, r7, lr}
 8000442:	b083      	sub	sp, #12
 8000444:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000446:	f000 fb13 	bl	8000a70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800044a:	f000 f871 	bl	8000530 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800044e:	f000 f989 	bl	8000764 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000452:	f000 f8e5 	bl	8000620 <MX_I2C1_Init>
  MX_RTC_Init();
 8000456:	f000 f923 	bl	80006a0 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 800045a:	f7ff ff9d 	bl	8000398 <lcd_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  status = HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800045e:	4927      	ldr	r1, [pc, #156]	; (80004fc <main+0xbc>)
 8000460:	4b27      	ldr	r3, [pc, #156]	; (8000500 <main+0xc0>)
 8000462:	2200      	movs	r2, #0
 8000464:	0018      	movs	r0, r3
 8000466:	f002 f817 	bl	8002498 <HAL_RTC_GetTime>
 800046a:	0003      	movs	r3, r0
 800046c:	001a      	movs	r2, r3
 800046e:	4b25      	ldr	r3, [pc, #148]	; (8000504 <main+0xc4>)
 8000470:	701a      	strb	r2, [r3, #0]
	  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000472:	4925      	ldr	r1, [pc, #148]	; (8000508 <main+0xc8>)
 8000474:	4b22      	ldr	r3, [pc, #136]	; (8000500 <main+0xc0>)
 8000476:	2200      	movs	r2, #0
 8000478:	0018      	movs	r0, r3
 800047a:	f002 f911 	bl	80026a0 <HAL_RTC_GetDate>

	  saat = sTime.Hours;
 800047e:	4b1f      	ldr	r3, [pc, #124]	; (80004fc <main+0xbc>)
 8000480:	781b      	ldrb	r3, [r3, #0]
 8000482:	b29a      	uxth	r2, r3
 8000484:	4b21      	ldr	r3, [pc, #132]	; (800050c <main+0xcc>)
 8000486:	801a      	strh	r2, [r3, #0]
	  dakika = sTime.Minutes;
 8000488:	4b1c      	ldr	r3, [pc, #112]	; (80004fc <main+0xbc>)
 800048a:	785b      	ldrb	r3, [r3, #1]
 800048c:	b29a      	uxth	r2, r3
 800048e:	4b20      	ldr	r3, [pc, #128]	; (8000510 <main+0xd0>)
 8000490:	801a      	strh	r2, [r3, #0]
	  saniye = sTime.Seconds;
 8000492:	4b1a      	ldr	r3, [pc, #104]	; (80004fc <main+0xbc>)
 8000494:	789b      	ldrb	r3, [r3, #2]
 8000496:	b29a      	uxth	r2, r3
 8000498:	4b1e      	ldr	r3, [pc, #120]	; (8000514 <main+0xd4>)
 800049a:	801a      	strh	r2, [r3, #0]

	  gun = sDate.Date;
 800049c:	4b1a      	ldr	r3, [pc, #104]	; (8000508 <main+0xc8>)
 800049e:	789b      	ldrb	r3, [r3, #2]
 80004a0:	b29a      	uxth	r2, r3
 80004a2:	4b1d      	ldr	r3, [pc, #116]	; (8000518 <main+0xd8>)
 80004a4:	801a      	strh	r2, [r3, #0]
	  ay  = sDate.Month;
 80004a6:	4b18      	ldr	r3, [pc, #96]	; (8000508 <main+0xc8>)
 80004a8:	785b      	ldrb	r3, [r3, #1]
 80004aa:	b29a      	uxth	r2, r3
 80004ac:	4b1b      	ldr	r3, [pc, #108]	; (800051c <main+0xdc>)
 80004ae:	801a      	strh	r2, [r3, #0]
	  yil = sDate.Year;
 80004b0:	4b15      	ldr	r3, [pc, #84]	; (8000508 <main+0xc8>)
 80004b2:	78db      	ldrb	r3, [r3, #3]
 80004b4:	b29a      	uxth	r2, r3
 80004b6:	4b1a      	ldr	r3, [pc, #104]	; (8000520 <main+0xe0>)
 80004b8:	801a      	strh	r2, [r3, #0]

	  sprintf(line1,"%0.2d:%0.2d:%0.2d",saat,dakika,saniye);
 80004ba:	4b14      	ldr	r3, [pc, #80]	; (800050c <main+0xcc>)
 80004bc:	881b      	ldrh	r3, [r3, #0]
 80004be:	001a      	movs	r2, r3
 80004c0:	4b13      	ldr	r3, [pc, #76]	; (8000510 <main+0xd0>)
 80004c2:	881b      	ldrh	r3, [r3, #0]
 80004c4:	001c      	movs	r4, r3
 80004c6:	4b13      	ldr	r3, [pc, #76]	; (8000514 <main+0xd4>)
 80004c8:	881b      	ldrh	r3, [r3, #0]
 80004ca:	4916      	ldr	r1, [pc, #88]	; (8000524 <main+0xe4>)
 80004cc:	4816      	ldr	r0, [pc, #88]	; (8000528 <main+0xe8>)
 80004ce:	9300      	str	r3, [sp, #0]
 80004d0:	0023      	movs	r3, r4
 80004d2:	f002 f9fd 	bl	80028d0 <siprintf>

	  lcd_clear();
 80004d6:	f7ff ff29 	bl	800032c <lcd_clear>

	  lcd_put_cur(0, 0);
 80004da:	2100      	movs	r1, #0
 80004dc:	2000      	movs	r0, #0
 80004de:	f7ff ff3c 	bl	800035a <lcd_put_cur>
	  lcd_send_string("SAAT");
 80004e2:	4b12      	ldr	r3, [pc, #72]	; (800052c <main+0xec>)
 80004e4:	0018      	movs	r0, r3
 80004e6:	f7ff ff95 	bl	8000414 <lcd_send_string>

	  lcd_put_cur(1, 0);
 80004ea:	2100      	movs	r1, #0
 80004ec:	2001      	movs	r0, #1
 80004ee:	f7ff ff34 	bl	800035a <lcd_put_cur>
	  lcd_send_string(line1);
 80004f2:	4b0d      	ldr	r3, [pc, #52]	; (8000528 <main+0xe8>)
 80004f4:	0018      	movs	r0, r3
 80004f6:	f7ff ff8d 	bl	8000414 <lcd_send_string>
	  status = HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80004fa:	e7b0      	b.n	800045e <main+0x1e>
 80004fc:	200000f8 	.word	0x200000f8
 8000500:	200000d8 	.word	0x200000d8
 8000504:	20000110 	.word	0x20000110
 8000508:	2000010c 	.word	0x2000010c
 800050c:	20000118 	.word	0x20000118
 8000510:	2000011a 	.word	0x2000011a
 8000514:	2000011c 	.word	0x2000011c
 8000518:	20000112 	.word	0x20000112
 800051c:	20000114 	.word	0x20000114
 8000520:	20000116 	.word	0x20000116
 8000524:	080031bc 	.word	0x080031bc
 8000528:	20000120 	.word	0x20000120
 800052c:	080031d0 	.word	0x080031d0

08000530 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000530:	b590      	push	{r4, r7, lr}
 8000532:	b097      	sub	sp, #92	; 0x5c
 8000534:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000536:	2428      	movs	r4, #40	; 0x28
 8000538:	193b      	adds	r3, r7, r4
 800053a:	0018      	movs	r0, r3
 800053c:	2330      	movs	r3, #48	; 0x30
 800053e:	001a      	movs	r2, r3
 8000540:	2100      	movs	r1, #0
 8000542:	f002 f9bd 	bl	80028c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000546:	2318      	movs	r3, #24
 8000548:	18fb      	adds	r3, r7, r3
 800054a:	0018      	movs	r0, r3
 800054c:	2310      	movs	r3, #16
 800054e:	001a      	movs	r2, r3
 8000550:	2100      	movs	r1, #0
 8000552:	f002 f9b5 	bl	80028c0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000556:	1d3b      	adds	r3, r7, #4
 8000558:	0018      	movs	r0, r3
 800055a:	2314      	movs	r3, #20
 800055c:	001a      	movs	r2, r3
 800055e:	2100      	movs	r1, #0
 8000560:	f002 f9ae 	bl	80028c0 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000564:	f001 f910 	bl	8001788 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_HIGH);
 8000568:	4b2b      	ldr	r3, [pc, #172]	; (8000618 <SystemClock_Config+0xe8>)
 800056a:	6a1a      	ldr	r2, [r3, #32]
 800056c:	4b2a      	ldr	r3, [pc, #168]	; (8000618 <SystemClock_Config+0xe8>)
 800056e:	2118      	movs	r1, #24
 8000570:	430a      	orrs	r2, r1
 8000572:	621a      	str	r2, [r3, #32]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8000574:	0021      	movs	r1, r4
 8000576:	187b      	adds	r3, r7, r1
 8000578:	2207      	movs	r2, #7
 800057a:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800057c:	187b      	adds	r3, r7, r1
 800057e:	2201      	movs	r2, #1
 8000580:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000582:	187b      	adds	r3, r7, r1
 8000584:	2201      	movs	r2, #1
 8000586:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000588:	187b      	adds	r3, r7, r1
 800058a:	2201      	movs	r2, #1
 800058c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800058e:	187b      	adds	r3, r7, r1
 8000590:	2210      	movs	r2, #16
 8000592:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000594:	187b      	adds	r3, r7, r1
 8000596:	2202      	movs	r2, #2
 8000598:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800059a:	187b      	adds	r3, r7, r1
 800059c:	2280      	movs	r2, #128	; 0x80
 800059e:	0252      	lsls	r2, r2, #9
 80005a0:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80005a2:	187b      	adds	r3, r7, r1
 80005a4:	2280      	movs	r2, #128	; 0x80
 80005a6:	0312      	lsls	r2, r2, #12
 80005a8:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	2200      	movs	r2, #0
 80005ae:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b0:	187b      	adds	r3, r7, r1
 80005b2:	0018      	movs	r0, r3
 80005b4:	f001 f8f6 	bl	80017a4 <HAL_RCC_OscConfig>
 80005b8:	1e03      	subs	r3, r0, #0
 80005ba:	d001      	beq.n	80005c0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80005bc:	f000 f94a 	bl	8000854 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c0:	2118      	movs	r1, #24
 80005c2:	187b      	adds	r3, r7, r1
 80005c4:	2207      	movs	r2, #7
 80005c6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	2202      	movs	r2, #2
 80005cc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ce:	187b      	adds	r3, r7, r1
 80005d0:	2200      	movs	r2, #0
 80005d2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005d4:	187b      	adds	r3, r7, r1
 80005d6:	2200      	movs	r2, #0
 80005d8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005da:	187b      	adds	r3, r7, r1
 80005dc:	2101      	movs	r1, #1
 80005de:	0018      	movs	r0, r3
 80005e0:	f001 fbfa 	bl	8001dd8 <HAL_RCC_ClockConfig>
 80005e4:	1e03      	subs	r3, r0, #0
 80005e6:	d001      	beq.n	80005ec <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80005e8:	f000 f934 	bl	8000854 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC;
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	4a0b      	ldr	r2, [pc, #44]	; (800061c <SystemClock_Config+0xec>)
 80005f0:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	2200      	movs	r2, #0
 80005f6:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	2280      	movs	r2, #128	; 0x80
 80005fc:	0052      	lsls	r2, r2, #1
 80005fe:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000600:	1d3b      	adds	r3, r7, #4
 8000602:	0018      	movs	r0, r3
 8000604:	f001 fd1a 	bl	800203c <HAL_RCCEx_PeriphCLKConfig>
 8000608:	1e03      	subs	r3, r0, #0
 800060a:	d001      	beq.n	8000610 <SystemClock_Config+0xe0>
  {
    Error_Handler();
 800060c:	f000 f922 	bl	8000854 <Error_Handler>
  }
}
 8000610:	46c0      	nop			; (mov r8, r8)
 8000612:	46bd      	mov	sp, r7
 8000614:	b017      	add	sp, #92	; 0x5c
 8000616:	bd90      	pop	{r4, r7, pc}
 8000618:	40021000 	.word	0x40021000
 800061c:	00010020 	.word	0x00010020

08000620 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000624:	4b1b      	ldr	r3, [pc, #108]	; (8000694 <MX_I2C1_Init+0x74>)
 8000626:	4a1c      	ldr	r2, [pc, #112]	; (8000698 <MX_I2C1_Init+0x78>)
 8000628:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 800062a:	4b1a      	ldr	r3, [pc, #104]	; (8000694 <MX_I2C1_Init+0x74>)
 800062c:	4a1b      	ldr	r2, [pc, #108]	; (800069c <MX_I2C1_Init+0x7c>)
 800062e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000630:	4b18      	ldr	r3, [pc, #96]	; (8000694 <MX_I2C1_Init+0x74>)
 8000632:	2200      	movs	r2, #0
 8000634:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000636:	4b17      	ldr	r3, [pc, #92]	; (8000694 <MX_I2C1_Init+0x74>)
 8000638:	2201      	movs	r2, #1
 800063a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800063c:	4b15      	ldr	r3, [pc, #84]	; (8000694 <MX_I2C1_Init+0x74>)
 800063e:	2200      	movs	r2, #0
 8000640:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000642:	4b14      	ldr	r3, [pc, #80]	; (8000694 <MX_I2C1_Init+0x74>)
 8000644:	2200      	movs	r2, #0
 8000646:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000648:	4b12      	ldr	r3, [pc, #72]	; (8000694 <MX_I2C1_Init+0x74>)
 800064a:	2200      	movs	r2, #0
 800064c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800064e:	4b11      	ldr	r3, [pc, #68]	; (8000694 <MX_I2C1_Init+0x74>)
 8000650:	2200      	movs	r2, #0
 8000652:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000654:	4b0f      	ldr	r3, [pc, #60]	; (8000694 <MX_I2C1_Init+0x74>)
 8000656:	2200      	movs	r2, #0
 8000658:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800065a:	4b0e      	ldr	r3, [pc, #56]	; (8000694 <MX_I2C1_Init+0x74>)
 800065c:	0018      	movs	r0, r3
 800065e:	f000 fcd1 	bl	8001004 <HAL_I2C_Init>
 8000662:	1e03      	subs	r3, r0, #0
 8000664:	d001      	beq.n	800066a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000666:	f000 f8f5 	bl	8000854 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800066a:	4b0a      	ldr	r3, [pc, #40]	; (8000694 <MX_I2C1_Init+0x74>)
 800066c:	2100      	movs	r1, #0
 800066e:	0018      	movs	r0, r3
 8000670:	f000 fff2 	bl	8001658 <HAL_I2CEx_ConfigAnalogFilter>
 8000674:	1e03      	subs	r3, r0, #0
 8000676:	d001      	beq.n	800067c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000678:	f000 f8ec 	bl	8000854 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800067c:	4b05      	ldr	r3, [pc, #20]	; (8000694 <MX_I2C1_Init+0x74>)
 800067e:	2100      	movs	r1, #0
 8000680:	0018      	movs	r0, r3
 8000682:	f001 f835 	bl	80016f0 <HAL_I2CEx_ConfigDigitalFilter>
 8000686:	1e03      	subs	r3, r0, #0
 8000688:	d001      	beq.n	800068e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800068a:	f000 f8e3 	bl	8000854 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800068e:	46c0      	nop			; (mov r8, r8)
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	2000008c 	.word	0x2000008c
 8000698:	40005400 	.word	0x40005400
 800069c:	0000020b 	.word	0x0000020b

080006a0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b086      	sub	sp, #24
 80006a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80006a6:	1d3b      	adds	r3, r7, #4
 80006a8:	0018      	movs	r0, r3
 80006aa:	2314      	movs	r3, #20
 80006ac:	001a      	movs	r2, r3
 80006ae:	2100      	movs	r1, #0
 80006b0:	f002 f906 	bl	80028c0 <memset>
  RTC_DateTypeDef sDate = {0};
 80006b4:	003b      	movs	r3, r7
 80006b6:	2200      	movs	r2, #0
 80006b8:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80006ba:	4b28      	ldr	r3, [pc, #160]	; (800075c <MX_RTC_Init+0xbc>)
 80006bc:	4a28      	ldr	r2, [pc, #160]	; (8000760 <MX_RTC_Init+0xc0>)
 80006be:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80006c0:	4b26      	ldr	r3, [pc, #152]	; (800075c <MX_RTC_Init+0xbc>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80006c6:	4b25      	ldr	r3, [pc, #148]	; (800075c <MX_RTC_Init+0xbc>)
 80006c8:	227f      	movs	r2, #127	; 0x7f
 80006ca:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80006cc:	4b23      	ldr	r3, [pc, #140]	; (800075c <MX_RTC_Init+0xbc>)
 80006ce:	22ff      	movs	r2, #255	; 0xff
 80006d0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80006d2:	4b22      	ldr	r3, [pc, #136]	; (800075c <MX_RTC_Init+0xbc>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80006d8:	4b20      	ldr	r3, [pc, #128]	; (800075c <MX_RTC_Init+0xbc>)
 80006da:	2200      	movs	r2, #0
 80006dc:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80006de:	4b1f      	ldr	r3, [pc, #124]	; (800075c <MX_RTC_Init+0xbc>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80006e4:	4b1d      	ldr	r3, [pc, #116]	; (800075c <MX_RTC_Init+0xbc>)
 80006e6:	0018      	movs	r0, r3
 80006e8:	f001 fd86 	bl	80021f8 <HAL_RTC_Init>
 80006ec:	1e03      	subs	r3, r0, #0
 80006ee:	d001      	beq.n	80006f4 <MX_RTC_Init+0x54>
  {
    Error_Handler();
 80006f0:	f000 f8b0 	bl	8000854 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 15;
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	220f      	movs	r2, #15
 80006f8:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 40;
 80006fa:	1d3b      	adds	r3, r7, #4
 80006fc:	2228      	movs	r2, #40	; 0x28
 80006fe:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8000700:	1d3b      	adds	r3, r7, #4
 8000702:	2200      	movs	r2, #0
 8000704:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	2200      	movs	r2, #0
 800070a:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800070c:	1d3b      	adds	r3, r7, #4
 800070e:	2200      	movs	r2, #0
 8000710:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000712:	1d39      	adds	r1, r7, #4
 8000714:	4b11      	ldr	r3, [pc, #68]	; (800075c <MX_RTC_Init+0xbc>)
 8000716:	2200      	movs	r2, #0
 8000718:	0018      	movs	r0, r3
 800071a:	f001 fe01 	bl	8002320 <HAL_RTC_SetTime>
 800071e:	1e03      	subs	r3, r0, #0
 8000720:	d001      	beq.n	8000726 <MX_RTC_Init+0x86>
  {
    Error_Handler();
 8000722:	f000 f897 	bl	8000854 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000726:	003b      	movs	r3, r7
 8000728:	2201      	movs	r2, #1
 800072a:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_SEPTEMBER;
 800072c:	003b      	movs	r3, r7
 800072e:	2209      	movs	r2, #9
 8000730:	705a      	strb	r2, [r3, #1]
  sDate.Date = 26;
 8000732:	003b      	movs	r3, r7
 8000734:	221a      	movs	r2, #26
 8000736:	709a      	strb	r2, [r3, #2]
  sDate.Year = 22;
 8000738:	003b      	movs	r3, r7
 800073a:	2216      	movs	r2, #22
 800073c:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800073e:	0039      	movs	r1, r7
 8000740:	4b06      	ldr	r3, [pc, #24]	; (800075c <MX_RTC_Init+0xbc>)
 8000742:	2200      	movs	r2, #0
 8000744:	0018      	movs	r0, r3
 8000746:	f001 ff05 	bl	8002554 <HAL_RTC_SetDate>
 800074a:	1e03      	subs	r3, r0, #0
 800074c:	d001      	beq.n	8000752 <MX_RTC_Init+0xb2>
  {
    Error_Handler();
 800074e:	f000 f881 	bl	8000854 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000752:	46c0      	nop			; (mov r8, r8)
 8000754:	46bd      	mov	sp, r7
 8000756:	b006      	add	sp, #24
 8000758:	bd80      	pop	{r7, pc}
 800075a:	46c0      	nop			; (mov r8, r8)
 800075c:	200000d8 	.word	0x200000d8
 8000760:	40002800 	.word	0x40002800

08000764 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000764:	b590      	push	{r4, r7, lr}
 8000766:	b08b      	sub	sp, #44	; 0x2c
 8000768:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800076a:	2414      	movs	r4, #20
 800076c:	193b      	adds	r3, r7, r4
 800076e:	0018      	movs	r0, r3
 8000770:	2314      	movs	r3, #20
 8000772:	001a      	movs	r2, r3
 8000774:	2100      	movs	r1, #0
 8000776:	f002 f8a3 	bl	80028c0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800077a:	4b34      	ldr	r3, [pc, #208]	; (800084c <MX_GPIO_Init+0xe8>)
 800077c:	695a      	ldr	r2, [r3, #20]
 800077e:	4b33      	ldr	r3, [pc, #204]	; (800084c <MX_GPIO_Init+0xe8>)
 8000780:	2180      	movs	r1, #128	; 0x80
 8000782:	0309      	lsls	r1, r1, #12
 8000784:	430a      	orrs	r2, r1
 8000786:	615a      	str	r2, [r3, #20]
 8000788:	4b30      	ldr	r3, [pc, #192]	; (800084c <MX_GPIO_Init+0xe8>)
 800078a:	695a      	ldr	r2, [r3, #20]
 800078c:	2380      	movs	r3, #128	; 0x80
 800078e:	031b      	lsls	r3, r3, #12
 8000790:	4013      	ands	r3, r2
 8000792:	613b      	str	r3, [r7, #16]
 8000794:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000796:	4b2d      	ldr	r3, [pc, #180]	; (800084c <MX_GPIO_Init+0xe8>)
 8000798:	695a      	ldr	r2, [r3, #20]
 800079a:	4b2c      	ldr	r3, [pc, #176]	; (800084c <MX_GPIO_Init+0xe8>)
 800079c:	2180      	movs	r1, #128	; 0x80
 800079e:	03c9      	lsls	r1, r1, #15
 80007a0:	430a      	orrs	r2, r1
 80007a2:	615a      	str	r2, [r3, #20]
 80007a4:	4b29      	ldr	r3, [pc, #164]	; (800084c <MX_GPIO_Init+0xe8>)
 80007a6:	695a      	ldr	r2, [r3, #20]
 80007a8:	2380      	movs	r3, #128	; 0x80
 80007aa:	03db      	lsls	r3, r3, #15
 80007ac:	4013      	ands	r3, r2
 80007ae:	60fb      	str	r3, [r7, #12]
 80007b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b2:	4b26      	ldr	r3, [pc, #152]	; (800084c <MX_GPIO_Init+0xe8>)
 80007b4:	695a      	ldr	r2, [r3, #20]
 80007b6:	4b25      	ldr	r3, [pc, #148]	; (800084c <MX_GPIO_Init+0xe8>)
 80007b8:	2180      	movs	r1, #128	; 0x80
 80007ba:	0289      	lsls	r1, r1, #10
 80007bc:	430a      	orrs	r2, r1
 80007be:	615a      	str	r2, [r3, #20]
 80007c0:	4b22      	ldr	r3, [pc, #136]	; (800084c <MX_GPIO_Init+0xe8>)
 80007c2:	695a      	ldr	r2, [r3, #20]
 80007c4:	2380      	movs	r3, #128	; 0x80
 80007c6:	029b      	lsls	r3, r3, #10
 80007c8:	4013      	ands	r3, r2
 80007ca:	60bb      	str	r3, [r7, #8]
 80007cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ce:	4b1f      	ldr	r3, [pc, #124]	; (800084c <MX_GPIO_Init+0xe8>)
 80007d0:	695a      	ldr	r2, [r3, #20]
 80007d2:	4b1e      	ldr	r3, [pc, #120]	; (800084c <MX_GPIO_Init+0xe8>)
 80007d4:	2180      	movs	r1, #128	; 0x80
 80007d6:	02c9      	lsls	r1, r1, #11
 80007d8:	430a      	orrs	r2, r1
 80007da:	615a      	str	r2, [r3, #20]
 80007dc:	4b1b      	ldr	r3, [pc, #108]	; (800084c <MX_GPIO_Init+0xe8>)
 80007de:	695a      	ldr	r2, [r3, #20]
 80007e0:	2380      	movs	r3, #128	; 0x80
 80007e2:	02db      	lsls	r3, r3, #11
 80007e4:	4013      	ands	r3, r2
 80007e6:	607b      	str	r3, [r7, #4]
 80007e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 80007ea:	23c0      	movs	r3, #192	; 0xc0
 80007ec:	009b      	lsls	r3, r3, #2
 80007ee:	4818      	ldr	r0, [pc, #96]	; (8000850 <MX_GPIO_Init+0xec>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	0019      	movs	r1, r3
 80007f4:	f000 fbe8 	bl	8000fc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007f8:	193b      	adds	r3, r7, r4
 80007fa:	2201      	movs	r2, #1
 80007fc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80007fe:	193b      	adds	r3, r7, r4
 8000800:	2290      	movs	r2, #144	; 0x90
 8000802:	0352      	lsls	r2, r2, #13
 8000804:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000806:	193b      	adds	r3, r7, r4
 8000808:	2200      	movs	r2, #0
 800080a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800080c:	193a      	adds	r2, r7, r4
 800080e:	2390      	movs	r3, #144	; 0x90
 8000810:	05db      	lsls	r3, r3, #23
 8000812:	0011      	movs	r1, r2
 8000814:	0018      	movs	r0, r3
 8000816:	f000 fa67 	bl	8000ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 800081a:	0021      	movs	r1, r4
 800081c:	187b      	adds	r3, r7, r1
 800081e:	22c0      	movs	r2, #192	; 0xc0
 8000820:	0092      	lsls	r2, r2, #2
 8000822:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000824:	187b      	adds	r3, r7, r1
 8000826:	2201      	movs	r2, #1
 8000828:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082a:	187b      	adds	r3, r7, r1
 800082c:	2200      	movs	r2, #0
 800082e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000830:	187b      	adds	r3, r7, r1
 8000832:	2200      	movs	r2, #0
 8000834:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000836:	187b      	adds	r3, r7, r1
 8000838:	4a05      	ldr	r2, [pc, #20]	; (8000850 <MX_GPIO_Init+0xec>)
 800083a:	0019      	movs	r1, r3
 800083c:	0010      	movs	r0, r2
 800083e:	f000 fa53 	bl	8000ce8 <HAL_GPIO_Init>

}
 8000842:	46c0      	nop			; (mov r8, r8)
 8000844:	46bd      	mov	sp, r7
 8000846:	b00b      	add	sp, #44	; 0x2c
 8000848:	bd90      	pop	{r4, r7, pc}
 800084a:	46c0      	nop			; (mov r8, r8)
 800084c:	40021000 	.word	0x40021000
 8000850:	48000800 	.word	0x48000800

08000854 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000858:	b672      	cpsid	i
}
 800085a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800085c:	e7fe      	b.n	800085c <Error_Handler+0x8>
	...

08000860 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000866:	4b0f      	ldr	r3, [pc, #60]	; (80008a4 <HAL_MspInit+0x44>)
 8000868:	699a      	ldr	r2, [r3, #24]
 800086a:	4b0e      	ldr	r3, [pc, #56]	; (80008a4 <HAL_MspInit+0x44>)
 800086c:	2101      	movs	r1, #1
 800086e:	430a      	orrs	r2, r1
 8000870:	619a      	str	r2, [r3, #24]
 8000872:	4b0c      	ldr	r3, [pc, #48]	; (80008a4 <HAL_MspInit+0x44>)
 8000874:	699b      	ldr	r3, [r3, #24]
 8000876:	2201      	movs	r2, #1
 8000878:	4013      	ands	r3, r2
 800087a:	607b      	str	r3, [r7, #4]
 800087c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800087e:	4b09      	ldr	r3, [pc, #36]	; (80008a4 <HAL_MspInit+0x44>)
 8000880:	69da      	ldr	r2, [r3, #28]
 8000882:	4b08      	ldr	r3, [pc, #32]	; (80008a4 <HAL_MspInit+0x44>)
 8000884:	2180      	movs	r1, #128	; 0x80
 8000886:	0549      	lsls	r1, r1, #21
 8000888:	430a      	orrs	r2, r1
 800088a:	61da      	str	r2, [r3, #28]
 800088c:	4b05      	ldr	r3, [pc, #20]	; (80008a4 <HAL_MspInit+0x44>)
 800088e:	69da      	ldr	r2, [r3, #28]
 8000890:	2380      	movs	r3, #128	; 0x80
 8000892:	055b      	lsls	r3, r3, #21
 8000894:	4013      	ands	r3, r2
 8000896:	603b      	str	r3, [r7, #0]
 8000898:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800089a:	46c0      	nop			; (mov r8, r8)
 800089c:	46bd      	mov	sp, r7
 800089e:	b002      	add	sp, #8
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	46c0      	nop			; (mov r8, r8)
 80008a4:	40021000 	.word	0x40021000

080008a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80008a8:	b590      	push	{r4, r7, lr}
 80008aa:	b08b      	sub	sp, #44	; 0x2c
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b0:	2414      	movs	r4, #20
 80008b2:	193b      	adds	r3, r7, r4
 80008b4:	0018      	movs	r0, r3
 80008b6:	2314      	movs	r3, #20
 80008b8:	001a      	movs	r2, r3
 80008ba:	2100      	movs	r1, #0
 80008bc:	f002 f800 	bl	80028c0 <memset>
  if(hi2c->Instance==I2C1)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a1c      	ldr	r2, [pc, #112]	; (8000938 <HAL_I2C_MspInit+0x90>)
 80008c6:	4293      	cmp	r3, r2
 80008c8:	d131      	bne.n	800092e <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ca:	4b1c      	ldr	r3, [pc, #112]	; (800093c <HAL_I2C_MspInit+0x94>)
 80008cc:	695a      	ldr	r2, [r3, #20]
 80008ce:	4b1b      	ldr	r3, [pc, #108]	; (800093c <HAL_I2C_MspInit+0x94>)
 80008d0:	2180      	movs	r1, #128	; 0x80
 80008d2:	02c9      	lsls	r1, r1, #11
 80008d4:	430a      	orrs	r2, r1
 80008d6:	615a      	str	r2, [r3, #20]
 80008d8:	4b18      	ldr	r3, [pc, #96]	; (800093c <HAL_I2C_MspInit+0x94>)
 80008da:	695a      	ldr	r2, [r3, #20]
 80008dc:	2380      	movs	r3, #128	; 0x80
 80008de:	02db      	lsls	r3, r3, #11
 80008e0:	4013      	ands	r3, r2
 80008e2:	613b      	str	r3, [r7, #16]
 80008e4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80008e6:	0021      	movs	r1, r4
 80008e8:	187b      	adds	r3, r7, r1
 80008ea:	22c0      	movs	r2, #192	; 0xc0
 80008ec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008ee:	187b      	adds	r3, r7, r1
 80008f0:	2212      	movs	r2, #18
 80008f2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	187b      	adds	r3, r7, r1
 80008f6:	2200      	movs	r2, #0
 80008f8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008fa:	187b      	adds	r3, r7, r1
 80008fc:	2203      	movs	r2, #3
 80008fe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000900:	187b      	adds	r3, r7, r1
 8000902:	2201      	movs	r2, #1
 8000904:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000906:	187b      	adds	r3, r7, r1
 8000908:	4a0d      	ldr	r2, [pc, #52]	; (8000940 <HAL_I2C_MspInit+0x98>)
 800090a:	0019      	movs	r1, r3
 800090c:	0010      	movs	r0, r2
 800090e:	f000 f9eb 	bl	8000ce8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000912:	4b0a      	ldr	r3, [pc, #40]	; (800093c <HAL_I2C_MspInit+0x94>)
 8000914:	69da      	ldr	r2, [r3, #28]
 8000916:	4b09      	ldr	r3, [pc, #36]	; (800093c <HAL_I2C_MspInit+0x94>)
 8000918:	2180      	movs	r1, #128	; 0x80
 800091a:	0389      	lsls	r1, r1, #14
 800091c:	430a      	orrs	r2, r1
 800091e:	61da      	str	r2, [r3, #28]
 8000920:	4b06      	ldr	r3, [pc, #24]	; (800093c <HAL_I2C_MspInit+0x94>)
 8000922:	69da      	ldr	r2, [r3, #28]
 8000924:	2380      	movs	r3, #128	; 0x80
 8000926:	039b      	lsls	r3, r3, #14
 8000928:	4013      	ands	r3, r2
 800092a:	60fb      	str	r3, [r7, #12]
 800092c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800092e:	46c0      	nop			; (mov r8, r8)
 8000930:	46bd      	mov	sp, r7
 8000932:	b00b      	add	sp, #44	; 0x2c
 8000934:	bd90      	pop	{r4, r7, pc}
 8000936:	46c0      	nop			; (mov r8, r8)
 8000938:	40005400 	.word	0x40005400
 800093c:	40021000 	.word	0x40021000
 8000940:	48000400 	.word	0x48000400

08000944 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a06      	ldr	r2, [pc, #24]	; (800096c <HAL_RTC_MspInit+0x28>)
 8000952:	4293      	cmp	r3, r2
 8000954:	d106      	bne.n	8000964 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000956:	4b06      	ldr	r3, [pc, #24]	; (8000970 <HAL_RTC_MspInit+0x2c>)
 8000958:	6a1a      	ldr	r2, [r3, #32]
 800095a:	4b05      	ldr	r3, [pc, #20]	; (8000970 <HAL_RTC_MspInit+0x2c>)
 800095c:	2180      	movs	r1, #128	; 0x80
 800095e:	0209      	lsls	r1, r1, #8
 8000960:	430a      	orrs	r2, r1
 8000962:	621a      	str	r2, [r3, #32]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000964:	46c0      	nop			; (mov r8, r8)
 8000966:	46bd      	mov	sp, r7
 8000968:	b002      	add	sp, #8
 800096a:	bd80      	pop	{r7, pc}
 800096c:	40002800 	.word	0x40002800
 8000970:	40021000 	.word	0x40021000

08000974 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000978:	e7fe      	b.n	8000978 <NMI_Handler+0x4>

0800097a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800097a:	b580      	push	{r7, lr}
 800097c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800097e:	e7fe      	b.n	800097e <HardFault_Handler+0x4>

08000980 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000984:	46c0      	nop			; (mov r8, r8)
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}

0800098a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800098a:	b580      	push	{r7, lr}
 800098c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800098e:	46c0      	nop			; (mov r8, r8)
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}

08000994 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000998:	f000 f8b2 	bl	8000b00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800099c:	46c0      	nop			; (mov r8, r8)
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
	...

080009a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b086      	sub	sp, #24
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009ac:	4a14      	ldr	r2, [pc, #80]	; (8000a00 <_sbrk+0x5c>)
 80009ae:	4b15      	ldr	r3, [pc, #84]	; (8000a04 <_sbrk+0x60>)
 80009b0:	1ad3      	subs	r3, r2, r3
 80009b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009b8:	4b13      	ldr	r3, [pc, #76]	; (8000a08 <_sbrk+0x64>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d102      	bne.n	80009c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009c0:	4b11      	ldr	r3, [pc, #68]	; (8000a08 <_sbrk+0x64>)
 80009c2:	4a12      	ldr	r2, [pc, #72]	; (8000a0c <_sbrk+0x68>)
 80009c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009c6:	4b10      	ldr	r3, [pc, #64]	; (8000a08 <_sbrk+0x64>)
 80009c8:	681a      	ldr	r2, [r3, #0]
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	18d3      	adds	r3, r2, r3
 80009ce:	693a      	ldr	r2, [r7, #16]
 80009d0:	429a      	cmp	r2, r3
 80009d2:	d207      	bcs.n	80009e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009d4:	f001 ff4a 	bl	800286c <__errno>
 80009d8:	0003      	movs	r3, r0
 80009da:	220c      	movs	r2, #12
 80009dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009de:	2301      	movs	r3, #1
 80009e0:	425b      	negs	r3, r3
 80009e2:	e009      	b.n	80009f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009e4:	4b08      	ldr	r3, [pc, #32]	; (8000a08 <_sbrk+0x64>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009ea:	4b07      	ldr	r3, [pc, #28]	; (8000a08 <_sbrk+0x64>)
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	18d2      	adds	r2, r2, r3
 80009f2:	4b05      	ldr	r3, [pc, #20]	; (8000a08 <_sbrk+0x64>)
 80009f4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80009f6:	68fb      	ldr	r3, [r7, #12]
}
 80009f8:	0018      	movs	r0, r3
 80009fa:	46bd      	mov	sp, r7
 80009fc:	b006      	add	sp, #24
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	20002000 	.word	0x20002000
 8000a04:	00000400 	.word	0x00000400
 8000a08:	20000124 	.word	0x20000124
 8000a0c:	20000140 	.word	0x20000140

08000a10 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000a14:	46c0      	nop			; (mov r8, r8)
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
	...

08000a1c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a1c:	480d      	ldr	r0, [pc, #52]	; (8000a54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a1e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a20:	480d      	ldr	r0, [pc, #52]	; (8000a58 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a22:	490e      	ldr	r1, [pc, #56]	; (8000a5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a24:	4a0e      	ldr	r2, [pc, #56]	; (8000a60 <LoopForever+0xe>)
  movs r3, #0
 8000a26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a28:	e002      	b.n	8000a30 <LoopCopyDataInit>

08000a2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a2e:	3304      	adds	r3, #4

08000a30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a34:	d3f9      	bcc.n	8000a2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a36:	4a0b      	ldr	r2, [pc, #44]	; (8000a64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a38:	4c0b      	ldr	r4, [pc, #44]	; (8000a68 <LoopForever+0x16>)
  movs r3, #0
 8000a3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a3c:	e001      	b.n	8000a42 <LoopFillZerobss>

08000a3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a40:	3204      	adds	r2, #4

08000a42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a44:	d3fb      	bcc.n	8000a3e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000a46:	f7ff ffe3 	bl	8000a10 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000a4a:	f001 ff15 	bl	8002878 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a4e:	f7ff fcf7 	bl	8000440 <main>

08000a52 <LoopForever>:

LoopForever:
    b LoopForever
 8000a52:	e7fe      	b.n	8000a52 <LoopForever>
  ldr   r0, =_estack
 8000a54:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000a58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a5c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a60:	08003244 	.word	0x08003244
  ldr r2, =_sbss
 8000a64:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a68:	2000013c 	.word	0x2000013c

08000a6c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a6c:	e7fe      	b.n	8000a6c <ADC1_COMP_IRQHandler>
	...

08000a70 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a74:	4b07      	ldr	r3, [pc, #28]	; (8000a94 <HAL_Init+0x24>)
 8000a76:	681a      	ldr	r2, [r3, #0]
 8000a78:	4b06      	ldr	r3, [pc, #24]	; (8000a94 <HAL_Init+0x24>)
 8000a7a:	2110      	movs	r1, #16
 8000a7c:	430a      	orrs	r2, r1
 8000a7e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000a80:	2000      	movs	r0, #0
 8000a82:	f000 f809 	bl	8000a98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a86:	f7ff feeb 	bl	8000860 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a8a:	2300      	movs	r3, #0
}
 8000a8c:	0018      	movs	r0, r3
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	46c0      	nop			; (mov r8, r8)
 8000a94:	40022000 	.word	0x40022000

08000a98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a98:	b590      	push	{r4, r7, lr}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000aa0:	4b14      	ldr	r3, [pc, #80]	; (8000af4 <HAL_InitTick+0x5c>)
 8000aa2:	681c      	ldr	r4, [r3, #0]
 8000aa4:	4b14      	ldr	r3, [pc, #80]	; (8000af8 <HAL_InitTick+0x60>)
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	0019      	movs	r1, r3
 8000aaa:	23fa      	movs	r3, #250	; 0xfa
 8000aac:	0098      	lsls	r0, r3, #2
 8000aae:	f7ff fb35 	bl	800011c <__udivsi3>
 8000ab2:	0003      	movs	r3, r0
 8000ab4:	0019      	movs	r1, r3
 8000ab6:	0020      	movs	r0, r4
 8000ab8:	f7ff fb30 	bl	800011c <__udivsi3>
 8000abc:	0003      	movs	r3, r0
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f000 f905 	bl	8000cce <HAL_SYSTICK_Config>
 8000ac4:	1e03      	subs	r3, r0, #0
 8000ac6:	d001      	beq.n	8000acc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	e00f      	b.n	8000aec <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2b03      	cmp	r3, #3
 8000ad0:	d80b      	bhi.n	8000aea <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ad2:	6879      	ldr	r1, [r7, #4]
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	425b      	negs	r3, r3
 8000ad8:	2200      	movs	r2, #0
 8000ada:	0018      	movs	r0, r3
 8000adc:	f000 f8e2 	bl	8000ca4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ae0:	4b06      	ldr	r3, [pc, #24]	; (8000afc <HAL_InitTick+0x64>)
 8000ae2:	687a      	ldr	r2, [r7, #4]
 8000ae4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	e000      	b.n	8000aec <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000aea:	2301      	movs	r3, #1
}
 8000aec:	0018      	movs	r0, r3
 8000aee:	46bd      	mov	sp, r7
 8000af0:	b003      	add	sp, #12
 8000af2:	bd90      	pop	{r4, r7, pc}
 8000af4:	20000000 	.word	0x20000000
 8000af8:	20000008 	.word	0x20000008
 8000afc:	20000004 	.word	0x20000004

08000b00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b04:	4b05      	ldr	r3, [pc, #20]	; (8000b1c <HAL_IncTick+0x1c>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	001a      	movs	r2, r3
 8000b0a:	4b05      	ldr	r3, [pc, #20]	; (8000b20 <HAL_IncTick+0x20>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	18d2      	adds	r2, r2, r3
 8000b10:	4b03      	ldr	r3, [pc, #12]	; (8000b20 <HAL_IncTick+0x20>)
 8000b12:	601a      	str	r2, [r3, #0]
}
 8000b14:	46c0      	nop			; (mov r8, r8)
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	46c0      	nop			; (mov r8, r8)
 8000b1c:	20000008 	.word	0x20000008
 8000b20:	20000128 	.word	0x20000128

08000b24 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  return uwTick;
 8000b28:	4b02      	ldr	r3, [pc, #8]	; (8000b34 <HAL_GetTick+0x10>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
}
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	46c0      	nop			; (mov r8, r8)
 8000b34:	20000128 	.word	0x20000128

08000b38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b40:	f7ff fff0 	bl	8000b24 <HAL_GetTick>
 8000b44:	0003      	movs	r3, r0
 8000b46:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	3301      	adds	r3, #1
 8000b50:	d005      	beq.n	8000b5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b52:	4b0a      	ldr	r3, [pc, #40]	; (8000b7c <HAL_Delay+0x44>)
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	001a      	movs	r2, r3
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	189b      	adds	r3, r3, r2
 8000b5c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000b5e:	46c0      	nop			; (mov r8, r8)
 8000b60:	f7ff ffe0 	bl	8000b24 <HAL_GetTick>
 8000b64:	0002      	movs	r2, r0
 8000b66:	68bb      	ldr	r3, [r7, #8]
 8000b68:	1ad3      	subs	r3, r2, r3
 8000b6a:	68fa      	ldr	r2, [r7, #12]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d8f7      	bhi.n	8000b60 <HAL_Delay+0x28>
  {
  }
}
 8000b70:	46c0      	nop			; (mov r8, r8)
 8000b72:	46c0      	nop			; (mov r8, r8)
 8000b74:	46bd      	mov	sp, r7
 8000b76:	b004      	add	sp, #16
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	46c0      	nop			; (mov r8, r8)
 8000b7c:	20000008 	.word	0x20000008

08000b80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b80:	b590      	push	{r4, r7, lr}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	0002      	movs	r2, r0
 8000b88:	6039      	str	r1, [r7, #0]
 8000b8a:	1dfb      	adds	r3, r7, #7
 8000b8c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b8e:	1dfb      	adds	r3, r7, #7
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	2b7f      	cmp	r3, #127	; 0x7f
 8000b94:	d828      	bhi.n	8000be8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b96:	4a2f      	ldr	r2, [pc, #188]	; (8000c54 <__NVIC_SetPriority+0xd4>)
 8000b98:	1dfb      	adds	r3, r7, #7
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	b25b      	sxtb	r3, r3
 8000b9e:	089b      	lsrs	r3, r3, #2
 8000ba0:	33c0      	adds	r3, #192	; 0xc0
 8000ba2:	009b      	lsls	r3, r3, #2
 8000ba4:	589b      	ldr	r3, [r3, r2]
 8000ba6:	1dfa      	adds	r2, r7, #7
 8000ba8:	7812      	ldrb	r2, [r2, #0]
 8000baa:	0011      	movs	r1, r2
 8000bac:	2203      	movs	r2, #3
 8000bae:	400a      	ands	r2, r1
 8000bb0:	00d2      	lsls	r2, r2, #3
 8000bb2:	21ff      	movs	r1, #255	; 0xff
 8000bb4:	4091      	lsls	r1, r2
 8000bb6:	000a      	movs	r2, r1
 8000bb8:	43d2      	mvns	r2, r2
 8000bba:	401a      	ands	r2, r3
 8000bbc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	019b      	lsls	r3, r3, #6
 8000bc2:	22ff      	movs	r2, #255	; 0xff
 8000bc4:	401a      	ands	r2, r3
 8000bc6:	1dfb      	adds	r3, r7, #7
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	0018      	movs	r0, r3
 8000bcc:	2303      	movs	r3, #3
 8000bce:	4003      	ands	r3, r0
 8000bd0:	00db      	lsls	r3, r3, #3
 8000bd2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bd4:	481f      	ldr	r0, [pc, #124]	; (8000c54 <__NVIC_SetPriority+0xd4>)
 8000bd6:	1dfb      	adds	r3, r7, #7
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	b25b      	sxtb	r3, r3
 8000bdc:	089b      	lsrs	r3, r3, #2
 8000bde:	430a      	orrs	r2, r1
 8000be0:	33c0      	adds	r3, #192	; 0xc0
 8000be2:	009b      	lsls	r3, r3, #2
 8000be4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000be6:	e031      	b.n	8000c4c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000be8:	4a1b      	ldr	r2, [pc, #108]	; (8000c58 <__NVIC_SetPriority+0xd8>)
 8000bea:	1dfb      	adds	r3, r7, #7
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	0019      	movs	r1, r3
 8000bf0:	230f      	movs	r3, #15
 8000bf2:	400b      	ands	r3, r1
 8000bf4:	3b08      	subs	r3, #8
 8000bf6:	089b      	lsrs	r3, r3, #2
 8000bf8:	3306      	adds	r3, #6
 8000bfa:	009b      	lsls	r3, r3, #2
 8000bfc:	18d3      	adds	r3, r2, r3
 8000bfe:	3304      	adds	r3, #4
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	1dfa      	adds	r2, r7, #7
 8000c04:	7812      	ldrb	r2, [r2, #0]
 8000c06:	0011      	movs	r1, r2
 8000c08:	2203      	movs	r2, #3
 8000c0a:	400a      	ands	r2, r1
 8000c0c:	00d2      	lsls	r2, r2, #3
 8000c0e:	21ff      	movs	r1, #255	; 0xff
 8000c10:	4091      	lsls	r1, r2
 8000c12:	000a      	movs	r2, r1
 8000c14:	43d2      	mvns	r2, r2
 8000c16:	401a      	ands	r2, r3
 8000c18:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	019b      	lsls	r3, r3, #6
 8000c1e:	22ff      	movs	r2, #255	; 0xff
 8000c20:	401a      	ands	r2, r3
 8000c22:	1dfb      	adds	r3, r7, #7
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	0018      	movs	r0, r3
 8000c28:	2303      	movs	r3, #3
 8000c2a:	4003      	ands	r3, r0
 8000c2c:	00db      	lsls	r3, r3, #3
 8000c2e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c30:	4809      	ldr	r0, [pc, #36]	; (8000c58 <__NVIC_SetPriority+0xd8>)
 8000c32:	1dfb      	adds	r3, r7, #7
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	001c      	movs	r4, r3
 8000c38:	230f      	movs	r3, #15
 8000c3a:	4023      	ands	r3, r4
 8000c3c:	3b08      	subs	r3, #8
 8000c3e:	089b      	lsrs	r3, r3, #2
 8000c40:	430a      	orrs	r2, r1
 8000c42:	3306      	adds	r3, #6
 8000c44:	009b      	lsls	r3, r3, #2
 8000c46:	18c3      	adds	r3, r0, r3
 8000c48:	3304      	adds	r3, #4
 8000c4a:	601a      	str	r2, [r3, #0]
}
 8000c4c:	46c0      	nop			; (mov r8, r8)
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	b003      	add	sp, #12
 8000c52:	bd90      	pop	{r4, r7, pc}
 8000c54:	e000e100 	.word	0xe000e100
 8000c58:	e000ed00 	.word	0xe000ed00

08000c5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	1e5a      	subs	r2, r3, #1
 8000c68:	2380      	movs	r3, #128	; 0x80
 8000c6a:	045b      	lsls	r3, r3, #17
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d301      	bcc.n	8000c74 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c70:	2301      	movs	r3, #1
 8000c72:	e010      	b.n	8000c96 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c74:	4b0a      	ldr	r3, [pc, #40]	; (8000ca0 <SysTick_Config+0x44>)
 8000c76:	687a      	ldr	r2, [r7, #4]
 8000c78:	3a01      	subs	r2, #1
 8000c7a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	425b      	negs	r3, r3
 8000c80:	2103      	movs	r1, #3
 8000c82:	0018      	movs	r0, r3
 8000c84:	f7ff ff7c 	bl	8000b80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c88:	4b05      	ldr	r3, [pc, #20]	; (8000ca0 <SysTick_Config+0x44>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c8e:	4b04      	ldr	r3, [pc, #16]	; (8000ca0 <SysTick_Config+0x44>)
 8000c90:	2207      	movs	r2, #7
 8000c92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c94:	2300      	movs	r3, #0
}
 8000c96:	0018      	movs	r0, r3
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	b002      	add	sp, #8
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	46c0      	nop			; (mov r8, r8)
 8000ca0:	e000e010 	.word	0xe000e010

08000ca4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b084      	sub	sp, #16
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	60b9      	str	r1, [r7, #8]
 8000cac:	607a      	str	r2, [r7, #4]
 8000cae:	210f      	movs	r1, #15
 8000cb0:	187b      	adds	r3, r7, r1
 8000cb2:	1c02      	adds	r2, r0, #0
 8000cb4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000cb6:	68ba      	ldr	r2, [r7, #8]
 8000cb8:	187b      	adds	r3, r7, r1
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	b25b      	sxtb	r3, r3
 8000cbe:	0011      	movs	r1, r2
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	f7ff ff5d 	bl	8000b80 <__NVIC_SetPriority>
}
 8000cc6:	46c0      	nop			; (mov r8, r8)
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	b004      	add	sp, #16
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b082      	sub	sp, #8
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	0018      	movs	r0, r3
 8000cda:	f7ff ffbf 	bl	8000c5c <SysTick_Config>
 8000cde:	0003      	movs	r3, r0
}
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	b002      	add	sp, #8
 8000ce6:	bd80      	pop	{r7, pc}

08000ce8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b086      	sub	sp, #24
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cf6:	e14f      	b.n	8000f98 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	2101      	movs	r1, #1
 8000cfe:	697a      	ldr	r2, [r7, #20]
 8000d00:	4091      	lsls	r1, r2
 8000d02:	000a      	movs	r2, r1
 8000d04:	4013      	ands	r3, r2
 8000d06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d100      	bne.n	8000d10 <HAL_GPIO_Init+0x28>
 8000d0e:	e140      	b.n	8000f92 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	2203      	movs	r2, #3
 8000d16:	4013      	ands	r3, r2
 8000d18:	2b01      	cmp	r3, #1
 8000d1a:	d005      	beq.n	8000d28 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	2203      	movs	r2, #3
 8000d22:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d24:	2b02      	cmp	r3, #2
 8000d26:	d130      	bne.n	8000d8a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	689b      	ldr	r3, [r3, #8]
 8000d2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	005b      	lsls	r3, r3, #1
 8000d32:	2203      	movs	r2, #3
 8000d34:	409a      	lsls	r2, r3
 8000d36:	0013      	movs	r3, r2
 8000d38:	43da      	mvns	r2, r3
 8000d3a:	693b      	ldr	r3, [r7, #16]
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	68da      	ldr	r2, [r3, #12]
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	409a      	lsls	r2, r3
 8000d4a:	0013      	movs	r3, r2
 8000d4c:	693a      	ldr	r2, [r7, #16]
 8000d4e:	4313      	orrs	r3, r2
 8000d50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	693a      	ldr	r2, [r7, #16]
 8000d56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d5e:	2201      	movs	r2, #1
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	409a      	lsls	r2, r3
 8000d64:	0013      	movs	r3, r2
 8000d66:	43da      	mvns	r2, r3
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	4013      	ands	r3, r2
 8000d6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	091b      	lsrs	r3, r3, #4
 8000d74:	2201      	movs	r2, #1
 8000d76:	401a      	ands	r2, r3
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	409a      	lsls	r2, r3
 8000d7c:	0013      	movs	r3, r2
 8000d7e:	693a      	ldr	r2, [r7, #16]
 8000d80:	4313      	orrs	r3, r2
 8000d82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	2203      	movs	r2, #3
 8000d90:	4013      	ands	r3, r2
 8000d92:	2b03      	cmp	r3, #3
 8000d94:	d017      	beq.n	8000dc6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	68db      	ldr	r3, [r3, #12]
 8000d9a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	005b      	lsls	r3, r3, #1
 8000da0:	2203      	movs	r2, #3
 8000da2:	409a      	lsls	r2, r3
 8000da4:	0013      	movs	r3, r2
 8000da6:	43da      	mvns	r2, r3
 8000da8:	693b      	ldr	r3, [r7, #16]
 8000daa:	4013      	ands	r3, r2
 8000dac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	689a      	ldr	r2, [r3, #8]
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	005b      	lsls	r3, r3, #1
 8000db6:	409a      	lsls	r2, r3
 8000db8:	0013      	movs	r3, r2
 8000dba:	693a      	ldr	r2, [r7, #16]
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	2203      	movs	r2, #3
 8000dcc:	4013      	ands	r3, r2
 8000dce:	2b02      	cmp	r3, #2
 8000dd0:	d123      	bne.n	8000e1a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000dd2:	697b      	ldr	r3, [r7, #20]
 8000dd4:	08da      	lsrs	r2, r3, #3
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	3208      	adds	r2, #8
 8000dda:	0092      	lsls	r2, r2, #2
 8000ddc:	58d3      	ldr	r3, [r2, r3]
 8000dde:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	2207      	movs	r2, #7
 8000de4:	4013      	ands	r3, r2
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	220f      	movs	r2, #15
 8000dea:	409a      	lsls	r2, r3
 8000dec:	0013      	movs	r3, r2
 8000dee:	43da      	mvns	r2, r3
 8000df0:	693b      	ldr	r3, [r7, #16]
 8000df2:	4013      	ands	r3, r2
 8000df4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	691a      	ldr	r2, [r3, #16]
 8000dfa:	697b      	ldr	r3, [r7, #20]
 8000dfc:	2107      	movs	r1, #7
 8000dfe:	400b      	ands	r3, r1
 8000e00:	009b      	lsls	r3, r3, #2
 8000e02:	409a      	lsls	r2, r3
 8000e04:	0013      	movs	r3, r2
 8000e06:	693a      	ldr	r2, [r7, #16]
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	08da      	lsrs	r2, r3, #3
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	3208      	adds	r2, #8
 8000e14:	0092      	lsls	r2, r2, #2
 8000e16:	6939      	ldr	r1, [r7, #16]
 8000e18:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	2203      	movs	r2, #3
 8000e26:	409a      	lsls	r2, r3
 8000e28:	0013      	movs	r3, r2
 8000e2a:	43da      	mvns	r2, r3
 8000e2c:	693b      	ldr	r3, [r7, #16]
 8000e2e:	4013      	ands	r3, r2
 8000e30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	2203      	movs	r2, #3
 8000e38:	401a      	ands	r2, r3
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	409a      	lsls	r2, r3
 8000e40:	0013      	movs	r3, r2
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	4313      	orrs	r3, r2
 8000e46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	693a      	ldr	r2, [r7, #16]
 8000e4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	685a      	ldr	r2, [r3, #4]
 8000e52:	23c0      	movs	r3, #192	; 0xc0
 8000e54:	029b      	lsls	r3, r3, #10
 8000e56:	4013      	ands	r3, r2
 8000e58:	d100      	bne.n	8000e5c <HAL_GPIO_Init+0x174>
 8000e5a:	e09a      	b.n	8000f92 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e5c:	4b54      	ldr	r3, [pc, #336]	; (8000fb0 <HAL_GPIO_Init+0x2c8>)
 8000e5e:	699a      	ldr	r2, [r3, #24]
 8000e60:	4b53      	ldr	r3, [pc, #332]	; (8000fb0 <HAL_GPIO_Init+0x2c8>)
 8000e62:	2101      	movs	r1, #1
 8000e64:	430a      	orrs	r2, r1
 8000e66:	619a      	str	r2, [r3, #24]
 8000e68:	4b51      	ldr	r3, [pc, #324]	; (8000fb0 <HAL_GPIO_Init+0x2c8>)
 8000e6a:	699b      	ldr	r3, [r3, #24]
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	4013      	ands	r3, r2
 8000e70:	60bb      	str	r3, [r7, #8]
 8000e72:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000e74:	4a4f      	ldr	r2, [pc, #316]	; (8000fb4 <HAL_GPIO_Init+0x2cc>)
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	089b      	lsrs	r3, r3, #2
 8000e7a:	3302      	adds	r3, #2
 8000e7c:	009b      	lsls	r3, r3, #2
 8000e7e:	589b      	ldr	r3, [r3, r2]
 8000e80:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	2203      	movs	r2, #3
 8000e86:	4013      	ands	r3, r2
 8000e88:	009b      	lsls	r3, r3, #2
 8000e8a:	220f      	movs	r2, #15
 8000e8c:	409a      	lsls	r2, r3
 8000e8e:	0013      	movs	r3, r2
 8000e90:	43da      	mvns	r2, r3
 8000e92:	693b      	ldr	r3, [r7, #16]
 8000e94:	4013      	ands	r3, r2
 8000e96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e98:	687a      	ldr	r2, [r7, #4]
 8000e9a:	2390      	movs	r3, #144	; 0x90
 8000e9c:	05db      	lsls	r3, r3, #23
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	d013      	beq.n	8000eca <HAL_GPIO_Init+0x1e2>
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4a44      	ldr	r2, [pc, #272]	; (8000fb8 <HAL_GPIO_Init+0x2d0>)
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d00d      	beq.n	8000ec6 <HAL_GPIO_Init+0x1de>
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4a43      	ldr	r2, [pc, #268]	; (8000fbc <HAL_GPIO_Init+0x2d4>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d007      	beq.n	8000ec2 <HAL_GPIO_Init+0x1da>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4a42      	ldr	r2, [pc, #264]	; (8000fc0 <HAL_GPIO_Init+0x2d8>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d101      	bne.n	8000ebe <HAL_GPIO_Init+0x1d6>
 8000eba:	2303      	movs	r3, #3
 8000ebc:	e006      	b.n	8000ecc <HAL_GPIO_Init+0x1e4>
 8000ebe:	2305      	movs	r3, #5
 8000ec0:	e004      	b.n	8000ecc <HAL_GPIO_Init+0x1e4>
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	e002      	b.n	8000ecc <HAL_GPIO_Init+0x1e4>
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	e000      	b.n	8000ecc <HAL_GPIO_Init+0x1e4>
 8000eca:	2300      	movs	r3, #0
 8000ecc:	697a      	ldr	r2, [r7, #20]
 8000ece:	2103      	movs	r1, #3
 8000ed0:	400a      	ands	r2, r1
 8000ed2:	0092      	lsls	r2, r2, #2
 8000ed4:	4093      	lsls	r3, r2
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000edc:	4935      	ldr	r1, [pc, #212]	; (8000fb4 <HAL_GPIO_Init+0x2cc>)
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	089b      	lsrs	r3, r3, #2
 8000ee2:	3302      	adds	r3, #2
 8000ee4:	009b      	lsls	r3, r3, #2
 8000ee6:	693a      	ldr	r2, [r7, #16]
 8000ee8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000eea:	4b36      	ldr	r3, [pc, #216]	; (8000fc4 <HAL_GPIO_Init+0x2dc>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	43da      	mvns	r2, r3
 8000ef4:	693b      	ldr	r3, [r7, #16]
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	685a      	ldr	r2, [r3, #4]
 8000efe:	2380      	movs	r3, #128	; 0x80
 8000f00:	025b      	lsls	r3, r3, #9
 8000f02:	4013      	ands	r3, r2
 8000f04:	d003      	beq.n	8000f0e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f0e:	4b2d      	ldr	r3, [pc, #180]	; (8000fc4 <HAL_GPIO_Init+0x2dc>)
 8000f10:	693a      	ldr	r2, [r7, #16]
 8000f12:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000f14:	4b2b      	ldr	r3, [pc, #172]	; (8000fc4 <HAL_GPIO_Init+0x2dc>)
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	43da      	mvns	r2, r3
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	4013      	ands	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685a      	ldr	r2, [r3, #4]
 8000f28:	2380      	movs	r3, #128	; 0x80
 8000f2a:	029b      	lsls	r3, r3, #10
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	d003      	beq.n	8000f38 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	4313      	orrs	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f38:	4b22      	ldr	r3, [pc, #136]	; (8000fc4 <HAL_GPIO_Init+0x2dc>)
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f3e:	4b21      	ldr	r3, [pc, #132]	; (8000fc4 <HAL_GPIO_Init+0x2dc>)
 8000f40:	689b      	ldr	r3, [r3, #8]
 8000f42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	43da      	mvns	r2, r3
 8000f48:	693b      	ldr	r3, [r7, #16]
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	685a      	ldr	r2, [r3, #4]
 8000f52:	2380      	movs	r3, #128	; 0x80
 8000f54:	035b      	lsls	r3, r3, #13
 8000f56:	4013      	ands	r3, r2
 8000f58:	d003      	beq.n	8000f62 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f62:	4b18      	ldr	r3, [pc, #96]	; (8000fc4 <HAL_GPIO_Init+0x2dc>)
 8000f64:	693a      	ldr	r2, [r7, #16]
 8000f66:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000f68:	4b16      	ldr	r3, [pc, #88]	; (8000fc4 <HAL_GPIO_Init+0x2dc>)
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	43da      	mvns	r2, r3
 8000f72:	693b      	ldr	r3, [r7, #16]
 8000f74:	4013      	ands	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	685a      	ldr	r2, [r3, #4]
 8000f7c:	2380      	movs	r3, #128	; 0x80
 8000f7e:	039b      	lsls	r3, r3, #14
 8000f80:	4013      	ands	r3, r2
 8000f82:	d003      	beq.n	8000f8c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000f84:	693a      	ldr	r2, [r7, #16]
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f8c:	4b0d      	ldr	r3, [pc, #52]	; (8000fc4 <HAL_GPIO_Init+0x2dc>)
 8000f8e:	693a      	ldr	r2, [r7, #16]
 8000f90:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	3301      	adds	r3, #1
 8000f96:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	40da      	lsrs	r2, r3
 8000fa0:	1e13      	subs	r3, r2, #0
 8000fa2:	d000      	beq.n	8000fa6 <HAL_GPIO_Init+0x2be>
 8000fa4:	e6a8      	b.n	8000cf8 <HAL_GPIO_Init+0x10>
  } 
}
 8000fa6:	46c0      	nop			; (mov r8, r8)
 8000fa8:	46c0      	nop			; (mov r8, r8)
 8000faa:	46bd      	mov	sp, r7
 8000fac:	b006      	add	sp, #24
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	40021000 	.word	0x40021000
 8000fb4:	40010000 	.word	0x40010000
 8000fb8:	48000400 	.word	0x48000400
 8000fbc:	48000800 	.word	0x48000800
 8000fc0:	48000c00 	.word	0x48000c00
 8000fc4:	40010400 	.word	0x40010400

08000fc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	0008      	movs	r0, r1
 8000fd2:	0011      	movs	r1, r2
 8000fd4:	1cbb      	adds	r3, r7, #2
 8000fd6:	1c02      	adds	r2, r0, #0
 8000fd8:	801a      	strh	r2, [r3, #0]
 8000fda:	1c7b      	adds	r3, r7, #1
 8000fdc:	1c0a      	adds	r2, r1, #0
 8000fde:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fe0:	1c7b      	adds	r3, r7, #1
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d004      	beq.n	8000ff2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000fe8:	1cbb      	adds	r3, r7, #2
 8000fea:	881a      	ldrh	r2, [r3, #0]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ff0:	e003      	b.n	8000ffa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ff2:	1cbb      	adds	r3, r7, #2
 8000ff4:	881a      	ldrh	r2, [r3, #0]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ffa:	46c0      	nop			; (mov r8, r8)
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	b002      	add	sp, #8
 8001000:	bd80      	pop	{r7, pc}
	...

08001004 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d101      	bne.n	8001016 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001012:	2301      	movs	r3, #1
 8001014:	e082      	b.n	800111c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2241      	movs	r2, #65	; 0x41
 800101a:	5c9b      	ldrb	r3, [r3, r2]
 800101c:	b2db      	uxtb	r3, r3
 800101e:	2b00      	cmp	r3, #0
 8001020:	d107      	bne.n	8001032 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2240      	movs	r2, #64	; 0x40
 8001026:	2100      	movs	r1, #0
 8001028:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	0018      	movs	r0, r3
 800102e:	f7ff fc3b 	bl	80008a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2241      	movs	r2, #65	; 0x41
 8001036:	2124      	movs	r1, #36	; 0x24
 8001038:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2101      	movs	r1, #1
 8001046:	438a      	bics	r2, r1
 8001048:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	685a      	ldr	r2, [r3, #4]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4934      	ldr	r1, [pc, #208]	; (8001124 <HAL_I2C_Init+0x120>)
 8001054:	400a      	ands	r2, r1
 8001056:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	689a      	ldr	r2, [r3, #8]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4931      	ldr	r1, [pc, #196]	; (8001128 <HAL_I2C_Init+0x124>)
 8001064:	400a      	ands	r2, r1
 8001066:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	68db      	ldr	r3, [r3, #12]
 800106c:	2b01      	cmp	r3, #1
 800106e:	d108      	bne.n	8001082 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	689a      	ldr	r2, [r3, #8]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2180      	movs	r1, #128	; 0x80
 800107a:	0209      	lsls	r1, r1, #8
 800107c:	430a      	orrs	r2, r1
 800107e:	609a      	str	r2, [r3, #8]
 8001080:	e007      	b.n	8001092 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	689a      	ldr	r2, [r3, #8]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	2184      	movs	r1, #132	; 0x84
 800108c:	0209      	lsls	r1, r1, #8
 800108e:	430a      	orrs	r2, r1
 8001090:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	68db      	ldr	r3, [r3, #12]
 8001096:	2b02      	cmp	r3, #2
 8001098:	d104      	bne.n	80010a4 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2280      	movs	r2, #128	; 0x80
 80010a0:	0112      	lsls	r2, r2, #4
 80010a2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	685a      	ldr	r2, [r3, #4]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	491f      	ldr	r1, [pc, #124]	; (800112c <HAL_I2C_Init+0x128>)
 80010b0:	430a      	orrs	r2, r1
 80010b2:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	68da      	ldr	r2, [r3, #12]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	491a      	ldr	r1, [pc, #104]	; (8001128 <HAL_I2C_Init+0x124>)
 80010c0:	400a      	ands	r2, r1
 80010c2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	691a      	ldr	r2, [r3, #16]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	695b      	ldr	r3, [r3, #20]
 80010cc:	431a      	orrs	r2, r3
 80010ce:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	699b      	ldr	r3, [r3, #24]
 80010d4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	430a      	orrs	r2, r1
 80010dc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	69d9      	ldr	r1, [r3, #28]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6a1a      	ldr	r2, [r3, #32]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	430a      	orrs	r2, r1
 80010ec:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2101      	movs	r1, #1
 80010fa:	430a      	orrs	r2, r1
 80010fc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2200      	movs	r2, #0
 8001102:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2241      	movs	r2, #65	; 0x41
 8001108:	2120      	movs	r1, #32
 800110a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2200      	movs	r2, #0
 8001110:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2242      	movs	r2, #66	; 0x42
 8001116:	2100      	movs	r1, #0
 8001118:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800111a:	2300      	movs	r3, #0
}
 800111c:	0018      	movs	r0, r3
 800111e:	46bd      	mov	sp, r7
 8001120:	b002      	add	sp, #8
 8001122:	bd80      	pop	{r7, pc}
 8001124:	f0ffffff 	.word	0xf0ffffff
 8001128:	ffff7fff 	.word	0xffff7fff
 800112c:	02008000 	.word	0x02008000

08001130 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001130:	b590      	push	{r4, r7, lr}
 8001132:	b089      	sub	sp, #36	; 0x24
 8001134:	af02      	add	r7, sp, #8
 8001136:	60f8      	str	r0, [r7, #12]
 8001138:	0008      	movs	r0, r1
 800113a:	607a      	str	r2, [r7, #4]
 800113c:	0019      	movs	r1, r3
 800113e:	230a      	movs	r3, #10
 8001140:	18fb      	adds	r3, r7, r3
 8001142:	1c02      	adds	r2, r0, #0
 8001144:	801a      	strh	r2, [r3, #0]
 8001146:	2308      	movs	r3, #8
 8001148:	18fb      	adds	r3, r7, r3
 800114a:	1c0a      	adds	r2, r1, #0
 800114c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	2241      	movs	r2, #65	; 0x41
 8001152:	5c9b      	ldrb	r3, [r3, r2]
 8001154:	b2db      	uxtb	r3, r3
 8001156:	2b20      	cmp	r3, #32
 8001158:	d000      	beq.n	800115c <HAL_I2C_Master_Transmit+0x2c>
 800115a:	e0e7      	b.n	800132c <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	2240      	movs	r2, #64	; 0x40
 8001160:	5c9b      	ldrb	r3, [r3, r2]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d101      	bne.n	800116a <HAL_I2C_Master_Transmit+0x3a>
 8001166:	2302      	movs	r3, #2
 8001168:	e0e1      	b.n	800132e <HAL_I2C_Master_Transmit+0x1fe>
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	2240      	movs	r2, #64	; 0x40
 800116e:	2101      	movs	r1, #1
 8001170:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001172:	f7ff fcd7 	bl	8000b24 <HAL_GetTick>
 8001176:	0003      	movs	r3, r0
 8001178:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800117a:	2380      	movs	r3, #128	; 0x80
 800117c:	0219      	lsls	r1, r3, #8
 800117e:	68f8      	ldr	r0, [r7, #12]
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	2319      	movs	r3, #25
 8001186:	2201      	movs	r2, #1
 8001188:	f000 f8fc 	bl	8001384 <I2C_WaitOnFlagUntilTimeout>
 800118c:	1e03      	subs	r3, r0, #0
 800118e:	d001      	beq.n	8001194 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001190:	2301      	movs	r3, #1
 8001192:	e0cc      	b.n	800132e <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	2241      	movs	r2, #65	; 0x41
 8001198:	2121      	movs	r1, #33	; 0x21
 800119a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	2242      	movs	r2, #66	; 0x42
 80011a0:	2110      	movs	r1, #16
 80011a2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	2200      	movs	r2, #0
 80011a8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	687a      	ldr	r2, [r7, #4]
 80011ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	2208      	movs	r2, #8
 80011b4:	18ba      	adds	r2, r7, r2
 80011b6:	8812      	ldrh	r2, [r2, #0]
 80011b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	2200      	movs	r2, #0
 80011be:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011c4:	b29b      	uxth	r3, r3
 80011c6:	2bff      	cmp	r3, #255	; 0xff
 80011c8:	d911      	bls.n	80011ee <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	22ff      	movs	r2, #255	; 0xff
 80011ce:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011d4:	b2da      	uxtb	r2, r3
 80011d6:	2380      	movs	r3, #128	; 0x80
 80011d8:	045c      	lsls	r4, r3, #17
 80011da:	230a      	movs	r3, #10
 80011dc:	18fb      	adds	r3, r7, r3
 80011de:	8819      	ldrh	r1, [r3, #0]
 80011e0:	68f8      	ldr	r0, [r7, #12]
 80011e2:	4b55      	ldr	r3, [pc, #340]	; (8001338 <HAL_I2C_Master_Transmit+0x208>)
 80011e4:	9300      	str	r3, [sp, #0]
 80011e6:	0023      	movs	r3, r4
 80011e8:	f000 fa00 	bl	80015ec <I2C_TransferConfig>
 80011ec:	e075      	b.n	80012da <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011f2:	b29a      	uxth	r2, r3
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011fc:	b2da      	uxtb	r2, r3
 80011fe:	2380      	movs	r3, #128	; 0x80
 8001200:	049c      	lsls	r4, r3, #18
 8001202:	230a      	movs	r3, #10
 8001204:	18fb      	adds	r3, r7, r3
 8001206:	8819      	ldrh	r1, [r3, #0]
 8001208:	68f8      	ldr	r0, [r7, #12]
 800120a:	4b4b      	ldr	r3, [pc, #300]	; (8001338 <HAL_I2C_Master_Transmit+0x208>)
 800120c:	9300      	str	r3, [sp, #0]
 800120e:	0023      	movs	r3, r4
 8001210:	f000 f9ec 	bl	80015ec <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001214:	e061      	b.n	80012da <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001216:	697a      	ldr	r2, [r7, #20]
 8001218:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	0018      	movs	r0, r3
 800121e:	f000 f8f0 	bl	8001402 <I2C_WaitOnTXISFlagUntilTimeout>
 8001222:	1e03      	subs	r3, r0, #0
 8001224:	d001      	beq.n	800122a <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e081      	b.n	800132e <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800122e:	781a      	ldrb	r2, [r3, #0]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800123a:	1c5a      	adds	r2, r3, #1
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001244:	b29b      	uxth	r3, r3
 8001246:	3b01      	subs	r3, #1
 8001248:	b29a      	uxth	r2, r3
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001252:	3b01      	subs	r3, #1
 8001254:	b29a      	uxth	r2, r3
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800125e:	b29b      	uxth	r3, r3
 8001260:	2b00      	cmp	r3, #0
 8001262:	d03a      	beq.n	80012da <HAL_I2C_Master_Transmit+0x1aa>
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001268:	2b00      	cmp	r3, #0
 800126a:	d136      	bne.n	80012da <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800126c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800126e:	68f8      	ldr	r0, [r7, #12]
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	0013      	movs	r3, r2
 8001276:	2200      	movs	r2, #0
 8001278:	2180      	movs	r1, #128	; 0x80
 800127a:	f000 f883 	bl	8001384 <I2C_WaitOnFlagUntilTimeout>
 800127e:	1e03      	subs	r3, r0, #0
 8001280:	d001      	beq.n	8001286 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	e053      	b.n	800132e <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800128a:	b29b      	uxth	r3, r3
 800128c:	2bff      	cmp	r3, #255	; 0xff
 800128e:	d911      	bls.n	80012b4 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	22ff      	movs	r2, #255	; 0xff
 8001294:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800129a:	b2da      	uxtb	r2, r3
 800129c:	2380      	movs	r3, #128	; 0x80
 800129e:	045c      	lsls	r4, r3, #17
 80012a0:	230a      	movs	r3, #10
 80012a2:	18fb      	adds	r3, r7, r3
 80012a4:	8819      	ldrh	r1, [r3, #0]
 80012a6:	68f8      	ldr	r0, [r7, #12]
 80012a8:	2300      	movs	r3, #0
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	0023      	movs	r3, r4
 80012ae:	f000 f99d 	bl	80015ec <I2C_TransferConfig>
 80012b2:	e012      	b.n	80012da <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012c2:	b2da      	uxtb	r2, r3
 80012c4:	2380      	movs	r3, #128	; 0x80
 80012c6:	049c      	lsls	r4, r3, #18
 80012c8:	230a      	movs	r3, #10
 80012ca:	18fb      	adds	r3, r7, r3
 80012cc:	8819      	ldrh	r1, [r3, #0]
 80012ce:	68f8      	ldr	r0, [r7, #12]
 80012d0:	2300      	movs	r3, #0
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	0023      	movs	r3, r4
 80012d6:	f000 f989 	bl	80015ec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012de:	b29b      	uxth	r3, r3
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d198      	bne.n	8001216 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80012e4:	697a      	ldr	r2, [r7, #20]
 80012e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	0018      	movs	r0, r3
 80012ec:	f000 f8c8 	bl	8001480 <I2C_WaitOnSTOPFlagUntilTimeout>
 80012f0:	1e03      	subs	r3, r0, #0
 80012f2:	d001      	beq.n	80012f8 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 80012f4:	2301      	movs	r3, #1
 80012f6:	e01a      	b.n	800132e <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	2220      	movs	r2, #32
 80012fe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	685a      	ldr	r2, [r3, #4]
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	490c      	ldr	r1, [pc, #48]	; (800133c <HAL_I2C_Master_Transmit+0x20c>)
 800130c:	400a      	ands	r2, r1
 800130e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	2241      	movs	r2, #65	; 0x41
 8001314:	2120      	movs	r1, #32
 8001316:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	2242      	movs	r2, #66	; 0x42
 800131c:	2100      	movs	r1, #0
 800131e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	2240      	movs	r2, #64	; 0x40
 8001324:	2100      	movs	r1, #0
 8001326:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001328:	2300      	movs	r3, #0
 800132a:	e000      	b.n	800132e <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 800132c:	2302      	movs	r3, #2
  }
}
 800132e:	0018      	movs	r0, r3
 8001330:	46bd      	mov	sp, r7
 8001332:	b007      	add	sp, #28
 8001334:	bd90      	pop	{r4, r7, pc}
 8001336:	46c0      	nop			; (mov r8, r8)
 8001338:	80002000 	.word	0x80002000
 800133c:	fe00e800 	.word	0xfe00e800

08001340 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	699b      	ldr	r3, [r3, #24]
 800134e:	2202      	movs	r2, #2
 8001350:	4013      	ands	r3, r2
 8001352:	2b02      	cmp	r3, #2
 8001354:	d103      	bne.n	800135e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2200      	movs	r2, #0
 800135c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	699b      	ldr	r3, [r3, #24]
 8001364:	2201      	movs	r2, #1
 8001366:	4013      	ands	r3, r2
 8001368:	2b01      	cmp	r3, #1
 800136a:	d007      	beq.n	800137c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	699a      	ldr	r2, [r3, #24]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2101      	movs	r1, #1
 8001378:	430a      	orrs	r2, r1
 800137a:	619a      	str	r2, [r3, #24]
  }
}
 800137c:	46c0      	nop			; (mov r8, r8)
 800137e:	46bd      	mov	sp, r7
 8001380:	b002      	add	sp, #8
 8001382:	bd80      	pop	{r7, pc}

08001384 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	60b9      	str	r1, [r7, #8]
 800138e:	603b      	str	r3, [r7, #0]
 8001390:	1dfb      	adds	r3, r7, #7
 8001392:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001394:	e021      	b.n	80013da <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	3301      	adds	r3, #1
 800139a:	d01e      	beq.n	80013da <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800139c:	f7ff fbc2 	bl	8000b24 <HAL_GetTick>
 80013a0:	0002      	movs	r2, r0
 80013a2:	69bb      	ldr	r3, [r7, #24]
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	683a      	ldr	r2, [r7, #0]
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d302      	bcc.n	80013b2 <I2C_WaitOnFlagUntilTimeout+0x2e>
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d113      	bne.n	80013da <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013b6:	2220      	movs	r2, #32
 80013b8:	431a      	orrs	r2, r3
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	2241      	movs	r2, #65	; 0x41
 80013c2:	2120      	movs	r1, #32
 80013c4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	2242      	movs	r2, #66	; 0x42
 80013ca:	2100      	movs	r1, #0
 80013cc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	2240      	movs	r2, #64	; 0x40
 80013d2:	2100      	movs	r1, #0
 80013d4:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	e00f      	b.n	80013fa <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	68ba      	ldr	r2, [r7, #8]
 80013e2:	4013      	ands	r3, r2
 80013e4:	68ba      	ldr	r2, [r7, #8]
 80013e6:	1ad3      	subs	r3, r2, r3
 80013e8:	425a      	negs	r2, r3
 80013ea:	4153      	adcs	r3, r2
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	001a      	movs	r2, r3
 80013f0:	1dfb      	adds	r3, r7, #7
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d0ce      	beq.n	8001396 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80013f8:	2300      	movs	r3, #0
}
 80013fa:	0018      	movs	r0, r3
 80013fc:	46bd      	mov	sp, r7
 80013fe:	b004      	add	sp, #16
 8001400:	bd80      	pop	{r7, pc}

08001402 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001402:	b580      	push	{r7, lr}
 8001404:	b084      	sub	sp, #16
 8001406:	af00      	add	r7, sp, #0
 8001408:	60f8      	str	r0, [r7, #12]
 800140a:	60b9      	str	r1, [r7, #8]
 800140c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800140e:	e02b      	b.n	8001468 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001410:	687a      	ldr	r2, [r7, #4]
 8001412:	68b9      	ldr	r1, [r7, #8]
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	0018      	movs	r0, r3
 8001418:	f000 f86e 	bl	80014f8 <I2C_IsAcknowledgeFailed>
 800141c:	1e03      	subs	r3, r0, #0
 800141e:	d001      	beq.n	8001424 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001420:	2301      	movs	r3, #1
 8001422:	e029      	b.n	8001478 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	3301      	adds	r3, #1
 8001428:	d01e      	beq.n	8001468 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800142a:	f7ff fb7b 	bl	8000b24 <HAL_GetTick>
 800142e:	0002      	movs	r2, r0
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	1ad3      	subs	r3, r2, r3
 8001434:	68ba      	ldr	r2, [r7, #8]
 8001436:	429a      	cmp	r2, r3
 8001438:	d302      	bcc.n	8001440 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d113      	bne.n	8001468 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001444:	2220      	movs	r2, #32
 8001446:	431a      	orrs	r2, r3
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	2241      	movs	r2, #65	; 0x41
 8001450:	2120      	movs	r1, #32
 8001452:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	2242      	movs	r2, #66	; 0x42
 8001458:	2100      	movs	r1, #0
 800145a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	2240      	movs	r2, #64	; 0x40
 8001460:	2100      	movs	r1, #0
 8001462:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001464:	2301      	movs	r3, #1
 8001466:	e007      	b.n	8001478 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	699b      	ldr	r3, [r3, #24]
 800146e:	2202      	movs	r2, #2
 8001470:	4013      	ands	r3, r2
 8001472:	2b02      	cmp	r3, #2
 8001474:	d1cc      	bne.n	8001410 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001476:	2300      	movs	r3, #0
}
 8001478:	0018      	movs	r0, r3
 800147a:	46bd      	mov	sp, r7
 800147c:	b004      	add	sp, #16
 800147e:	bd80      	pop	{r7, pc}

08001480 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	60b9      	str	r1, [r7, #8]
 800148a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800148c:	e028      	b.n	80014e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	68b9      	ldr	r1, [r7, #8]
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	0018      	movs	r0, r3
 8001496:	f000 f82f 	bl	80014f8 <I2C_IsAcknowledgeFailed>
 800149a:	1e03      	subs	r3, r0, #0
 800149c:	d001      	beq.n	80014a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e026      	b.n	80014f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80014a2:	f7ff fb3f 	bl	8000b24 <HAL_GetTick>
 80014a6:	0002      	movs	r2, r0
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	68ba      	ldr	r2, [r7, #8]
 80014ae:	429a      	cmp	r2, r3
 80014b0:	d302      	bcc.n	80014b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d113      	bne.n	80014e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014bc:	2220      	movs	r2, #32
 80014be:	431a      	orrs	r2, r3
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	2241      	movs	r2, #65	; 0x41
 80014c8:	2120      	movs	r1, #32
 80014ca:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	2242      	movs	r2, #66	; 0x42
 80014d0:	2100      	movs	r1, #0
 80014d2:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	2240      	movs	r2, #64	; 0x40
 80014d8:	2100      	movs	r1, #0
 80014da:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80014dc:	2301      	movs	r3, #1
 80014de:	e007      	b.n	80014f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	699b      	ldr	r3, [r3, #24]
 80014e6:	2220      	movs	r2, #32
 80014e8:	4013      	ands	r3, r2
 80014ea:	2b20      	cmp	r3, #32
 80014ec:	d1cf      	bne.n	800148e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80014ee:	2300      	movs	r3, #0
}
 80014f0:	0018      	movs	r0, r3
 80014f2:	46bd      	mov	sp, r7
 80014f4:	b004      	add	sp, #16
 80014f6:	bd80      	pop	{r7, pc}

080014f8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	699b      	ldr	r3, [r3, #24]
 800150a:	2210      	movs	r2, #16
 800150c:	4013      	ands	r3, r2
 800150e:	2b10      	cmp	r3, #16
 8001510:	d164      	bne.n	80015dc <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	685a      	ldr	r2, [r3, #4]
 8001518:	2380      	movs	r3, #128	; 0x80
 800151a:	049b      	lsls	r3, r3, #18
 800151c:	401a      	ands	r2, r3
 800151e:	2380      	movs	r3, #128	; 0x80
 8001520:	049b      	lsls	r3, r3, #18
 8001522:	429a      	cmp	r2, r3
 8001524:	d02b      	beq.n	800157e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	685a      	ldr	r2, [r3, #4]
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2180      	movs	r1, #128	; 0x80
 8001532:	01c9      	lsls	r1, r1, #7
 8001534:	430a      	orrs	r2, r1
 8001536:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001538:	e021      	b.n	800157e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	3301      	adds	r3, #1
 800153e:	d01e      	beq.n	800157e <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001540:	f7ff faf0 	bl	8000b24 <HAL_GetTick>
 8001544:	0002      	movs	r2, r0
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	68ba      	ldr	r2, [r7, #8]
 800154c:	429a      	cmp	r2, r3
 800154e:	d302      	bcc.n	8001556 <I2C_IsAcknowledgeFailed+0x5e>
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d113      	bne.n	800157e <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800155a:	2220      	movs	r2, #32
 800155c:	431a      	orrs	r2, r3
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	2241      	movs	r2, #65	; 0x41
 8001566:	2120      	movs	r1, #32
 8001568:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	2242      	movs	r2, #66	; 0x42
 800156e:	2100      	movs	r1, #0
 8001570:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	2240      	movs	r2, #64	; 0x40
 8001576:	2100      	movs	r1, #0
 8001578:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e02f      	b.n	80015de <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	2220      	movs	r2, #32
 8001586:	4013      	ands	r3, r2
 8001588:	2b20      	cmp	r3, #32
 800158a:	d1d6      	bne.n	800153a <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	2210      	movs	r2, #16
 8001592:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	2220      	movs	r2, #32
 800159a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	0018      	movs	r0, r3
 80015a0:	f7ff fece 	bl	8001340 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	685a      	ldr	r2, [r3, #4]
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	490e      	ldr	r1, [pc, #56]	; (80015e8 <I2C_IsAcknowledgeFailed+0xf0>)
 80015b0:	400a      	ands	r2, r1
 80015b2:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015b8:	2204      	movs	r2, #4
 80015ba:	431a      	orrs	r2, r3
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	2241      	movs	r2, #65	; 0x41
 80015c4:	2120      	movs	r1, #32
 80015c6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	2242      	movs	r2, #66	; 0x42
 80015cc:	2100      	movs	r1, #0
 80015ce:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	2240      	movs	r2, #64	; 0x40
 80015d4:	2100      	movs	r1, #0
 80015d6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e000      	b.n	80015de <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 80015dc:	2300      	movs	r3, #0
}
 80015de:	0018      	movs	r0, r3
 80015e0:	46bd      	mov	sp, r7
 80015e2:	b004      	add	sp, #16
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	46c0      	nop			; (mov r8, r8)
 80015e8:	fe00e800 	.word	0xfe00e800

080015ec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80015ec:	b590      	push	{r4, r7, lr}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	60f8      	str	r0, [r7, #12]
 80015f4:	0008      	movs	r0, r1
 80015f6:	0011      	movs	r1, r2
 80015f8:	607b      	str	r3, [r7, #4]
 80015fa:	240a      	movs	r4, #10
 80015fc:	193b      	adds	r3, r7, r4
 80015fe:	1c02      	adds	r2, r0, #0
 8001600:	801a      	strh	r2, [r3, #0]
 8001602:	2009      	movs	r0, #9
 8001604:	183b      	adds	r3, r7, r0
 8001606:	1c0a      	adds	r2, r1, #0
 8001608:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	6a3a      	ldr	r2, [r7, #32]
 8001612:	0d51      	lsrs	r1, r2, #21
 8001614:	2280      	movs	r2, #128	; 0x80
 8001616:	00d2      	lsls	r2, r2, #3
 8001618:	400a      	ands	r2, r1
 800161a:	490e      	ldr	r1, [pc, #56]	; (8001654 <I2C_TransferConfig+0x68>)
 800161c:	430a      	orrs	r2, r1
 800161e:	43d2      	mvns	r2, r2
 8001620:	401a      	ands	r2, r3
 8001622:	0011      	movs	r1, r2
 8001624:	193b      	adds	r3, r7, r4
 8001626:	881b      	ldrh	r3, [r3, #0]
 8001628:	059b      	lsls	r3, r3, #22
 800162a:	0d9a      	lsrs	r2, r3, #22
 800162c:	183b      	adds	r3, r7, r0
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	0418      	lsls	r0, r3, #16
 8001632:	23ff      	movs	r3, #255	; 0xff
 8001634:	041b      	lsls	r3, r3, #16
 8001636:	4003      	ands	r3, r0
 8001638:	431a      	orrs	r2, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	431a      	orrs	r2, r3
 800163e:	6a3b      	ldr	r3, [r7, #32]
 8001640:	431a      	orrs	r2, r3
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	430a      	orrs	r2, r1
 8001648:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800164a:	46c0      	nop			; (mov r8, r8)
 800164c:	46bd      	mov	sp, r7
 800164e:	b005      	add	sp, #20
 8001650:	bd90      	pop	{r4, r7, pc}
 8001652:	46c0      	nop			; (mov r8, r8)
 8001654:	03ff63ff 	.word	0x03ff63ff

08001658 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2241      	movs	r2, #65	; 0x41
 8001666:	5c9b      	ldrb	r3, [r3, r2]
 8001668:	b2db      	uxtb	r3, r3
 800166a:	2b20      	cmp	r3, #32
 800166c:	d138      	bne.n	80016e0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2240      	movs	r2, #64	; 0x40
 8001672:	5c9b      	ldrb	r3, [r3, r2]
 8001674:	2b01      	cmp	r3, #1
 8001676:	d101      	bne.n	800167c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001678:	2302      	movs	r3, #2
 800167a:	e032      	b.n	80016e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2240      	movs	r2, #64	; 0x40
 8001680:	2101      	movs	r1, #1
 8001682:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2241      	movs	r2, #65	; 0x41
 8001688:	2124      	movs	r1, #36	; 0x24
 800168a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2101      	movs	r1, #1
 8001698:	438a      	bics	r2, r1
 800169a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4911      	ldr	r1, [pc, #68]	; (80016ec <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80016a8:	400a      	ands	r2, r1
 80016aa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	6819      	ldr	r1, [r3, #0]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	683a      	ldr	r2, [r7, #0]
 80016b8:	430a      	orrs	r2, r1
 80016ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2101      	movs	r1, #1
 80016c8:	430a      	orrs	r2, r1
 80016ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2241      	movs	r2, #65	; 0x41
 80016d0:	2120      	movs	r1, #32
 80016d2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2240      	movs	r2, #64	; 0x40
 80016d8:	2100      	movs	r1, #0
 80016da:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80016dc:	2300      	movs	r3, #0
 80016de:	e000      	b.n	80016e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80016e0:	2302      	movs	r3, #2
  }
}
 80016e2:	0018      	movs	r0, r3
 80016e4:	46bd      	mov	sp, r7
 80016e6:	b002      	add	sp, #8
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	46c0      	nop			; (mov r8, r8)
 80016ec:	ffffefff 	.word	0xffffefff

080016f0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2241      	movs	r2, #65	; 0x41
 80016fe:	5c9b      	ldrb	r3, [r3, r2]
 8001700:	b2db      	uxtb	r3, r3
 8001702:	2b20      	cmp	r3, #32
 8001704:	d139      	bne.n	800177a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2240      	movs	r2, #64	; 0x40
 800170a:	5c9b      	ldrb	r3, [r3, r2]
 800170c:	2b01      	cmp	r3, #1
 800170e:	d101      	bne.n	8001714 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001710:	2302      	movs	r3, #2
 8001712:	e033      	b.n	800177c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2240      	movs	r2, #64	; 0x40
 8001718:	2101      	movs	r1, #1
 800171a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2241      	movs	r2, #65	; 0x41
 8001720:	2124      	movs	r1, #36	; 0x24
 8001722:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	2101      	movs	r1, #1
 8001730:	438a      	bics	r2, r1
 8001732:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	4a11      	ldr	r2, [pc, #68]	; (8001784 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001740:	4013      	ands	r3, r2
 8001742:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	021b      	lsls	r3, r3, #8
 8001748:	68fa      	ldr	r2, [r7, #12]
 800174a:	4313      	orrs	r3, r2
 800174c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	68fa      	ldr	r2, [r7, #12]
 8001754:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2101      	movs	r1, #1
 8001762:	430a      	orrs	r2, r1
 8001764:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2241      	movs	r2, #65	; 0x41
 800176a:	2120      	movs	r1, #32
 800176c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2240      	movs	r2, #64	; 0x40
 8001772:	2100      	movs	r1, #0
 8001774:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001776:	2300      	movs	r3, #0
 8001778:	e000      	b.n	800177c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800177a:	2302      	movs	r3, #2
  }
}
 800177c:	0018      	movs	r0, r3
 800177e:	46bd      	mov	sp, r7
 8001780:	b004      	add	sp, #16
 8001782:	bd80      	pop	{r7, pc}
 8001784:	fffff0ff 	.word	0xfffff0ff

08001788 <HAL_PWR_EnableBkUpAccess>:
  * @note  If the HSE divided by 32 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  PWR->CR |= (uint32_t)PWR_CR_DBP;
 800178c:	4b04      	ldr	r3, [pc, #16]	; (80017a0 <HAL_PWR_EnableBkUpAccess+0x18>)
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	4b03      	ldr	r3, [pc, #12]	; (80017a0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8001792:	2180      	movs	r1, #128	; 0x80
 8001794:	0049      	lsls	r1, r1, #1
 8001796:	430a      	orrs	r2, r1
 8001798:	601a      	str	r2, [r3, #0]
}
 800179a:	46c0      	nop			; (mov r8, r8)
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	40007000 	.word	0x40007000

080017a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b088      	sub	sp, #32
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d101      	bne.n	80017b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e301      	b.n	8001dba <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2201      	movs	r2, #1
 80017bc:	4013      	ands	r3, r2
 80017be:	d100      	bne.n	80017c2 <HAL_RCC_OscConfig+0x1e>
 80017c0:	e08d      	b.n	80018de <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80017c2:	4bc3      	ldr	r3, [pc, #780]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	220c      	movs	r2, #12
 80017c8:	4013      	ands	r3, r2
 80017ca:	2b04      	cmp	r3, #4
 80017cc:	d00e      	beq.n	80017ec <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017ce:	4bc0      	ldr	r3, [pc, #768]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	220c      	movs	r2, #12
 80017d4:	4013      	ands	r3, r2
 80017d6:	2b08      	cmp	r3, #8
 80017d8:	d116      	bne.n	8001808 <HAL_RCC_OscConfig+0x64>
 80017da:	4bbd      	ldr	r3, [pc, #756]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 80017dc:	685a      	ldr	r2, [r3, #4]
 80017de:	2380      	movs	r3, #128	; 0x80
 80017e0:	025b      	lsls	r3, r3, #9
 80017e2:	401a      	ands	r2, r3
 80017e4:	2380      	movs	r3, #128	; 0x80
 80017e6:	025b      	lsls	r3, r3, #9
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d10d      	bne.n	8001808 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017ec:	4bb8      	ldr	r3, [pc, #736]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	2380      	movs	r3, #128	; 0x80
 80017f2:	029b      	lsls	r3, r3, #10
 80017f4:	4013      	ands	r3, r2
 80017f6:	d100      	bne.n	80017fa <HAL_RCC_OscConfig+0x56>
 80017f8:	e070      	b.n	80018dc <HAL_RCC_OscConfig+0x138>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d000      	beq.n	8001804 <HAL_RCC_OscConfig+0x60>
 8001802:	e06b      	b.n	80018dc <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e2d8      	b.n	8001dba <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	2b01      	cmp	r3, #1
 800180e:	d107      	bne.n	8001820 <HAL_RCC_OscConfig+0x7c>
 8001810:	4baf      	ldr	r3, [pc, #700]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	4bae      	ldr	r3, [pc, #696]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001816:	2180      	movs	r1, #128	; 0x80
 8001818:	0249      	lsls	r1, r1, #9
 800181a:	430a      	orrs	r2, r1
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	e02f      	b.n	8001880 <HAL_RCC_OscConfig+0xdc>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d10c      	bne.n	8001842 <HAL_RCC_OscConfig+0x9e>
 8001828:	4ba9      	ldr	r3, [pc, #676]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	4ba8      	ldr	r3, [pc, #672]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 800182e:	49a9      	ldr	r1, [pc, #676]	; (8001ad4 <HAL_RCC_OscConfig+0x330>)
 8001830:	400a      	ands	r2, r1
 8001832:	601a      	str	r2, [r3, #0]
 8001834:	4ba6      	ldr	r3, [pc, #664]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	4ba5      	ldr	r3, [pc, #660]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 800183a:	49a7      	ldr	r1, [pc, #668]	; (8001ad8 <HAL_RCC_OscConfig+0x334>)
 800183c:	400a      	ands	r2, r1
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	e01e      	b.n	8001880 <HAL_RCC_OscConfig+0xdc>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	2b05      	cmp	r3, #5
 8001848:	d10e      	bne.n	8001868 <HAL_RCC_OscConfig+0xc4>
 800184a:	4ba1      	ldr	r3, [pc, #644]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	4ba0      	ldr	r3, [pc, #640]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001850:	2180      	movs	r1, #128	; 0x80
 8001852:	02c9      	lsls	r1, r1, #11
 8001854:	430a      	orrs	r2, r1
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	4b9d      	ldr	r3, [pc, #628]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	4b9c      	ldr	r3, [pc, #624]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 800185e:	2180      	movs	r1, #128	; 0x80
 8001860:	0249      	lsls	r1, r1, #9
 8001862:	430a      	orrs	r2, r1
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	e00b      	b.n	8001880 <HAL_RCC_OscConfig+0xdc>
 8001868:	4b99      	ldr	r3, [pc, #612]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	4b98      	ldr	r3, [pc, #608]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 800186e:	4999      	ldr	r1, [pc, #612]	; (8001ad4 <HAL_RCC_OscConfig+0x330>)
 8001870:	400a      	ands	r2, r1
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	4b96      	ldr	r3, [pc, #600]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	4b95      	ldr	r3, [pc, #596]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 800187a:	4997      	ldr	r1, [pc, #604]	; (8001ad8 <HAL_RCC_OscConfig+0x334>)
 800187c:	400a      	ands	r2, r1
 800187e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d014      	beq.n	80018b2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001888:	f7ff f94c 	bl	8000b24 <HAL_GetTick>
 800188c:	0003      	movs	r3, r0
 800188e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001890:	e008      	b.n	80018a4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001892:	f7ff f947 	bl	8000b24 <HAL_GetTick>
 8001896:	0002      	movs	r2, r0
 8001898:	69bb      	ldr	r3, [r7, #24]
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	2b64      	cmp	r3, #100	; 0x64
 800189e:	d901      	bls.n	80018a4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80018a0:	2303      	movs	r3, #3
 80018a2:	e28a      	b.n	8001dba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018a4:	4b8a      	ldr	r3, [pc, #552]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	2380      	movs	r3, #128	; 0x80
 80018aa:	029b      	lsls	r3, r3, #10
 80018ac:	4013      	ands	r3, r2
 80018ae:	d0f0      	beq.n	8001892 <HAL_RCC_OscConfig+0xee>
 80018b0:	e015      	b.n	80018de <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b2:	f7ff f937 	bl	8000b24 <HAL_GetTick>
 80018b6:	0003      	movs	r3, r0
 80018b8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ba:	e008      	b.n	80018ce <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018bc:	f7ff f932 	bl	8000b24 <HAL_GetTick>
 80018c0:	0002      	movs	r2, r0
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	2b64      	cmp	r3, #100	; 0x64
 80018c8:	d901      	bls.n	80018ce <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80018ca:	2303      	movs	r3, #3
 80018cc:	e275      	b.n	8001dba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ce:	4b80      	ldr	r3, [pc, #512]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	2380      	movs	r3, #128	; 0x80
 80018d4:	029b      	lsls	r3, r3, #10
 80018d6:	4013      	ands	r3, r2
 80018d8:	d1f0      	bne.n	80018bc <HAL_RCC_OscConfig+0x118>
 80018da:	e000      	b.n	80018de <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018dc:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	2202      	movs	r2, #2
 80018e4:	4013      	ands	r3, r2
 80018e6:	d100      	bne.n	80018ea <HAL_RCC_OscConfig+0x146>
 80018e8:	e069      	b.n	80019be <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80018ea:	4b79      	ldr	r3, [pc, #484]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	220c      	movs	r2, #12
 80018f0:	4013      	ands	r3, r2
 80018f2:	d00b      	beq.n	800190c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80018f4:	4b76      	ldr	r3, [pc, #472]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	220c      	movs	r2, #12
 80018fa:	4013      	ands	r3, r2
 80018fc:	2b08      	cmp	r3, #8
 80018fe:	d11c      	bne.n	800193a <HAL_RCC_OscConfig+0x196>
 8001900:	4b73      	ldr	r3, [pc, #460]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001902:	685a      	ldr	r2, [r3, #4]
 8001904:	2380      	movs	r3, #128	; 0x80
 8001906:	025b      	lsls	r3, r3, #9
 8001908:	4013      	ands	r3, r2
 800190a:	d116      	bne.n	800193a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800190c:	4b70      	ldr	r3, [pc, #448]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2202      	movs	r2, #2
 8001912:	4013      	ands	r3, r2
 8001914:	d005      	beq.n	8001922 <HAL_RCC_OscConfig+0x17e>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	68db      	ldr	r3, [r3, #12]
 800191a:	2b01      	cmp	r3, #1
 800191c:	d001      	beq.n	8001922 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e24b      	b.n	8001dba <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001922:	4b6b      	ldr	r3, [pc, #428]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	22f8      	movs	r2, #248	; 0xf8
 8001928:	4393      	bics	r3, r2
 800192a:	0019      	movs	r1, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	691b      	ldr	r3, [r3, #16]
 8001930:	00da      	lsls	r2, r3, #3
 8001932:	4b67      	ldr	r3, [pc, #412]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001934:	430a      	orrs	r2, r1
 8001936:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001938:	e041      	b.n	80019be <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	68db      	ldr	r3, [r3, #12]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d024      	beq.n	800198c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001942:	4b63      	ldr	r3, [pc, #396]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	4b62      	ldr	r3, [pc, #392]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001948:	2101      	movs	r1, #1
 800194a:	430a      	orrs	r2, r1
 800194c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800194e:	f7ff f8e9 	bl	8000b24 <HAL_GetTick>
 8001952:	0003      	movs	r3, r0
 8001954:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001956:	e008      	b.n	800196a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001958:	f7ff f8e4 	bl	8000b24 <HAL_GetTick>
 800195c:	0002      	movs	r2, r0
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	2b02      	cmp	r3, #2
 8001964:	d901      	bls.n	800196a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001966:	2303      	movs	r3, #3
 8001968:	e227      	b.n	8001dba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800196a:	4b59      	ldr	r3, [pc, #356]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	2202      	movs	r2, #2
 8001970:	4013      	ands	r3, r2
 8001972:	d0f1      	beq.n	8001958 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001974:	4b56      	ldr	r3, [pc, #344]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	22f8      	movs	r2, #248	; 0xf8
 800197a:	4393      	bics	r3, r2
 800197c:	0019      	movs	r1, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	691b      	ldr	r3, [r3, #16]
 8001982:	00da      	lsls	r2, r3, #3
 8001984:	4b52      	ldr	r3, [pc, #328]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001986:	430a      	orrs	r2, r1
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	e018      	b.n	80019be <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800198c:	4b50      	ldr	r3, [pc, #320]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	4b4f      	ldr	r3, [pc, #316]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001992:	2101      	movs	r1, #1
 8001994:	438a      	bics	r2, r1
 8001996:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001998:	f7ff f8c4 	bl	8000b24 <HAL_GetTick>
 800199c:	0003      	movs	r3, r0
 800199e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019a0:	e008      	b.n	80019b4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019a2:	f7ff f8bf 	bl	8000b24 <HAL_GetTick>
 80019a6:	0002      	movs	r2, r0
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d901      	bls.n	80019b4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e202      	b.n	8001dba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019b4:	4b46      	ldr	r3, [pc, #280]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2202      	movs	r2, #2
 80019ba:	4013      	ands	r3, r2
 80019bc:	d1f1      	bne.n	80019a2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	2208      	movs	r2, #8
 80019c4:	4013      	ands	r3, r2
 80019c6:	d036      	beq.n	8001a36 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	69db      	ldr	r3, [r3, #28]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d019      	beq.n	8001a04 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019d0:	4b3f      	ldr	r3, [pc, #252]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 80019d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019d4:	4b3e      	ldr	r3, [pc, #248]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 80019d6:	2101      	movs	r1, #1
 80019d8:	430a      	orrs	r2, r1
 80019da:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019dc:	f7ff f8a2 	bl	8000b24 <HAL_GetTick>
 80019e0:	0003      	movs	r3, r0
 80019e2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019e4:	e008      	b.n	80019f8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019e6:	f7ff f89d 	bl	8000b24 <HAL_GetTick>
 80019ea:	0002      	movs	r2, r0
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	1ad3      	subs	r3, r2, r3
 80019f0:	2b02      	cmp	r3, #2
 80019f2:	d901      	bls.n	80019f8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80019f4:	2303      	movs	r3, #3
 80019f6:	e1e0      	b.n	8001dba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019f8:	4b35      	ldr	r3, [pc, #212]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 80019fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019fc:	2202      	movs	r2, #2
 80019fe:	4013      	ands	r3, r2
 8001a00:	d0f1      	beq.n	80019e6 <HAL_RCC_OscConfig+0x242>
 8001a02:	e018      	b.n	8001a36 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a04:	4b32      	ldr	r3, [pc, #200]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001a06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a08:	4b31      	ldr	r3, [pc, #196]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001a0a:	2101      	movs	r1, #1
 8001a0c:	438a      	bics	r2, r1
 8001a0e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a10:	f7ff f888 	bl	8000b24 <HAL_GetTick>
 8001a14:	0003      	movs	r3, r0
 8001a16:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a18:	e008      	b.n	8001a2c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a1a:	f7ff f883 	bl	8000b24 <HAL_GetTick>
 8001a1e:	0002      	movs	r2, r0
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d901      	bls.n	8001a2c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	e1c6      	b.n	8001dba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a2c:	4b28      	ldr	r3, [pc, #160]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a30:	2202      	movs	r2, #2
 8001a32:	4013      	ands	r3, r2
 8001a34:	d1f1      	bne.n	8001a1a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	2204      	movs	r2, #4
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	d100      	bne.n	8001a42 <HAL_RCC_OscConfig+0x29e>
 8001a40:	e0b4      	b.n	8001bac <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a42:	201f      	movs	r0, #31
 8001a44:	183b      	adds	r3, r7, r0
 8001a46:	2200      	movs	r2, #0
 8001a48:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a4a:	4b21      	ldr	r3, [pc, #132]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001a4c:	69da      	ldr	r2, [r3, #28]
 8001a4e:	2380      	movs	r3, #128	; 0x80
 8001a50:	055b      	lsls	r3, r3, #21
 8001a52:	4013      	ands	r3, r2
 8001a54:	d110      	bne.n	8001a78 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a56:	4b1e      	ldr	r3, [pc, #120]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001a58:	69da      	ldr	r2, [r3, #28]
 8001a5a:	4b1d      	ldr	r3, [pc, #116]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001a5c:	2180      	movs	r1, #128	; 0x80
 8001a5e:	0549      	lsls	r1, r1, #21
 8001a60:	430a      	orrs	r2, r1
 8001a62:	61da      	str	r2, [r3, #28]
 8001a64:	4b1a      	ldr	r3, [pc, #104]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001a66:	69da      	ldr	r2, [r3, #28]
 8001a68:	2380      	movs	r3, #128	; 0x80
 8001a6a:	055b      	lsls	r3, r3, #21
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001a72:	183b      	adds	r3, r7, r0
 8001a74:	2201      	movs	r2, #1
 8001a76:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a78:	4b18      	ldr	r3, [pc, #96]	; (8001adc <HAL_RCC_OscConfig+0x338>)
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	2380      	movs	r3, #128	; 0x80
 8001a7e:	005b      	lsls	r3, r3, #1
 8001a80:	4013      	ands	r3, r2
 8001a82:	d11a      	bne.n	8001aba <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a84:	4b15      	ldr	r3, [pc, #84]	; (8001adc <HAL_RCC_OscConfig+0x338>)
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	4b14      	ldr	r3, [pc, #80]	; (8001adc <HAL_RCC_OscConfig+0x338>)
 8001a8a:	2180      	movs	r1, #128	; 0x80
 8001a8c:	0049      	lsls	r1, r1, #1
 8001a8e:	430a      	orrs	r2, r1
 8001a90:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a92:	f7ff f847 	bl	8000b24 <HAL_GetTick>
 8001a96:	0003      	movs	r3, r0
 8001a98:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a9a:	e008      	b.n	8001aae <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a9c:	f7ff f842 	bl	8000b24 <HAL_GetTick>
 8001aa0:	0002      	movs	r2, r0
 8001aa2:	69bb      	ldr	r3, [r7, #24]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	2b64      	cmp	r3, #100	; 0x64
 8001aa8:	d901      	bls.n	8001aae <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e185      	b.n	8001dba <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aae:	4b0b      	ldr	r3, [pc, #44]	; (8001adc <HAL_RCC_OscConfig+0x338>)
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	2380      	movs	r3, #128	; 0x80
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	d0f0      	beq.n	8001a9c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d10e      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x33c>
 8001ac2:	4b03      	ldr	r3, [pc, #12]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001ac4:	6a1a      	ldr	r2, [r3, #32]
 8001ac6:	4b02      	ldr	r3, [pc, #8]	; (8001ad0 <HAL_RCC_OscConfig+0x32c>)
 8001ac8:	2101      	movs	r1, #1
 8001aca:	430a      	orrs	r2, r1
 8001acc:	621a      	str	r2, [r3, #32]
 8001ace:	e035      	b.n	8001b3c <HAL_RCC_OscConfig+0x398>
 8001ad0:	40021000 	.word	0x40021000
 8001ad4:	fffeffff 	.word	0xfffeffff
 8001ad8:	fffbffff 	.word	0xfffbffff
 8001adc:	40007000 	.word	0x40007000
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d10c      	bne.n	8001b02 <HAL_RCC_OscConfig+0x35e>
 8001ae8:	4bb6      	ldr	r3, [pc, #728]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001aea:	6a1a      	ldr	r2, [r3, #32]
 8001aec:	4bb5      	ldr	r3, [pc, #724]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001aee:	2101      	movs	r1, #1
 8001af0:	438a      	bics	r2, r1
 8001af2:	621a      	str	r2, [r3, #32]
 8001af4:	4bb3      	ldr	r3, [pc, #716]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001af6:	6a1a      	ldr	r2, [r3, #32]
 8001af8:	4bb2      	ldr	r3, [pc, #712]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001afa:	2104      	movs	r1, #4
 8001afc:	438a      	bics	r2, r1
 8001afe:	621a      	str	r2, [r3, #32]
 8001b00:	e01c      	b.n	8001b3c <HAL_RCC_OscConfig+0x398>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	2b05      	cmp	r3, #5
 8001b08:	d10c      	bne.n	8001b24 <HAL_RCC_OscConfig+0x380>
 8001b0a:	4bae      	ldr	r3, [pc, #696]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001b0c:	6a1a      	ldr	r2, [r3, #32]
 8001b0e:	4bad      	ldr	r3, [pc, #692]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001b10:	2104      	movs	r1, #4
 8001b12:	430a      	orrs	r2, r1
 8001b14:	621a      	str	r2, [r3, #32]
 8001b16:	4bab      	ldr	r3, [pc, #684]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001b18:	6a1a      	ldr	r2, [r3, #32]
 8001b1a:	4baa      	ldr	r3, [pc, #680]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001b1c:	2101      	movs	r1, #1
 8001b1e:	430a      	orrs	r2, r1
 8001b20:	621a      	str	r2, [r3, #32]
 8001b22:	e00b      	b.n	8001b3c <HAL_RCC_OscConfig+0x398>
 8001b24:	4ba7      	ldr	r3, [pc, #668]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001b26:	6a1a      	ldr	r2, [r3, #32]
 8001b28:	4ba6      	ldr	r3, [pc, #664]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001b2a:	2101      	movs	r1, #1
 8001b2c:	438a      	bics	r2, r1
 8001b2e:	621a      	str	r2, [r3, #32]
 8001b30:	4ba4      	ldr	r3, [pc, #656]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001b32:	6a1a      	ldr	r2, [r3, #32]
 8001b34:	4ba3      	ldr	r3, [pc, #652]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001b36:	2104      	movs	r1, #4
 8001b38:	438a      	bics	r2, r1
 8001b3a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d014      	beq.n	8001b6e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b44:	f7fe ffee 	bl	8000b24 <HAL_GetTick>
 8001b48:	0003      	movs	r3, r0
 8001b4a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b4c:	e009      	b.n	8001b62 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b4e:	f7fe ffe9 	bl	8000b24 <HAL_GetTick>
 8001b52:	0002      	movs	r2, r0
 8001b54:	69bb      	ldr	r3, [r7, #24]
 8001b56:	1ad3      	subs	r3, r2, r3
 8001b58:	4a9b      	ldr	r2, [pc, #620]	; (8001dc8 <HAL_RCC_OscConfig+0x624>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d901      	bls.n	8001b62 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e12b      	b.n	8001dba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b62:	4b98      	ldr	r3, [pc, #608]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001b64:	6a1b      	ldr	r3, [r3, #32]
 8001b66:	2202      	movs	r2, #2
 8001b68:	4013      	ands	r3, r2
 8001b6a:	d0f0      	beq.n	8001b4e <HAL_RCC_OscConfig+0x3aa>
 8001b6c:	e013      	b.n	8001b96 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b6e:	f7fe ffd9 	bl	8000b24 <HAL_GetTick>
 8001b72:	0003      	movs	r3, r0
 8001b74:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b76:	e009      	b.n	8001b8c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b78:	f7fe ffd4 	bl	8000b24 <HAL_GetTick>
 8001b7c:	0002      	movs	r2, r0
 8001b7e:	69bb      	ldr	r3, [r7, #24]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	4a91      	ldr	r2, [pc, #580]	; (8001dc8 <HAL_RCC_OscConfig+0x624>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d901      	bls.n	8001b8c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	e116      	b.n	8001dba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b8c:	4b8d      	ldr	r3, [pc, #564]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001b8e:	6a1b      	ldr	r3, [r3, #32]
 8001b90:	2202      	movs	r2, #2
 8001b92:	4013      	ands	r3, r2
 8001b94:	d1f0      	bne.n	8001b78 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b96:	231f      	movs	r3, #31
 8001b98:	18fb      	adds	r3, r7, r3
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d105      	bne.n	8001bac <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ba0:	4b88      	ldr	r3, [pc, #544]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001ba2:	69da      	ldr	r2, [r3, #28]
 8001ba4:	4b87      	ldr	r3, [pc, #540]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001ba6:	4989      	ldr	r1, [pc, #548]	; (8001dcc <HAL_RCC_OscConfig+0x628>)
 8001ba8:	400a      	ands	r2, r1
 8001baa:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2210      	movs	r2, #16
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	d063      	beq.n	8001c7e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	695b      	ldr	r3, [r3, #20]
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d12a      	bne.n	8001c14 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001bbe:	4b81      	ldr	r3, [pc, #516]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001bc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bc2:	4b80      	ldr	r3, [pc, #512]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001bc4:	2104      	movs	r1, #4
 8001bc6:	430a      	orrs	r2, r1
 8001bc8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001bca:	4b7e      	ldr	r3, [pc, #504]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001bcc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bce:	4b7d      	ldr	r3, [pc, #500]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bd6:	f7fe ffa5 	bl	8000b24 <HAL_GetTick>
 8001bda:	0003      	movs	r3, r0
 8001bdc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001bde:	e008      	b.n	8001bf2 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001be0:	f7fe ffa0 	bl	8000b24 <HAL_GetTick>
 8001be4:	0002      	movs	r2, r0
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	2b02      	cmp	r3, #2
 8001bec:	d901      	bls.n	8001bf2 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e0e3      	b.n	8001dba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001bf2:	4b74      	ldr	r3, [pc, #464]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bf6:	2202      	movs	r2, #2
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	d0f1      	beq.n	8001be0 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001bfc:	4b71      	ldr	r3, [pc, #452]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001bfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c00:	22f8      	movs	r2, #248	; 0xf8
 8001c02:	4393      	bics	r3, r2
 8001c04:	0019      	movs	r1, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	699b      	ldr	r3, [r3, #24]
 8001c0a:	00da      	lsls	r2, r3, #3
 8001c0c:	4b6d      	ldr	r3, [pc, #436]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001c0e:	430a      	orrs	r2, r1
 8001c10:	635a      	str	r2, [r3, #52]	; 0x34
 8001c12:	e034      	b.n	8001c7e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	695b      	ldr	r3, [r3, #20]
 8001c18:	3305      	adds	r3, #5
 8001c1a:	d111      	bne.n	8001c40 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001c1c:	4b69      	ldr	r3, [pc, #420]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001c1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c20:	4b68      	ldr	r3, [pc, #416]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001c22:	2104      	movs	r1, #4
 8001c24:	438a      	bics	r2, r1
 8001c26:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001c28:	4b66      	ldr	r3, [pc, #408]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001c2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c2c:	22f8      	movs	r2, #248	; 0xf8
 8001c2e:	4393      	bics	r3, r2
 8001c30:	0019      	movs	r1, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	699b      	ldr	r3, [r3, #24]
 8001c36:	00da      	lsls	r2, r3, #3
 8001c38:	4b62      	ldr	r3, [pc, #392]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001c3a:	430a      	orrs	r2, r1
 8001c3c:	635a      	str	r2, [r3, #52]	; 0x34
 8001c3e:	e01e      	b.n	8001c7e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001c40:	4b60      	ldr	r3, [pc, #384]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001c42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c44:	4b5f      	ldr	r3, [pc, #380]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001c46:	2104      	movs	r1, #4
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001c4c:	4b5d      	ldr	r3, [pc, #372]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001c4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c50:	4b5c      	ldr	r3, [pc, #368]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001c52:	2101      	movs	r1, #1
 8001c54:	438a      	bics	r2, r1
 8001c56:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c58:	f7fe ff64 	bl	8000b24 <HAL_GetTick>
 8001c5c:	0003      	movs	r3, r0
 8001c5e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001c60:	e008      	b.n	8001c74 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001c62:	f7fe ff5f 	bl	8000b24 <HAL_GetTick>
 8001c66:	0002      	movs	r2, r0
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d901      	bls.n	8001c74 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001c70:	2303      	movs	r3, #3
 8001c72:	e0a2      	b.n	8001dba <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001c74:	4b53      	ldr	r3, [pc, #332]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001c76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c78:	2202      	movs	r2, #2
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	d1f1      	bne.n	8001c62 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6a1b      	ldr	r3, [r3, #32]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d100      	bne.n	8001c88 <HAL_RCC_OscConfig+0x4e4>
 8001c86:	e097      	b.n	8001db8 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c88:	4b4e      	ldr	r3, [pc, #312]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	220c      	movs	r2, #12
 8001c8e:	4013      	ands	r3, r2
 8001c90:	2b08      	cmp	r3, #8
 8001c92:	d100      	bne.n	8001c96 <HAL_RCC_OscConfig+0x4f2>
 8001c94:	e06b      	b.n	8001d6e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6a1b      	ldr	r3, [r3, #32]
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d14c      	bne.n	8001d38 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c9e:	4b49      	ldr	r3, [pc, #292]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	4b48      	ldr	r3, [pc, #288]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001ca4:	494a      	ldr	r1, [pc, #296]	; (8001dd0 <HAL_RCC_OscConfig+0x62c>)
 8001ca6:	400a      	ands	r2, r1
 8001ca8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001caa:	f7fe ff3b 	bl	8000b24 <HAL_GetTick>
 8001cae:	0003      	movs	r3, r0
 8001cb0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cb2:	e008      	b.n	8001cc6 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cb4:	f7fe ff36 	bl	8000b24 <HAL_GetTick>
 8001cb8:	0002      	movs	r2, r0
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	2b02      	cmp	r3, #2
 8001cc0:	d901      	bls.n	8001cc6 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e079      	b.n	8001dba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cc6:	4b3f      	ldr	r3, [pc, #252]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	2380      	movs	r3, #128	; 0x80
 8001ccc:	049b      	lsls	r3, r3, #18
 8001cce:	4013      	ands	r3, r2
 8001cd0:	d1f0      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cd2:	4b3c      	ldr	r3, [pc, #240]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cd6:	220f      	movs	r2, #15
 8001cd8:	4393      	bics	r3, r2
 8001cda:	0019      	movs	r1, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ce0:	4b38      	ldr	r3, [pc, #224]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	62da      	str	r2, [r3, #44]	; 0x2c
 8001ce6:	4b37      	ldr	r3, [pc, #220]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	4a3a      	ldr	r2, [pc, #232]	; (8001dd4 <HAL_RCC_OscConfig+0x630>)
 8001cec:	4013      	ands	r3, r2
 8001cee:	0019      	movs	r1, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cf8:	431a      	orrs	r2, r3
 8001cfa:	4b32      	ldr	r3, [pc, #200]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001cfc:	430a      	orrs	r2, r1
 8001cfe:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d00:	4b30      	ldr	r3, [pc, #192]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	4b2f      	ldr	r3, [pc, #188]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001d06:	2180      	movs	r1, #128	; 0x80
 8001d08:	0449      	lsls	r1, r1, #17
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d0e:	f7fe ff09 	bl	8000b24 <HAL_GetTick>
 8001d12:	0003      	movs	r3, r0
 8001d14:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d16:	e008      	b.n	8001d2a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d18:	f7fe ff04 	bl	8000b24 <HAL_GetTick>
 8001d1c:	0002      	movs	r2, r0
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	2b02      	cmp	r3, #2
 8001d24:	d901      	bls.n	8001d2a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001d26:	2303      	movs	r3, #3
 8001d28:	e047      	b.n	8001dba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d2a:	4b26      	ldr	r3, [pc, #152]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	2380      	movs	r3, #128	; 0x80
 8001d30:	049b      	lsls	r3, r3, #18
 8001d32:	4013      	ands	r3, r2
 8001d34:	d0f0      	beq.n	8001d18 <HAL_RCC_OscConfig+0x574>
 8001d36:	e03f      	b.n	8001db8 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d38:	4b22      	ldr	r3, [pc, #136]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	4b21      	ldr	r3, [pc, #132]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001d3e:	4924      	ldr	r1, [pc, #144]	; (8001dd0 <HAL_RCC_OscConfig+0x62c>)
 8001d40:	400a      	ands	r2, r1
 8001d42:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d44:	f7fe feee 	bl	8000b24 <HAL_GetTick>
 8001d48:	0003      	movs	r3, r0
 8001d4a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d4c:	e008      	b.n	8001d60 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d4e:	f7fe fee9 	bl	8000b24 <HAL_GetTick>
 8001d52:	0002      	movs	r2, r0
 8001d54:	69bb      	ldr	r3, [r7, #24]
 8001d56:	1ad3      	subs	r3, r2, r3
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d901      	bls.n	8001d60 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	e02c      	b.n	8001dba <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d60:	4b18      	ldr	r3, [pc, #96]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	2380      	movs	r3, #128	; 0x80
 8001d66:	049b      	lsls	r3, r3, #18
 8001d68:	4013      	ands	r3, r2
 8001d6a:	d1f0      	bne.n	8001d4e <HAL_RCC_OscConfig+0x5aa>
 8001d6c:	e024      	b.n	8001db8 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6a1b      	ldr	r3, [r3, #32]
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d101      	bne.n	8001d7a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e01f      	b.n	8001dba <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001d7a:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001d80:	4b10      	ldr	r3, [pc, #64]	; (8001dc4 <HAL_RCC_OscConfig+0x620>)
 8001d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d84:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d86:	697a      	ldr	r2, [r7, #20]
 8001d88:	2380      	movs	r3, #128	; 0x80
 8001d8a:	025b      	lsls	r3, r3, #9
 8001d8c:	401a      	ands	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d10e      	bne.n	8001db4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	220f      	movs	r2, #15
 8001d9a:	401a      	ands	r2, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d107      	bne.n	8001db4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001da4:	697a      	ldr	r2, [r7, #20]
 8001da6:	23f0      	movs	r3, #240	; 0xf0
 8001da8:	039b      	lsls	r3, r3, #14
 8001daa:	401a      	ands	r2, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d001      	beq.n	8001db8 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001db4:	2301      	movs	r3, #1
 8001db6:	e000      	b.n	8001dba <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	0018      	movs	r0, r3
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	b008      	add	sp, #32
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	46c0      	nop			; (mov r8, r8)
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	00001388 	.word	0x00001388
 8001dcc:	efffffff 	.word	0xefffffff
 8001dd0:	feffffff 	.word	0xfeffffff
 8001dd4:	ffc2ffff 	.word	0xffc2ffff

08001dd8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d101      	bne.n	8001dec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e0b3      	b.n	8001f54 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001dec:	4b5b      	ldr	r3, [pc, #364]	; (8001f5c <HAL_RCC_ClockConfig+0x184>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2201      	movs	r2, #1
 8001df2:	4013      	ands	r3, r2
 8001df4:	683a      	ldr	r2, [r7, #0]
 8001df6:	429a      	cmp	r2, r3
 8001df8:	d911      	bls.n	8001e1e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dfa:	4b58      	ldr	r3, [pc, #352]	; (8001f5c <HAL_RCC_ClockConfig+0x184>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	2201      	movs	r2, #1
 8001e00:	4393      	bics	r3, r2
 8001e02:	0019      	movs	r1, r3
 8001e04:	4b55      	ldr	r3, [pc, #340]	; (8001f5c <HAL_RCC_ClockConfig+0x184>)
 8001e06:	683a      	ldr	r2, [r7, #0]
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e0c:	4b53      	ldr	r3, [pc, #332]	; (8001f5c <HAL_RCC_ClockConfig+0x184>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2201      	movs	r2, #1
 8001e12:	4013      	ands	r3, r2
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d001      	beq.n	8001e1e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e09a      	b.n	8001f54 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2202      	movs	r2, #2
 8001e24:	4013      	ands	r3, r2
 8001e26:	d015      	beq.n	8001e54 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2204      	movs	r2, #4
 8001e2e:	4013      	ands	r3, r2
 8001e30:	d006      	beq.n	8001e40 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001e32:	4b4b      	ldr	r3, [pc, #300]	; (8001f60 <HAL_RCC_ClockConfig+0x188>)
 8001e34:	685a      	ldr	r2, [r3, #4]
 8001e36:	4b4a      	ldr	r3, [pc, #296]	; (8001f60 <HAL_RCC_ClockConfig+0x188>)
 8001e38:	21e0      	movs	r1, #224	; 0xe0
 8001e3a:	00c9      	lsls	r1, r1, #3
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e40:	4b47      	ldr	r3, [pc, #284]	; (8001f60 <HAL_RCC_ClockConfig+0x188>)
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	22f0      	movs	r2, #240	; 0xf0
 8001e46:	4393      	bics	r3, r2
 8001e48:	0019      	movs	r1, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	689a      	ldr	r2, [r3, #8]
 8001e4e:	4b44      	ldr	r3, [pc, #272]	; (8001f60 <HAL_RCC_ClockConfig+0x188>)
 8001e50:	430a      	orrs	r2, r1
 8001e52:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2201      	movs	r2, #1
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	d040      	beq.n	8001ee0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d107      	bne.n	8001e76 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e66:	4b3e      	ldr	r3, [pc, #248]	; (8001f60 <HAL_RCC_ClockConfig+0x188>)
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	2380      	movs	r3, #128	; 0x80
 8001e6c:	029b      	lsls	r3, r3, #10
 8001e6e:	4013      	ands	r3, r2
 8001e70:	d114      	bne.n	8001e9c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e06e      	b.n	8001f54 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d107      	bne.n	8001e8e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e7e:	4b38      	ldr	r3, [pc, #224]	; (8001f60 <HAL_RCC_ClockConfig+0x188>)
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	2380      	movs	r3, #128	; 0x80
 8001e84:	049b      	lsls	r3, r3, #18
 8001e86:	4013      	ands	r3, r2
 8001e88:	d108      	bne.n	8001e9c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e062      	b.n	8001f54 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e8e:	4b34      	ldr	r3, [pc, #208]	; (8001f60 <HAL_RCC_ClockConfig+0x188>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2202      	movs	r2, #2
 8001e94:	4013      	ands	r3, r2
 8001e96:	d101      	bne.n	8001e9c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e05b      	b.n	8001f54 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e9c:	4b30      	ldr	r3, [pc, #192]	; (8001f60 <HAL_RCC_ClockConfig+0x188>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	2203      	movs	r2, #3
 8001ea2:	4393      	bics	r3, r2
 8001ea4:	0019      	movs	r1, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	685a      	ldr	r2, [r3, #4]
 8001eaa:	4b2d      	ldr	r3, [pc, #180]	; (8001f60 <HAL_RCC_ClockConfig+0x188>)
 8001eac:	430a      	orrs	r2, r1
 8001eae:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001eb0:	f7fe fe38 	bl	8000b24 <HAL_GetTick>
 8001eb4:	0003      	movs	r3, r0
 8001eb6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eb8:	e009      	b.n	8001ece <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001eba:	f7fe fe33 	bl	8000b24 <HAL_GetTick>
 8001ebe:	0002      	movs	r2, r0
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	4a27      	ldr	r2, [pc, #156]	; (8001f64 <HAL_RCC_ClockConfig+0x18c>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d901      	bls.n	8001ece <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e042      	b.n	8001f54 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ece:	4b24      	ldr	r3, [pc, #144]	; (8001f60 <HAL_RCC_ClockConfig+0x188>)
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	220c      	movs	r2, #12
 8001ed4:	401a      	ands	r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d1ec      	bne.n	8001eba <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ee0:	4b1e      	ldr	r3, [pc, #120]	; (8001f5c <HAL_RCC_ClockConfig+0x184>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	683a      	ldr	r2, [r7, #0]
 8001eea:	429a      	cmp	r2, r3
 8001eec:	d211      	bcs.n	8001f12 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eee:	4b1b      	ldr	r3, [pc, #108]	; (8001f5c <HAL_RCC_ClockConfig+0x184>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	4393      	bics	r3, r2
 8001ef6:	0019      	movs	r1, r3
 8001ef8:	4b18      	ldr	r3, [pc, #96]	; (8001f5c <HAL_RCC_ClockConfig+0x184>)
 8001efa:	683a      	ldr	r2, [r7, #0]
 8001efc:	430a      	orrs	r2, r1
 8001efe:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f00:	4b16      	ldr	r3, [pc, #88]	; (8001f5c <HAL_RCC_ClockConfig+0x184>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	2201      	movs	r2, #1
 8001f06:	4013      	ands	r3, r2
 8001f08:	683a      	ldr	r2, [r7, #0]
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d001      	beq.n	8001f12 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e020      	b.n	8001f54 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	2204      	movs	r2, #4
 8001f18:	4013      	ands	r3, r2
 8001f1a:	d009      	beq.n	8001f30 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001f1c:	4b10      	ldr	r3, [pc, #64]	; (8001f60 <HAL_RCC_ClockConfig+0x188>)
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	4a11      	ldr	r2, [pc, #68]	; (8001f68 <HAL_RCC_ClockConfig+0x190>)
 8001f22:	4013      	ands	r3, r2
 8001f24:	0019      	movs	r1, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	68da      	ldr	r2, [r3, #12]
 8001f2a:	4b0d      	ldr	r3, [pc, #52]	; (8001f60 <HAL_RCC_ClockConfig+0x188>)
 8001f2c:	430a      	orrs	r2, r1
 8001f2e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001f30:	f000 f820 	bl	8001f74 <HAL_RCC_GetSysClockFreq>
 8001f34:	0001      	movs	r1, r0
 8001f36:	4b0a      	ldr	r3, [pc, #40]	; (8001f60 <HAL_RCC_ClockConfig+0x188>)
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	091b      	lsrs	r3, r3, #4
 8001f3c:	220f      	movs	r2, #15
 8001f3e:	4013      	ands	r3, r2
 8001f40:	4a0a      	ldr	r2, [pc, #40]	; (8001f6c <HAL_RCC_ClockConfig+0x194>)
 8001f42:	5cd3      	ldrb	r3, [r2, r3]
 8001f44:	000a      	movs	r2, r1
 8001f46:	40da      	lsrs	r2, r3
 8001f48:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <HAL_RCC_ClockConfig+0x198>)
 8001f4a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001f4c:	2000      	movs	r0, #0
 8001f4e:	f7fe fda3 	bl	8000a98 <HAL_InitTick>
  
  return HAL_OK;
 8001f52:	2300      	movs	r3, #0
}
 8001f54:	0018      	movs	r0, r3
 8001f56:	46bd      	mov	sp, r7
 8001f58:	b004      	add	sp, #16
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	40022000 	.word	0x40022000
 8001f60:	40021000 	.word	0x40021000
 8001f64:	00001388 	.word	0x00001388
 8001f68:	fffff8ff 	.word	0xfffff8ff
 8001f6c:	080031f8 	.word	0x080031f8
 8001f70:	20000000 	.word	0x20000000

08001f74 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f74:	b590      	push	{r4, r7, lr}
 8001f76:	b08f      	sub	sp, #60	; 0x3c
 8001f78:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001f7a:	2314      	movs	r3, #20
 8001f7c:	18fb      	adds	r3, r7, r3
 8001f7e:	4a2b      	ldr	r2, [pc, #172]	; (800202c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f80:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001f82:	c313      	stmia	r3!, {r0, r1, r4}
 8001f84:	6812      	ldr	r2, [r2, #0]
 8001f86:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001f88:	1d3b      	adds	r3, r7, #4
 8001f8a:	4a29      	ldr	r2, [pc, #164]	; (8002030 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001f8c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001f8e:	c313      	stmia	r3!, {r0, r1, r4}
 8001f90:	6812      	ldr	r2, [r2, #0]
 8001f92:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f94:	2300      	movs	r3, #0
 8001f96:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f98:	2300      	movs	r3, #0
 8001f9a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	637b      	str	r3, [r7, #52]	; 0x34
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001fa8:	4b22      	ldr	r3, [pc, #136]	; (8002034 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fb0:	220c      	movs	r2, #12
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	2b04      	cmp	r3, #4
 8001fb6:	d002      	beq.n	8001fbe <HAL_RCC_GetSysClockFreq+0x4a>
 8001fb8:	2b08      	cmp	r3, #8
 8001fba:	d003      	beq.n	8001fc4 <HAL_RCC_GetSysClockFreq+0x50>
 8001fbc:	e02d      	b.n	800201a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001fbe:	4b1e      	ldr	r3, [pc, #120]	; (8002038 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001fc0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001fc2:	e02d      	b.n	8002020 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fc6:	0c9b      	lsrs	r3, r3, #18
 8001fc8:	220f      	movs	r2, #15
 8001fca:	4013      	ands	r3, r2
 8001fcc:	2214      	movs	r2, #20
 8001fce:	18ba      	adds	r2, r7, r2
 8001fd0:	5cd3      	ldrb	r3, [r2, r3]
 8001fd2:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001fd4:	4b17      	ldr	r3, [pc, #92]	; (8002034 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd8:	220f      	movs	r2, #15
 8001fda:	4013      	ands	r3, r2
 8001fdc:	1d3a      	adds	r2, r7, #4
 8001fde:	5cd3      	ldrb	r3, [r2, r3]
 8001fe0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001fe2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001fe4:	2380      	movs	r3, #128	; 0x80
 8001fe6:	025b      	lsls	r3, r3, #9
 8001fe8:	4013      	ands	r3, r2
 8001fea:	d009      	beq.n	8002000 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001fec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001fee:	4812      	ldr	r0, [pc, #72]	; (8002038 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001ff0:	f7fe f894 	bl	800011c <__udivsi3>
 8001ff4:	0003      	movs	r3, r0
 8001ff6:	001a      	movs	r2, r3
 8001ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffa:	4353      	muls	r3, r2
 8001ffc:	637b      	str	r3, [r7, #52]	; 0x34
 8001ffe:	e009      	b.n	8002014 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002000:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002002:	000a      	movs	r2, r1
 8002004:	0152      	lsls	r2, r2, #5
 8002006:	1a52      	subs	r2, r2, r1
 8002008:	0193      	lsls	r3, r2, #6
 800200a:	1a9b      	subs	r3, r3, r2
 800200c:	00db      	lsls	r3, r3, #3
 800200e:	185b      	adds	r3, r3, r1
 8002010:	021b      	lsls	r3, r3, #8
 8002012:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002016:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002018:	e002      	b.n	8002020 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800201a:	4b07      	ldr	r3, [pc, #28]	; (8002038 <HAL_RCC_GetSysClockFreq+0xc4>)
 800201c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800201e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002022:	0018      	movs	r0, r3
 8002024:	46bd      	mov	sp, r7
 8002026:	b00f      	add	sp, #60	; 0x3c
 8002028:	bd90      	pop	{r4, r7, pc}
 800202a:	46c0      	nop			; (mov r8, r8)
 800202c:	080031d8 	.word	0x080031d8
 8002030:	080031e8 	.word	0x080031e8
 8002034:	40021000 	.word	0x40021000
 8002038:	007a1200 	.word	0x007a1200

0800203c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b086      	sub	sp, #24
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002044:	2300      	movs	r3, #0
 8002046:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002048:	2300      	movs	r3, #0
 800204a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	2380      	movs	r3, #128	; 0x80
 8002052:	025b      	lsls	r3, r3, #9
 8002054:	4013      	ands	r3, r2
 8002056:	d100      	bne.n	800205a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002058:	e08e      	b.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800205a:	2017      	movs	r0, #23
 800205c:	183b      	adds	r3, r7, r0
 800205e:	2200      	movs	r2, #0
 8002060:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002062:	4b5f      	ldr	r3, [pc, #380]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002064:	69da      	ldr	r2, [r3, #28]
 8002066:	2380      	movs	r3, #128	; 0x80
 8002068:	055b      	lsls	r3, r3, #21
 800206a:	4013      	ands	r3, r2
 800206c:	d110      	bne.n	8002090 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800206e:	4b5c      	ldr	r3, [pc, #368]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002070:	69da      	ldr	r2, [r3, #28]
 8002072:	4b5b      	ldr	r3, [pc, #364]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002074:	2180      	movs	r1, #128	; 0x80
 8002076:	0549      	lsls	r1, r1, #21
 8002078:	430a      	orrs	r2, r1
 800207a:	61da      	str	r2, [r3, #28]
 800207c:	4b58      	ldr	r3, [pc, #352]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800207e:	69da      	ldr	r2, [r3, #28]
 8002080:	2380      	movs	r3, #128	; 0x80
 8002082:	055b      	lsls	r3, r3, #21
 8002084:	4013      	ands	r3, r2
 8002086:	60bb      	str	r3, [r7, #8]
 8002088:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800208a:	183b      	adds	r3, r7, r0
 800208c:	2201      	movs	r2, #1
 800208e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002090:	4b54      	ldr	r3, [pc, #336]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	2380      	movs	r3, #128	; 0x80
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	4013      	ands	r3, r2
 800209a:	d11a      	bne.n	80020d2 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800209c:	4b51      	ldr	r3, [pc, #324]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	4b50      	ldr	r3, [pc, #320]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80020a2:	2180      	movs	r1, #128	; 0x80
 80020a4:	0049      	lsls	r1, r1, #1
 80020a6:	430a      	orrs	r2, r1
 80020a8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020aa:	f7fe fd3b 	bl	8000b24 <HAL_GetTick>
 80020ae:	0003      	movs	r3, r0
 80020b0:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020b2:	e008      	b.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020b4:	f7fe fd36 	bl	8000b24 <HAL_GetTick>
 80020b8:	0002      	movs	r2, r0
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	2b64      	cmp	r3, #100	; 0x64
 80020c0:	d901      	bls.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e087      	b.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020c6:	4b47      	ldr	r3, [pc, #284]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	2380      	movs	r3, #128	; 0x80
 80020cc:	005b      	lsls	r3, r3, #1
 80020ce:	4013      	ands	r3, r2
 80020d0:	d0f0      	beq.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80020d2:	4b43      	ldr	r3, [pc, #268]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80020d4:	6a1a      	ldr	r2, [r3, #32]
 80020d6:	23c0      	movs	r3, #192	; 0xc0
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	4013      	ands	r3, r2
 80020dc:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d034      	beq.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x112>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685a      	ldr	r2, [r3, #4]
 80020e8:	23c0      	movs	r3, #192	; 0xc0
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4013      	ands	r3, r2
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d02c      	beq.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020f4:	4b3a      	ldr	r3, [pc, #232]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80020f6:	6a1b      	ldr	r3, [r3, #32]
 80020f8:	4a3b      	ldr	r2, [pc, #236]	; (80021e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80020fa:	4013      	ands	r3, r2
 80020fc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020fe:	4b38      	ldr	r3, [pc, #224]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002100:	6a1a      	ldr	r2, [r3, #32]
 8002102:	4b37      	ldr	r3, [pc, #220]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002104:	2180      	movs	r1, #128	; 0x80
 8002106:	0249      	lsls	r1, r1, #9
 8002108:	430a      	orrs	r2, r1
 800210a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800210c:	4b34      	ldr	r3, [pc, #208]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800210e:	6a1a      	ldr	r2, [r3, #32]
 8002110:	4b33      	ldr	r3, [pc, #204]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002112:	4936      	ldr	r1, [pc, #216]	; (80021ec <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002114:	400a      	ands	r2, r1
 8002116:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002118:	4b31      	ldr	r3, [pc, #196]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2201      	movs	r2, #1
 8002122:	4013      	ands	r3, r2
 8002124:	d013      	beq.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002126:	f7fe fcfd 	bl	8000b24 <HAL_GetTick>
 800212a:	0003      	movs	r3, r0
 800212c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800212e:	e009      	b.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002130:	f7fe fcf8 	bl	8000b24 <HAL_GetTick>
 8002134:	0002      	movs	r2, r0
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	4a2d      	ldr	r2, [pc, #180]	; (80021f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d901      	bls.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002140:	2303      	movs	r3, #3
 8002142:	e048      	b.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002144:	4b26      	ldr	r3, [pc, #152]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002146:	6a1b      	ldr	r3, [r3, #32]
 8002148:	2202      	movs	r2, #2
 800214a:	4013      	ands	r3, r2
 800214c:	d0f0      	beq.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800214e:	4b24      	ldr	r3, [pc, #144]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002150:	6a1b      	ldr	r3, [r3, #32]
 8002152:	4a25      	ldr	r2, [pc, #148]	; (80021e8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002154:	4013      	ands	r3, r2
 8002156:	0019      	movs	r1, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	685a      	ldr	r2, [r3, #4]
 800215c:	4b20      	ldr	r3, [pc, #128]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800215e:	430a      	orrs	r2, r1
 8002160:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002162:	2317      	movs	r3, #23
 8002164:	18fb      	adds	r3, r7, r3
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	2b01      	cmp	r3, #1
 800216a:	d105      	bne.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800216c:	4b1c      	ldr	r3, [pc, #112]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800216e:	69da      	ldr	r2, [r3, #28]
 8002170:	4b1b      	ldr	r3, [pc, #108]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002172:	4920      	ldr	r1, [pc, #128]	; (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002174:	400a      	ands	r2, r1
 8002176:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	2201      	movs	r2, #1
 800217e:	4013      	ands	r3, r2
 8002180:	d009      	beq.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002182:	4b17      	ldr	r3, [pc, #92]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002186:	2203      	movs	r2, #3
 8002188:	4393      	bics	r3, r2
 800218a:	0019      	movs	r1, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	689a      	ldr	r2, [r3, #8]
 8002190:	4b13      	ldr	r3, [pc, #76]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002192:	430a      	orrs	r2, r1
 8002194:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2220      	movs	r2, #32
 800219c:	4013      	ands	r3, r2
 800219e:	d009      	beq.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80021a0:	4b0f      	ldr	r3, [pc, #60]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80021a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a4:	2210      	movs	r2, #16
 80021a6:	4393      	bics	r3, r2
 80021a8:	0019      	movs	r1, r3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	68da      	ldr	r2, [r3, #12]
 80021ae:	4b0c      	ldr	r3, [pc, #48]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80021b0:	430a      	orrs	r2, r1
 80021b2:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	2380      	movs	r3, #128	; 0x80
 80021ba:	00db      	lsls	r3, r3, #3
 80021bc:	4013      	ands	r3, r2
 80021be:	d009      	beq.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80021c0:	4b07      	ldr	r3, [pc, #28]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80021c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c4:	2240      	movs	r2, #64	; 0x40
 80021c6:	4393      	bics	r3, r2
 80021c8:	0019      	movs	r1, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	691a      	ldr	r2, [r3, #16]
 80021ce:	4b04      	ldr	r3, [pc, #16]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80021d0:	430a      	orrs	r2, r1
 80021d2:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	0018      	movs	r0, r3
 80021d8:	46bd      	mov	sp, r7
 80021da:	b006      	add	sp, #24
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	46c0      	nop			; (mov r8, r8)
 80021e0:	40021000 	.word	0x40021000
 80021e4:	40007000 	.word	0x40007000
 80021e8:	fffffcff 	.word	0xfffffcff
 80021ec:	fffeffff 	.word	0xfffeffff
 80021f0:	00001388 	.word	0x00001388
 80021f4:	efffffff 	.word	0xefffffff

080021f8 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d101      	bne.n	800220a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e081      	b.n	800230e <HAL_RTC_Init+0x116>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	7f5b      	ldrb	r3, [r3, #29]
 800220e:	b2db      	uxtb	r3, r3
 8002210:	2b00      	cmp	r3, #0
 8002212:	d106      	bne.n	8002222 <HAL_RTC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	0018      	movs	r0, r3
 800221e:	f7fe fb91 	bl	8000944 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2202      	movs	r2, #2
 8002226:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	22ca      	movs	r2, #202	; 0xca
 800222e:	625a      	str	r2, [r3, #36]	; 0x24
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2253      	movs	r2, #83	; 0x53
 8002236:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	0018      	movs	r0, r3
 800223c:	f000 faa9 	bl	8002792 <RTC_EnterInitMode>
 8002240:	1e03      	subs	r3, r0, #0
 8002242:	d008      	beq.n	8002256 <HAL_RTC_Init+0x5e>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	22ff      	movs	r2, #255	; 0xff
 800224a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2204      	movs	r2, #4
 8002250:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e05b      	b.n	800230e <HAL_RTC_Init+0x116>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	689a      	ldr	r2, [r3, #8]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	492d      	ldr	r1, [pc, #180]	; (8002318 <HAL_RTC_Init+0x120>)
 8002262:	400a      	ands	r2, r1
 8002264:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	6899      	ldr	r1, [r3, #8]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685a      	ldr	r2, [r3, #4]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	691b      	ldr	r3, [r3, #16]
 8002274:	431a      	orrs	r2, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	695b      	ldr	r3, [r3, #20]
 800227a:	431a      	orrs	r2, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	430a      	orrs	r2, r1
 8002282:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	687a      	ldr	r2, [r7, #4]
 800228a:	68d2      	ldr	r2, [r2, #12]
 800228c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	6919      	ldr	r1, [r3, #16]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	041a      	lsls	r2, r3, #16
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	430a      	orrs	r2, r1
 80022a0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	68da      	ldr	r2, [r3, #12]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	2180      	movs	r1, #128	; 0x80
 80022ae:	438a      	bics	r2, r1
 80022b0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	2220      	movs	r2, #32
 80022ba:	4013      	ands	r3, r2
 80022bc:	d10e      	bne.n	80022dc <HAL_RTC_Init+0xe4>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	0018      	movs	r0, r3
 80022c2:	f000 fa3d 	bl	8002740 <HAL_RTC_WaitForSynchro>
 80022c6:	1e03      	subs	r3, r0, #0
 80022c8:	d008      	beq.n	80022dc <HAL_RTC_Init+0xe4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	22ff      	movs	r2, #255	; 0xff
 80022d0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2204      	movs	r2, #4
 80022d6:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e018      	b.n	800230e <HAL_RTC_Init+0x116>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	490d      	ldr	r1, [pc, #52]	; (800231c <HAL_RTC_Init+0x124>)
 80022e8:	400a      	ands	r2, r1
 80022ea:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	699a      	ldr	r2, [r3, #24]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	430a      	orrs	r2, r1
 80022fc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	22ff      	movs	r2, #255	; 0xff
 8002304:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2201      	movs	r2, #1
 800230a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800230c:	2300      	movs	r3, #0
  }
}
 800230e:	0018      	movs	r0, r3
 8002310:	46bd      	mov	sp, r7
 8002312:	b002      	add	sp, #8
 8002314:	bd80      	pop	{r7, pc}
 8002316:	46c0      	nop			; (mov r8, r8)
 8002318:	ff8fffbf 	.word	0xff8fffbf
 800231c:	fffbffff 	.word	0xfffbffff

08002320 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002320:	b590      	push	{r4, r7, lr}
 8002322:	b087      	sub	sp, #28
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800232c:	2300      	movs	r3, #0
 800232e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	7f1b      	ldrb	r3, [r3, #28]
 8002334:	2b01      	cmp	r3, #1
 8002336:	d101      	bne.n	800233c <HAL_RTC_SetTime+0x1c>
 8002338:	2302      	movs	r3, #2
 800233a:	e0a5      	b.n	8002488 <HAL_RTC_SetTime+0x168>
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2201      	movs	r2, #1
 8002340:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2202      	movs	r2, #2
 8002346:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d125      	bne.n	800239a <HAL_RTC_SetTime+0x7a>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	2240      	movs	r2, #64	; 0x40
 8002356:	4013      	ands	r3, r2
 8002358:	d102      	bne.n	8002360 <HAL_RTC_SetTime+0x40>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	2200      	movs	r2, #0
 800235e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	0018      	movs	r0, r3
 8002366:	f000 fa40 	bl	80027ea <RTC_ByteToBcd2>
 800236a:	0003      	movs	r3, r0
 800236c:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	785b      	ldrb	r3, [r3, #1]
 8002372:	0018      	movs	r0, r3
 8002374:	f000 fa39 	bl	80027ea <RTC_ByteToBcd2>
 8002378:	0003      	movs	r3, r0
 800237a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800237c:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	789b      	ldrb	r3, [r3, #2]
 8002382:	0018      	movs	r0, r3
 8002384:	f000 fa31 	bl	80027ea <RTC_ByteToBcd2>
 8002388:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800238a:	0022      	movs	r2, r4
 800238c:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	78db      	ldrb	r3, [r3, #3]
 8002392:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002394:	4313      	orrs	r3, r2
 8002396:	617b      	str	r3, [r7, #20]
 8002398:	e017      	b.n	80023ca <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	2240      	movs	r2, #64	; 0x40
 80023a2:	4013      	ands	r3, r2
 80023a4:	d102      	bne.n	80023ac <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	2200      	movs	r2, #0
 80023aa:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	785b      	ldrb	r3, [r3, #1]
 80023b6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80023b8:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80023ba:	68ba      	ldr	r2, [r7, #8]
 80023bc:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80023be:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	78db      	ldrb	r3, [r3, #3]
 80023c4:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80023c6:	4313      	orrs	r3, r2
 80023c8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	22ca      	movs	r2, #202	; 0xca
 80023d0:	625a      	str	r2, [r3, #36]	; 0x24
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	2253      	movs	r2, #83	; 0x53
 80023d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	0018      	movs	r0, r3
 80023de:	f000 f9d8 	bl	8002792 <RTC_EnterInitMode>
 80023e2:	1e03      	subs	r3, r0, #0
 80023e4:	d00b      	beq.n	80023fe <HAL_RTC_SetTime+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	22ff      	movs	r2, #255	; 0xff
 80023ec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2204      	movs	r2, #4
 80023f2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2200      	movs	r2, #0
 80023f8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e044      	b.n	8002488 <HAL_RTC_SetTime+0x168>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	697a      	ldr	r2, [r7, #20]
 8002404:	4922      	ldr	r1, [pc, #136]	; (8002490 <HAL_RTC_SetTime+0x170>)
 8002406:	400a      	ands	r2, r1
 8002408:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	689a      	ldr	r2, [r3, #8]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	491f      	ldr	r1, [pc, #124]	; (8002494 <HAL_RTC_SetTime+0x174>)
 8002416:	400a      	ands	r2, r1
 8002418:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	6899      	ldr	r1, [r3, #8]
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	68da      	ldr	r2, [r3, #12]
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	691b      	ldr	r3, [r3, #16]
 8002428:	431a      	orrs	r2, r3
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	430a      	orrs	r2, r1
 8002430:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	68da      	ldr	r2, [r3, #12]
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2180      	movs	r1, #128	; 0x80
 800243e:	438a      	bics	r2, r1
 8002440:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	2220      	movs	r2, #32
 800244a:	4013      	ands	r3, r2
 800244c:	d111      	bne.n	8002472 <HAL_RTC_SetTime+0x152>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	0018      	movs	r0, r3
 8002452:	f000 f975 	bl	8002740 <HAL_RTC_WaitForSynchro>
 8002456:	1e03      	subs	r3, r0, #0
 8002458:	d00b      	beq.n	8002472 <HAL_RTC_SetTime+0x152>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	22ff      	movs	r2, #255	; 0xff
 8002460:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2204      	movs	r2, #4
 8002466:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2200      	movs	r2, #0
 800246c:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e00a      	b.n	8002488 <HAL_RTC_SetTime+0x168>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	22ff      	movs	r2, #255	; 0xff
 8002478:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2201      	movs	r2, #1
 800247e:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2200      	movs	r2, #0
 8002484:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8002486:	2300      	movs	r3, #0
  }
}
 8002488:	0018      	movs	r0, r3
 800248a:	46bd      	mov	sp, r7
 800248c:	b007      	add	sp, #28
 800248e:	bd90      	pop	{r4, r7, pc}
 8002490:	007f7f7f 	.word	0x007f7f7f
 8002494:	fffbffff 	.word	0xfffbffff

08002498 <HAL_RTC_GetTime>:
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read
  * to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b086      	sub	sp, #24
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80024a4:	2300      	movs	r3, #0
 80024a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	691b      	ldr	r3, [r3, #16]
 80024b8:	045b      	lsls	r3, r3, #17
 80024ba:	0c5a      	lsrs	r2, r3, #17
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a22      	ldr	r2, [pc, #136]	; (8002550 <HAL_RTC_GetTime+0xb8>)
 80024c8:	4013      	ands	r3, r2
 80024ca:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	0c1b      	lsrs	r3, r3, #16
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	223f      	movs	r2, #63	; 0x3f
 80024d4:	4013      	ands	r3, r2
 80024d6:	b2da      	uxtb	r2, r3
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	0a1b      	lsrs	r3, r3, #8
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	227f      	movs	r2, #127	; 0x7f
 80024e4:	4013      	ands	r3, r2
 80024e6:	b2da      	uxtb	r2, r3
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	227f      	movs	r2, #127	; 0x7f
 80024f2:	4013      	ands	r3, r2
 80024f4:	b2da      	uxtb	r2, r3
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	0c1b      	lsrs	r3, r3, #16
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	2240      	movs	r2, #64	; 0x40
 8002502:	4013      	ands	r3, r2
 8002504:	b2da      	uxtb	r2, r3
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d11a      	bne.n	8002546 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	0018      	movs	r0, r3
 8002516:	f000 f989 	bl	800282c <RTC_Bcd2ToByte>
 800251a:	0003      	movs	r3, r0
 800251c:	001a      	movs	r2, r3
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	785b      	ldrb	r3, [r3, #1]
 8002526:	0018      	movs	r0, r3
 8002528:	f000 f980 	bl	800282c <RTC_Bcd2ToByte>
 800252c:	0003      	movs	r3, r0
 800252e:	001a      	movs	r2, r3
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	789b      	ldrb	r3, [r3, #2]
 8002538:	0018      	movs	r0, r3
 800253a:	f000 f977 	bl	800282c <RTC_Bcd2ToByte>
 800253e:	0003      	movs	r3, r0
 8002540:	001a      	movs	r2, r3
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002546:	2300      	movs	r3, #0
}
 8002548:	0018      	movs	r0, r3
 800254a:	46bd      	mov	sp, r7
 800254c:	b006      	add	sp, #24
 800254e:	bd80      	pop	{r7, pc}
 8002550:	007f7f7f 	.word	0x007f7f7f

08002554 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002554:	b590      	push	{r4, r7, lr}
 8002556:	b087      	sub	sp, #28
 8002558:	af00      	add	r7, sp, #0
 800255a:	60f8      	str	r0, [r7, #12]
 800255c:	60b9      	str	r1, [r7, #8]
 800255e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002560:	2300      	movs	r3, #0
 8002562:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	7f1b      	ldrb	r3, [r3, #28]
 8002568:	2b01      	cmp	r3, #1
 800256a:	d101      	bne.n	8002570 <HAL_RTC_SetDate+0x1c>
 800256c:	2302      	movs	r3, #2
 800256e:	e091      	b.n	8002694 <HAL_RTC_SetDate+0x140>
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2201      	movs	r2, #1
 8002574:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2202      	movs	r2, #2
 800257a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d10e      	bne.n	80025a0 <HAL_RTC_SetDate+0x4c>
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	785b      	ldrb	r3, [r3, #1]
 8002586:	001a      	movs	r2, r3
 8002588:	2310      	movs	r3, #16
 800258a:	4013      	ands	r3, r2
 800258c:	d008      	beq.n	80025a0 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	785b      	ldrb	r3, [r3, #1]
 8002592:	2210      	movs	r2, #16
 8002594:	4393      	bics	r3, r2
 8002596:	b2db      	uxtb	r3, r3
 8002598:	330a      	adds	r3, #10
 800259a:	b2da      	uxtb	r2, r3
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d11c      	bne.n	80025e0 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	78db      	ldrb	r3, [r3, #3]
 80025aa:	0018      	movs	r0, r3
 80025ac:	f000 f91d 	bl	80027ea <RTC_ByteToBcd2>
 80025b0:	0003      	movs	r3, r0
 80025b2:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	785b      	ldrb	r3, [r3, #1]
 80025b8:	0018      	movs	r0, r3
 80025ba:	f000 f916 	bl	80027ea <RTC_ByteToBcd2>
 80025be:	0003      	movs	r3, r0
 80025c0:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80025c2:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	789b      	ldrb	r3, [r3, #2]
 80025c8:	0018      	movs	r0, r3
 80025ca:	f000 f90e 	bl	80027ea <RTC_ByteToBcd2>
 80025ce:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80025d0:	0022      	movs	r2, r4
 80025d2:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80025da:	4313      	orrs	r3, r2
 80025dc:	617b      	str	r3, [r7, #20]
 80025de:	e00e      	b.n	80025fe <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	78db      	ldrb	r3, [r3, #3]
 80025e4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	785b      	ldrb	r3, [r3, #1]
 80025ea:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80025ec:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80025ee:	68ba      	ldr	r2, [r7, #8]
 80025f0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80025f2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80025fa:	4313      	orrs	r3, r2
 80025fc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	22ca      	movs	r2, #202	; 0xca
 8002604:	625a      	str	r2, [r3, #36]	; 0x24
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	2253      	movs	r2, #83	; 0x53
 800260c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	0018      	movs	r0, r3
 8002612:	f000 f8be 	bl	8002792 <RTC_EnterInitMode>
 8002616:	1e03      	subs	r3, r0, #0
 8002618:	d00b      	beq.n	8002632 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	22ff      	movs	r2, #255	; 0xff
 8002620:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2204      	movs	r2, #4
 8002626:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2200      	movs	r2, #0
 800262c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e030      	b.n	8002694 <HAL_RTC_SetDate+0x140>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	697a      	ldr	r2, [r7, #20]
 8002638:	4918      	ldr	r1, [pc, #96]	; (800269c <HAL_RTC_SetDate+0x148>)
 800263a:	400a      	ands	r2, r1
 800263c:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	68da      	ldr	r2, [r3, #12]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2180      	movs	r1, #128	; 0x80
 800264a:	438a      	bics	r2, r1
 800264c:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	2220      	movs	r2, #32
 8002656:	4013      	ands	r3, r2
 8002658:	d111      	bne.n	800267e <HAL_RTC_SetDate+0x12a>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	0018      	movs	r0, r3
 800265e:	f000 f86f 	bl	8002740 <HAL_RTC_WaitForSynchro>
 8002662:	1e03      	subs	r3, r0, #0
 8002664:	d00b      	beq.n	800267e <HAL_RTC_SetDate+0x12a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	22ff      	movs	r2, #255	; 0xff
 800266c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2204      	movs	r2, #4
 8002672:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	2200      	movs	r2, #0
 8002678:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e00a      	b.n	8002694 <HAL_RTC_SetDate+0x140>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	22ff      	movs	r2, #255	; 0xff
 8002684:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2201      	movs	r2, #1
 800268a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2200      	movs	r2, #0
 8002690:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8002692:	2300      	movs	r3, #0
  }
}
 8002694:	0018      	movs	r0, r3
 8002696:	46bd      	mov	sp, r7
 8002698:	b007      	add	sp, #28
 800269a:	bd90      	pop	{r4, r7, pc}
 800269c:	00ffff3f 	.word	0x00ffff3f

080026a0 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	60f8      	str	r0, [r7, #12]
 80026a8:	60b9      	str	r1, [r7, #8]
 80026aa:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80026ac:	2300      	movs	r3, #0
 80026ae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	4a21      	ldr	r2, [pc, #132]	; (800273c <HAL_RTC_GetDate+0x9c>)
 80026b8:	4013      	ands	r3, r2
 80026ba:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	0c1b      	lsrs	r3, r3, #16
 80026c0:	b2da      	uxtb	r2, r3
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	0a1b      	lsrs	r3, r3, #8
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	221f      	movs	r2, #31
 80026ce:	4013      	ands	r3, r2
 80026d0:	b2da      	uxtb	r2, r3
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	223f      	movs	r2, #63	; 0x3f
 80026dc:	4013      	ands	r3, r2
 80026de:	b2da      	uxtb	r2, r3
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	0b5b      	lsrs	r3, r3, #13
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	2207      	movs	r2, #7
 80026ec:	4013      	ands	r3, r2
 80026ee:	b2da      	uxtb	r2, r3
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d11a      	bne.n	8002730 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	78db      	ldrb	r3, [r3, #3]
 80026fe:	0018      	movs	r0, r3
 8002700:	f000 f894 	bl	800282c <RTC_Bcd2ToByte>
 8002704:	0003      	movs	r3, r0
 8002706:	001a      	movs	r2, r3
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	785b      	ldrb	r3, [r3, #1]
 8002710:	0018      	movs	r0, r3
 8002712:	f000 f88b 	bl	800282c <RTC_Bcd2ToByte>
 8002716:	0003      	movs	r3, r0
 8002718:	001a      	movs	r2, r3
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	789b      	ldrb	r3, [r3, #2]
 8002722:	0018      	movs	r0, r3
 8002724:	f000 f882 	bl	800282c <RTC_Bcd2ToByte>
 8002728:	0003      	movs	r3, r0
 800272a:	001a      	movs	r2, r3
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	0018      	movs	r0, r3
 8002734:	46bd      	mov	sp, r7
 8002736:	b006      	add	sp, #24
 8002738:	bd80      	pop	{r7, pc}
 800273a:	46c0      	nop			; (mov r8, r8)
 800273c:	00ffff3f 	.word	0x00ffff3f

08002740 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002748:	2300      	movs	r3, #0
 800274a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	68da      	ldr	r2, [r3, #12]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	21a0      	movs	r1, #160	; 0xa0
 8002758:	438a      	bics	r2, r1
 800275a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800275c:	f7fe f9e2 	bl	8000b24 <HAL_GetTick>
 8002760:	0003      	movs	r3, r0
 8002762:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002764:	e00a      	b.n	800277c <HAL_RTC_WaitForSynchro+0x3c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002766:	f7fe f9dd 	bl	8000b24 <HAL_GetTick>
 800276a:	0002      	movs	r2, r0
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	1ad2      	subs	r2, r2, r3
 8002770:	23fa      	movs	r3, #250	; 0xfa
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	429a      	cmp	r2, r3
 8002776:	d901      	bls.n	800277c <HAL_RTC_WaitForSynchro+0x3c>
    {
      return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e006      	b.n	800278a <HAL_RTC_WaitForSynchro+0x4a>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	2220      	movs	r2, #32
 8002784:	4013      	ands	r3, r2
 8002786:	d0ee      	beq.n	8002766 <HAL_RTC_WaitForSynchro+0x26>
    }
  }

  return HAL_OK;
 8002788:	2300      	movs	r3, #0
}
 800278a:	0018      	movs	r0, r3
 800278c:	46bd      	mov	sp, r7
 800278e:	b004      	add	sp, #16
 8002790:	bd80      	pop	{r7, pc}

08002792 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002792:	b580      	push	{r7, lr}
 8002794:	b084      	sub	sp, #16
 8002796:	af00      	add	r7, sp, #0
 8002798:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800279a:	2300      	movs	r3, #0
 800279c:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	2240      	movs	r2, #64	; 0x40
 80027a6:	4013      	ands	r3, r2
 80027a8:	d11a      	bne.n	80027e0 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2201      	movs	r2, #1
 80027b0:	4252      	negs	r2, r2
 80027b2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80027b4:	f7fe f9b6 	bl	8000b24 <HAL_GetTick>
 80027b8:	0003      	movs	r3, r0
 80027ba:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80027bc:	e00a      	b.n	80027d4 <RTC_EnterInitMode+0x42>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80027be:	f7fe f9b1 	bl	8000b24 <HAL_GetTick>
 80027c2:	0002      	movs	r2, r0
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	1ad2      	subs	r2, r2, r3
 80027c8:	23fa      	movs	r3, #250	; 0xfa
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d901      	bls.n	80027d4 <RTC_EnterInitMode+0x42>
      {
        return HAL_TIMEOUT;
 80027d0:	2303      	movs	r3, #3
 80027d2:	e006      	b.n	80027e2 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	2240      	movs	r2, #64	; 0x40
 80027dc:	4013      	ands	r3, r2
 80027de:	d0ee      	beq.n	80027be <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80027e0:	2300      	movs	r3, #0
}
 80027e2:	0018      	movs	r0, r3
 80027e4:	46bd      	mov	sp, r7
 80027e6:	b004      	add	sp, #16
 80027e8:	bd80      	pop	{r7, pc}

080027ea <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80027ea:	b580      	push	{r7, lr}
 80027ec:	b084      	sub	sp, #16
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	0002      	movs	r2, r0
 80027f2:	1dfb      	adds	r3, r7, #7
 80027f4:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80027f6:	2300      	movs	r3, #0
 80027f8:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80027fa:	e007      	b.n	800280c <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	3301      	adds	r3, #1
 8002800:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8002802:	1dfb      	adds	r3, r7, #7
 8002804:	1dfa      	adds	r2, r7, #7
 8002806:	7812      	ldrb	r2, [r2, #0]
 8002808:	3a0a      	subs	r2, #10
 800280a:	701a      	strb	r2, [r3, #0]
  while (Value >= 10U)
 800280c:	1dfb      	adds	r3, r7, #7
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	2b09      	cmp	r3, #9
 8002812:	d8f3      	bhi.n	80027fc <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	b2db      	uxtb	r3, r3
 8002818:	011b      	lsls	r3, r3, #4
 800281a:	b2da      	uxtb	r2, r3
 800281c:	1dfb      	adds	r3, r7, #7
 800281e:	781b      	ldrb	r3, [r3, #0]
 8002820:	4313      	orrs	r3, r2
 8002822:	b2db      	uxtb	r3, r3
}
 8002824:	0018      	movs	r0, r3
 8002826:	46bd      	mov	sp, r7
 8002828:	b004      	add	sp, #16
 800282a:	bd80      	pop	{r7, pc}

0800282c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	0002      	movs	r2, r0
 8002834:	1dfb      	adds	r3, r7, #7
 8002836:	701a      	strb	r2, [r3, #0]
  uint32_t tmp = 0U;
 8002838:	2300      	movs	r3, #0
 800283a:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 800283c:	1dfb      	adds	r3, r7, #7
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	091b      	lsrs	r3, r3, #4
 8002842:	b2db      	uxtb	r3, r3
 8002844:	001a      	movs	r2, r3
 8002846:	0013      	movs	r3, r2
 8002848:	009b      	lsls	r3, r3, #2
 800284a:	189b      	adds	r3, r3, r2
 800284c:	005b      	lsls	r3, r3, #1
 800284e:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 8002850:	1dfb      	adds	r3, r7, #7
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	220f      	movs	r2, #15
 8002856:	4013      	ands	r3, r2
 8002858:	b2da      	uxtb	r2, r3
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	b2db      	uxtb	r3, r3
 800285e:	18d3      	adds	r3, r2, r3
 8002860:	b2db      	uxtb	r3, r3
}
 8002862:	0018      	movs	r0, r3
 8002864:	46bd      	mov	sp, r7
 8002866:	b004      	add	sp, #16
 8002868:	bd80      	pop	{r7, pc}
	...

0800286c <__errno>:
 800286c:	4b01      	ldr	r3, [pc, #4]	; (8002874 <__errno+0x8>)
 800286e:	6818      	ldr	r0, [r3, #0]
 8002870:	4770      	bx	lr
 8002872:	46c0      	nop			; (mov r8, r8)
 8002874:	2000000c 	.word	0x2000000c

08002878 <__libc_init_array>:
 8002878:	b570      	push	{r4, r5, r6, lr}
 800287a:	2600      	movs	r6, #0
 800287c:	4d0c      	ldr	r5, [pc, #48]	; (80028b0 <__libc_init_array+0x38>)
 800287e:	4c0d      	ldr	r4, [pc, #52]	; (80028b4 <__libc_init_array+0x3c>)
 8002880:	1b64      	subs	r4, r4, r5
 8002882:	10a4      	asrs	r4, r4, #2
 8002884:	42a6      	cmp	r6, r4
 8002886:	d109      	bne.n	800289c <__libc_init_array+0x24>
 8002888:	2600      	movs	r6, #0
 800288a:	f000 fc8b 	bl	80031a4 <_init>
 800288e:	4d0a      	ldr	r5, [pc, #40]	; (80028b8 <__libc_init_array+0x40>)
 8002890:	4c0a      	ldr	r4, [pc, #40]	; (80028bc <__libc_init_array+0x44>)
 8002892:	1b64      	subs	r4, r4, r5
 8002894:	10a4      	asrs	r4, r4, #2
 8002896:	42a6      	cmp	r6, r4
 8002898:	d105      	bne.n	80028a6 <__libc_init_array+0x2e>
 800289a:	bd70      	pop	{r4, r5, r6, pc}
 800289c:	00b3      	lsls	r3, r6, #2
 800289e:	58eb      	ldr	r3, [r5, r3]
 80028a0:	4798      	blx	r3
 80028a2:	3601      	adds	r6, #1
 80028a4:	e7ee      	b.n	8002884 <__libc_init_array+0xc>
 80028a6:	00b3      	lsls	r3, r6, #2
 80028a8:	58eb      	ldr	r3, [r5, r3]
 80028aa:	4798      	blx	r3
 80028ac:	3601      	adds	r6, #1
 80028ae:	e7f2      	b.n	8002896 <__libc_init_array+0x1e>
 80028b0:	0800323c 	.word	0x0800323c
 80028b4:	0800323c 	.word	0x0800323c
 80028b8:	0800323c 	.word	0x0800323c
 80028bc:	08003240 	.word	0x08003240

080028c0 <memset>:
 80028c0:	0003      	movs	r3, r0
 80028c2:	1882      	adds	r2, r0, r2
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d100      	bne.n	80028ca <memset+0xa>
 80028c8:	4770      	bx	lr
 80028ca:	7019      	strb	r1, [r3, #0]
 80028cc:	3301      	adds	r3, #1
 80028ce:	e7f9      	b.n	80028c4 <memset+0x4>

080028d0 <siprintf>:
 80028d0:	b40e      	push	{r1, r2, r3}
 80028d2:	b500      	push	{lr}
 80028d4:	490b      	ldr	r1, [pc, #44]	; (8002904 <siprintf+0x34>)
 80028d6:	b09c      	sub	sp, #112	; 0x70
 80028d8:	ab1d      	add	r3, sp, #116	; 0x74
 80028da:	9002      	str	r0, [sp, #8]
 80028dc:	9006      	str	r0, [sp, #24]
 80028de:	9107      	str	r1, [sp, #28]
 80028e0:	9104      	str	r1, [sp, #16]
 80028e2:	4809      	ldr	r0, [pc, #36]	; (8002908 <siprintf+0x38>)
 80028e4:	4909      	ldr	r1, [pc, #36]	; (800290c <siprintf+0x3c>)
 80028e6:	cb04      	ldmia	r3!, {r2}
 80028e8:	9105      	str	r1, [sp, #20]
 80028ea:	6800      	ldr	r0, [r0, #0]
 80028ec:	a902      	add	r1, sp, #8
 80028ee:	9301      	str	r3, [sp, #4]
 80028f0:	f000 f870 	bl	80029d4 <_svfiprintf_r>
 80028f4:	2300      	movs	r3, #0
 80028f6:	9a02      	ldr	r2, [sp, #8]
 80028f8:	7013      	strb	r3, [r2, #0]
 80028fa:	b01c      	add	sp, #112	; 0x70
 80028fc:	bc08      	pop	{r3}
 80028fe:	b003      	add	sp, #12
 8002900:	4718      	bx	r3
 8002902:	46c0      	nop			; (mov r8, r8)
 8002904:	7fffffff 	.word	0x7fffffff
 8002908:	2000000c 	.word	0x2000000c
 800290c:	ffff0208 	.word	0xffff0208

08002910 <__ssputs_r>:
 8002910:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002912:	688e      	ldr	r6, [r1, #8]
 8002914:	b085      	sub	sp, #20
 8002916:	0007      	movs	r7, r0
 8002918:	000c      	movs	r4, r1
 800291a:	9203      	str	r2, [sp, #12]
 800291c:	9301      	str	r3, [sp, #4]
 800291e:	429e      	cmp	r6, r3
 8002920:	d83c      	bhi.n	800299c <__ssputs_r+0x8c>
 8002922:	2390      	movs	r3, #144	; 0x90
 8002924:	898a      	ldrh	r2, [r1, #12]
 8002926:	00db      	lsls	r3, r3, #3
 8002928:	421a      	tst	r2, r3
 800292a:	d034      	beq.n	8002996 <__ssputs_r+0x86>
 800292c:	6909      	ldr	r1, [r1, #16]
 800292e:	6823      	ldr	r3, [r4, #0]
 8002930:	6960      	ldr	r0, [r4, #20]
 8002932:	1a5b      	subs	r3, r3, r1
 8002934:	9302      	str	r3, [sp, #8]
 8002936:	2303      	movs	r3, #3
 8002938:	4343      	muls	r3, r0
 800293a:	0fdd      	lsrs	r5, r3, #31
 800293c:	18ed      	adds	r5, r5, r3
 800293e:	9b01      	ldr	r3, [sp, #4]
 8002940:	9802      	ldr	r0, [sp, #8]
 8002942:	3301      	adds	r3, #1
 8002944:	181b      	adds	r3, r3, r0
 8002946:	106d      	asrs	r5, r5, #1
 8002948:	42ab      	cmp	r3, r5
 800294a:	d900      	bls.n	800294e <__ssputs_r+0x3e>
 800294c:	001d      	movs	r5, r3
 800294e:	0553      	lsls	r3, r2, #21
 8002950:	d532      	bpl.n	80029b8 <__ssputs_r+0xa8>
 8002952:	0029      	movs	r1, r5
 8002954:	0038      	movs	r0, r7
 8002956:	f000 fb53 	bl	8003000 <_malloc_r>
 800295a:	1e06      	subs	r6, r0, #0
 800295c:	d109      	bne.n	8002972 <__ssputs_r+0x62>
 800295e:	230c      	movs	r3, #12
 8002960:	603b      	str	r3, [r7, #0]
 8002962:	2340      	movs	r3, #64	; 0x40
 8002964:	2001      	movs	r0, #1
 8002966:	89a2      	ldrh	r2, [r4, #12]
 8002968:	4240      	negs	r0, r0
 800296a:	4313      	orrs	r3, r2
 800296c:	81a3      	strh	r3, [r4, #12]
 800296e:	b005      	add	sp, #20
 8002970:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002972:	9a02      	ldr	r2, [sp, #8]
 8002974:	6921      	ldr	r1, [r4, #16]
 8002976:	f000 faba 	bl	8002eee <memcpy>
 800297a:	89a3      	ldrh	r3, [r4, #12]
 800297c:	4a14      	ldr	r2, [pc, #80]	; (80029d0 <__ssputs_r+0xc0>)
 800297e:	401a      	ands	r2, r3
 8002980:	2380      	movs	r3, #128	; 0x80
 8002982:	4313      	orrs	r3, r2
 8002984:	81a3      	strh	r3, [r4, #12]
 8002986:	9b02      	ldr	r3, [sp, #8]
 8002988:	6126      	str	r6, [r4, #16]
 800298a:	18f6      	adds	r6, r6, r3
 800298c:	6026      	str	r6, [r4, #0]
 800298e:	6165      	str	r5, [r4, #20]
 8002990:	9e01      	ldr	r6, [sp, #4]
 8002992:	1aed      	subs	r5, r5, r3
 8002994:	60a5      	str	r5, [r4, #8]
 8002996:	9b01      	ldr	r3, [sp, #4]
 8002998:	429e      	cmp	r6, r3
 800299a:	d900      	bls.n	800299e <__ssputs_r+0x8e>
 800299c:	9e01      	ldr	r6, [sp, #4]
 800299e:	0032      	movs	r2, r6
 80029a0:	9903      	ldr	r1, [sp, #12]
 80029a2:	6820      	ldr	r0, [r4, #0]
 80029a4:	f000 faac 	bl	8002f00 <memmove>
 80029a8:	68a3      	ldr	r3, [r4, #8]
 80029aa:	2000      	movs	r0, #0
 80029ac:	1b9b      	subs	r3, r3, r6
 80029ae:	60a3      	str	r3, [r4, #8]
 80029b0:	6823      	ldr	r3, [r4, #0]
 80029b2:	199e      	adds	r6, r3, r6
 80029b4:	6026      	str	r6, [r4, #0]
 80029b6:	e7da      	b.n	800296e <__ssputs_r+0x5e>
 80029b8:	002a      	movs	r2, r5
 80029ba:	0038      	movs	r0, r7
 80029bc:	f000 fb96 	bl	80030ec <_realloc_r>
 80029c0:	1e06      	subs	r6, r0, #0
 80029c2:	d1e0      	bne.n	8002986 <__ssputs_r+0x76>
 80029c4:	0038      	movs	r0, r7
 80029c6:	6921      	ldr	r1, [r4, #16]
 80029c8:	f000 faae 	bl	8002f28 <_free_r>
 80029cc:	e7c7      	b.n	800295e <__ssputs_r+0x4e>
 80029ce:	46c0      	nop			; (mov r8, r8)
 80029d0:	fffffb7f 	.word	0xfffffb7f

080029d4 <_svfiprintf_r>:
 80029d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029d6:	b0a1      	sub	sp, #132	; 0x84
 80029d8:	9003      	str	r0, [sp, #12]
 80029da:	001d      	movs	r5, r3
 80029dc:	898b      	ldrh	r3, [r1, #12]
 80029de:	000f      	movs	r7, r1
 80029e0:	0016      	movs	r6, r2
 80029e2:	061b      	lsls	r3, r3, #24
 80029e4:	d511      	bpl.n	8002a0a <_svfiprintf_r+0x36>
 80029e6:	690b      	ldr	r3, [r1, #16]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d10e      	bne.n	8002a0a <_svfiprintf_r+0x36>
 80029ec:	2140      	movs	r1, #64	; 0x40
 80029ee:	f000 fb07 	bl	8003000 <_malloc_r>
 80029f2:	6038      	str	r0, [r7, #0]
 80029f4:	6138      	str	r0, [r7, #16]
 80029f6:	2800      	cmp	r0, #0
 80029f8:	d105      	bne.n	8002a06 <_svfiprintf_r+0x32>
 80029fa:	230c      	movs	r3, #12
 80029fc:	9a03      	ldr	r2, [sp, #12]
 80029fe:	3801      	subs	r0, #1
 8002a00:	6013      	str	r3, [r2, #0]
 8002a02:	b021      	add	sp, #132	; 0x84
 8002a04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a06:	2340      	movs	r3, #64	; 0x40
 8002a08:	617b      	str	r3, [r7, #20]
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	ac08      	add	r4, sp, #32
 8002a0e:	6163      	str	r3, [r4, #20]
 8002a10:	3320      	adds	r3, #32
 8002a12:	7663      	strb	r3, [r4, #25]
 8002a14:	3310      	adds	r3, #16
 8002a16:	76a3      	strb	r3, [r4, #26]
 8002a18:	9507      	str	r5, [sp, #28]
 8002a1a:	0035      	movs	r5, r6
 8002a1c:	782b      	ldrb	r3, [r5, #0]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <_svfiprintf_r+0x52>
 8002a22:	2b25      	cmp	r3, #37	; 0x25
 8002a24:	d147      	bne.n	8002ab6 <_svfiprintf_r+0xe2>
 8002a26:	1bab      	subs	r3, r5, r6
 8002a28:	9305      	str	r3, [sp, #20]
 8002a2a:	42b5      	cmp	r5, r6
 8002a2c:	d00c      	beq.n	8002a48 <_svfiprintf_r+0x74>
 8002a2e:	0032      	movs	r2, r6
 8002a30:	0039      	movs	r1, r7
 8002a32:	9803      	ldr	r0, [sp, #12]
 8002a34:	f7ff ff6c 	bl	8002910 <__ssputs_r>
 8002a38:	1c43      	adds	r3, r0, #1
 8002a3a:	d100      	bne.n	8002a3e <_svfiprintf_r+0x6a>
 8002a3c:	e0ae      	b.n	8002b9c <_svfiprintf_r+0x1c8>
 8002a3e:	6962      	ldr	r2, [r4, #20]
 8002a40:	9b05      	ldr	r3, [sp, #20]
 8002a42:	4694      	mov	ip, r2
 8002a44:	4463      	add	r3, ip
 8002a46:	6163      	str	r3, [r4, #20]
 8002a48:	782b      	ldrb	r3, [r5, #0]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d100      	bne.n	8002a50 <_svfiprintf_r+0x7c>
 8002a4e:	e0a5      	b.n	8002b9c <_svfiprintf_r+0x1c8>
 8002a50:	2201      	movs	r2, #1
 8002a52:	2300      	movs	r3, #0
 8002a54:	4252      	negs	r2, r2
 8002a56:	6062      	str	r2, [r4, #4]
 8002a58:	a904      	add	r1, sp, #16
 8002a5a:	3254      	adds	r2, #84	; 0x54
 8002a5c:	1852      	adds	r2, r2, r1
 8002a5e:	1c6e      	adds	r6, r5, #1
 8002a60:	6023      	str	r3, [r4, #0]
 8002a62:	60e3      	str	r3, [r4, #12]
 8002a64:	60a3      	str	r3, [r4, #8]
 8002a66:	7013      	strb	r3, [r2, #0]
 8002a68:	65a3      	str	r3, [r4, #88]	; 0x58
 8002a6a:	2205      	movs	r2, #5
 8002a6c:	7831      	ldrb	r1, [r6, #0]
 8002a6e:	4854      	ldr	r0, [pc, #336]	; (8002bc0 <_svfiprintf_r+0x1ec>)
 8002a70:	f000 fa32 	bl	8002ed8 <memchr>
 8002a74:	1c75      	adds	r5, r6, #1
 8002a76:	2800      	cmp	r0, #0
 8002a78:	d11f      	bne.n	8002aba <_svfiprintf_r+0xe6>
 8002a7a:	6822      	ldr	r2, [r4, #0]
 8002a7c:	06d3      	lsls	r3, r2, #27
 8002a7e:	d504      	bpl.n	8002a8a <_svfiprintf_r+0xb6>
 8002a80:	2353      	movs	r3, #83	; 0x53
 8002a82:	a904      	add	r1, sp, #16
 8002a84:	185b      	adds	r3, r3, r1
 8002a86:	2120      	movs	r1, #32
 8002a88:	7019      	strb	r1, [r3, #0]
 8002a8a:	0713      	lsls	r3, r2, #28
 8002a8c:	d504      	bpl.n	8002a98 <_svfiprintf_r+0xc4>
 8002a8e:	2353      	movs	r3, #83	; 0x53
 8002a90:	a904      	add	r1, sp, #16
 8002a92:	185b      	adds	r3, r3, r1
 8002a94:	212b      	movs	r1, #43	; 0x2b
 8002a96:	7019      	strb	r1, [r3, #0]
 8002a98:	7833      	ldrb	r3, [r6, #0]
 8002a9a:	2b2a      	cmp	r3, #42	; 0x2a
 8002a9c:	d016      	beq.n	8002acc <_svfiprintf_r+0xf8>
 8002a9e:	0035      	movs	r5, r6
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	200a      	movs	r0, #10
 8002aa4:	68e3      	ldr	r3, [r4, #12]
 8002aa6:	782a      	ldrb	r2, [r5, #0]
 8002aa8:	1c6e      	adds	r6, r5, #1
 8002aaa:	3a30      	subs	r2, #48	; 0x30
 8002aac:	2a09      	cmp	r2, #9
 8002aae:	d94e      	bls.n	8002b4e <_svfiprintf_r+0x17a>
 8002ab0:	2900      	cmp	r1, #0
 8002ab2:	d111      	bne.n	8002ad8 <_svfiprintf_r+0x104>
 8002ab4:	e017      	b.n	8002ae6 <_svfiprintf_r+0x112>
 8002ab6:	3501      	adds	r5, #1
 8002ab8:	e7b0      	b.n	8002a1c <_svfiprintf_r+0x48>
 8002aba:	4b41      	ldr	r3, [pc, #260]	; (8002bc0 <_svfiprintf_r+0x1ec>)
 8002abc:	6822      	ldr	r2, [r4, #0]
 8002abe:	1ac0      	subs	r0, r0, r3
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	4083      	lsls	r3, r0
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	002e      	movs	r6, r5
 8002ac8:	6023      	str	r3, [r4, #0]
 8002aca:	e7ce      	b.n	8002a6a <_svfiprintf_r+0x96>
 8002acc:	9b07      	ldr	r3, [sp, #28]
 8002ace:	1d19      	adds	r1, r3, #4
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	9107      	str	r1, [sp, #28]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	db01      	blt.n	8002adc <_svfiprintf_r+0x108>
 8002ad8:	930b      	str	r3, [sp, #44]	; 0x2c
 8002ada:	e004      	b.n	8002ae6 <_svfiprintf_r+0x112>
 8002adc:	425b      	negs	r3, r3
 8002ade:	60e3      	str	r3, [r4, #12]
 8002ae0:	2302      	movs	r3, #2
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	6023      	str	r3, [r4, #0]
 8002ae6:	782b      	ldrb	r3, [r5, #0]
 8002ae8:	2b2e      	cmp	r3, #46	; 0x2e
 8002aea:	d10a      	bne.n	8002b02 <_svfiprintf_r+0x12e>
 8002aec:	786b      	ldrb	r3, [r5, #1]
 8002aee:	2b2a      	cmp	r3, #42	; 0x2a
 8002af0:	d135      	bne.n	8002b5e <_svfiprintf_r+0x18a>
 8002af2:	9b07      	ldr	r3, [sp, #28]
 8002af4:	3502      	adds	r5, #2
 8002af6:	1d1a      	adds	r2, r3, #4
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	9207      	str	r2, [sp, #28]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	db2b      	blt.n	8002b58 <_svfiprintf_r+0x184>
 8002b00:	9309      	str	r3, [sp, #36]	; 0x24
 8002b02:	4e30      	ldr	r6, [pc, #192]	; (8002bc4 <_svfiprintf_r+0x1f0>)
 8002b04:	2203      	movs	r2, #3
 8002b06:	0030      	movs	r0, r6
 8002b08:	7829      	ldrb	r1, [r5, #0]
 8002b0a:	f000 f9e5 	bl	8002ed8 <memchr>
 8002b0e:	2800      	cmp	r0, #0
 8002b10:	d006      	beq.n	8002b20 <_svfiprintf_r+0x14c>
 8002b12:	2340      	movs	r3, #64	; 0x40
 8002b14:	1b80      	subs	r0, r0, r6
 8002b16:	4083      	lsls	r3, r0
 8002b18:	6822      	ldr	r2, [r4, #0]
 8002b1a:	3501      	adds	r5, #1
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	6023      	str	r3, [r4, #0]
 8002b20:	7829      	ldrb	r1, [r5, #0]
 8002b22:	2206      	movs	r2, #6
 8002b24:	4828      	ldr	r0, [pc, #160]	; (8002bc8 <_svfiprintf_r+0x1f4>)
 8002b26:	1c6e      	adds	r6, r5, #1
 8002b28:	7621      	strb	r1, [r4, #24]
 8002b2a:	f000 f9d5 	bl	8002ed8 <memchr>
 8002b2e:	2800      	cmp	r0, #0
 8002b30:	d03c      	beq.n	8002bac <_svfiprintf_r+0x1d8>
 8002b32:	4b26      	ldr	r3, [pc, #152]	; (8002bcc <_svfiprintf_r+0x1f8>)
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d125      	bne.n	8002b84 <_svfiprintf_r+0x1b0>
 8002b38:	2207      	movs	r2, #7
 8002b3a:	9b07      	ldr	r3, [sp, #28]
 8002b3c:	3307      	adds	r3, #7
 8002b3e:	4393      	bics	r3, r2
 8002b40:	3308      	adds	r3, #8
 8002b42:	9307      	str	r3, [sp, #28]
 8002b44:	6963      	ldr	r3, [r4, #20]
 8002b46:	9a04      	ldr	r2, [sp, #16]
 8002b48:	189b      	adds	r3, r3, r2
 8002b4a:	6163      	str	r3, [r4, #20]
 8002b4c:	e765      	b.n	8002a1a <_svfiprintf_r+0x46>
 8002b4e:	4343      	muls	r3, r0
 8002b50:	0035      	movs	r5, r6
 8002b52:	2101      	movs	r1, #1
 8002b54:	189b      	adds	r3, r3, r2
 8002b56:	e7a6      	b.n	8002aa6 <_svfiprintf_r+0xd2>
 8002b58:	2301      	movs	r3, #1
 8002b5a:	425b      	negs	r3, r3
 8002b5c:	e7d0      	b.n	8002b00 <_svfiprintf_r+0x12c>
 8002b5e:	2300      	movs	r3, #0
 8002b60:	200a      	movs	r0, #10
 8002b62:	001a      	movs	r2, r3
 8002b64:	3501      	adds	r5, #1
 8002b66:	6063      	str	r3, [r4, #4]
 8002b68:	7829      	ldrb	r1, [r5, #0]
 8002b6a:	1c6e      	adds	r6, r5, #1
 8002b6c:	3930      	subs	r1, #48	; 0x30
 8002b6e:	2909      	cmp	r1, #9
 8002b70:	d903      	bls.n	8002b7a <_svfiprintf_r+0x1a6>
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d0c5      	beq.n	8002b02 <_svfiprintf_r+0x12e>
 8002b76:	9209      	str	r2, [sp, #36]	; 0x24
 8002b78:	e7c3      	b.n	8002b02 <_svfiprintf_r+0x12e>
 8002b7a:	4342      	muls	r2, r0
 8002b7c:	0035      	movs	r5, r6
 8002b7e:	2301      	movs	r3, #1
 8002b80:	1852      	adds	r2, r2, r1
 8002b82:	e7f1      	b.n	8002b68 <_svfiprintf_r+0x194>
 8002b84:	ab07      	add	r3, sp, #28
 8002b86:	9300      	str	r3, [sp, #0]
 8002b88:	003a      	movs	r2, r7
 8002b8a:	0021      	movs	r1, r4
 8002b8c:	4b10      	ldr	r3, [pc, #64]	; (8002bd0 <_svfiprintf_r+0x1fc>)
 8002b8e:	9803      	ldr	r0, [sp, #12]
 8002b90:	e000      	b.n	8002b94 <_svfiprintf_r+0x1c0>
 8002b92:	bf00      	nop
 8002b94:	9004      	str	r0, [sp, #16]
 8002b96:	9b04      	ldr	r3, [sp, #16]
 8002b98:	3301      	adds	r3, #1
 8002b9a:	d1d3      	bne.n	8002b44 <_svfiprintf_r+0x170>
 8002b9c:	89bb      	ldrh	r3, [r7, #12]
 8002b9e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002ba0:	065b      	lsls	r3, r3, #25
 8002ba2:	d400      	bmi.n	8002ba6 <_svfiprintf_r+0x1d2>
 8002ba4:	e72d      	b.n	8002a02 <_svfiprintf_r+0x2e>
 8002ba6:	2001      	movs	r0, #1
 8002ba8:	4240      	negs	r0, r0
 8002baa:	e72a      	b.n	8002a02 <_svfiprintf_r+0x2e>
 8002bac:	ab07      	add	r3, sp, #28
 8002bae:	9300      	str	r3, [sp, #0]
 8002bb0:	003a      	movs	r2, r7
 8002bb2:	0021      	movs	r1, r4
 8002bb4:	4b06      	ldr	r3, [pc, #24]	; (8002bd0 <_svfiprintf_r+0x1fc>)
 8002bb6:	9803      	ldr	r0, [sp, #12]
 8002bb8:	f000 f87c 	bl	8002cb4 <_printf_i>
 8002bbc:	e7ea      	b.n	8002b94 <_svfiprintf_r+0x1c0>
 8002bbe:	46c0      	nop			; (mov r8, r8)
 8002bc0:	08003208 	.word	0x08003208
 8002bc4:	0800320e 	.word	0x0800320e
 8002bc8:	08003212 	.word	0x08003212
 8002bcc:	00000000 	.word	0x00000000
 8002bd0:	08002911 	.word	0x08002911

08002bd4 <_printf_common>:
 8002bd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002bd6:	0015      	movs	r5, r2
 8002bd8:	9301      	str	r3, [sp, #4]
 8002bda:	688a      	ldr	r2, [r1, #8]
 8002bdc:	690b      	ldr	r3, [r1, #16]
 8002bde:	000c      	movs	r4, r1
 8002be0:	9000      	str	r0, [sp, #0]
 8002be2:	4293      	cmp	r3, r2
 8002be4:	da00      	bge.n	8002be8 <_printf_common+0x14>
 8002be6:	0013      	movs	r3, r2
 8002be8:	0022      	movs	r2, r4
 8002bea:	602b      	str	r3, [r5, #0]
 8002bec:	3243      	adds	r2, #67	; 0x43
 8002bee:	7812      	ldrb	r2, [r2, #0]
 8002bf0:	2a00      	cmp	r2, #0
 8002bf2:	d001      	beq.n	8002bf8 <_printf_common+0x24>
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	602b      	str	r3, [r5, #0]
 8002bf8:	6823      	ldr	r3, [r4, #0]
 8002bfa:	069b      	lsls	r3, r3, #26
 8002bfc:	d502      	bpl.n	8002c04 <_printf_common+0x30>
 8002bfe:	682b      	ldr	r3, [r5, #0]
 8002c00:	3302      	adds	r3, #2
 8002c02:	602b      	str	r3, [r5, #0]
 8002c04:	6822      	ldr	r2, [r4, #0]
 8002c06:	2306      	movs	r3, #6
 8002c08:	0017      	movs	r7, r2
 8002c0a:	401f      	ands	r7, r3
 8002c0c:	421a      	tst	r2, r3
 8002c0e:	d027      	beq.n	8002c60 <_printf_common+0x8c>
 8002c10:	0023      	movs	r3, r4
 8002c12:	3343      	adds	r3, #67	; 0x43
 8002c14:	781b      	ldrb	r3, [r3, #0]
 8002c16:	1e5a      	subs	r2, r3, #1
 8002c18:	4193      	sbcs	r3, r2
 8002c1a:	6822      	ldr	r2, [r4, #0]
 8002c1c:	0692      	lsls	r2, r2, #26
 8002c1e:	d430      	bmi.n	8002c82 <_printf_common+0xae>
 8002c20:	0022      	movs	r2, r4
 8002c22:	9901      	ldr	r1, [sp, #4]
 8002c24:	9800      	ldr	r0, [sp, #0]
 8002c26:	9e08      	ldr	r6, [sp, #32]
 8002c28:	3243      	adds	r2, #67	; 0x43
 8002c2a:	47b0      	blx	r6
 8002c2c:	1c43      	adds	r3, r0, #1
 8002c2e:	d025      	beq.n	8002c7c <_printf_common+0xa8>
 8002c30:	2306      	movs	r3, #6
 8002c32:	6820      	ldr	r0, [r4, #0]
 8002c34:	682a      	ldr	r2, [r5, #0]
 8002c36:	68e1      	ldr	r1, [r4, #12]
 8002c38:	2500      	movs	r5, #0
 8002c3a:	4003      	ands	r3, r0
 8002c3c:	2b04      	cmp	r3, #4
 8002c3e:	d103      	bne.n	8002c48 <_printf_common+0x74>
 8002c40:	1a8d      	subs	r5, r1, r2
 8002c42:	43eb      	mvns	r3, r5
 8002c44:	17db      	asrs	r3, r3, #31
 8002c46:	401d      	ands	r5, r3
 8002c48:	68a3      	ldr	r3, [r4, #8]
 8002c4a:	6922      	ldr	r2, [r4, #16]
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	dd01      	ble.n	8002c54 <_printf_common+0x80>
 8002c50:	1a9b      	subs	r3, r3, r2
 8002c52:	18ed      	adds	r5, r5, r3
 8002c54:	2700      	movs	r7, #0
 8002c56:	42bd      	cmp	r5, r7
 8002c58:	d120      	bne.n	8002c9c <_printf_common+0xc8>
 8002c5a:	2000      	movs	r0, #0
 8002c5c:	e010      	b.n	8002c80 <_printf_common+0xac>
 8002c5e:	3701      	adds	r7, #1
 8002c60:	68e3      	ldr	r3, [r4, #12]
 8002c62:	682a      	ldr	r2, [r5, #0]
 8002c64:	1a9b      	subs	r3, r3, r2
 8002c66:	42bb      	cmp	r3, r7
 8002c68:	ddd2      	ble.n	8002c10 <_printf_common+0x3c>
 8002c6a:	0022      	movs	r2, r4
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	9901      	ldr	r1, [sp, #4]
 8002c70:	9800      	ldr	r0, [sp, #0]
 8002c72:	9e08      	ldr	r6, [sp, #32]
 8002c74:	3219      	adds	r2, #25
 8002c76:	47b0      	blx	r6
 8002c78:	1c43      	adds	r3, r0, #1
 8002c7a:	d1f0      	bne.n	8002c5e <_printf_common+0x8a>
 8002c7c:	2001      	movs	r0, #1
 8002c7e:	4240      	negs	r0, r0
 8002c80:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002c82:	2030      	movs	r0, #48	; 0x30
 8002c84:	18e1      	adds	r1, r4, r3
 8002c86:	3143      	adds	r1, #67	; 0x43
 8002c88:	7008      	strb	r0, [r1, #0]
 8002c8a:	0021      	movs	r1, r4
 8002c8c:	1c5a      	adds	r2, r3, #1
 8002c8e:	3145      	adds	r1, #69	; 0x45
 8002c90:	7809      	ldrb	r1, [r1, #0]
 8002c92:	18a2      	adds	r2, r4, r2
 8002c94:	3243      	adds	r2, #67	; 0x43
 8002c96:	3302      	adds	r3, #2
 8002c98:	7011      	strb	r1, [r2, #0]
 8002c9a:	e7c1      	b.n	8002c20 <_printf_common+0x4c>
 8002c9c:	0022      	movs	r2, r4
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	9901      	ldr	r1, [sp, #4]
 8002ca2:	9800      	ldr	r0, [sp, #0]
 8002ca4:	9e08      	ldr	r6, [sp, #32]
 8002ca6:	321a      	adds	r2, #26
 8002ca8:	47b0      	blx	r6
 8002caa:	1c43      	adds	r3, r0, #1
 8002cac:	d0e6      	beq.n	8002c7c <_printf_common+0xa8>
 8002cae:	3701      	adds	r7, #1
 8002cb0:	e7d1      	b.n	8002c56 <_printf_common+0x82>
	...

08002cb4 <_printf_i>:
 8002cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cb6:	b08b      	sub	sp, #44	; 0x2c
 8002cb8:	9206      	str	r2, [sp, #24]
 8002cba:	000a      	movs	r2, r1
 8002cbc:	3243      	adds	r2, #67	; 0x43
 8002cbe:	9307      	str	r3, [sp, #28]
 8002cc0:	9005      	str	r0, [sp, #20]
 8002cc2:	9204      	str	r2, [sp, #16]
 8002cc4:	7e0a      	ldrb	r2, [r1, #24]
 8002cc6:	000c      	movs	r4, r1
 8002cc8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002cca:	2a78      	cmp	r2, #120	; 0x78
 8002ccc:	d807      	bhi.n	8002cde <_printf_i+0x2a>
 8002cce:	2a62      	cmp	r2, #98	; 0x62
 8002cd0:	d809      	bhi.n	8002ce6 <_printf_i+0x32>
 8002cd2:	2a00      	cmp	r2, #0
 8002cd4:	d100      	bne.n	8002cd8 <_printf_i+0x24>
 8002cd6:	e0c1      	b.n	8002e5c <_printf_i+0x1a8>
 8002cd8:	2a58      	cmp	r2, #88	; 0x58
 8002cda:	d100      	bne.n	8002cde <_printf_i+0x2a>
 8002cdc:	e08c      	b.n	8002df8 <_printf_i+0x144>
 8002cde:	0026      	movs	r6, r4
 8002ce0:	3642      	adds	r6, #66	; 0x42
 8002ce2:	7032      	strb	r2, [r6, #0]
 8002ce4:	e022      	b.n	8002d2c <_printf_i+0x78>
 8002ce6:	0010      	movs	r0, r2
 8002ce8:	3863      	subs	r0, #99	; 0x63
 8002cea:	2815      	cmp	r0, #21
 8002cec:	d8f7      	bhi.n	8002cde <_printf_i+0x2a>
 8002cee:	f7fd fa0b 	bl	8000108 <__gnu_thumb1_case_shi>
 8002cf2:	0016      	.short	0x0016
 8002cf4:	fff6001f 	.word	0xfff6001f
 8002cf8:	fff6fff6 	.word	0xfff6fff6
 8002cfc:	001ffff6 	.word	0x001ffff6
 8002d00:	fff6fff6 	.word	0xfff6fff6
 8002d04:	fff6fff6 	.word	0xfff6fff6
 8002d08:	003600a8 	.word	0x003600a8
 8002d0c:	fff6009a 	.word	0xfff6009a
 8002d10:	00b9fff6 	.word	0x00b9fff6
 8002d14:	0036fff6 	.word	0x0036fff6
 8002d18:	fff6fff6 	.word	0xfff6fff6
 8002d1c:	009e      	.short	0x009e
 8002d1e:	0026      	movs	r6, r4
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	3642      	adds	r6, #66	; 0x42
 8002d24:	1d11      	adds	r1, r2, #4
 8002d26:	6019      	str	r1, [r3, #0]
 8002d28:	6813      	ldr	r3, [r2, #0]
 8002d2a:	7033      	strb	r3, [r6, #0]
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e0a7      	b.n	8002e80 <_printf_i+0x1cc>
 8002d30:	6808      	ldr	r0, [r1, #0]
 8002d32:	6819      	ldr	r1, [r3, #0]
 8002d34:	1d0a      	adds	r2, r1, #4
 8002d36:	0605      	lsls	r5, r0, #24
 8002d38:	d50b      	bpl.n	8002d52 <_printf_i+0x9e>
 8002d3a:	680d      	ldr	r5, [r1, #0]
 8002d3c:	601a      	str	r2, [r3, #0]
 8002d3e:	2d00      	cmp	r5, #0
 8002d40:	da03      	bge.n	8002d4a <_printf_i+0x96>
 8002d42:	232d      	movs	r3, #45	; 0x2d
 8002d44:	9a04      	ldr	r2, [sp, #16]
 8002d46:	426d      	negs	r5, r5
 8002d48:	7013      	strb	r3, [r2, #0]
 8002d4a:	4b61      	ldr	r3, [pc, #388]	; (8002ed0 <_printf_i+0x21c>)
 8002d4c:	270a      	movs	r7, #10
 8002d4e:	9303      	str	r3, [sp, #12]
 8002d50:	e01b      	b.n	8002d8a <_printf_i+0xd6>
 8002d52:	680d      	ldr	r5, [r1, #0]
 8002d54:	601a      	str	r2, [r3, #0]
 8002d56:	0641      	lsls	r1, r0, #25
 8002d58:	d5f1      	bpl.n	8002d3e <_printf_i+0x8a>
 8002d5a:	b22d      	sxth	r5, r5
 8002d5c:	e7ef      	b.n	8002d3e <_printf_i+0x8a>
 8002d5e:	680d      	ldr	r5, [r1, #0]
 8002d60:	6819      	ldr	r1, [r3, #0]
 8002d62:	1d08      	adds	r0, r1, #4
 8002d64:	6018      	str	r0, [r3, #0]
 8002d66:	062e      	lsls	r6, r5, #24
 8002d68:	d501      	bpl.n	8002d6e <_printf_i+0xba>
 8002d6a:	680d      	ldr	r5, [r1, #0]
 8002d6c:	e003      	b.n	8002d76 <_printf_i+0xc2>
 8002d6e:	066d      	lsls	r5, r5, #25
 8002d70:	d5fb      	bpl.n	8002d6a <_printf_i+0xb6>
 8002d72:	680d      	ldr	r5, [r1, #0]
 8002d74:	b2ad      	uxth	r5, r5
 8002d76:	4b56      	ldr	r3, [pc, #344]	; (8002ed0 <_printf_i+0x21c>)
 8002d78:	2708      	movs	r7, #8
 8002d7a:	9303      	str	r3, [sp, #12]
 8002d7c:	2a6f      	cmp	r2, #111	; 0x6f
 8002d7e:	d000      	beq.n	8002d82 <_printf_i+0xce>
 8002d80:	3702      	adds	r7, #2
 8002d82:	0023      	movs	r3, r4
 8002d84:	2200      	movs	r2, #0
 8002d86:	3343      	adds	r3, #67	; 0x43
 8002d88:	701a      	strb	r2, [r3, #0]
 8002d8a:	6863      	ldr	r3, [r4, #4]
 8002d8c:	60a3      	str	r3, [r4, #8]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	db03      	blt.n	8002d9a <_printf_i+0xe6>
 8002d92:	2204      	movs	r2, #4
 8002d94:	6821      	ldr	r1, [r4, #0]
 8002d96:	4391      	bics	r1, r2
 8002d98:	6021      	str	r1, [r4, #0]
 8002d9a:	2d00      	cmp	r5, #0
 8002d9c:	d102      	bne.n	8002da4 <_printf_i+0xf0>
 8002d9e:	9e04      	ldr	r6, [sp, #16]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d00c      	beq.n	8002dbe <_printf_i+0x10a>
 8002da4:	9e04      	ldr	r6, [sp, #16]
 8002da6:	0028      	movs	r0, r5
 8002da8:	0039      	movs	r1, r7
 8002daa:	f7fd fa3d 	bl	8000228 <__aeabi_uidivmod>
 8002dae:	9b03      	ldr	r3, [sp, #12]
 8002db0:	3e01      	subs	r6, #1
 8002db2:	5c5b      	ldrb	r3, [r3, r1]
 8002db4:	7033      	strb	r3, [r6, #0]
 8002db6:	002b      	movs	r3, r5
 8002db8:	0005      	movs	r5, r0
 8002dba:	429f      	cmp	r7, r3
 8002dbc:	d9f3      	bls.n	8002da6 <_printf_i+0xf2>
 8002dbe:	2f08      	cmp	r7, #8
 8002dc0:	d109      	bne.n	8002dd6 <_printf_i+0x122>
 8002dc2:	6823      	ldr	r3, [r4, #0]
 8002dc4:	07db      	lsls	r3, r3, #31
 8002dc6:	d506      	bpl.n	8002dd6 <_printf_i+0x122>
 8002dc8:	6863      	ldr	r3, [r4, #4]
 8002dca:	6922      	ldr	r2, [r4, #16]
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	dc02      	bgt.n	8002dd6 <_printf_i+0x122>
 8002dd0:	2330      	movs	r3, #48	; 0x30
 8002dd2:	3e01      	subs	r6, #1
 8002dd4:	7033      	strb	r3, [r6, #0]
 8002dd6:	9b04      	ldr	r3, [sp, #16]
 8002dd8:	1b9b      	subs	r3, r3, r6
 8002dda:	6123      	str	r3, [r4, #16]
 8002ddc:	9b07      	ldr	r3, [sp, #28]
 8002dde:	0021      	movs	r1, r4
 8002de0:	9300      	str	r3, [sp, #0]
 8002de2:	9805      	ldr	r0, [sp, #20]
 8002de4:	9b06      	ldr	r3, [sp, #24]
 8002de6:	aa09      	add	r2, sp, #36	; 0x24
 8002de8:	f7ff fef4 	bl	8002bd4 <_printf_common>
 8002dec:	1c43      	adds	r3, r0, #1
 8002dee:	d14c      	bne.n	8002e8a <_printf_i+0x1d6>
 8002df0:	2001      	movs	r0, #1
 8002df2:	4240      	negs	r0, r0
 8002df4:	b00b      	add	sp, #44	; 0x2c
 8002df6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002df8:	3145      	adds	r1, #69	; 0x45
 8002dfa:	700a      	strb	r2, [r1, #0]
 8002dfc:	4a34      	ldr	r2, [pc, #208]	; (8002ed0 <_printf_i+0x21c>)
 8002dfe:	9203      	str	r2, [sp, #12]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	6821      	ldr	r1, [r4, #0]
 8002e04:	ca20      	ldmia	r2!, {r5}
 8002e06:	601a      	str	r2, [r3, #0]
 8002e08:	0608      	lsls	r0, r1, #24
 8002e0a:	d516      	bpl.n	8002e3a <_printf_i+0x186>
 8002e0c:	07cb      	lsls	r3, r1, #31
 8002e0e:	d502      	bpl.n	8002e16 <_printf_i+0x162>
 8002e10:	2320      	movs	r3, #32
 8002e12:	4319      	orrs	r1, r3
 8002e14:	6021      	str	r1, [r4, #0]
 8002e16:	2710      	movs	r7, #16
 8002e18:	2d00      	cmp	r5, #0
 8002e1a:	d1b2      	bne.n	8002d82 <_printf_i+0xce>
 8002e1c:	2320      	movs	r3, #32
 8002e1e:	6822      	ldr	r2, [r4, #0]
 8002e20:	439a      	bics	r2, r3
 8002e22:	6022      	str	r2, [r4, #0]
 8002e24:	e7ad      	b.n	8002d82 <_printf_i+0xce>
 8002e26:	2220      	movs	r2, #32
 8002e28:	6809      	ldr	r1, [r1, #0]
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	6022      	str	r2, [r4, #0]
 8002e2e:	0022      	movs	r2, r4
 8002e30:	2178      	movs	r1, #120	; 0x78
 8002e32:	3245      	adds	r2, #69	; 0x45
 8002e34:	7011      	strb	r1, [r2, #0]
 8002e36:	4a27      	ldr	r2, [pc, #156]	; (8002ed4 <_printf_i+0x220>)
 8002e38:	e7e1      	b.n	8002dfe <_printf_i+0x14a>
 8002e3a:	0648      	lsls	r0, r1, #25
 8002e3c:	d5e6      	bpl.n	8002e0c <_printf_i+0x158>
 8002e3e:	b2ad      	uxth	r5, r5
 8002e40:	e7e4      	b.n	8002e0c <_printf_i+0x158>
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	680d      	ldr	r5, [r1, #0]
 8002e46:	1d10      	adds	r0, r2, #4
 8002e48:	6949      	ldr	r1, [r1, #20]
 8002e4a:	6018      	str	r0, [r3, #0]
 8002e4c:	6813      	ldr	r3, [r2, #0]
 8002e4e:	062e      	lsls	r6, r5, #24
 8002e50:	d501      	bpl.n	8002e56 <_printf_i+0x1a2>
 8002e52:	6019      	str	r1, [r3, #0]
 8002e54:	e002      	b.n	8002e5c <_printf_i+0x1a8>
 8002e56:	066d      	lsls	r5, r5, #25
 8002e58:	d5fb      	bpl.n	8002e52 <_printf_i+0x19e>
 8002e5a:	8019      	strh	r1, [r3, #0]
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	9e04      	ldr	r6, [sp, #16]
 8002e60:	6123      	str	r3, [r4, #16]
 8002e62:	e7bb      	b.n	8002ddc <_printf_i+0x128>
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	1d11      	adds	r1, r2, #4
 8002e68:	6019      	str	r1, [r3, #0]
 8002e6a:	6816      	ldr	r6, [r2, #0]
 8002e6c:	2100      	movs	r1, #0
 8002e6e:	0030      	movs	r0, r6
 8002e70:	6862      	ldr	r2, [r4, #4]
 8002e72:	f000 f831 	bl	8002ed8 <memchr>
 8002e76:	2800      	cmp	r0, #0
 8002e78:	d001      	beq.n	8002e7e <_printf_i+0x1ca>
 8002e7a:	1b80      	subs	r0, r0, r6
 8002e7c:	6060      	str	r0, [r4, #4]
 8002e7e:	6863      	ldr	r3, [r4, #4]
 8002e80:	6123      	str	r3, [r4, #16]
 8002e82:	2300      	movs	r3, #0
 8002e84:	9a04      	ldr	r2, [sp, #16]
 8002e86:	7013      	strb	r3, [r2, #0]
 8002e88:	e7a8      	b.n	8002ddc <_printf_i+0x128>
 8002e8a:	6923      	ldr	r3, [r4, #16]
 8002e8c:	0032      	movs	r2, r6
 8002e8e:	9906      	ldr	r1, [sp, #24]
 8002e90:	9805      	ldr	r0, [sp, #20]
 8002e92:	9d07      	ldr	r5, [sp, #28]
 8002e94:	47a8      	blx	r5
 8002e96:	1c43      	adds	r3, r0, #1
 8002e98:	d0aa      	beq.n	8002df0 <_printf_i+0x13c>
 8002e9a:	6823      	ldr	r3, [r4, #0]
 8002e9c:	079b      	lsls	r3, r3, #30
 8002e9e:	d415      	bmi.n	8002ecc <_printf_i+0x218>
 8002ea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ea2:	68e0      	ldr	r0, [r4, #12]
 8002ea4:	4298      	cmp	r0, r3
 8002ea6:	daa5      	bge.n	8002df4 <_printf_i+0x140>
 8002ea8:	0018      	movs	r0, r3
 8002eaa:	e7a3      	b.n	8002df4 <_printf_i+0x140>
 8002eac:	0022      	movs	r2, r4
 8002eae:	2301      	movs	r3, #1
 8002eb0:	9906      	ldr	r1, [sp, #24]
 8002eb2:	9805      	ldr	r0, [sp, #20]
 8002eb4:	9e07      	ldr	r6, [sp, #28]
 8002eb6:	3219      	adds	r2, #25
 8002eb8:	47b0      	blx	r6
 8002eba:	1c43      	adds	r3, r0, #1
 8002ebc:	d098      	beq.n	8002df0 <_printf_i+0x13c>
 8002ebe:	3501      	adds	r5, #1
 8002ec0:	68e3      	ldr	r3, [r4, #12]
 8002ec2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002ec4:	1a9b      	subs	r3, r3, r2
 8002ec6:	42ab      	cmp	r3, r5
 8002ec8:	dcf0      	bgt.n	8002eac <_printf_i+0x1f8>
 8002eca:	e7e9      	b.n	8002ea0 <_printf_i+0x1ec>
 8002ecc:	2500      	movs	r5, #0
 8002ece:	e7f7      	b.n	8002ec0 <_printf_i+0x20c>
 8002ed0:	08003219 	.word	0x08003219
 8002ed4:	0800322a 	.word	0x0800322a

08002ed8 <memchr>:
 8002ed8:	b2c9      	uxtb	r1, r1
 8002eda:	1882      	adds	r2, r0, r2
 8002edc:	4290      	cmp	r0, r2
 8002ede:	d101      	bne.n	8002ee4 <memchr+0xc>
 8002ee0:	2000      	movs	r0, #0
 8002ee2:	4770      	bx	lr
 8002ee4:	7803      	ldrb	r3, [r0, #0]
 8002ee6:	428b      	cmp	r3, r1
 8002ee8:	d0fb      	beq.n	8002ee2 <memchr+0xa>
 8002eea:	3001      	adds	r0, #1
 8002eec:	e7f6      	b.n	8002edc <memchr+0x4>

08002eee <memcpy>:
 8002eee:	2300      	movs	r3, #0
 8002ef0:	b510      	push	{r4, lr}
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d100      	bne.n	8002ef8 <memcpy+0xa>
 8002ef6:	bd10      	pop	{r4, pc}
 8002ef8:	5ccc      	ldrb	r4, [r1, r3]
 8002efa:	54c4      	strb	r4, [r0, r3]
 8002efc:	3301      	adds	r3, #1
 8002efe:	e7f8      	b.n	8002ef2 <memcpy+0x4>

08002f00 <memmove>:
 8002f00:	b510      	push	{r4, lr}
 8002f02:	4288      	cmp	r0, r1
 8002f04:	d902      	bls.n	8002f0c <memmove+0xc>
 8002f06:	188b      	adds	r3, r1, r2
 8002f08:	4298      	cmp	r0, r3
 8002f0a:	d303      	bcc.n	8002f14 <memmove+0x14>
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	e007      	b.n	8002f20 <memmove+0x20>
 8002f10:	5c8b      	ldrb	r3, [r1, r2]
 8002f12:	5483      	strb	r3, [r0, r2]
 8002f14:	3a01      	subs	r2, #1
 8002f16:	d2fb      	bcs.n	8002f10 <memmove+0x10>
 8002f18:	bd10      	pop	{r4, pc}
 8002f1a:	5ccc      	ldrb	r4, [r1, r3]
 8002f1c:	54c4      	strb	r4, [r0, r3]
 8002f1e:	3301      	adds	r3, #1
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d1fa      	bne.n	8002f1a <memmove+0x1a>
 8002f24:	e7f8      	b.n	8002f18 <memmove+0x18>
	...

08002f28 <_free_r>:
 8002f28:	b570      	push	{r4, r5, r6, lr}
 8002f2a:	0005      	movs	r5, r0
 8002f2c:	2900      	cmp	r1, #0
 8002f2e:	d010      	beq.n	8002f52 <_free_r+0x2a>
 8002f30:	1f0c      	subs	r4, r1, #4
 8002f32:	6823      	ldr	r3, [r4, #0]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	da00      	bge.n	8002f3a <_free_r+0x12>
 8002f38:	18e4      	adds	r4, r4, r3
 8002f3a:	0028      	movs	r0, r5
 8002f3c:	f000 f918 	bl	8003170 <__malloc_lock>
 8002f40:	4a1d      	ldr	r2, [pc, #116]	; (8002fb8 <_free_r+0x90>)
 8002f42:	6813      	ldr	r3, [r2, #0]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d105      	bne.n	8002f54 <_free_r+0x2c>
 8002f48:	6063      	str	r3, [r4, #4]
 8002f4a:	6014      	str	r4, [r2, #0]
 8002f4c:	0028      	movs	r0, r5
 8002f4e:	f000 f917 	bl	8003180 <__malloc_unlock>
 8002f52:	bd70      	pop	{r4, r5, r6, pc}
 8002f54:	42a3      	cmp	r3, r4
 8002f56:	d908      	bls.n	8002f6a <_free_r+0x42>
 8002f58:	6821      	ldr	r1, [r4, #0]
 8002f5a:	1860      	adds	r0, r4, r1
 8002f5c:	4283      	cmp	r3, r0
 8002f5e:	d1f3      	bne.n	8002f48 <_free_r+0x20>
 8002f60:	6818      	ldr	r0, [r3, #0]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	1841      	adds	r1, r0, r1
 8002f66:	6021      	str	r1, [r4, #0]
 8002f68:	e7ee      	b.n	8002f48 <_free_r+0x20>
 8002f6a:	001a      	movs	r2, r3
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d001      	beq.n	8002f76 <_free_r+0x4e>
 8002f72:	42a3      	cmp	r3, r4
 8002f74:	d9f9      	bls.n	8002f6a <_free_r+0x42>
 8002f76:	6811      	ldr	r1, [r2, #0]
 8002f78:	1850      	adds	r0, r2, r1
 8002f7a:	42a0      	cmp	r0, r4
 8002f7c:	d10b      	bne.n	8002f96 <_free_r+0x6e>
 8002f7e:	6820      	ldr	r0, [r4, #0]
 8002f80:	1809      	adds	r1, r1, r0
 8002f82:	1850      	adds	r0, r2, r1
 8002f84:	6011      	str	r1, [r2, #0]
 8002f86:	4283      	cmp	r3, r0
 8002f88:	d1e0      	bne.n	8002f4c <_free_r+0x24>
 8002f8a:	6818      	ldr	r0, [r3, #0]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	1841      	adds	r1, r0, r1
 8002f90:	6011      	str	r1, [r2, #0]
 8002f92:	6053      	str	r3, [r2, #4]
 8002f94:	e7da      	b.n	8002f4c <_free_r+0x24>
 8002f96:	42a0      	cmp	r0, r4
 8002f98:	d902      	bls.n	8002fa0 <_free_r+0x78>
 8002f9a:	230c      	movs	r3, #12
 8002f9c:	602b      	str	r3, [r5, #0]
 8002f9e:	e7d5      	b.n	8002f4c <_free_r+0x24>
 8002fa0:	6821      	ldr	r1, [r4, #0]
 8002fa2:	1860      	adds	r0, r4, r1
 8002fa4:	4283      	cmp	r3, r0
 8002fa6:	d103      	bne.n	8002fb0 <_free_r+0x88>
 8002fa8:	6818      	ldr	r0, [r3, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	1841      	adds	r1, r0, r1
 8002fae:	6021      	str	r1, [r4, #0]
 8002fb0:	6063      	str	r3, [r4, #4]
 8002fb2:	6054      	str	r4, [r2, #4]
 8002fb4:	e7ca      	b.n	8002f4c <_free_r+0x24>
 8002fb6:	46c0      	nop			; (mov r8, r8)
 8002fb8:	2000012c 	.word	0x2000012c

08002fbc <sbrk_aligned>:
 8002fbc:	b570      	push	{r4, r5, r6, lr}
 8002fbe:	4e0f      	ldr	r6, [pc, #60]	; (8002ffc <sbrk_aligned+0x40>)
 8002fc0:	000d      	movs	r5, r1
 8002fc2:	6831      	ldr	r1, [r6, #0]
 8002fc4:	0004      	movs	r4, r0
 8002fc6:	2900      	cmp	r1, #0
 8002fc8:	d102      	bne.n	8002fd0 <sbrk_aligned+0x14>
 8002fca:	f000 f8bf 	bl	800314c <_sbrk_r>
 8002fce:	6030      	str	r0, [r6, #0]
 8002fd0:	0029      	movs	r1, r5
 8002fd2:	0020      	movs	r0, r4
 8002fd4:	f000 f8ba 	bl	800314c <_sbrk_r>
 8002fd8:	1c43      	adds	r3, r0, #1
 8002fda:	d00a      	beq.n	8002ff2 <sbrk_aligned+0x36>
 8002fdc:	2303      	movs	r3, #3
 8002fde:	1cc5      	adds	r5, r0, #3
 8002fe0:	439d      	bics	r5, r3
 8002fe2:	42a8      	cmp	r0, r5
 8002fe4:	d007      	beq.n	8002ff6 <sbrk_aligned+0x3a>
 8002fe6:	1a29      	subs	r1, r5, r0
 8002fe8:	0020      	movs	r0, r4
 8002fea:	f000 f8af 	bl	800314c <_sbrk_r>
 8002fee:	1c43      	adds	r3, r0, #1
 8002ff0:	d101      	bne.n	8002ff6 <sbrk_aligned+0x3a>
 8002ff2:	2501      	movs	r5, #1
 8002ff4:	426d      	negs	r5, r5
 8002ff6:	0028      	movs	r0, r5
 8002ff8:	bd70      	pop	{r4, r5, r6, pc}
 8002ffa:	46c0      	nop			; (mov r8, r8)
 8002ffc:	20000130 	.word	0x20000130

08003000 <_malloc_r>:
 8003000:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003002:	2203      	movs	r2, #3
 8003004:	1ccb      	adds	r3, r1, #3
 8003006:	4393      	bics	r3, r2
 8003008:	3308      	adds	r3, #8
 800300a:	0006      	movs	r6, r0
 800300c:	001f      	movs	r7, r3
 800300e:	2b0c      	cmp	r3, #12
 8003010:	d232      	bcs.n	8003078 <_malloc_r+0x78>
 8003012:	270c      	movs	r7, #12
 8003014:	42b9      	cmp	r1, r7
 8003016:	d831      	bhi.n	800307c <_malloc_r+0x7c>
 8003018:	0030      	movs	r0, r6
 800301a:	f000 f8a9 	bl	8003170 <__malloc_lock>
 800301e:	4d32      	ldr	r5, [pc, #200]	; (80030e8 <_malloc_r+0xe8>)
 8003020:	682b      	ldr	r3, [r5, #0]
 8003022:	001c      	movs	r4, r3
 8003024:	2c00      	cmp	r4, #0
 8003026:	d12e      	bne.n	8003086 <_malloc_r+0x86>
 8003028:	0039      	movs	r1, r7
 800302a:	0030      	movs	r0, r6
 800302c:	f7ff ffc6 	bl	8002fbc <sbrk_aligned>
 8003030:	0004      	movs	r4, r0
 8003032:	1c43      	adds	r3, r0, #1
 8003034:	d11e      	bne.n	8003074 <_malloc_r+0x74>
 8003036:	682c      	ldr	r4, [r5, #0]
 8003038:	0025      	movs	r5, r4
 800303a:	2d00      	cmp	r5, #0
 800303c:	d14a      	bne.n	80030d4 <_malloc_r+0xd4>
 800303e:	6823      	ldr	r3, [r4, #0]
 8003040:	0029      	movs	r1, r5
 8003042:	18e3      	adds	r3, r4, r3
 8003044:	0030      	movs	r0, r6
 8003046:	9301      	str	r3, [sp, #4]
 8003048:	f000 f880 	bl	800314c <_sbrk_r>
 800304c:	9b01      	ldr	r3, [sp, #4]
 800304e:	4283      	cmp	r3, r0
 8003050:	d143      	bne.n	80030da <_malloc_r+0xda>
 8003052:	6823      	ldr	r3, [r4, #0]
 8003054:	3703      	adds	r7, #3
 8003056:	1aff      	subs	r7, r7, r3
 8003058:	2303      	movs	r3, #3
 800305a:	439f      	bics	r7, r3
 800305c:	3708      	adds	r7, #8
 800305e:	2f0c      	cmp	r7, #12
 8003060:	d200      	bcs.n	8003064 <_malloc_r+0x64>
 8003062:	270c      	movs	r7, #12
 8003064:	0039      	movs	r1, r7
 8003066:	0030      	movs	r0, r6
 8003068:	f7ff ffa8 	bl	8002fbc <sbrk_aligned>
 800306c:	1c43      	adds	r3, r0, #1
 800306e:	d034      	beq.n	80030da <_malloc_r+0xda>
 8003070:	6823      	ldr	r3, [r4, #0]
 8003072:	19df      	adds	r7, r3, r7
 8003074:	6027      	str	r7, [r4, #0]
 8003076:	e013      	b.n	80030a0 <_malloc_r+0xa0>
 8003078:	2b00      	cmp	r3, #0
 800307a:	dacb      	bge.n	8003014 <_malloc_r+0x14>
 800307c:	230c      	movs	r3, #12
 800307e:	2500      	movs	r5, #0
 8003080:	6033      	str	r3, [r6, #0]
 8003082:	0028      	movs	r0, r5
 8003084:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003086:	6822      	ldr	r2, [r4, #0]
 8003088:	1bd1      	subs	r1, r2, r7
 800308a:	d420      	bmi.n	80030ce <_malloc_r+0xce>
 800308c:	290b      	cmp	r1, #11
 800308e:	d917      	bls.n	80030c0 <_malloc_r+0xc0>
 8003090:	19e2      	adds	r2, r4, r7
 8003092:	6027      	str	r7, [r4, #0]
 8003094:	42a3      	cmp	r3, r4
 8003096:	d111      	bne.n	80030bc <_malloc_r+0xbc>
 8003098:	602a      	str	r2, [r5, #0]
 800309a:	6863      	ldr	r3, [r4, #4]
 800309c:	6011      	str	r1, [r2, #0]
 800309e:	6053      	str	r3, [r2, #4]
 80030a0:	0030      	movs	r0, r6
 80030a2:	0025      	movs	r5, r4
 80030a4:	f000 f86c 	bl	8003180 <__malloc_unlock>
 80030a8:	2207      	movs	r2, #7
 80030aa:	350b      	adds	r5, #11
 80030ac:	1d23      	adds	r3, r4, #4
 80030ae:	4395      	bics	r5, r2
 80030b0:	1aea      	subs	r2, r5, r3
 80030b2:	429d      	cmp	r5, r3
 80030b4:	d0e5      	beq.n	8003082 <_malloc_r+0x82>
 80030b6:	1b5b      	subs	r3, r3, r5
 80030b8:	50a3      	str	r3, [r4, r2]
 80030ba:	e7e2      	b.n	8003082 <_malloc_r+0x82>
 80030bc:	605a      	str	r2, [r3, #4]
 80030be:	e7ec      	b.n	800309a <_malloc_r+0x9a>
 80030c0:	6862      	ldr	r2, [r4, #4]
 80030c2:	42a3      	cmp	r3, r4
 80030c4:	d101      	bne.n	80030ca <_malloc_r+0xca>
 80030c6:	602a      	str	r2, [r5, #0]
 80030c8:	e7ea      	b.n	80030a0 <_malloc_r+0xa0>
 80030ca:	605a      	str	r2, [r3, #4]
 80030cc:	e7e8      	b.n	80030a0 <_malloc_r+0xa0>
 80030ce:	0023      	movs	r3, r4
 80030d0:	6864      	ldr	r4, [r4, #4]
 80030d2:	e7a7      	b.n	8003024 <_malloc_r+0x24>
 80030d4:	002c      	movs	r4, r5
 80030d6:	686d      	ldr	r5, [r5, #4]
 80030d8:	e7af      	b.n	800303a <_malloc_r+0x3a>
 80030da:	230c      	movs	r3, #12
 80030dc:	0030      	movs	r0, r6
 80030de:	6033      	str	r3, [r6, #0]
 80030e0:	f000 f84e 	bl	8003180 <__malloc_unlock>
 80030e4:	e7cd      	b.n	8003082 <_malloc_r+0x82>
 80030e6:	46c0      	nop			; (mov r8, r8)
 80030e8:	2000012c 	.word	0x2000012c

080030ec <_realloc_r>:
 80030ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030ee:	0007      	movs	r7, r0
 80030f0:	000e      	movs	r6, r1
 80030f2:	0014      	movs	r4, r2
 80030f4:	2900      	cmp	r1, #0
 80030f6:	d105      	bne.n	8003104 <_realloc_r+0x18>
 80030f8:	0011      	movs	r1, r2
 80030fa:	f7ff ff81 	bl	8003000 <_malloc_r>
 80030fe:	0005      	movs	r5, r0
 8003100:	0028      	movs	r0, r5
 8003102:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003104:	2a00      	cmp	r2, #0
 8003106:	d103      	bne.n	8003110 <_realloc_r+0x24>
 8003108:	f7ff ff0e 	bl	8002f28 <_free_r>
 800310c:	0025      	movs	r5, r4
 800310e:	e7f7      	b.n	8003100 <_realloc_r+0x14>
 8003110:	f000 f83e 	bl	8003190 <_malloc_usable_size_r>
 8003114:	9001      	str	r0, [sp, #4]
 8003116:	4284      	cmp	r4, r0
 8003118:	d803      	bhi.n	8003122 <_realloc_r+0x36>
 800311a:	0035      	movs	r5, r6
 800311c:	0843      	lsrs	r3, r0, #1
 800311e:	42a3      	cmp	r3, r4
 8003120:	d3ee      	bcc.n	8003100 <_realloc_r+0x14>
 8003122:	0021      	movs	r1, r4
 8003124:	0038      	movs	r0, r7
 8003126:	f7ff ff6b 	bl	8003000 <_malloc_r>
 800312a:	1e05      	subs	r5, r0, #0
 800312c:	d0e8      	beq.n	8003100 <_realloc_r+0x14>
 800312e:	9b01      	ldr	r3, [sp, #4]
 8003130:	0022      	movs	r2, r4
 8003132:	429c      	cmp	r4, r3
 8003134:	d900      	bls.n	8003138 <_realloc_r+0x4c>
 8003136:	001a      	movs	r2, r3
 8003138:	0031      	movs	r1, r6
 800313a:	0028      	movs	r0, r5
 800313c:	f7ff fed7 	bl	8002eee <memcpy>
 8003140:	0031      	movs	r1, r6
 8003142:	0038      	movs	r0, r7
 8003144:	f7ff fef0 	bl	8002f28 <_free_r>
 8003148:	e7da      	b.n	8003100 <_realloc_r+0x14>
	...

0800314c <_sbrk_r>:
 800314c:	2300      	movs	r3, #0
 800314e:	b570      	push	{r4, r5, r6, lr}
 8003150:	4d06      	ldr	r5, [pc, #24]	; (800316c <_sbrk_r+0x20>)
 8003152:	0004      	movs	r4, r0
 8003154:	0008      	movs	r0, r1
 8003156:	602b      	str	r3, [r5, #0]
 8003158:	f7fd fc24 	bl	80009a4 <_sbrk>
 800315c:	1c43      	adds	r3, r0, #1
 800315e:	d103      	bne.n	8003168 <_sbrk_r+0x1c>
 8003160:	682b      	ldr	r3, [r5, #0]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d000      	beq.n	8003168 <_sbrk_r+0x1c>
 8003166:	6023      	str	r3, [r4, #0]
 8003168:	bd70      	pop	{r4, r5, r6, pc}
 800316a:	46c0      	nop			; (mov r8, r8)
 800316c:	20000134 	.word	0x20000134

08003170 <__malloc_lock>:
 8003170:	b510      	push	{r4, lr}
 8003172:	4802      	ldr	r0, [pc, #8]	; (800317c <__malloc_lock+0xc>)
 8003174:	f000 f814 	bl	80031a0 <__retarget_lock_acquire_recursive>
 8003178:	bd10      	pop	{r4, pc}
 800317a:	46c0      	nop			; (mov r8, r8)
 800317c:	20000138 	.word	0x20000138

08003180 <__malloc_unlock>:
 8003180:	b510      	push	{r4, lr}
 8003182:	4802      	ldr	r0, [pc, #8]	; (800318c <__malloc_unlock+0xc>)
 8003184:	f000 f80d 	bl	80031a2 <__retarget_lock_release_recursive>
 8003188:	bd10      	pop	{r4, pc}
 800318a:	46c0      	nop			; (mov r8, r8)
 800318c:	20000138 	.word	0x20000138

08003190 <_malloc_usable_size_r>:
 8003190:	1f0b      	subs	r3, r1, #4
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	1f18      	subs	r0, r3, #4
 8003196:	2b00      	cmp	r3, #0
 8003198:	da01      	bge.n	800319e <_malloc_usable_size_r+0xe>
 800319a:	580b      	ldr	r3, [r1, r0]
 800319c:	18c0      	adds	r0, r0, r3
 800319e:	4770      	bx	lr

080031a0 <__retarget_lock_acquire_recursive>:
 80031a0:	4770      	bx	lr

080031a2 <__retarget_lock_release_recursive>:
 80031a2:	4770      	bx	lr

080031a4 <_init>:
 80031a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031a6:	46c0      	nop			; (mov r8, r8)
 80031a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031aa:	bc08      	pop	{r3}
 80031ac:	469e      	mov	lr, r3
 80031ae:	4770      	bx	lr

080031b0 <_fini>:
 80031b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031b2:	46c0      	nop			; (mov r8, r8)
 80031b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031b6:	bc08      	pop	{r3}
 80031b8:	469e      	mov	lr, r3
 80031ba:	4770      	bx	lr
