Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jan 30 10:31:26 2024
| Host         : Lenovo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                      Violations  
---------  --------  -----------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                    16          
XDCC-5     Warning   User Non-Timing constraint/property overwritten  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.197        0.000                      0                    8          inf        0.000                      0                    8        5.845        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
adc_clk     {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 4.000}        8.000           125.000         
rx_clk      {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk             2.197        0.000                      0                    8                                                                              5.845        0.000                       0                     9  
clk_fpga_0                                                                                                                                                      5.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        adc_clk                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.197ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 adc_dat_a_i[13]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/modified_adc_0/inst/int_dat_a_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 7.021ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V16                                               0.000     3.400 r  adc_dat_a_i[13] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[13]
    V16                  IBUF (Prop_ibuf_I_O)         0.956     4.356 r  adc_dat_a_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000     4.356    system_i/modified_adc_0/inst/adc_dat_a[7]
    ILOGIC_X0Y14         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.421 r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[13]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.421    system_i/modified_adc_0/inst/OPT_ZHD_N_int_dat_a_reg_reg[13]
    ILOGIC_X0Y14         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           1.551    12.463    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y14         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[13]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.035    12.428    
    ILOGIC_X0Y14         FDRE (Setup_fdre_C_D)        0.191    12.619    system_i/modified_adc_0/inst/int_dat_a_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 adc_dat_a_i[11]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/modified_adc_0/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.472ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 9.631 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V15                                               0.000     3.400 f  adc_dat_a_i[11] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[11]
    V15                  IBUF (Prop_ibuf_I_O)         0.472     3.872 f  adc_dat_a_i_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000     3.872    system_i/modified_adc_0/inst/adc_dat_a[5]
    ILOGIC_X0Y30         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[11]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     9.029    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     9.056 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           0.576     9.631    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y30         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[11]/C
                         clock pessimism              0.000     9.631    
                         clock uncertainty           -0.035     9.596    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.002     9.594    system_i/modified_adc_0/inst/int_dat_a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.594    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/modified_adc_0/inst/int_dat_a_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.442ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 9.637 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 f  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[6]
    W13                  IBUF (Prop_ibuf_I_O)         0.442     3.842 f  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     3.842    system_i/modified_adc_0/inst/adc_dat_a[0]
    ILOGIC_X0Y41         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[6]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     9.029    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     9.056 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           0.582     9.637    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y41         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[6]/C
                         clock pessimism              0.000     9.637    
                         clock uncertainty           -0.035     9.602    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.002     9.600    system_i/modified_adc_0/inst/int_dat_a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -3.842    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/modified_adc_0/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.435ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 9.637 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V12                                               0.000     3.400 f  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    V12                  IBUF (Prop_ibuf_I_O)         0.435     3.835 f  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     3.835    system_i/modified_adc_0/inst/adc_dat_a[1]
    ILOGIC_X0Y42         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[7]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     9.029    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     9.056 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           0.582     9.637    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y42         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism              0.000     9.637    
                         clock uncertainty           -0.035     9.602    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.002     9.600    system_i/modified_adc_0/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -3.835    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 adc_dat_a_i[12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/modified_adc_0/inst/int_dat_a_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.431ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 9.633 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T16                                               0.000     3.400 f  adc_dat_a_i[12] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[12]
    T16                  IBUF (Prop_ibuf_I_O)         0.431     3.831 f  adc_dat_a_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.000     3.831    system_i/modified_adc_0/inst/adc_dat_a[6]
    ILOGIC_X0Y32         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[12]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     9.029    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     9.056 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           0.578     9.633    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y32         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[12]/C
                         clock pessimism              0.000     9.633    
                         clock uncertainty           -0.035     9.598    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)       -0.002     9.596    system_i/modified_adc_0/inst/int_dat_a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.596    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 adc_dat_a_i[8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/modified_adc_0/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.422ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 9.637 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 f  adc_dat_a_i[8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[8]
    V13                  IBUF (Prop_ibuf_I_O)         0.422     3.822 f  adc_dat_a_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     3.822    system_i/modified_adc_0/inst/adc_dat_a[2]
    ILOGIC_X0Y43         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[8]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     9.029    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     9.056 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           0.582     9.637    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y43         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[8]/C
                         clock pessimism              0.000     9.637    
                         clock uncertainty           -0.035     9.602    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)       -0.002     9.600    system_i/modified_adc_0/inst/int_dat_a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 adc_dat_a_i[10]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/modified_adc_0/inst/int_dat_a_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.414ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 9.637 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T15                                               0.000     3.400 f  adc_dat_a_i[10] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[10]
    T15                  IBUF (Prop_ibuf_I_O)         0.414     3.814 f  adc_dat_a_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000     3.814    system_i/modified_adc_0/inst/adc_dat_a[4]
    ILOGIC_X0Y39         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[10]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     9.029    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     9.056 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           0.582     9.637    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y39         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[10]/C
                         clock pessimism              0.000     9.637    
                         clock uncertainty           -0.035     9.602    
    ILOGIC_X0Y39         FDRE (Setup_fdre_C_D)       -0.002     9.600    system_i/modified_adc_0/inst/int_dat_a_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 adc_dat_a_i[9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/modified_adc_0/inst/int_dat_a_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.411ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 9.637 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T14                                               0.000     3.400 f  adc_dat_a_i[9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[9]
    T14                  IBUF (Prop_ibuf_I_O)         0.411     3.811 f  adc_dat_a_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     3.811    system_i/modified_adc_0/inst/adc_dat_a[3]
    ILOGIC_X0Y40         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[9]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     9.029    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     9.056 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           0.582     9.637    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y40         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[9]/C
                         clock pessimism              0.000     9.637    
                         clock uncertainty           -0.035     9.602    
    ILOGIC_X0Y40         FDRE (Setup_fdre_C_D)       -0.002     9.600    system_i/modified_adc_0/inst/int_dat_a_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  5.789    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/modified_adc_0/inst/adc_clk_inst/I
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/modified_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/modified_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/modified_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/modified_adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y41   system_i/modified_adc_0/inst/int_dat_a_reg_reg[6]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y42   system_i/modified_adc_0/inst/int_dat_a_reg_reg[7]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y43   system_i/modified_adc_0/inst/int_dat_a_reg_reg[8]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y40   system_i/modified_adc_0/inst/int_dat_a_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/modified_adc_0/inst/int_dat_a_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.805ns  (logic 4.495ns (57.595%)  route 3.310ns (42.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           1.762     4.924    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y30         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.517     5.441 r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[11]/Q
                         net (fo=1, routed)           3.310     8.750    led_o_OBUF[5]
    G14                  OBUF (Prop_obuf_I_O)         3.978    12.729 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.729    led_o[5]
    G14                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/modified_adc_0/inst/int_dat_a_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.660ns  (logic 4.569ns (59.647%)  route 3.091ns (40.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           1.770     4.932    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y14         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[13]/Q
                         net (fo=1, routed)           3.091     8.539    led_o_OBUF[7]
    J14                  OBUF (Prop_obuf_I_O)         4.052    12.591 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.591    led_o[7]
    J14                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/modified_adc_0/inst/int_dat_a_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.639ns  (logic 4.521ns (59.184%)  route 3.118ns (40.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           1.774     4.936    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y42         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.517     5.453 r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[7]/Q
                         net (fo=1, routed)           3.118     8.571    led_o_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         4.004    12.575 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.575    led_o[1]
    F17                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/modified_adc_0/inst/int_dat_a_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.434ns  (logic 4.524ns (60.856%)  route 2.910ns (39.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           1.774     4.936    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y41         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.517     5.453 r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[6]/Q
                         net (fo=1, routed)           2.910     8.363    led_o_OBUF[0]
    F16                  OBUF (Prop_obuf_I_O)         4.007    12.370 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.370    led_o[0]
    F16                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/modified_adc_0/inst/int_dat_a_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.082ns  (logic 4.571ns (64.548%)  route 2.511ns (35.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           1.773     4.935    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y39         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.517     5.452 r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[10]/Q
                         net (fo=1, routed)           2.511     7.962    led_o_OBUF[4]
    K14                  OBUF (Prop_obuf_I_O)         4.054    12.016 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.016    led_o[4]
    K14                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/modified_adc_0/inst/int_dat_a_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.964ns  (logic 4.526ns (64.982%)  route 2.439ns (35.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           1.773     4.935    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y40         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.517     5.452 r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[9]/Q
                         net (fo=1, routed)           2.439     7.890    led_o_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         4.009    11.899 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.899    led_o[3]
    H15                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/modified_adc_0/inst/int_dat_a_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.890ns  (logic 4.517ns (65.557%)  route 2.373ns (34.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           1.774     4.936    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y43         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y43         FDRE (Prop_fdre_C_Q)         0.517     5.453 r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[8]/Q
                         net (fo=1, routed)           2.373     7.826    led_o_OBUF[2]
    G15                  OBUF (Prop_obuf_I_O)         4.000    11.826 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.826    led_o[2]
    G15                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/modified_adc_0/inst/int_dat_a_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.898ns  (logic 4.523ns (65.571%)  route 2.375ns (34.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           1.766     4.928    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y32         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y32         FDRE (Prop_fdre_C_Q)         0.517     5.445 r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[12]/Q
                         net (fo=1, routed)           2.375     7.819    led_o_OBUF[6]
    J15                  OBUF (Prop_obuf_I_O)         4.006    11.826 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.826    led_o[6]
    J15                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/modified_adc_0/inst/int_dat_a_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 2.152ns (78.994%)  route 0.572ns (21.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           0.582     1.637    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y43         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y43         FDRE (Prop_fdre_C_Q)         0.180     1.817 r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[8]/Q
                         net (fo=1, routed)           0.572     2.389    led_o_OBUF[2]
    G15                  OBUF (Prop_obuf_I_O)         1.972     4.362 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.362    led_o[2]
    G15                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/modified_adc_0/inst/int_dat_a_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.732ns  (logic 2.158ns (78.993%)  route 0.574ns (21.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           0.578     1.633    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y32         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y32         FDRE (Prop_fdre_C_Q)         0.180     1.813 r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[12]/Q
                         net (fo=1, routed)           0.574     2.387    led_o_OBUF[6]
    J15                  OBUF (Prop_obuf_I_O)         1.978     4.365 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.365    led_o[6]
    J15                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/modified_adc_0/inst/int_dat_a_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.772ns  (logic 2.161ns (77.933%)  route 0.612ns (22.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           0.582     1.637    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y40         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.180     1.817 r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[9]/Q
                         net (fo=1, routed)           0.612     2.429    led_o_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.981     4.410 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.410    led_o[3]
    H15                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/modified_adc_0/inst/int_dat_a_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 2.206ns (77.603%)  route 0.637ns (22.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           0.582     1.637    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y39         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.180     1.817 r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[10]/Q
                         net (fo=1, routed)           0.637     2.454    led_o_OBUF[4]
    K14                  OBUF (Prop_obuf_I_O)         2.026     4.479 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.479    led_o[4]
    K14                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/modified_adc_0/inst/int_dat_a_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.910ns  (logic 2.159ns (74.192%)  route 0.751ns (25.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           0.582     1.637    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y41         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.180     1.817 r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[6]/Q
                         net (fo=1, routed)           0.751     2.568    led_o_OBUF[0]
    F16                  OBUF (Prop_obuf_I_O)         1.979     4.547 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.547    led_o[0]
    F16                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/modified_adc_0/inst/int_dat_a_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.039ns  (logic 2.131ns (70.124%)  route 0.908ns (29.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           0.576     1.631    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y30         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.180     1.811 r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[11]/Q
                         net (fo=1, routed)           0.908     2.719    led_o_OBUF[5]
    G14                  OBUF (Prop_obuf_I_O)         1.951     4.670 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.670    led_o[5]
    G14                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/modified_adc_0/inst/int_dat_a_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.035ns  (logic 2.156ns (71.038%)  route 0.879ns (28.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           0.582     1.637    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y42         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.180     1.817 r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[7]/Q
                         net (fo=1, routed)           0.879     2.696    led_o_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         1.976     4.673 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.673    led_o[1]
    F17                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/modified_adc_0/inst/int_dat_a_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.055ns  (logic 2.203ns (72.117%)  route 0.852ns (27.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/modified_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/modified_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/modified_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/modified_adc_0/inst/adc_clk_inst/O
                         net (fo=8, routed)           0.580     1.635    system_i/modified_adc_0/inst/adc_clk
    ILOGIC_X0Y14         FDRE                                         r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.180     1.815 r  system_i/modified_adc_0/inst/int_dat_a_reg_reg[13]/Q
                         net (fo=1, routed)           0.852     2.667    led_o_OBUF[7]
    J14                  OBUF (Prop_obuf_I_O)         2.023     4.691 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.691    led_o[7]
    J14                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------





