// Seed: 1139876215
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wand id_3,
    input tri1 id_4,
    output tri id_5,
    input uwire id_6
);
endmodule
module module_1 #(
    parameter id_11 = 32'd55,
    parameter id_12 = 32'd60
) (
    input wand id_0,
    input supply0 id_1
    , id_8,
    output supply1 id_2,
    output supply0 id_3,
    output supply0 id_4,
    output tri0 id_5,
    input uwire id_6
);
  logic [7:0] id_9;
  module_0(
      id_0, id_1, id_1, id_3, id_6, id_3, id_6
  );
  wire id_10;
  initial begin
    #1;
  end
  assign id_9[1'b0] = 1;
  defparam id_11.id_12 = id_12;
  supply0 id_13 = id_0;
endmodule
