
OAGP_MKU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060b4  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08006298  08006298  00007298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062c4  080062c4  0000801c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080062c4  080062c4  0000801c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080062c4  080062c4  0000801c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080062c4  080062c4  000072c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080062cc  080062cc  000072cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  080062d0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000310  2000001c  080062ec  0000801c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000032c  080062ec  0000832c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000801c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e05b  00000000  00000000  00008045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024bc  00000000  00000000  000160a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf0  00000000  00000000  00018560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a14  00000000  00000000  00019250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b0e8  00000000  00000000  00019c64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010418  00000000  00000000  00034d4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095cf7  00000000  00000000  00045164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dae5b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000361c  00000000  00000000  000daea0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000de4bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000001c 	.word	0x2000001c
 8000200:	00000000 	.word	0x00000000
 8000204:	08006280 	.word	0x08006280

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000020 	.word	0x20000020
 8000220:	08006280 	.word	0x08006280

08000224 <__aeabi_frsub>:
 8000224:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000228:	e002      	b.n	8000230 <__addsf3>
 800022a:	bf00      	nop

0800022c <__aeabi_fsub>:
 800022c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000230 <__addsf3>:
 8000230:	0042      	lsls	r2, r0, #1
 8000232:	bf1f      	itttt	ne
 8000234:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000238:	ea92 0f03 	teqne	r2, r3
 800023c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000240:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000244:	d06a      	beq.n	800031c <__addsf3+0xec>
 8000246:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800024a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800024e:	bfc1      	itttt	gt
 8000250:	18d2      	addgt	r2, r2, r3
 8000252:	4041      	eorgt	r1, r0
 8000254:	4048      	eorgt	r0, r1
 8000256:	4041      	eorgt	r1, r0
 8000258:	bfb8      	it	lt
 800025a:	425b      	neglt	r3, r3
 800025c:	2b19      	cmp	r3, #25
 800025e:	bf88      	it	hi
 8000260:	4770      	bxhi	lr
 8000262:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000266:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800026a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800026e:	bf18      	it	ne
 8000270:	4240      	negne	r0, r0
 8000272:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000276:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800027a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800027e:	bf18      	it	ne
 8000280:	4249      	negne	r1, r1
 8000282:	ea92 0f03 	teq	r2, r3
 8000286:	d03f      	beq.n	8000308 <__addsf3+0xd8>
 8000288:	f1a2 0201 	sub.w	r2, r2, #1
 800028c:	fa41 fc03 	asr.w	ip, r1, r3
 8000290:	eb10 000c 	adds.w	r0, r0, ip
 8000294:	f1c3 0320 	rsb	r3, r3, #32
 8000298:	fa01 f103 	lsl.w	r1, r1, r3
 800029c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002a0:	d502      	bpl.n	80002a8 <__addsf3+0x78>
 80002a2:	4249      	negs	r1, r1
 80002a4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002a8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80002ac:	d313      	bcc.n	80002d6 <__addsf3+0xa6>
 80002ae:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80002b2:	d306      	bcc.n	80002c2 <__addsf3+0x92>
 80002b4:	0840      	lsrs	r0, r0, #1
 80002b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80002ba:	f102 0201 	add.w	r2, r2, #1
 80002be:	2afe      	cmp	r2, #254	@ 0xfe
 80002c0:	d251      	bcs.n	8000366 <__addsf3+0x136>
 80002c2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80002c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002ca:	bf08      	it	eq
 80002cc:	f020 0001 	biceq.w	r0, r0, #1
 80002d0:	ea40 0003 	orr.w	r0, r0, r3
 80002d4:	4770      	bx	lr
 80002d6:	0049      	lsls	r1, r1, #1
 80002d8:	eb40 0000 	adc.w	r0, r0, r0
 80002dc:	3a01      	subs	r2, #1
 80002de:	bf28      	it	cs
 80002e0:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80002e4:	d2ed      	bcs.n	80002c2 <__addsf3+0x92>
 80002e6:	fab0 fc80 	clz	ip, r0
 80002ea:	f1ac 0c08 	sub.w	ip, ip, #8
 80002ee:	ebb2 020c 	subs.w	r2, r2, ip
 80002f2:	fa00 f00c 	lsl.w	r0, r0, ip
 80002f6:	bfaa      	itet	ge
 80002f8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002fc:	4252      	neglt	r2, r2
 80002fe:	4318      	orrge	r0, r3
 8000300:	bfbc      	itt	lt
 8000302:	40d0      	lsrlt	r0, r2
 8000304:	4318      	orrlt	r0, r3
 8000306:	4770      	bx	lr
 8000308:	f092 0f00 	teq	r2, #0
 800030c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000310:	bf06      	itte	eq
 8000312:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000316:	3201      	addeq	r2, #1
 8000318:	3b01      	subne	r3, #1
 800031a:	e7b5      	b.n	8000288 <__addsf3+0x58>
 800031c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000320:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000324:	bf18      	it	ne
 8000326:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800032a:	d021      	beq.n	8000370 <__addsf3+0x140>
 800032c:	ea92 0f03 	teq	r2, r3
 8000330:	d004      	beq.n	800033c <__addsf3+0x10c>
 8000332:	f092 0f00 	teq	r2, #0
 8000336:	bf08      	it	eq
 8000338:	4608      	moveq	r0, r1
 800033a:	4770      	bx	lr
 800033c:	ea90 0f01 	teq	r0, r1
 8000340:	bf1c      	itt	ne
 8000342:	2000      	movne	r0, #0
 8000344:	4770      	bxne	lr
 8000346:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800034a:	d104      	bne.n	8000356 <__addsf3+0x126>
 800034c:	0040      	lsls	r0, r0, #1
 800034e:	bf28      	it	cs
 8000350:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800035a:	bf3c      	itt	cc
 800035c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000360:	4770      	bxcc	lr
 8000362:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000366:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800036a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800036e:	4770      	bx	lr
 8000370:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000374:	bf16      	itet	ne
 8000376:	4608      	movne	r0, r1
 8000378:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800037c:	4601      	movne	r1, r0
 800037e:	0242      	lsls	r2, r0, #9
 8000380:	bf06      	itte	eq
 8000382:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000386:	ea90 0f01 	teqeq	r0, r1
 800038a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800038e:	4770      	bx	lr

08000390 <__aeabi_ui2f>:
 8000390:	f04f 0300 	mov.w	r3, #0
 8000394:	e004      	b.n	80003a0 <__aeabi_i2f+0x8>
 8000396:	bf00      	nop

08000398 <__aeabi_i2f>:
 8000398:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 800039c:	bf48      	it	mi
 800039e:	4240      	negmi	r0, r0
 80003a0:	ea5f 0c00 	movs.w	ip, r0
 80003a4:	bf08      	it	eq
 80003a6:	4770      	bxeq	lr
 80003a8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80003ac:	4601      	mov	r1, r0
 80003ae:	f04f 0000 	mov.w	r0, #0
 80003b2:	e01c      	b.n	80003ee <__aeabi_l2f+0x2a>

080003b4 <__aeabi_ul2f>:
 80003b4:	ea50 0201 	orrs.w	r2, r0, r1
 80003b8:	bf08      	it	eq
 80003ba:	4770      	bxeq	lr
 80003bc:	f04f 0300 	mov.w	r3, #0
 80003c0:	e00a      	b.n	80003d8 <__aeabi_l2f+0x14>
 80003c2:	bf00      	nop

080003c4 <__aeabi_l2f>:
 80003c4:	ea50 0201 	orrs.w	r2, r0, r1
 80003c8:	bf08      	it	eq
 80003ca:	4770      	bxeq	lr
 80003cc:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80003d0:	d502      	bpl.n	80003d8 <__aeabi_l2f+0x14>
 80003d2:	4240      	negs	r0, r0
 80003d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003d8:	ea5f 0c01 	movs.w	ip, r1
 80003dc:	bf02      	ittt	eq
 80003de:	4684      	moveq	ip, r0
 80003e0:	4601      	moveq	r1, r0
 80003e2:	2000      	moveq	r0, #0
 80003e4:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80003e8:	bf08      	it	eq
 80003ea:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80003ee:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80003f2:	fabc f28c 	clz	r2, ip
 80003f6:	3a08      	subs	r2, #8
 80003f8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003fc:	db10      	blt.n	8000420 <__aeabi_l2f+0x5c>
 80003fe:	fa01 fc02 	lsl.w	ip, r1, r2
 8000402:	4463      	add	r3, ip
 8000404:	fa00 fc02 	lsl.w	ip, r0, r2
 8000408:	f1c2 0220 	rsb	r2, r2, #32
 800040c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000410:	fa20 f202 	lsr.w	r2, r0, r2
 8000414:	eb43 0002 	adc.w	r0, r3, r2
 8000418:	bf08      	it	eq
 800041a:	f020 0001 	biceq.w	r0, r0, #1
 800041e:	4770      	bx	lr
 8000420:	f102 0220 	add.w	r2, r2, #32
 8000424:	fa01 fc02 	lsl.w	ip, r1, r2
 8000428:	f1c2 0220 	rsb	r2, r2, #32
 800042c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000430:	fa21 f202 	lsr.w	r2, r1, r2
 8000434:	eb43 0002 	adc.w	r0, r3, r2
 8000438:	bf08      	it	eq
 800043a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043e:	4770      	bx	lr

08000440 <__aeabi_fmul>:
 8000440:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000444:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000448:	bf1e      	ittt	ne
 800044a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800044e:	ea92 0f0c 	teqne	r2, ip
 8000452:	ea93 0f0c 	teqne	r3, ip
 8000456:	d06f      	beq.n	8000538 <__aeabi_fmul+0xf8>
 8000458:	441a      	add	r2, r3
 800045a:	ea80 0c01 	eor.w	ip, r0, r1
 800045e:	0240      	lsls	r0, r0, #9
 8000460:	bf18      	it	ne
 8000462:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000466:	d01e      	beq.n	80004a6 <__aeabi_fmul+0x66>
 8000468:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800046c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000470:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000474:	fba0 3101 	umull	r3, r1, r0, r1
 8000478:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800047c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000480:	bf3e      	ittt	cc
 8000482:	0049      	lslcc	r1, r1, #1
 8000484:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000488:	005b      	lslcc	r3, r3, #1
 800048a:	ea40 0001 	orr.w	r0, r0, r1
 800048e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000492:	2afd      	cmp	r2, #253	@ 0xfd
 8000494:	d81d      	bhi.n	80004d2 <__aeabi_fmul+0x92>
 8000496:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800049a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800049e:	bf08      	it	eq
 80004a0:	f020 0001 	biceq.w	r0, r0, #1
 80004a4:	4770      	bx	lr
 80004a6:	f090 0f00 	teq	r0, #0
 80004aa:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80004ae:	bf08      	it	eq
 80004b0:	0249      	lsleq	r1, r1, #9
 80004b2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80004b6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80004ba:	3a7f      	subs	r2, #127	@ 0x7f
 80004bc:	bfc2      	ittt	gt
 80004be:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80004c2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80004c6:	4770      	bxgt	lr
 80004c8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004cc:	f04f 0300 	mov.w	r3, #0
 80004d0:	3a01      	subs	r2, #1
 80004d2:	dc5d      	bgt.n	8000590 <__aeabi_fmul+0x150>
 80004d4:	f112 0f19 	cmn.w	r2, #25
 80004d8:	bfdc      	itt	le
 80004da:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80004de:	4770      	bxle	lr
 80004e0:	f1c2 0200 	rsb	r2, r2, #0
 80004e4:	0041      	lsls	r1, r0, #1
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	f1c2 0220 	rsb	r2, r2, #32
 80004ee:	fa00 fc02 	lsl.w	ip, r0, r2
 80004f2:	ea5f 0031 	movs.w	r0, r1, rrx
 80004f6:	f140 0000 	adc.w	r0, r0, #0
 80004fa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80004fe:	bf08      	it	eq
 8000500:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000504:	4770      	bx	lr
 8000506:	f092 0f00 	teq	r2, #0
 800050a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800050e:	bf02      	ittt	eq
 8000510:	0040      	lsleq	r0, r0, #1
 8000512:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000516:	3a01      	subeq	r2, #1
 8000518:	d0f9      	beq.n	800050e <__aeabi_fmul+0xce>
 800051a:	ea40 000c 	orr.w	r0, r0, ip
 800051e:	f093 0f00 	teq	r3, #0
 8000522:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000526:	bf02      	ittt	eq
 8000528:	0049      	lsleq	r1, r1, #1
 800052a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800052e:	3b01      	subeq	r3, #1
 8000530:	d0f9      	beq.n	8000526 <__aeabi_fmul+0xe6>
 8000532:	ea41 010c 	orr.w	r1, r1, ip
 8000536:	e78f      	b.n	8000458 <__aeabi_fmul+0x18>
 8000538:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800053c:	ea92 0f0c 	teq	r2, ip
 8000540:	bf18      	it	ne
 8000542:	ea93 0f0c 	teqne	r3, ip
 8000546:	d00a      	beq.n	800055e <__aeabi_fmul+0x11e>
 8000548:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800054c:	bf18      	it	ne
 800054e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000552:	d1d8      	bne.n	8000506 <__aeabi_fmul+0xc6>
 8000554:	ea80 0001 	eor.w	r0, r0, r1
 8000558:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800055c:	4770      	bx	lr
 800055e:	f090 0f00 	teq	r0, #0
 8000562:	bf17      	itett	ne
 8000564:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000568:	4608      	moveq	r0, r1
 800056a:	f091 0f00 	teqne	r1, #0
 800056e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000572:	d014      	beq.n	800059e <__aeabi_fmul+0x15e>
 8000574:	ea92 0f0c 	teq	r2, ip
 8000578:	d101      	bne.n	800057e <__aeabi_fmul+0x13e>
 800057a:	0242      	lsls	r2, r0, #9
 800057c:	d10f      	bne.n	800059e <__aeabi_fmul+0x15e>
 800057e:	ea93 0f0c 	teq	r3, ip
 8000582:	d103      	bne.n	800058c <__aeabi_fmul+0x14c>
 8000584:	024b      	lsls	r3, r1, #9
 8000586:	bf18      	it	ne
 8000588:	4608      	movne	r0, r1
 800058a:	d108      	bne.n	800059e <__aeabi_fmul+0x15e>
 800058c:	ea80 0001 	eor.w	r0, r0, r1
 8000590:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000594:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000598:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800059c:	4770      	bx	lr
 800059e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80005a2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80005a6:	4770      	bx	lr

080005a8 <__aeabi_fdiv>:
 80005a8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005b0:	bf1e      	ittt	ne
 80005b2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80005b6:	ea92 0f0c 	teqne	r2, ip
 80005ba:	ea93 0f0c 	teqne	r3, ip
 80005be:	d069      	beq.n	8000694 <__aeabi_fdiv+0xec>
 80005c0:	eba2 0203 	sub.w	r2, r2, r3
 80005c4:	ea80 0c01 	eor.w	ip, r0, r1
 80005c8:	0249      	lsls	r1, r1, #9
 80005ca:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80005ce:	d037      	beq.n	8000640 <__aeabi_fdiv+0x98>
 80005d0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80005d4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80005d8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80005dc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80005e0:	428b      	cmp	r3, r1
 80005e2:	bf38      	it	cc
 80005e4:	005b      	lslcc	r3, r3, #1
 80005e6:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 80005ea:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 80005ee:	428b      	cmp	r3, r1
 80005f0:	bf24      	itt	cs
 80005f2:	1a5b      	subcs	r3, r3, r1
 80005f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80005f8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80005fc:	bf24      	itt	cs
 80005fe:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000602:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000606:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800060a:	bf24      	itt	cs
 800060c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000610:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000614:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000618:	bf24      	itt	cs
 800061a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800061e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000622:	011b      	lsls	r3, r3, #4
 8000624:	bf18      	it	ne
 8000626:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800062a:	d1e0      	bne.n	80005ee <__aeabi_fdiv+0x46>
 800062c:	2afd      	cmp	r2, #253	@ 0xfd
 800062e:	f63f af50 	bhi.w	80004d2 <__aeabi_fmul+0x92>
 8000632:	428b      	cmp	r3, r1
 8000634:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000638:	bf08      	it	eq
 800063a:	f020 0001 	biceq.w	r0, r0, #1
 800063e:	4770      	bx	lr
 8000640:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000644:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000648:	327f      	adds	r2, #127	@ 0x7f
 800064a:	bfc2      	ittt	gt
 800064c:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000650:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000654:	4770      	bxgt	lr
 8000656:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800065a:	f04f 0300 	mov.w	r3, #0
 800065e:	3a01      	subs	r2, #1
 8000660:	e737      	b.n	80004d2 <__aeabi_fmul+0x92>
 8000662:	f092 0f00 	teq	r2, #0
 8000666:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800066a:	bf02      	ittt	eq
 800066c:	0040      	lsleq	r0, r0, #1
 800066e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000672:	3a01      	subeq	r2, #1
 8000674:	d0f9      	beq.n	800066a <__aeabi_fdiv+0xc2>
 8000676:	ea40 000c 	orr.w	r0, r0, ip
 800067a:	f093 0f00 	teq	r3, #0
 800067e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000682:	bf02      	ittt	eq
 8000684:	0049      	lsleq	r1, r1, #1
 8000686:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800068a:	3b01      	subeq	r3, #1
 800068c:	d0f9      	beq.n	8000682 <__aeabi_fdiv+0xda>
 800068e:	ea41 010c 	orr.w	r1, r1, ip
 8000692:	e795      	b.n	80005c0 <__aeabi_fdiv+0x18>
 8000694:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000698:	ea92 0f0c 	teq	r2, ip
 800069c:	d108      	bne.n	80006b0 <__aeabi_fdiv+0x108>
 800069e:	0242      	lsls	r2, r0, #9
 80006a0:	f47f af7d 	bne.w	800059e <__aeabi_fmul+0x15e>
 80006a4:	ea93 0f0c 	teq	r3, ip
 80006a8:	f47f af70 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006ac:	4608      	mov	r0, r1
 80006ae:	e776      	b.n	800059e <__aeabi_fmul+0x15e>
 80006b0:	ea93 0f0c 	teq	r3, ip
 80006b4:	d104      	bne.n	80006c0 <__aeabi_fdiv+0x118>
 80006b6:	024b      	lsls	r3, r1, #9
 80006b8:	f43f af4c 	beq.w	8000554 <__aeabi_fmul+0x114>
 80006bc:	4608      	mov	r0, r1
 80006be:	e76e      	b.n	800059e <__aeabi_fmul+0x15e>
 80006c0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80006c4:	bf18      	it	ne
 80006c6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80006ca:	d1ca      	bne.n	8000662 <__aeabi_fdiv+0xba>
 80006cc:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80006d0:	f47f af5c 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006d4:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80006d8:	f47f af3c 	bne.w	8000554 <__aeabi_fmul+0x114>
 80006dc:	e75f      	b.n	800059e <__aeabi_fmul+0x15e>
 80006de:	bf00      	nop

080006e0 <__gesf2>:
 80006e0:	f04f 3cff 	mov.w	ip, #4294967295
 80006e4:	e006      	b.n	80006f4 <__cmpsf2+0x4>
 80006e6:	bf00      	nop

080006e8 <__lesf2>:
 80006e8:	f04f 0c01 	mov.w	ip, #1
 80006ec:	e002      	b.n	80006f4 <__cmpsf2+0x4>
 80006ee:	bf00      	nop

080006f0 <__cmpsf2>:
 80006f0:	f04f 0c01 	mov.w	ip, #1
 80006f4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80006f8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006fc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000700:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000704:	bf18      	it	ne
 8000706:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800070a:	d011      	beq.n	8000730 <__cmpsf2+0x40>
 800070c:	b001      	add	sp, #4
 800070e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000712:	bf18      	it	ne
 8000714:	ea90 0f01 	teqne	r0, r1
 8000718:	bf58      	it	pl
 800071a:	ebb2 0003 	subspl.w	r0, r2, r3
 800071e:	bf88      	it	hi
 8000720:	17c8      	asrhi	r0, r1, #31
 8000722:	bf38      	it	cc
 8000724:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000728:	bf18      	it	ne
 800072a:	f040 0001 	orrne.w	r0, r0, #1
 800072e:	4770      	bx	lr
 8000730:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000734:	d102      	bne.n	800073c <__cmpsf2+0x4c>
 8000736:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800073a:	d105      	bne.n	8000748 <__cmpsf2+0x58>
 800073c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000740:	d1e4      	bne.n	800070c <__cmpsf2+0x1c>
 8000742:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000746:	d0e1      	beq.n	800070c <__cmpsf2+0x1c>
 8000748:	f85d 0b04 	ldr.w	r0, [sp], #4
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop

08000750 <__aeabi_cfrcmple>:
 8000750:	4684      	mov	ip, r0
 8000752:	4608      	mov	r0, r1
 8000754:	4661      	mov	r1, ip
 8000756:	e7ff      	b.n	8000758 <__aeabi_cfcmpeq>

08000758 <__aeabi_cfcmpeq>:
 8000758:	b50f      	push	{r0, r1, r2, r3, lr}
 800075a:	f7ff ffc9 	bl	80006f0 <__cmpsf2>
 800075e:	2800      	cmp	r0, #0
 8000760:	bf48      	it	mi
 8000762:	f110 0f00 	cmnmi.w	r0, #0
 8000766:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000768 <__aeabi_fcmpeq>:
 8000768:	f84d ed08 	str.w	lr, [sp, #-8]!
 800076c:	f7ff fff4 	bl	8000758 <__aeabi_cfcmpeq>
 8000770:	bf0c      	ite	eq
 8000772:	2001      	moveq	r0, #1
 8000774:	2000      	movne	r0, #0
 8000776:	f85d fb08 	ldr.w	pc, [sp], #8
 800077a:	bf00      	nop

0800077c <__aeabi_fcmplt>:
 800077c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000780:	f7ff ffea 	bl	8000758 <__aeabi_cfcmpeq>
 8000784:	bf34      	ite	cc
 8000786:	2001      	movcc	r0, #1
 8000788:	2000      	movcs	r0, #0
 800078a:	f85d fb08 	ldr.w	pc, [sp], #8
 800078e:	bf00      	nop

08000790 <__aeabi_fcmple>:
 8000790:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000794:	f7ff ffe0 	bl	8000758 <__aeabi_cfcmpeq>
 8000798:	bf94      	ite	ls
 800079a:	2001      	movls	r0, #1
 800079c:	2000      	movhi	r0, #0
 800079e:	f85d fb08 	ldr.w	pc, [sp], #8
 80007a2:	bf00      	nop

080007a4 <__aeabi_fcmpge>:
 80007a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007a8:	f7ff ffd2 	bl	8000750 <__aeabi_cfrcmple>
 80007ac:	bf94      	ite	ls
 80007ae:	2001      	movls	r0, #1
 80007b0:	2000      	movhi	r0, #0
 80007b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80007b6:	bf00      	nop

080007b8 <__aeabi_fcmpgt>:
 80007b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007bc:	f7ff ffc8 	bl	8000750 <__aeabi_cfrcmple>
 80007c0:	bf34      	ite	cc
 80007c2:	2001      	movcc	r0, #1
 80007c4:	2000      	movcs	r0, #0
 80007c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80007ca:	bf00      	nop

080007cc <__aeabi_f2iz>:
 80007cc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80007d0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80007d4:	d30f      	bcc.n	80007f6 <__aeabi_f2iz+0x2a>
 80007d6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80007da:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80007de:	d90d      	bls.n	80007fc <__aeabi_f2iz+0x30>
 80007e0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80007e4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80007e8:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80007ec:	fa23 f002 	lsr.w	r0, r3, r2
 80007f0:	bf18      	it	ne
 80007f2:	4240      	negne	r0, r0
 80007f4:	4770      	bx	lr
 80007f6:	f04f 0000 	mov.w	r0, #0
 80007fa:	4770      	bx	lr
 80007fc:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000800:	d101      	bne.n	8000806 <__aeabi_f2iz+0x3a>
 8000802:	0242      	lsls	r2, r0, #9
 8000804:	d105      	bne.n	8000812 <__aeabi_f2iz+0x46>
 8000806:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800080a:	bf08      	it	eq
 800080c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000810:	4770      	bx	lr
 8000812:	f04f 0000 	mov.w	r0, #0
 8000816:	4770      	bx	lr

08000818 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800081e:	4b10      	ldr	r3, [pc, #64]	@ (8000860 <MX_DMA_Init+0x48>)
 8000820:	695b      	ldr	r3, [r3, #20]
 8000822:	4a0f      	ldr	r2, [pc, #60]	@ (8000860 <MX_DMA_Init+0x48>)
 8000824:	f043 0301 	orr.w	r3, r3, #1
 8000828:	6153      	str	r3, [r2, #20]
 800082a:	4b0d      	ldr	r3, [pc, #52]	@ (8000860 <MX_DMA_Init+0x48>)
 800082c:	695b      	ldr	r3, [r3, #20]
 800082e:	f003 0301 	and.w	r3, r3, #1
 8000832:	607b      	str	r3, [r7, #4]
 8000834:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000836:	2200      	movs	r2, #0
 8000838:	2100      	movs	r1, #0
 800083a:	200c      	movs	r0, #12
 800083c:	f001 f8c7 	bl	80019ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000840:	200c      	movs	r0, #12
 8000842:	f001 f8e0 	bl	8001a06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000846:	2200      	movs	r2, #0
 8000848:	2100      	movs	r1, #0
 800084a:	200d      	movs	r0, #13
 800084c:	f001 f8bf 	bl	80019ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000850:	200d      	movs	r0, #13
 8000852:	f001 f8d8 	bl	8001a06 <HAL_NVIC_EnableIRQ>

}
 8000856:	bf00      	nop
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40021000 	.word	0x40021000

08000864 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b088      	sub	sp, #32
 8000868:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086a:	f107 0310 	add.w	r3, r7, #16
 800086e:	2200      	movs	r2, #0
 8000870:	601a      	str	r2, [r3, #0]
 8000872:	605a      	str	r2, [r3, #4]
 8000874:	609a      	str	r2, [r3, #8]
 8000876:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000878:	4b42      	ldr	r3, [pc, #264]	@ (8000984 <MX_GPIO_Init+0x120>)
 800087a:	699b      	ldr	r3, [r3, #24]
 800087c:	4a41      	ldr	r2, [pc, #260]	@ (8000984 <MX_GPIO_Init+0x120>)
 800087e:	f043 0320 	orr.w	r3, r3, #32
 8000882:	6193      	str	r3, [r2, #24]
 8000884:	4b3f      	ldr	r3, [pc, #252]	@ (8000984 <MX_GPIO_Init+0x120>)
 8000886:	699b      	ldr	r3, [r3, #24]
 8000888:	f003 0320 	and.w	r3, r3, #32
 800088c:	60fb      	str	r3, [r7, #12]
 800088e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000890:	4b3c      	ldr	r3, [pc, #240]	@ (8000984 <MX_GPIO_Init+0x120>)
 8000892:	699b      	ldr	r3, [r3, #24]
 8000894:	4a3b      	ldr	r2, [pc, #236]	@ (8000984 <MX_GPIO_Init+0x120>)
 8000896:	f043 0304 	orr.w	r3, r3, #4
 800089a:	6193      	str	r3, [r2, #24]
 800089c:	4b39      	ldr	r3, [pc, #228]	@ (8000984 <MX_GPIO_Init+0x120>)
 800089e:	699b      	ldr	r3, [r3, #24]
 80008a0:	f003 0304 	and.w	r3, r3, #4
 80008a4:	60bb      	str	r3, [r7, #8]
 80008a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a8:	4b36      	ldr	r3, [pc, #216]	@ (8000984 <MX_GPIO_Init+0x120>)
 80008aa:	699b      	ldr	r3, [r3, #24]
 80008ac:	4a35      	ldr	r2, [pc, #212]	@ (8000984 <MX_GPIO_Init+0x120>)
 80008ae:	f043 0308 	orr.w	r3, r3, #8
 80008b2:	6193      	str	r3, [r2, #24]
 80008b4:	4b33      	ldr	r3, [pc, #204]	@ (8000984 <MX_GPIO_Init+0x120>)
 80008b6:	699b      	ldr	r3, [r3, #24]
 80008b8:	f003 0308 	and.w	r3, r3, #8
 80008bc:	607b      	str	r3, [r7, #4]
 80008be:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008c0:	4b30      	ldr	r3, [pc, #192]	@ (8000984 <MX_GPIO_Init+0x120>)
 80008c2:	699b      	ldr	r3, [r3, #24]
 80008c4:	4a2f      	ldr	r2, [pc, #188]	@ (8000984 <MX_GPIO_Init+0x120>)
 80008c6:	f043 0310 	orr.w	r3, r3, #16
 80008ca:	6193      	str	r3, [r2, #24]
 80008cc:	4b2d      	ldr	r3, [pc, #180]	@ (8000984 <MX_GPIO_Init+0x120>)
 80008ce:	699b      	ldr	r3, [r3, #24]
 80008d0:	f003 0310 	and.w	r3, r3, #16
 80008d4:	603b      	str	r3, [r7, #0]
 80008d6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M2_AL_GPIO_Port, M2_AL_Pin, GPIO_PIN_RESET);
 80008d8:	2200      	movs	r2, #0
 80008da:	2180      	movs	r1, #128	@ 0x80
 80008dc:	482a      	ldr	r0, [pc, #168]	@ (8000988 <MX_GPIO_Init+0x124>)
 80008de:	f001 fedc 	bl	800269a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M2_CL_Pin|M2_BL_Pin|LED_Pin|M1_AL_Pin
 80008e2:	2200      	movs	r2, #0
 80008e4:	f24e 0107 	movw	r1, #57351	@ 0xe007
 80008e8:	4828      	ldr	r0, [pc, #160]	@ (800098c <MX_GPIO_Init+0x128>)
 80008ea:	f001 fed6 	bl	800269a <HAL_GPIO_WritePin>
                          |M1_BL_Pin|M1_CL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : M2_AL_Pin */
  GPIO_InitStruct.Pin = M2_AL_Pin;
 80008ee:	2380      	movs	r3, #128	@ 0x80
 80008f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f2:	2301      	movs	r3, #1
 80008f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f6:	2300      	movs	r3, #0
 80008f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fa:	2302      	movs	r3, #2
 80008fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(M2_AL_GPIO_Port, &GPIO_InitStruct);
 80008fe:	f107 0310 	add.w	r3, r7, #16
 8000902:	4619      	mov	r1, r3
 8000904:	4820      	ldr	r0, [pc, #128]	@ (8000988 <MX_GPIO_Init+0x124>)
 8000906:	f001 fd1d 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pins : M2_CL_Pin M2_BL_Pin LED_Pin M1_AL_Pin
                           M1_BL_Pin M1_CL_Pin */
  GPIO_InitStruct.Pin = M2_CL_Pin|M2_BL_Pin|LED_Pin|M1_AL_Pin
 800090a:	f24e 0307 	movw	r3, #57351	@ 0xe007
 800090e:	613b      	str	r3, [r7, #16]
                          |M1_BL_Pin|M1_CL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000910:	2301      	movs	r3, #1
 8000912:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000914:	2300      	movs	r3, #0
 8000916:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000918:	2302      	movs	r3, #2
 800091a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800091c:	f107 0310 	add.w	r3, r7, #16
 8000920:	4619      	mov	r1, r3
 8000922:	481a      	ldr	r0, [pc, #104]	@ (800098c <MX_GPIO_Init+0x128>)
 8000924:	f001 fd0e 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_HALL_C_Pin M1_HALL_B_Pin M1_HALL_A_Pin */
  GPIO_InitStruct.Pin = M1_HALL_C_Pin|M1_HALL_B_Pin|M1_HALL_A_Pin;
 8000928:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800092c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800092e:	4b18      	ldr	r3, [pc, #96]	@ (8000990 <MX_GPIO_Init+0x12c>)
 8000930:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000932:	2300      	movs	r3, #0
 8000934:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000936:	f107 0310 	add.w	r3, r7, #16
 800093a:	4619      	mov	r1, r3
 800093c:	4815      	ldr	r0, [pc, #84]	@ (8000994 <MX_GPIO_Init+0x130>)
 800093e:	f001 fd01 	bl	8002344 <HAL_GPIO_Init>

  /*Configure GPIO pins : M2_HALL_B_Pin M2_HALL_C_Pin M2_HALL_A_Pin */
  GPIO_InitStruct.Pin = M2_HALL_B_Pin|M2_HALL_C_Pin|M2_HALL_A_Pin;
 8000942:	23e0      	movs	r3, #224	@ 0xe0
 8000944:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000946:	4b12      	ldr	r3, [pc, #72]	@ (8000990 <MX_GPIO_Init+0x12c>)
 8000948:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800094e:	f107 0310 	add.w	r3, r7, #16
 8000952:	4619      	mov	r1, r3
 8000954:	480d      	ldr	r0, [pc, #52]	@ (800098c <MX_GPIO_Init+0x128>)
 8000956:	f001 fcf5 	bl	8002344 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800095a:	2200      	movs	r2, #0
 800095c:	2100      	movs	r1, #0
 800095e:	2017      	movs	r0, #23
 8000960:	f001 f835 	bl	80019ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000964:	2017      	movs	r0, #23
 8000966:	f001 f84e 	bl	8001a06 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800096a:	2200      	movs	r2, #0
 800096c:	2100      	movs	r1, #0
 800096e:	2028      	movs	r0, #40	@ 0x28
 8000970:	f001 f82d 	bl	80019ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000974:	2028      	movs	r0, #40	@ 0x28
 8000976:	f001 f846 	bl	8001a06 <HAL_NVIC_EnableIRQ>

}
 800097a:	bf00      	nop
 800097c:	3720      	adds	r7, #32
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40021000 	.word	0x40021000
 8000988:	40010800 	.word	0x40010800
 800098c:	40010c00 	.word	0x40010c00
 8000990:	10310000 	.word	0x10310000
 8000994:	40011000 	.word	0x40011000

08000998 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000998:	b590      	push	{r4, r7, lr}
 800099a:	b085      	sub	sp, #20
 800099c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800099e:	f000 fedd 	bl	800175c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009a2:	f000 f97f 	bl	8000ca4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009a6:	f7ff ff5d 	bl	8000864 <MX_GPIO_Init>
  MX_TIM1_Init();
 80009aa:	f000 fbad 	bl	8001108 <MX_TIM1_Init>
  MX_TIM8_Init();
 80009ae:	f000 fc93 	bl	80012d8 <MX_TIM8_Init>
  MX_TIM2_Init();
 80009b2:	f000 fc45 	bl	8001240 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 80009b6:	f000 fdd7 	bl	8001568 <MX_USART3_UART_Init>
  MX_DMA_Init();
 80009ba:	f7ff ff2d 	bl	8000818 <MX_DMA_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80009be:	48a2      	ldr	r0, [pc, #648]	@ (8000c48 <main+0x2b0>)
 80009c0:	f002 fb14 	bl	8002fec <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_DMA(&huart3, &rxData, 1);
 80009c4:	2201      	movs	r2, #1
 80009c6:	49a1      	ldr	r1, [pc, #644]	@ (8000c4c <main+0x2b4>)
 80009c8:	48a1      	ldr	r0, [pc, #644]	@ (8000c50 <main+0x2b8>)
 80009ca:	f003 fb93 	bl	80040f4 <HAL_UART_Receive_DMA>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80009ce:	2100      	movs	r1, #0
 80009d0:	48a0      	ldr	r0, [pc, #640]	@ (8000c54 <main+0x2bc>)
 80009d2:	f002 fbbb 	bl	800314c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80009d6:	2104      	movs	r1, #4
 80009d8:	489e      	ldr	r0, [pc, #632]	@ (8000c54 <main+0x2bc>)
 80009da:	f002 fbb7 	bl	800314c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80009de:	2108      	movs	r1, #8
 80009e0:	489c      	ldr	r0, [pc, #624]	@ (8000c54 <main+0x2bc>)
 80009e2:	f002 fbb3 	bl	800314c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80009e6:	2100      	movs	r1, #0
 80009e8:	489b      	ldr	r0, [pc, #620]	@ (8000c58 <main+0x2c0>)
 80009ea:	f002 fbaf 	bl	800314c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80009ee:	2104      	movs	r1, #4
 80009f0:	4899      	ldr	r0, [pc, #612]	@ (8000c58 <main+0x2c0>)
 80009f2:	f002 fbab 	bl	800314c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80009f6:	2108      	movs	r1, #8
 80009f8:	4897      	ldr	r0, [pc, #604]	@ (8000c58 <main+0x2c0>)
 80009fa:	f002 fba7 	bl	800314c <HAL_TIM_PWM_Start>

  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80009fe:	4b95      	ldr	r3, [pc, #596]	@ (8000c54 <main+0x2bc>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	2200      	movs	r2, #0
 8000a04:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8000a06:	4b93      	ldr	r3, [pc, #588]	@ (8000c54 <main+0x2bc>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8000a0e:	4b91      	ldr	r3, [pc, #580]	@ (8000c54 <main+0x2bc>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	2200      	movs	r2, #0
 8000a14:	63da      	str	r2, [r3, #60]	@ 0x3c
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);
 8000a16:	4b90      	ldr	r3, [pc, #576]	@ (8000c58 <main+0x2c0>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 8000a1e:	4b8e      	ldr	r3, [pc, #568]	@ (8000c58 <main+0x2c0>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	2200      	movs	r2, #0
 8000a24:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 0);
 8000a26:	4b8c      	ldr	r3, [pc, #560]	@ (8000c58 <main+0x2c0>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	63da      	str	r2, [r3, #60]	@ 0x3c

  HAL_GPIO_WritePin(M1_AL_GPIO_Port, M1_AL_Pin, GPIO_PIN_SET);
 8000a2e:	2201      	movs	r2, #1
 8000a30:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a34:	4889      	ldr	r0, [pc, #548]	@ (8000c5c <main+0x2c4>)
 8000a36:	f001 fe30 	bl	800269a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(M1_BL_GPIO_Port, M1_BL_Pin, GPIO_PIN_SET);
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a40:	4886      	ldr	r0, [pc, #536]	@ (8000c5c <main+0x2c4>)
 8000a42:	f001 fe2a 	bl	800269a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(M1_CL_GPIO_Port, M1_CL_Pin, GPIO_PIN_SET);
 8000a46:	2201      	movs	r2, #1
 8000a48:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a4c:	4883      	ldr	r0, [pc, #524]	@ (8000c5c <main+0x2c4>)
 8000a4e:	f001 fe24 	bl	800269a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(M2_AL_GPIO_Port, M2_AL_Pin, GPIO_PIN_SET);
 8000a52:	2201      	movs	r2, #1
 8000a54:	2180      	movs	r1, #128	@ 0x80
 8000a56:	4882      	ldr	r0, [pc, #520]	@ (8000c60 <main+0x2c8>)
 8000a58:	f001 fe1f 	bl	800269a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(M2_BL_GPIO_Port, M2_BL_Pin, GPIO_PIN_SET);
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	2102      	movs	r1, #2
 8000a60:	487e      	ldr	r0, [pc, #504]	@ (8000c5c <main+0x2c4>)
 8000a62:	f001 fe1a 	bl	800269a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(M2_CL_GPIO_Port, M2_CL_Pin, GPIO_PIN_SET);
 8000a66:	2201      	movs	r2, #1
 8000a68:	2101      	movs	r1, #1
 8000a6a:	487c      	ldr	r0, [pc, #496]	@ (8000c5c <main+0x2c4>)
 8000a6c:	f001 fe15 	bl	800269a <HAL_GPIO_WritePin>

  motor1.init();
 8000a70:	487c      	ldr	r0, [pc, #496]	@ (8000c64 <main+0x2cc>)
 8000a72:	f004 fac8 	bl	8005006 <_ZN5Motor4initEv>
  motor2.init();
 8000a76:	487c      	ldr	r0, [pc, #496]	@ (8000c68 <main+0x2d0>)
 8000a78:	f004 fac5 	bl	8005006 <_ZN5Motor4initEv>

  motor1.aktif = false;
 8000a7c:	4b79      	ldr	r3, [pc, #484]	@ (8000c64 <main+0x2cc>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  motor2.aktif = false;
 8000a84:	4b78      	ldr	r3, [pc, #480]	@ (8000c68 <main+0x2d0>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  motor1.setDirection(ILERI);
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	4875      	ldr	r0, [pc, #468]	@ (8000c64 <main+0x2cc>)
 8000a90:	f004 fbd0 	bl	8005234 <_ZN5Motor12setDirectionE14MotorDirection>
  motor2.setDirection(ILERI);
 8000a94:	2100      	movs	r1, #0
 8000a96:	4874      	ldr	r0, [pc, #464]	@ (8000c68 <main+0x2d0>)
 8000a98:	f004 fbcc 	bl	8005234 <_ZN5Motor12setDirectionE14MotorDirection>

    /* USER CODE BEGIN 3 */

	 // HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
//	  HAL_Delay(200);
	  motor1.komutasyon(motor1pwm);
 8000a9c:	4b73      	ldr	r3, [pc, #460]	@ (8000c6c <main+0x2d4>)
 8000a9e:	881b      	ldrh	r3, [r3, #0]
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4870      	ldr	r0, [pc, #448]	@ (8000c64 <main+0x2cc>)
 8000aa4:	f004 fbd6 	bl	8005254 <_ZN5Motor10komutasyonEt>
	  motor2.komutasyon(motor2pwm);
 8000aa8:	4b71      	ldr	r3, [pc, #452]	@ (8000c70 <main+0x2d8>)
 8000aaa:	881b      	ldrh	r3, [r3, #0]
 8000aac:	4619      	mov	r1, r3
 8000aae:	486e      	ldr	r0, [pc, #440]	@ (8000c68 <main+0x2d0>)
 8000ab0:	f004 fbd0 	bl	8005254 <_ZN5Motor10komutasyonEt>

	  if(flag_5ms)
 8000ab4:	4b6f      	ldr	r3, [pc, #444]	@ (8000c74 <main+0x2dc>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	b2db      	uxtb	r3, r3
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	bf14      	ite	ne
 8000abe:	2301      	movne	r3, #1
 8000ac0:	2300      	moveq	r3, #0
 8000ac2:	b2db      	uxtb	r3, r3
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d002      	beq.n	8000ace <main+0x136>
	  {
		  flag_5ms = 0;
 8000ac8:	4b6a      	ldr	r3, [pc, #424]	@ (8000c74 <main+0x2dc>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	701a      	strb	r2, [r3, #0]
		  // 5 ms işlemleri
	  }

	  if(flag_20ms)
 8000ace:	4b6a      	ldr	r3, [pc, #424]	@ (8000c78 <main+0x2e0>)
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	bf14      	ite	ne
 8000ad8:	2301      	movne	r3, #1
 8000ada:	2300      	moveq	r3, #0
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d072      	beq.n	8000bc8 <main+0x230>
	  {
		  flag_20ms = 0;
 8000ae2:	4b65      	ldr	r3, [pc, #404]	@ (8000c78 <main+0x2e0>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	701a      	strb	r2, [r3, #0]
		  // 20 ms işlemleri
		  // Motor1 hız kontrolü
		  if(motor1.aktif)
 8000ae8:	4b5e      	ldr	r3, [pc, #376]	@ (8000c64 <main+0x2cc>)
 8000aea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d06a      	beq.n	8000bc8 <main+0x230>
		  {
			  float mevcutRPM = motor1.m_rpm;
 8000af2:	4b5c      	ldr	r3, [pc, #368]	@ (8000c64 <main+0x2cc>)
 8000af4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000af6:	60fb      	str	r3, [r7, #12]
			  hata = hedefRPM_motor1 - mevcutRPM;
 8000af8:	4b60      	ldr	r3, [pc, #384]	@ (8000c7c <main+0x2e4>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	68f9      	ldr	r1, [r7, #12]
 8000afe:	4618      	mov	r0, r3
 8000b00:	f7ff fb94 	bl	800022c <__aeabi_fsub>
 8000b04:	4603      	mov	r3, r0
 8000b06:	461a      	mov	r2, r3
 8000b08:	4b5d      	ldr	r3, [pc, #372]	@ (8000c80 <main+0x2e8>)
 8000b0a:	601a      	str	r2, [r3, #0]

			  // Integral terimi güncelle
			  integral += hata * 0.02f;  // 20 ms = 0.02 s
 8000b0c:	4b5c      	ldr	r3, [pc, #368]	@ (8000c80 <main+0x2e8>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	495c      	ldr	r1, [pc, #368]	@ (8000c84 <main+0x2ec>)
 8000b12:	4618      	mov	r0, r3
 8000b14:	f7ff fc94 	bl	8000440 <__aeabi_fmul>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	461a      	mov	r2, r3
 8000b1c:	4b5a      	ldr	r3, [pc, #360]	@ (8000c88 <main+0x2f0>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4619      	mov	r1, r3
 8000b22:	4610      	mov	r0, r2
 8000b24:	f7ff fb84 	bl	8000230 <__addsf3>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	461a      	mov	r2, r3
 8000b2c:	4b56      	ldr	r3, [pc, #344]	@ (8000c88 <main+0x2f0>)
 8000b2e:	601a      	str	r2, [r3, #0]
			  if(integral > I_LIMIT)  integral = I_LIMIT;
 8000b30:	4b55      	ldr	r3, [pc, #340]	@ (8000c88 <main+0x2f0>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a55      	ldr	r2, [pc, #340]	@ (8000c8c <main+0x2f4>)
 8000b36:	6812      	ldr	r2, [r2, #0]
 8000b38:	4611      	mov	r1, r2
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f7ff fe3c 	bl	80007b8 <__aeabi_fcmpgt>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d003      	beq.n	8000b4e <main+0x1b6>
 8000b46:	4b51      	ldr	r3, [pc, #324]	@ (8000c8c <main+0x2f4>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4a4f      	ldr	r2, [pc, #316]	@ (8000c88 <main+0x2f0>)
 8000b4c:	6013      	str	r3, [r2, #0]
			  if(integral < -I_LIMIT) integral = -I_LIMIT;
 8000b4e:	4b4f      	ldr	r3, [pc, #316]	@ (8000c8c <main+0x2f4>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8000b56:	4a4c      	ldr	r2, [pc, #304]	@ (8000c88 <main+0x2f0>)
 8000b58:	6812      	ldr	r2, [r2, #0]
 8000b5a:	4611      	mov	r1, r2
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f7ff fe2b 	bl	80007b8 <__aeabi_fcmpgt>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d005      	beq.n	8000b74 <main+0x1dc>
 8000b68:	4b48      	ldr	r3, [pc, #288]	@ (8000c8c <main+0x2f4>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8000b70:	4a45      	ldr	r2, [pc, #276]	@ (8000c88 <main+0x2f0>)
 8000b72:	6013      	str	r3, [r2, #0]

			  // PWM hesapla
			  float kontrol = (Kp * hata) + (Ki * integral);
 8000b74:	4b46      	ldr	r3, [pc, #280]	@ (8000c90 <main+0x2f8>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a41      	ldr	r2, [pc, #260]	@ (8000c80 <main+0x2e8>)
 8000b7a:	6812      	ldr	r2, [r2, #0]
 8000b7c:	4611      	mov	r1, r2
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f7ff fc5e 	bl	8000440 <__aeabi_fmul>
 8000b84:	4603      	mov	r3, r0
 8000b86:	461c      	mov	r4, r3
 8000b88:	4b42      	ldr	r3, [pc, #264]	@ (8000c94 <main+0x2fc>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a3e      	ldr	r2, [pc, #248]	@ (8000c88 <main+0x2f0>)
 8000b8e:	6812      	ldr	r2, [r2, #0]
 8000b90:	4611      	mov	r1, r2
 8000b92:	4618      	mov	r0, r3
 8000b94:	f7ff fc54 	bl	8000440 <__aeabi_fmul>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	4620      	mov	r0, r4
 8000b9e:	f7ff fb47 	bl	8000230 <__addsf3>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	60bb      	str	r3, [r7, #8]

			  motor1pwm = (int)kontrol;
 8000ba6:	68b8      	ldr	r0, [r7, #8]
 8000ba8:	f7ff fe10 	bl	80007cc <__aeabi_f2iz>
 8000bac:	4603      	mov	r3, r0
 8000bae:	b29a      	uxth	r2, r3
 8000bb0:	4b2e      	ldr	r3, [pc, #184]	@ (8000c6c <main+0x2d4>)
 8000bb2:	801a      	strh	r2, [r3, #0]

			  // PWM limitleri
			  if(motor1pwm < 0)   motor1pwm = 0;
			  if(motor1pwm > 650) motor1pwm = 650;
 8000bb4:	4b2d      	ldr	r3, [pc, #180]	@ (8000c6c <main+0x2d4>)
 8000bb6:	881b      	ldrh	r3, [r3, #0]
 8000bb8:	f240 228a 	movw	r2, #650	@ 0x28a
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d903      	bls.n	8000bc8 <main+0x230>
 8000bc0:	4b2a      	ldr	r3, [pc, #168]	@ (8000c6c <main+0x2d4>)
 8000bc2:	f240 228a 	movw	r2, #650	@ 0x28a
 8000bc6:	801a      	strh	r2, [r3, #0]
		  }

	  }

	  if(flag_100ms)
 8000bc8:	4b33      	ldr	r3, [pc, #204]	@ (8000c98 <main+0x300>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	b2db      	uxtb	r3, r3
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	bf14      	ite	ne
 8000bd2:	2301      	movne	r3, #1
 8000bd4:	2300      	moveq	r3, #0
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d002      	beq.n	8000be2 <main+0x24a>
	  {
		  flag_100ms = 0;
 8000bdc:	4b2e      	ldr	r3, [pc, #184]	@ (8000c98 <main+0x300>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	701a      	strb	r2, [r3, #0]
		  // 100 ms işlemleri


	  }

	  if(flag_500ms)
 8000be2:	4b2e      	ldr	r3, [pc, #184]	@ (8000c9c <main+0x304>)
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	bf14      	ite	ne
 8000bec:	2301      	movne	r3, #1
 8000bee:	2300      	moveq	r3, #0
 8000bf0:	b2db      	uxtb	r3, r3
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d00a      	beq.n	8000c0c <main+0x274>
	  {
		  flag_500ms = 0;
 8000bf6:	4b29      	ldr	r3, [pc, #164]	@ (8000c9c <main+0x304>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	701a      	strb	r2, [r3, #0]
		  // 500 ms işlemleri
		  uint8_t txBuf[1] = {0x55};
 8000bfc:	2355      	movs	r3, #85	@ 0x55
 8000bfe:	713b      	strb	r3, [r7, #4]
		  HAL_UART_Transmit_DMA(&huart3, txBuf, 1);
 8000c00:	1d3b      	adds	r3, r7, #4
 8000c02:	2201      	movs	r2, #1
 8000c04:	4619      	mov	r1, r3
 8000c06:	4812      	ldr	r0, [pc, #72]	@ (8000c50 <main+0x2b8>)
 8000c08:	f003 fa04 	bl	8004014 <HAL_UART_Transmit_DMA>

	  }

	  if(flag_1000ms)
 8000c0c:	4b24      	ldr	r3, [pc, #144]	@ (8000ca0 <main+0x308>)
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	b2db      	uxtb	r3, r3
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	bf14      	ite	ne
 8000c16:	2301      	movne	r3, #1
 8000c18:	2300      	moveq	r3, #0
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	f43f af3d 	beq.w	8000a9c <main+0x104>
	  {
		  flag_1000ms = 0;
 8000c22:	4b1f      	ldr	r3, [pc, #124]	@ (8000ca0 <main+0x308>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	701a      	strb	r2, [r3, #0]
		  // 1 saniyelik işlemler
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 8000c28:	2104      	movs	r1, #4
 8000c2a:	480c      	ldr	r0, [pc, #48]	@ (8000c5c <main+0x2c4>)
 8000c2c:	f001 fd4d 	bl	80026ca <HAL_GPIO_TogglePin>

		  motor1.hizHesapla(1);
 8000c30:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8000c34:	480b      	ldr	r0, [pc, #44]	@ (8000c64 <main+0x2cc>)
 8000c36:	f004 fab1 	bl	800519c <_ZN5Motor10hizHesaplaEf>
		  motor2.hizHesapla(1);
 8000c3a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8000c3e:	480a      	ldr	r0, [pc, #40]	@ (8000c68 <main+0x2d0>)
 8000c40:	f004 faac 	bl	800519c <_ZN5Motor10hizHesaplaEf>
	  }

  }
 8000c44:	e72a      	b.n	8000a9c <main+0x104>
 8000c46:	bf00      	nop
 8000c48:	200001c8 	.word	0x200001c8
 8000c4c:	20000174 	.word	0x20000174
 8000c50:	20000258 	.word	0x20000258
 8000c54:	20000180 	.word	0x20000180
 8000c58:	20000210 	.word	0x20000210
 8000c5c:	40010c00 	.word	0x40010c00
 8000c60:	40010800 	.word	0x40010800
 8000c64:	20000038 	.word	0x20000038
 8000c68:	20000090 	.word	0x20000090
 8000c6c:	200000e8 	.word	0x200000e8
 8000c70:	200000ea 	.word	0x200000ea
 8000c74:	20000178 	.word	0x20000178
 8000c78:	20000179 	.word	0x20000179
 8000c7c:	20000000 	.word	0x20000000
 8000c80:	200000ec 	.word	0x200000ec
 8000c84:	3ca3d70a 	.word	0x3ca3d70a
 8000c88:	200000f0 	.word	0x200000f0
 8000c8c:	2000000c 	.word	0x2000000c
 8000c90:	20000004 	.word	0x20000004
 8000c94:	20000008 	.word	0x20000008
 8000c98:	2000017a 	.word	0x2000017a
 8000c9c:	2000017b 	.word	0x2000017b
 8000ca0:	2000017c 	.word	0x2000017c

08000ca4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b090      	sub	sp, #64	@ 0x40
 8000ca8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000caa:	f107 0318 	add.w	r3, r7, #24
 8000cae:	2228      	movs	r2, #40	@ 0x28
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f005 fab8 	bl	8006228 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cb8:	1d3b      	adds	r3, r7, #4
 8000cba:	2200      	movs	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]
 8000cbe:	605a      	str	r2, [r3, #4]
 8000cc0:	609a      	str	r2, [r3, #8]
 8000cc2:	60da      	str	r2, [r3, #12]
 8000cc4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cce:	2310      	movs	r3, #16
 8000cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cd6:	f107 0318 	add.w	r3, r7, #24
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f001 fd26 	bl	800272c <HAL_RCC_OscConfig>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	bf14      	ite	ne
 8000ce6:	2301      	movne	r3, #1
 8000ce8:	2300      	moveq	r3, #0
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <_Z18SystemClock_Configv+0x50>
  {
    Error_Handler();
 8000cf0:	f000 f8f4 	bl	8000edc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cf4:	230f      	movs	r3, #15
 8000cf6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d00:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d04:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d06:	2300      	movs	r3, #0
 8000d08:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d0a:	1d3b      	adds	r3, r7, #4
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f001 ff8e 	bl	8002c30 <HAL_RCC_ClockConfig>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	bf14      	ite	ne
 8000d1a:	2301      	movne	r3, #1
 8000d1c:	2300      	moveq	r3, #0
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <_Z18SystemClock_Configv+0x84>
  {
    Error_Handler();
 8000d24:	f000 f8da 	bl	8000edc <Error_Handler>
  }
}
 8000d28:	bf00      	nop
 8000d2a:	3740      	adds	r7, #64	@ 0x40
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}

08000d30 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == M1_HALL_A_Pin || GPIO_Pin == M1_HALL_B_Pin || GPIO_Pin == M1_HALL_C_Pin)
 8000d3a:	88fb      	ldrh	r3, [r7, #6]
 8000d3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000d40:	d007      	beq.n	8000d52 <HAL_GPIO_EXTI_Callback+0x22>
 8000d42:	88fb      	ldrh	r3, [r7, #6]
 8000d44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000d48:	d003      	beq.n	8000d52 <HAL_GPIO_EXTI_Callback+0x22>
 8000d4a:	88fb      	ldrh	r3, [r7, #6]
 8000d4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d50:	d102      	bne.n	8000d58 <HAL_GPIO_EXTI_Callback+0x28>
	{
		motor1.updateHall();
 8000d52:	4809      	ldr	r0, [pc, #36]	@ (8000d78 <HAL_GPIO_EXTI_Callback+0x48>)
 8000d54:	f004 f9e0 	bl	8005118 <_ZN5Motor10updateHallEv>
//		motor1.hallCounter++;
	}

	if (GPIO_Pin == M2_HALL_A_Pin || GPIO_Pin == M2_HALL_B_Pin || GPIO_Pin == M2_HALL_C_Pin)
 8000d58:	88fb      	ldrh	r3, [r7, #6]
 8000d5a:	2b80      	cmp	r3, #128	@ 0x80
 8000d5c:	d005      	beq.n	8000d6a <HAL_GPIO_EXTI_Callback+0x3a>
 8000d5e:	88fb      	ldrh	r3, [r7, #6]
 8000d60:	2b20      	cmp	r3, #32
 8000d62:	d002      	beq.n	8000d6a <HAL_GPIO_EXTI_Callback+0x3a>
 8000d64:	88fb      	ldrh	r3, [r7, #6]
 8000d66:	2b40      	cmp	r3, #64	@ 0x40
 8000d68:	d102      	bne.n	8000d70 <HAL_GPIO_EXTI_Callback+0x40>
	{
		motor2.updateHall();
 8000d6a:	4804      	ldr	r0, [pc, #16]	@ (8000d7c <HAL_GPIO_EXTI_Callback+0x4c>)
 8000d6c:	f004 f9d4 	bl	8005118 <_ZN5Motor10updateHallEv>
//		motor2.hallCounter++;
	}
}
 8000d70:	bf00      	nop
 8000d72:	3708      	adds	r7, #8
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	20000038 	.word	0x20000038
 8000d7c:	20000090 	.word	0x20000090

08000d80 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM2)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d90:	d15b      	bne.n	8000e4a <HAL_TIM_PeriodElapsedCallback+0xca>
    {
       tickCounter++;  // 5 ms sayacı
 8000d92:	4b30      	ldr	r3, [pc, #192]	@ (8000e54 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000d94:	881b      	ldrh	r3, [r3, #0]
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	3301      	adds	r3, #1
 8000d9a:	b29a      	uxth	r2, r3
 8000d9c:	4b2d      	ldr	r3, [pc, #180]	@ (8000e54 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000d9e:	801a      	strh	r2, [r3, #0]

	   if(tickCounter % 4 == 0)    // 20 ms (4 * 5 ms)
 8000da0:	4b2c      	ldr	r3, [pc, #176]	@ (8000e54 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000da2:	881b      	ldrh	r3, [r3, #0]
 8000da4:	b29b      	uxth	r3, r3
 8000da6:	f003 0303 	and.w	r3, r3, #3
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	bf0c      	ite	eq
 8000dae:	2301      	moveq	r3, #1
 8000db0:	2300      	movne	r3, #0
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d002      	beq.n	8000dbe <HAL_TIM_PeriodElapsedCallback+0x3e>
		   flag_20ms = 1;
 8000db8:	4b27      	ldr	r3, [pc, #156]	@ (8000e58 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8000dba:	2201      	movs	r2, #1
 8000dbc:	701a      	strb	r2, [r3, #0]

	   if(tickCounter % 20 == 0)   // 100 ms (20 * 5 ms)
 8000dbe:	4b25      	ldr	r3, [pc, #148]	@ (8000e54 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000dc0:	881b      	ldrh	r3, [r3, #0]
 8000dc2:	b29a      	uxth	r2, r3
 8000dc4:	4b25      	ldr	r3, [pc, #148]	@ (8000e5c <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000dc6:	fba3 1302 	umull	r1, r3, r3, r2
 8000dca:	0919      	lsrs	r1, r3, #4
 8000dcc:	460b      	mov	r3, r1
 8000dce:	009b      	lsls	r3, r3, #2
 8000dd0:	440b      	add	r3, r1
 8000dd2:	009b      	lsls	r3, r3, #2
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	b29b      	uxth	r3, r3
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	bf0c      	ite	eq
 8000ddc:	2301      	moveq	r3, #1
 8000dde:	2300      	movne	r3, #0
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d002      	beq.n	8000dec <HAL_TIM_PeriodElapsedCallback+0x6c>
		   flag_100ms = 1;
 8000de6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e60 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000de8:	2201      	movs	r2, #1
 8000dea:	701a      	strb	r2, [r3, #0]

	   if(tickCounter % 100 == 0)  // 500 ms (100 * 5 ms)
 8000dec:	4b19      	ldr	r3, [pc, #100]	@ (8000e54 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000dee:	881b      	ldrh	r3, [r3, #0]
 8000df0:	b29b      	uxth	r3, r3
 8000df2:	4a1c      	ldr	r2, [pc, #112]	@ (8000e64 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000df4:	fba2 1203 	umull	r1, r2, r2, r3
 8000df8:	0952      	lsrs	r2, r2, #5
 8000dfa:	2164      	movs	r1, #100	@ 0x64
 8000dfc:	fb01 f202 	mul.w	r2, r1, r2
 8000e00:	1a9b      	subs	r3, r3, r2
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	bf0c      	ite	eq
 8000e08:	2301      	moveq	r3, #1
 8000e0a:	2300      	movne	r3, #0
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d002      	beq.n	8000e18 <HAL_TIM_PeriodElapsedCallback+0x98>
		   flag_500ms = 1;
 8000e12:	4b15      	ldr	r3, [pc, #84]	@ (8000e68 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000e14:	2201      	movs	r2, #1
 8000e16:	701a      	strb	r2, [r3, #0]

	   if(tickCounter % 200 == 0)  // 1000 ms (200 * 5 ms = 1 sn)
 8000e18:	4b0e      	ldr	r3, [pc, #56]	@ (8000e54 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000e1a:	881b      	ldrh	r3, [r3, #0]
 8000e1c:	b29b      	uxth	r3, r3
 8000e1e:	4a11      	ldr	r2, [pc, #68]	@ (8000e64 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000e20:	fba2 1203 	umull	r1, r2, r2, r3
 8000e24:	0992      	lsrs	r2, r2, #6
 8000e26:	21c8      	movs	r1, #200	@ 0xc8
 8000e28:	fb01 f202 	mul.w	r2, r1, r2
 8000e2c:	1a9b      	subs	r3, r3, r2
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	bf0c      	ite	eq
 8000e34:	2301      	moveq	r3, #1
 8000e36:	2300      	movne	r3, #0
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d005      	beq.n	8000e4a <HAL_TIM_PeriodElapsedCallback+0xca>
	   {
		   flag_1000ms = 1;
 8000e3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e6c <HAL_TIM_PeriodElapsedCallback+0xec>)
 8000e40:	2201      	movs	r2, #1
 8000e42:	701a      	strb	r2, [r3, #0]
		   tickCounter = 0; // Sayaç sıfırla (overflow olmasın)
 8000e44:	4b03      	ldr	r3, [pc, #12]	@ (8000e54 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	801a      	strh	r2, [r3, #0]
	   }

    }
}
 8000e4a:	bf00      	nop
 8000e4c:	370c      	adds	r7, #12
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr
 8000e54:	2000017e 	.word	0x2000017e
 8000e58:	20000179 	.word	0x20000179
 8000e5c:	cccccccd 	.word	0xcccccccd
 8000e60:	2000017a 	.word	0x2000017a
 8000e64:	51eb851f 	.word	0x51eb851f
 8000e68:	2000017b 	.word	0x2000017b
 8000e6c:	2000017c 	.word	0x2000017c

08000e70 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a12      	ldr	r2, [pc, #72]	@ (8000ec8 <HAL_UART_RxCpltCallback+0x58>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d11d      	bne.n	8000ebe <HAL_UART_RxCpltCallback+0x4e>
    {
        // gelen byte’ı buffer’a koy
        rxBuffer[rxIndex++] = rxData;
 8000e82:	4b12      	ldr	r3, [pc, #72]	@ (8000ecc <HAL_UART_RxCpltCallback+0x5c>)
 8000e84:	881b      	ldrh	r3, [r3, #0]
 8000e86:	b29b      	uxth	r3, r3
 8000e88:	1c5a      	adds	r2, r3, #1
 8000e8a:	b291      	uxth	r1, r2
 8000e8c:	4a0f      	ldr	r2, [pc, #60]	@ (8000ecc <HAL_UART_RxCpltCallback+0x5c>)
 8000e8e:	8011      	strh	r1, [r2, #0]
 8000e90:	461a      	mov	r2, r3
 8000e92:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed0 <HAL_UART_RxCpltCallback+0x60>)
 8000e94:	7819      	ldrb	r1, [r3, #0]
 8000e96:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed4 <HAL_UART_RxCpltCallback+0x64>)
 8000e98:	5499      	strb	r1, [r3, r2]
        if(rxIndex >= RX_BUFFER_SIZE) rxIndex = 0;
 8000e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ecc <HAL_UART_RxCpltCallback+0x5c>)
 8000e9c:	881b      	ldrh	r3, [r3, #0]
 8000e9e:	b29b      	uxth	r3, r3
 8000ea0:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ea2:	bf8c      	ite	hi
 8000ea4:	2301      	movhi	r3, #1
 8000ea6:	2300      	movls	r3, #0
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d002      	beq.n	8000eb4 <HAL_UART_RxCpltCallback+0x44>
 8000eae:	4b07      	ldr	r3, [pc, #28]	@ (8000ecc <HAL_UART_RxCpltCallback+0x5c>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	801a      	strh	r2, [r3, #0]

        // tekrar DMA başlat (1 byte)
        HAL_UART_Receive_DMA(&huart3, &rxData, 1);
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	4906      	ldr	r1, [pc, #24]	@ (8000ed0 <HAL_UART_RxCpltCallback+0x60>)
 8000eb8:	4807      	ldr	r0, [pc, #28]	@ (8000ed8 <HAL_UART_RxCpltCallback+0x68>)
 8000eba:	f003 f91b 	bl	80040f4 <HAL_UART_Receive_DMA>
    }
}
 8000ebe:	bf00      	nop
 8000ec0:	3708      	adds	r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	40004800 	.word	0x40004800
 8000ecc:	20000176 	.word	0x20000176
 8000ed0:	20000174 	.word	0x20000174
 8000ed4:	200000f4 	.word	0x200000f4
 8000ed8:	20000258 	.word	0x20000258

08000edc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ee0:	b672      	cpsid	i
}
 8000ee2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ee4:	bf00      	nop
 8000ee6:	e7fd      	b.n	8000ee4 <Error_Handler+0x8>

08000ee8 <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b08e      	sub	sp, #56	@ 0x38
 8000eec:	af0e      	add	r7, sp, #56	@ 0x38
             M1_HALL_C_GPIO_Port, M1_HALL_C_Pin);
 8000eee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ef2:	930d      	str	r3, [sp, #52]	@ 0x34
 8000ef4:	4b24      	ldr	r3, [pc, #144]	@ (8000f88 <_Z41__static_initialization_and_destruction_0v+0xa0>)
 8000ef6:	930c      	str	r3, [sp, #48]	@ 0x30
 8000ef8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000efc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000efe:	4b22      	ldr	r3, [pc, #136]	@ (8000f88 <_Z41__static_initialization_and_destruction_0v+0xa0>)
 8000f00:	930a      	str	r3, [sp, #40]	@ 0x28
 8000f02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f06:	9309      	str	r3, [sp, #36]	@ 0x24
 8000f08:	4b1f      	ldr	r3, [pc, #124]	@ (8000f88 <_Z41__static_initialization_and_destruction_0v+0xa0>)
 8000f0a:	9308      	str	r3, [sp, #32]
 8000f0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f10:	9307      	str	r3, [sp, #28]
 8000f12:	4b1e      	ldr	r3, [pc, #120]	@ (8000f8c <_Z41__static_initialization_and_destruction_0v+0xa4>)
 8000f14:	9306      	str	r3, [sp, #24]
 8000f16:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000f1a:	9305      	str	r3, [sp, #20]
 8000f1c:	4b1b      	ldr	r3, [pc, #108]	@ (8000f8c <_Z41__static_initialization_and_destruction_0v+0xa4>)
 8000f1e:	9304      	str	r3, [sp, #16]
 8000f20:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f24:	9303      	str	r3, [sp, #12]
 8000f26:	4b19      	ldr	r3, [pc, #100]	@ (8000f8c <_Z41__static_initialization_and_destruction_0v+0xa4>)
 8000f28:	9302      	str	r3, [sp, #8]
 8000f2a:	2308      	movs	r3, #8
 8000f2c:	9301      	str	r3, [sp, #4]
 8000f2e:	2304      	movs	r3, #4
 8000f30:	9300      	str	r3, [sp, #0]
 8000f32:	2300      	movs	r3, #0
 8000f34:	4a16      	ldr	r2, [pc, #88]	@ (8000f90 <_Z41__static_initialization_and_destruction_0v+0xa8>)
 8000f36:	4917      	ldr	r1, [pc, #92]	@ (8000f94 <_Z41__static_initialization_and_destruction_0v+0xac>)
 8000f38:	4817      	ldr	r0, [pc, #92]	@ (8000f98 <_Z41__static_initialization_and_destruction_0v+0xb0>)
 8000f3a:	f004 f805 	bl	8004f48 <_ZN5MotorC1EP17TIM_HandleTypeDefS1_mmmP12GPIO_TypeDeftS3_tS3_tS3_tS3_tS3_t>
             M2_HALL_C_GPIO_Port, M2_HALL_C_Pin);
 8000f3e:	2340      	movs	r3, #64	@ 0x40
 8000f40:	930d      	str	r3, [sp, #52]	@ 0x34
 8000f42:	4b12      	ldr	r3, [pc, #72]	@ (8000f8c <_Z41__static_initialization_and_destruction_0v+0xa4>)
 8000f44:	930c      	str	r3, [sp, #48]	@ 0x30
 8000f46:	2320      	movs	r3, #32
 8000f48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000f4a:	4b10      	ldr	r3, [pc, #64]	@ (8000f8c <_Z41__static_initialization_and_destruction_0v+0xa4>)
 8000f4c:	930a      	str	r3, [sp, #40]	@ 0x28
 8000f4e:	2380      	movs	r3, #128	@ 0x80
 8000f50:	9309      	str	r3, [sp, #36]	@ 0x24
 8000f52:	4b0e      	ldr	r3, [pc, #56]	@ (8000f8c <_Z41__static_initialization_and_destruction_0v+0xa4>)
 8000f54:	9308      	str	r3, [sp, #32]
 8000f56:	2301      	movs	r3, #1
 8000f58:	9307      	str	r3, [sp, #28]
 8000f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f8c <_Z41__static_initialization_and_destruction_0v+0xa4>)
 8000f5c:	9306      	str	r3, [sp, #24]
 8000f5e:	2302      	movs	r3, #2
 8000f60:	9305      	str	r3, [sp, #20]
 8000f62:	4b0a      	ldr	r3, [pc, #40]	@ (8000f8c <_Z41__static_initialization_and_destruction_0v+0xa4>)
 8000f64:	9304      	str	r3, [sp, #16]
 8000f66:	2380      	movs	r3, #128	@ 0x80
 8000f68:	9303      	str	r3, [sp, #12]
 8000f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f9c <_Z41__static_initialization_and_destruction_0v+0xb4>)
 8000f6c:	9302      	str	r3, [sp, #8]
 8000f6e:	2304      	movs	r3, #4
 8000f70:	9301      	str	r3, [sp, #4]
 8000f72:	2308      	movs	r3, #8
 8000f74:	9300      	str	r3, [sp, #0]
 8000f76:	2300      	movs	r3, #0
 8000f78:	4a05      	ldr	r2, [pc, #20]	@ (8000f90 <_Z41__static_initialization_and_destruction_0v+0xa8>)
 8000f7a:	4909      	ldr	r1, [pc, #36]	@ (8000fa0 <_Z41__static_initialization_and_destruction_0v+0xb8>)
 8000f7c:	4809      	ldr	r0, [pc, #36]	@ (8000fa4 <_Z41__static_initialization_and_destruction_0v+0xbc>)
 8000f7e:	f003 ffe3 	bl	8004f48 <_ZN5MotorC1EP17TIM_HandleTypeDefS1_mmmP12GPIO_TypeDeftS3_tS3_tS3_tS3_tS3_t>
}
 8000f82:	bf00      	nop
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40011000 	.word	0x40011000
 8000f8c:	40010c00 	.word	0x40010c00
 8000f90:	200001c8 	.word	0x200001c8
 8000f94:	20000180 	.word	0x20000180
 8000f98:	20000038 	.word	0x20000038
 8000f9c:	40010800 	.word	0x40010800
 8000fa0:	20000210 	.word	0x20000210
 8000fa4:	20000090 	.word	0x20000090

08000fa8 <_GLOBAL__sub_I_motor1>:
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	f7ff ff9c 	bl	8000ee8 <_Z41__static_initialization_and_destruction_0v>
 8000fb0:	bd80      	pop	{r7, pc}
	...

08000fb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000fba:	4b15      	ldr	r3, [pc, #84]	@ (8001010 <HAL_MspInit+0x5c>)
 8000fbc:	699b      	ldr	r3, [r3, #24]
 8000fbe:	4a14      	ldr	r2, [pc, #80]	@ (8001010 <HAL_MspInit+0x5c>)
 8000fc0:	f043 0301 	orr.w	r3, r3, #1
 8000fc4:	6193      	str	r3, [r2, #24]
 8000fc6:	4b12      	ldr	r3, [pc, #72]	@ (8001010 <HAL_MspInit+0x5c>)
 8000fc8:	699b      	ldr	r3, [r3, #24]
 8000fca:	f003 0301 	and.w	r3, r3, #1
 8000fce:	60bb      	str	r3, [r7, #8]
 8000fd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd2:	4b0f      	ldr	r3, [pc, #60]	@ (8001010 <HAL_MspInit+0x5c>)
 8000fd4:	69db      	ldr	r3, [r3, #28]
 8000fd6:	4a0e      	ldr	r2, [pc, #56]	@ (8001010 <HAL_MspInit+0x5c>)
 8000fd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fdc:	61d3      	str	r3, [r2, #28]
 8000fde:	4b0c      	ldr	r3, [pc, #48]	@ (8001010 <HAL_MspInit+0x5c>)
 8000fe0:	69db      	ldr	r3, [r3, #28]
 8000fe2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fe6:	607b      	str	r3, [r7, #4]
 8000fe8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000fea:	4b0a      	ldr	r3, [pc, #40]	@ (8001014 <HAL_MspInit+0x60>)
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	4a04      	ldr	r2, [pc, #16]	@ (8001014 <HAL_MspInit+0x60>)
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001006:	bf00      	nop
 8001008:	3714      	adds	r7, #20
 800100a:	46bd      	mov	sp, r7
 800100c:	bc80      	pop	{r7}
 800100e:	4770      	bx	lr
 8001010:	40021000 	.word	0x40021000
 8001014:	40010000 	.word	0x40010000

08001018 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800101c:	bf00      	nop
 800101e:	e7fd      	b.n	800101c <NMI_Handler+0x4>

08001020 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001024:	bf00      	nop
 8001026:	e7fd      	b.n	8001024 <HardFault_Handler+0x4>

08001028 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800102c:	bf00      	nop
 800102e:	e7fd      	b.n	800102c <MemManage_Handler+0x4>

08001030 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001034:	bf00      	nop
 8001036:	e7fd      	b.n	8001034 <BusFault_Handler+0x4>

08001038 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800103c:	bf00      	nop
 800103e:	e7fd      	b.n	800103c <UsageFault_Handler+0x4>

08001040 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001044:	bf00      	nop
 8001046:	46bd      	mov	sp, r7
 8001048:	bc80      	pop	{r7}
 800104a:	4770      	bx	lr

0800104c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	bc80      	pop	{r7}
 8001056:	4770      	bx	lr

08001058 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800105c:	bf00      	nop
 800105e:	46bd      	mov	sp, r7
 8001060:	bc80      	pop	{r7}
 8001062:	4770      	bx	lr

08001064 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001068:	f000 fbbe 	bl	80017e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}

08001070 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001074:	4802      	ldr	r0, [pc, #8]	@ (8001080 <DMA1_Channel2_IRQHandler+0x10>)
 8001076:	f000 fefb 	bl	8001e70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	200002e4 	.word	0x200002e4

08001084 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001088:	4802      	ldr	r0, [pc, #8]	@ (8001094 <DMA1_Channel3_IRQHandler+0x10>)
 800108a:	f000 fef1 	bl	8001e70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800108e:	bf00      	nop
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	200002a0 	.word	0x200002a0

08001098 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M2_HALL_B_Pin);
 800109c:	2020      	movs	r0, #32
 800109e:	f001 fb2d 	bl	80026fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(M2_HALL_C_Pin);
 80010a2:	2040      	movs	r0, #64	@ 0x40
 80010a4:	f001 fb2a 	bl	80026fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(M2_HALL_A_Pin);
 80010a8:	2080      	movs	r0, #128	@ 0x80
 80010aa:	f001 fb27 	bl	80026fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
	...

080010b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010b8:	4802      	ldr	r0, [pc, #8]	@ (80010c4 <TIM2_IRQHandler+0x10>)
 80010ba:	f002 f901 	bl	80032c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	200001c8 	.word	0x200001c8

080010c8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80010cc:	4802      	ldr	r0, [pc, #8]	@ (80010d8 <USART3_IRQHandler+0x10>)
 80010ce:	f003 f837 	bl	8004140 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	20000258 	.word	0x20000258

080010dc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M1_HALL_C_Pin);
 80010e0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80010e4:	f001 fb0a 	bl	80026fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(M1_HALL_B_Pin);
 80010e8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80010ec:	f001 fb06 	bl	80026fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(M1_HALL_A_Pin);
 80010f0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80010f4:	f001 fb02 	bl	80026fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80010f8:	bf00      	nop
 80010fa:	bd80      	pop	{r7, pc}

080010fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001100:	bf00      	nop
 8001102:	46bd      	mov	sp, r7
 8001104:	bc80      	pop	{r7}
 8001106:	4770      	bx	lr

08001108 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b092      	sub	sp, #72	@ 0x48
 800110c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800110e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001118:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
 8001126:	611a      	str	r2, [r3, #16]
 8001128:	615a      	str	r2, [r3, #20]
 800112a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800112c:	1d3b      	adds	r3, r7, #4
 800112e:	2220      	movs	r2, #32
 8001130:	2100      	movs	r1, #0
 8001132:	4618      	mov	r0, r3
 8001134:	f005 f878 	bl	8006228 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001138:	4b3f      	ldr	r3, [pc, #252]	@ (8001238 <MX_TIM1_Init+0x130>)
 800113a:	4a40      	ldr	r2, [pc, #256]	@ (800123c <MX_TIM1_Init+0x134>)
 800113c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8-1;
 800113e:	4b3e      	ldr	r3, [pc, #248]	@ (8001238 <MX_TIM1_Init+0x130>)
 8001140:	2207      	movs	r2, #7
 8001142:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001144:	4b3c      	ldr	r3, [pc, #240]	@ (8001238 <MX_TIM1_Init+0x130>)
 8001146:	2200      	movs	r2, #0
 8001148:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800114a:	4b3b      	ldr	r3, [pc, #236]	@ (8001238 <MX_TIM1_Init+0x130>)
 800114c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001150:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001152:	4b39      	ldr	r3, [pc, #228]	@ (8001238 <MX_TIM1_Init+0x130>)
 8001154:	2200      	movs	r2, #0
 8001156:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001158:	4b37      	ldr	r3, [pc, #220]	@ (8001238 <MX_TIM1_Init+0x130>)
 800115a:	2200      	movs	r2, #0
 800115c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800115e:	4b36      	ldr	r3, [pc, #216]	@ (8001238 <MX_TIM1_Init+0x130>)
 8001160:	2200      	movs	r2, #0
 8001162:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001164:	4834      	ldr	r0, [pc, #208]	@ (8001238 <MX_TIM1_Init+0x130>)
 8001166:	f001 ffa1 	bl	80030ac <HAL_TIM_PWM_Init>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001170:	f7ff feb4 	bl	8000edc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001174:	2300      	movs	r3, #0
 8001176:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001178:	2300      	movs	r3, #0
 800117a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800117c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001180:	4619      	mov	r1, r3
 8001182:	482d      	ldr	r0, [pc, #180]	@ (8001238 <MX_TIM1_Init+0x130>)
 8001184:	f002 fe26 	bl	8003dd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800118e:	f7ff fea5 	bl	8000edc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001192:	2360      	movs	r3, #96	@ 0x60
 8001194:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001196:	2300      	movs	r3, #0
 8001198:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800119a:	2300      	movs	r3, #0
 800119c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800119e:	2300      	movs	r3, #0
 80011a0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011a2:	2300      	movs	r3, #0
 80011a4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011a6:	2300      	movs	r3, #0
 80011a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011aa:	2300      	movs	r3, #0
 80011ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011b2:	2200      	movs	r2, #0
 80011b4:	4619      	mov	r1, r3
 80011b6:	4820      	ldr	r0, [pc, #128]	@ (8001238 <MX_TIM1_Init+0x130>)
 80011b8:	f002 f972 	bl	80034a0 <HAL_TIM_PWM_ConfigChannel>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80011c2:	f7ff fe8b 	bl	8000edc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80011c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011ca:	2204      	movs	r2, #4
 80011cc:	4619      	mov	r1, r3
 80011ce:	481a      	ldr	r0, [pc, #104]	@ (8001238 <MX_TIM1_Init+0x130>)
 80011d0:	f002 f966 	bl	80034a0 <HAL_TIM_PWM_ConfigChannel>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80011da:	f7ff fe7f 	bl	8000edc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80011de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011e2:	2208      	movs	r2, #8
 80011e4:	4619      	mov	r1, r3
 80011e6:	4814      	ldr	r0, [pc, #80]	@ (8001238 <MX_TIM1_Init+0x130>)
 80011e8:	f002 f95a 	bl	80034a0 <HAL_TIM_PWM_ConfigChannel>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 80011f2:	f7ff fe73 	bl	8000edc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80011f6:	2300      	movs	r3, #0
 80011f8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80011fa:	2300      	movs	r3, #0
 80011fc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80011fe:	2300      	movs	r3, #0
 8001200:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001202:	2300      	movs	r3, #0
 8001204:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001206:	2300      	movs	r3, #0
 8001208:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800120a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800120e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001210:	2300      	movs	r3, #0
 8001212:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001214:	1d3b      	adds	r3, r7, #4
 8001216:	4619      	mov	r1, r3
 8001218:	4807      	ldr	r0, [pc, #28]	@ (8001238 <MX_TIM1_Init+0x130>)
 800121a:	f002 fe47 	bl	8003eac <HAL_TIMEx_ConfigBreakDeadTime>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 8001224:	f7ff fe5a 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001228:	4803      	ldr	r0, [pc, #12]	@ (8001238 <MX_TIM1_Init+0x130>)
 800122a:	f000 f947 	bl	80014bc <HAL_TIM_MspPostInit>

}
 800122e:	bf00      	nop
 8001230:	3748      	adds	r7, #72	@ 0x48
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	20000180 	.word	0x20000180
 800123c:	40012c00 	.word	0x40012c00

08001240 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b086      	sub	sp, #24
 8001244:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001246:	f107 0308 	add.w	r3, r7, #8
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
 8001252:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001254:	463b      	mov	r3, r7
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]
 800125a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800125c:	4b1d      	ldr	r3, [pc, #116]	@ (80012d4 <MX_TIM2_Init+0x94>)
 800125e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001262:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 39;
 8001264:	4b1b      	ldr	r3, [pc, #108]	@ (80012d4 <MX_TIM2_Init+0x94>)
 8001266:	2227      	movs	r2, #39	@ 0x27
 8001268:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800126a:	4b1a      	ldr	r3, [pc, #104]	@ (80012d4 <MX_TIM2_Init+0x94>)
 800126c:	2200      	movs	r2, #0
 800126e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001270:	4b18      	ldr	r3, [pc, #96]	@ (80012d4 <MX_TIM2_Init+0x94>)
 8001272:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001276:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001278:	4b16      	ldr	r3, [pc, #88]	@ (80012d4 <MX_TIM2_Init+0x94>)
 800127a:	2200      	movs	r2, #0
 800127c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800127e:	4b15      	ldr	r3, [pc, #84]	@ (80012d4 <MX_TIM2_Init+0x94>)
 8001280:	2200      	movs	r2, #0
 8001282:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001284:	4813      	ldr	r0, [pc, #76]	@ (80012d4 <MX_TIM2_Init+0x94>)
 8001286:	f001 fe61 	bl	8002f4c <HAL_TIM_Base_Init>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001290:	f7ff fe24 	bl	8000edc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001294:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001298:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800129a:	f107 0308 	add.w	r3, r7, #8
 800129e:	4619      	mov	r1, r3
 80012a0:	480c      	ldr	r0, [pc, #48]	@ (80012d4 <MX_TIM2_Init+0x94>)
 80012a2:	f002 f9bf 	bl	8003624 <HAL_TIM_ConfigClockSource>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80012ac:	f7ff fe16 	bl	8000edc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012b0:	2300      	movs	r3, #0
 80012b2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012b4:	2300      	movs	r3, #0
 80012b6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012b8:	463b      	mov	r3, r7
 80012ba:	4619      	mov	r1, r3
 80012bc:	4805      	ldr	r0, [pc, #20]	@ (80012d4 <MX_TIM2_Init+0x94>)
 80012be:	f002 fd89 	bl	8003dd4 <HAL_TIMEx_MasterConfigSynchronization>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80012c8:	f7ff fe08 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012cc:	bf00      	nop
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	200001c8 	.word	0x200001c8

080012d8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b092      	sub	sp, #72	@ 0x48
 80012dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012de:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]
 80012f6:	611a      	str	r2, [r3, #16]
 80012f8:	615a      	str	r2, [r3, #20]
 80012fa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	2220      	movs	r2, #32
 8001300:	2100      	movs	r1, #0
 8001302:	4618      	mov	r0, r3
 8001304:	f004 ff90 	bl	8006228 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001308:	4b3f      	ldr	r3, [pc, #252]	@ (8001408 <MX_TIM8_Init+0x130>)
 800130a:	4a40      	ldr	r2, [pc, #256]	@ (800140c <MX_TIM8_Init+0x134>)
 800130c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 8-1;
 800130e:	4b3e      	ldr	r3, [pc, #248]	@ (8001408 <MX_TIM8_Init+0x130>)
 8001310:	2207      	movs	r2, #7
 8001312:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001314:	4b3c      	ldr	r3, [pc, #240]	@ (8001408 <MX_TIM8_Init+0x130>)
 8001316:	2200      	movs	r2, #0
 8001318:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000-1;
 800131a:	4b3b      	ldr	r3, [pc, #236]	@ (8001408 <MX_TIM8_Init+0x130>)
 800131c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001320:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001322:	4b39      	ldr	r3, [pc, #228]	@ (8001408 <MX_TIM8_Init+0x130>)
 8001324:	2200      	movs	r2, #0
 8001326:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001328:	4b37      	ldr	r3, [pc, #220]	@ (8001408 <MX_TIM8_Init+0x130>)
 800132a:	2200      	movs	r2, #0
 800132c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800132e:	4b36      	ldr	r3, [pc, #216]	@ (8001408 <MX_TIM8_Init+0x130>)
 8001330:	2200      	movs	r2, #0
 8001332:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001334:	4834      	ldr	r0, [pc, #208]	@ (8001408 <MX_TIM8_Init+0x130>)
 8001336:	f001 feb9 	bl	80030ac <HAL_TIM_PWM_Init>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8001340:	f7ff fdcc 	bl	8000edc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001344:	2300      	movs	r3, #0
 8001346:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001348:	2300      	movs	r3, #0
 800134a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800134c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001350:	4619      	mov	r1, r3
 8001352:	482d      	ldr	r0, [pc, #180]	@ (8001408 <MX_TIM8_Init+0x130>)
 8001354:	f002 fd3e 	bl	8003dd4 <HAL_TIMEx_MasterConfigSynchronization>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 800135e:	f7ff fdbd 	bl	8000edc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001362:	2360      	movs	r3, #96	@ 0x60
 8001364:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001366:	2300      	movs	r3, #0
 8001368:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800136a:	2300      	movs	r3, #0
 800136c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800136e:	2300      	movs	r3, #0
 8001370:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001372:	2300      	movs	r3, #0
 8001374:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001376:	2300      	movs	r3, #0
 8001378:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800137a:	2300      	movs	r3, #0
 800137c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800137e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001382:	2200      	movs	r2, #0
 8001384:	4619      	mov	r1, r3
 8001386:	4820      	ldr	r0, [pc, #128]	@ (8001408 <MX_TIM8_Init+0x130>)
 8001388:	f002 f88a 	bl	80034a0 <HAL_TIM_PWM_ConfigChannel>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8001392:	f7ff fda3 	bl	8000edc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001396:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800139a:	2204      	movs	r2, #4
 800139c:	4619      	mov	r1, r3
 800139e:	481a      	ldr	r0, [pc, #104]	@ (8001408 <MX_TIM8_Init+0x130>)
 80013a0:	f002 f87e 	bl	80034a0 <HAL_TIM_PWM_ConfigChannel>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 80013aa:	f7ff fd97 	bl	8000edc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80013ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013b2:	2208      	movs	r2, #8
 80013b4:	4619      	mov	r1, r3
 80013b6:	4814      	ldr	r0, [pc, #80]	@ (8001408 <MX_TIM8_Init+0x130>)
 80013b8:	f002 f872 	bl	80034a0 <HAL_TIM_PWM_ConfigChannel>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 80013c2:	f7ff fd8b 	bl	8000edc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013c6:	2300      	movs	r3, #0
 80013c8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013ca:	2300      	movs	r3, #0
 80013cc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013ce:	2300      	movs	r3, #0
 80013d0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013d2:	2300      	movs	r3, #0
 80013d4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013d6:	2300      	movs	r3, #0
 80013d8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013de:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013e0:	2300      	movs	r3, #0
 80013e2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80013e4:	1d3b      	adds	r3, r7, #4
 80013e6:	4619      	mov	r1, r3
 80013e8:	4807      	ldr	r0, [pc, #28]	@ (8001408 <MX_TIM8_Init+0x130>)
 80013ea:	f002 fd5f 	bl	8003eac <HAL_TIMEx_ConfigBreakDeadTime>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_TIM8_Init+0x120>
  {
    Error_Handler();
 80013f4:	f7ff fd72 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80013f8:	4803      	ldr	r0, [pc, #12]	@ (8001408 <MX_TIM8_Init+0x130>)
 80013fa:	f000 f85f 	bl	80014bc <HAL_TIM_MspPostInit>

}
 80013fe:	bf00      	nop
 8001400:	3748      	adds	r7, #72	@ 0x48
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000210 	.word	0x20000210
 800140c:	40013400 	.word	0x40013400

08001410 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001410:	b480      	push	{r7}
 8001412:	b085      	sub	sp, #20
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a12      	ldr	r2, [pc, #72]	@ (8001468 <HAL_TIM_PWM_MspInit+0x58>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d10c      	bne.n	800143c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001422:	4b12      	ldr	r3, [pc, #72]	@ (800146c <HAL_TIM_PWM_MspInit+0x5c>)
 8001424:	699b      	ldr	r3, [r3, #24]
 8001426:	4a11      	ldr	r2, [pc, #68]	@ (800146c <HAL_TIM_PWM_MspInit+0x5c>)
 8001428:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800142c:	6193      	str	r3, [r2, #24]
 800142e:	4b0f      	ldr	r3, [pc, #60]	@ (800146c <HAL_TIM_PWM_MspInit+0x5c>)
 8001430:	699b      	ldr	r3, [r3, #24]
 8001432:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800143a:	e010      	b.n	800145e <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM8)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a0b      	ldr	r2, [pc, #44]	@ (8001470 <HAL_TIM_PWM_MspInit+0x60>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d10b      	bne.n	800145e <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001446:	4b09      	ldr	r3, [pc, #36]	@ (800146c <HAL_TIM_PWM_MspInit+0x5c>)
 8001448:	699b      	ldr	r3, [r3, #24]
 800144a:	4a08      	ldr	r2, [pc, #32]	@ (800146c <HAL_TIM_PWM_MspInit+0x5c>)
 800144c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001450:	6193      	str	r3, [r2, #24]
 8001452:	4b06      	ldr	r3, [pc, #24]	@ (800146c <HAL_TIM_PWM_MspInit+0x5c>)
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800145a:	60bb      	str	r3, [r7, #8]
 800145c:	68bb      	ldr	r3, [r7, #8]
}
 800145e:	bf00      	nop
 8001460:	3714      	adds	r7, #20
 8001462:	46bd      	mov	sp, r7
 8001464:	bc80      	pop	{r7}
 8001466:	4770      	bx	lr
 8001468:	40012c00 	.word	0x40012c00
 800146c:	40021000 	.word	0x40021000
 8001470:	40013400 	.word	0x40013400

08001474 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001484:	d113      	bne.n	80014ae <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001486:	4b0c      	ldr	r3, [pc, #48]	@ (80014b8 <HAL_TIM_Base_MspInit+0x44>)
 8001488:	69db      	ldr	r3, [r3, #28]
 800148a:	4a0b      	ldr	r2, [pc, #44]	@ (80014b8 <HAL_TIM_Base_MspInit+0x44>)
 800148c:	f043 0301 	orr.w	r3, r3, #1
 8001490:	61d3      	str	r3, [r2, #28]
 8001492:	4b09      	ldr	r3, [pc, #36]	@ (80014b8 <HAL_TIM_Base_MspInit+0x44>)
 8001494:	69db      	ldr	r3, [r3, #28]
 8001496:	f003 0301 	and.w	r3, r3, #1
 800149a:	60fb      	str	r3, [r7, #12]
 800149c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800149e:	2200      	movs	r2, #0
 80014a0:	2100      	movs	r1, #0
 80014a2:	201c      	movs	r0, #28
 80014a4:	f000 fa93 	bl	80019ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014a8:	201c      	movs	r0, #28
 80014aa:	f000 faac 	bl	8001a06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80014ae:	bf00      	nop
 80014b0:	3710      	adds	r7, #16
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40021000 	.word	0x40021000

080014bc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b088      	sub	sp, #32
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c4:	f107 0310 	add.w	r3, r7, #16
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	605a      	str	r2, [r3, #4]
 80014ce:	609a      	str	r2, [r3, #8]
 80014d0:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a1f      	ldr	r2, [pc, #124]	@ (8001554 <HAL_TIM_MspPostInit+0x98>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d119      	bne.n	8001510 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001558 <HAL_TIM_MspPostInit+0x9c>)
 80014de:	699b      	ldr	r3, [r3, #24]
 80014e0:	4a1d      	ldr	r2, [pc, #116]	@ (8001558 <HAL_TIM_MspPostInit+0x9c>)
 80014e2:	f043 0304 	orr.w	r3, r3, #4
 80014e6:	6193      	str	r3, [r2, #24]
 80014e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001558 <HAL_TIM_MspPostInit+0x9c>)
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	f003 0304 	and.w	r3, r3, #4
 80014f0:	60fb      	str	r3, [r7, #12]
 80014f2:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = M1_AH_Pin|M1_BH_Pin|M1_CH_Pin;
 80014f4:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80014f8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fa:	2302      	movs	r3, #2
 80014fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fe:	2302      	movs	r3, #2
 8001500:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001502:	f107 0310 	add.w	r3, r7, #16
 8001506:	4619      	mov	r1, r3
 8001508:	4814      	ldr	r0, [pc, #80]	@ (800155c <HAL_TIM_MspPostInit+0xa0>)
 800150a:	f000 ff1b 	bl	8002344 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800150e:	e01d      	b.n	800154c <HAL_TIM_MspPostInit+0x90>
  else if(timHandle->Instance==TIM8)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a12      	ldr	r2, [pc, #72]	@ (8001560 <HAL_TIM_MspPostInit+0xa4>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d118      	bne.n	800154c <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800151a:	4b0f      	ldr	r3, [pc, #60]	@ (8001558 <HAL_TIM_MspPostInit+0x9c>)
 800151c:	699b      	ldr	r3, [r3, #24]
 800151e:	4a0e      	ldr	r2, [pc, #56]	@ (8001558 <HAL_TIM_MspPostInit+0x9c>)
 8001520:	f043 0310 	orr.w	r3, r3, #16
 8001524:	6193      	str	r3, [r2, #24]
 8001526:	4b0c      	ldr	r3, [pc, #48]	@ (8001558 <HAL_TIM_MspPostInit+0x9c>)
 8001528:	699b      	ldr	r3, [r3, #24]
 800152a:	f003 0310 	and.w	r3, r3, #16
 800152e:	60bb      	str	r3, [r7, #8]
 8001530:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = M2_AH_Pin|M2_CH_Pin|M2_BH_Pin;
 8001532:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8001536:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001538:	2302      	movs	r3, #2
 800153a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800153c:	2302      	movs	r3, #2
 800153e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001540:	f107 0310 	add.w	r3, r7, #16
 8001544:	4619      	mov	r1, r3
 8001546:	4807      	ldr	r0, [pc, #28]	@ (8001564 <HAL_TIM_MspPostInit+0xa8>)
 8001548:	f000 fefc 	bl	8002344 <HAL_GPIO_Init>
}
 800154c:	bf00      	nop
 800154e:	3720      	adds	r7, #32
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40012c00 	.word	0x40012c00
 8001558:	40021000 	.word	0x40021000
 800155c:	40010800 	.word	0x40010800
 8001560:	40013400 	.word	0x40013400
 8001564:	40011000 	.word	0x40011000

08001568 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800156c:	4b11      	ldr	r3, [pc, #68]	@ (80015b4 <MX_USART3_UART_Init+0x4c>)
 800156e:	4a12      	ldr	r2, [pc, #72]	@ (80015b8 <MX_USART3_UART_Init+0x50>)
 8001570:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001572:	4b10      	ldr	r3, [pc, #64]	@ (80015b4 <MX_USART3_UART_Init+0x4c>)
 8001574:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001578:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800157a:	4b0e      	ldr	r3, [pc, #56]	@ (80015b4 <MX_USART3_UART_Init+0x4c>)
 800157c:	2200      	movs	r2, #0
 800157e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001580:	4b0c      	ldr	r3, [pc, #48]	@ (80015b4 <MX_USART3_UART_Init+0x4c>)
 8001582:	2200      	movs	r2, #0
 8001584:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001586:	4b0b      	ldr	r3, [pc, #44]	@ (80015b4 <MX_USART3_UART_Init+0x4c>)
 8001588:	2200      	movs	r2, #0
 800158a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800158c:	4b09      	ldr	r3, [pc, #36]	@ (80015b4 <MX_USART3_UART_Init+0x4c>)
 800158e:	220c      	movs	r2, #12
 8001590:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001592:	4b08      	ldr	r3, [pc, #32]	@ (80015b4 <MX_USART3_UART_Init+0x4c>)
 8001594:	2200      	movs	r2, #0
 8001596:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001598:	4b06      	ldr	r3, [pc, #24]	@ (80015b4 <MX_USART3_UART_Init+0x4c>)
 800159a:	2200      	movs	r2, #0
 800159c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800159e:	4805      	ldr	r0, [pc, #20]	@ (80015b4 <MX_USART3_UART_Init+0x4c>)
 80015a0:	f002 fce7 	bl	8003f72 <HAL_UART_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80015aa:	f7ff fc97 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20000258 	.word	0x20000258
 80015b8:	40004800 	.word	0x40004800

080015bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b088      	sub	sp, #32
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c4:	f107 0310 	add.w	r3, r7, #16
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART3)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4a47      	ldr	r2, [pc, #284]	@ (80016f4 <HAL_UART_MspInit+0x138>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	f040 8086 	bne.w	80016ea <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80015de:	4b46      	ldr	r3, [pc, #280]	@ (80016f8 <HAL_UART_MspInit+0x13c>)
 80015e0:	69db      	ldr	r3, [r3, #28]
 80015e2:	4a45      	ldr	r2, [pc, #276]	@ (80016f8 <HAL_UART_MspInit+0x13c>)
 80015e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015e8:	61d3      	str	r3, [r2, #28]
 80015ea:	4b43      	ldr	r3, [pc, #268]	@ (80016f8 <HAL_UART_MspInit+0x13c>)
 80015ec:	69db      	ldr	r3, [r3, #28]
 80015ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f6:	4b40      	ldr	r3, [pc, #256]	@ (80016f8 <HAL_UART_MspInit+0x13c>)
 80015f8:	699b      	ldr	r3, [r3, #24]
 80015fa:	4a3f      	ldr	r2, [pc, #252]	@ (80016f8 <HAL_UART_MspInit+0x13c>)
 80015fc:	f043 0308 	orr.w	r3, r3, #8
 8001600:	6193      	str	r3, [r2, #24]
 8001602:	4b3d      	ldr	r3, [pc, #244]	@ (80016f8 <HAL_UART_MspInit+0x13c>)
 8001604:	699b      	ldr	r3, [r3, #24]
 8001606:	f003 0308 	and.w	r3, r3, #8
 800160a:	60bb      	str	r3, [r7, #8]
 800160c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800160e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001612:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001614:	2302      	movs	r3, #2
 8001616:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001618:	2303      	movs	r3, #3
 800161a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800161c:	f107 0310 	add.w	r3, r7, #16
 8001620:	4619      	mov	r1, r3
 8001622:	4836      	ldr	r0, [pc, #216]	@ (80016fc <HAL_UART_MspInit+0x140>)
 8001624:	f000 fe8e 	bl	8002344 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001628:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800162c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800162e:	2300      	movs	r3, #0
 8001630:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001632:	2300      	movs	r3, #0
 8001634:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001636:	f107 0310 	add.w	r3, r7, #16
 800163a:	4619      	mov	r1, r3
 800163c:	482f      	ldr	r0, [pc, #188]	@ (80016fc <HAL_UART_MspInit+0x140>)
 800163e:	f000 fe81 	bl	8002344 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8001642:	4b2f      	ldr	r3, [pc, #188]	@ (8001700 <HAL_UART_MspInit+0x144>)
 8001644:	4a2f      	ldr	r2, [pc, #188]	@ (8001704 <HAL_UART_MspInit+0x148>)
 8001646:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001648:	4b2d      	ldr	r3, [pc, #180]	@ (8001700 <HAL_UART_MspInit+0x144>)
 800164a:	2200      	movs	r2, #0
 800164c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800164e:	4b2c      	ldr	r3, [pc, #176]	@ (8001700 <HAL_UART_MspInit+0x144>)
 8001650:	2200      	movs	r2, #0
 8001652:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001654:	4b2a      	ldr	r3, [pc, #168]	@ (8001700 <HAL_UART_MspInit+0x144>)
 8001656:	2280      	movs	r2, #128	@ 0x80
 8001658:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800165a:	4b29      	ldr	r3, [pc, #164]	@ (8001700 <HAL_UART_MspInit+0x144>)
 800165c:	2200      	movs	r2, #0
 800165e:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001660:	4b27      	ldr	r3, [pc, #156]	@ (8001700 <HAL_UART_MspInit+0x144>)
 8001662:	2200      	movs	r2, #0
 8001664:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8001666:	4b26      	ldr	r3, [pc, #152]	@ (8001700 <HAL_UART_MspInit+0x144>)
 8001668:	2220      	movs	r2, #32
 800166a:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800166c:	4b24      	ldr	r3, [pc, #144]	@ (8001700 <HAL_UART_MspInit+0x144>)
 800166e:	2200      	movs	r2, #0
 8001670:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001672:	4823      	ldr	r0, [pc, #140]	@ (8001700 <HAL_UART_MspInit+0x144>)
 8001674:	f000 f9e2 	bl	8001a3c <HAL_DMA_Init>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 800167e:	f7ff fc2d 	bl	8000edc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4a1e      	ldr	r2, [pc, #120]	@ (8001700 <HAL_UART_MspInit+0x144>)
 8001686:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001688:	4a1d      	ldr	r2, [pc, #116]	@ (8001700 <HAL_UART_MspInit+0x144>)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 800168e:	4b1e      	ldr	r3, [pc, #120]	@ (8001708 <HAL_UART_MspInit+0x14c>)
 8001690:	4a1e      	ldr	r2, [pc, #120]	@ (800170c <HAL_UART_MspInit+0x150>)
 8001692:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001694:	4b1c      	ldr	r3, [pc, #112]	@ (8001708 <HAL_UART_MspInit+0x14c>)
 8001696:	2210      	movs	r2, #16
 8001698:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800169a:	4b1b      	ldr	r3, [pc, #108]	@ (8001708 <HAL_UART_MspInit+0x14c>)
 800169c:	2200      	movs	r2, #0
 800169e:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80016a0:	4b19      	ldr	r3, [pc, #100]	@ (8001708 <HAL_UART_MspInit+0x14c>)
 80016a2:	2280      	movs	r2, #128	@ 0x80
 80016a4:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016a6:	4b18      	ldr	r3, [pc, #96]	@ (8001708 <HAL_UART_MspInit+0x14c>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016ac:	4b16      	ldr	r3, [pc, #88]	@ (8001708 <HAL_UART_MspInit+0x14c>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80016b2:	4b15      	ldr	r3, [pc, #84]	@ (8001708 <HAL_UART_MspInit+0x14c>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80016b8:	4b13      	ldr	r3, [pc, #76]	@ (8001708 <HAL_UART_MspInit+0x14c>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80016be:	4812      	ldr	r0, [pc, #72]	@ (8001708 <HAL_UART_MspInit+0x14c>)
 80016c0:	f000 f9bc 	bl	8001a3c <HAL_DMA_Init>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 80016ca:	f7ff fc07 	bl	8000edc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001708 <HAL_UART_MspInit+0x14c>)
 80016d2:	639a      	str	r2, [r3, #56]	@ 0x38
 80016d4:	4a0c      	ldr	r2, [pc, #48]	@ (8001708 <HAL_UART_MspInit+0x14c>)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80016da:	2200      	movs	r2, #0
 80016dc:	2100      	movs	r1, #0
 80016de:	2027      	movs	r0, #39	@ 0x27
 80016e0:	f000 f975 	bl	80019ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80016e4:	2027      	movs	r0, #39	@ 0x27
 80016e6:	f000 f98e 	bl	8001a06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80016ea:	bf00      	nop
 80016ec:	3720      	adds	r7, #32
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40004800 	.word	0x40004800
 80016f8:	40021000 	.word	0x40021000
 80016fc:	40010c00 	.word	0x40010c00
 8001700:	200002a0 	.word	0x200002a0
 8001704:	40020030 	.word	0x40020030
 8001708:	200002e4 	.word	0x200002e4
 800170c:	4002001c 	.word	0x4002001c

08001710 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001710:	f7ff fcf4 	bl	80010fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001714:	480b      	ldr	r0, [pc, #44]	@ (8001744 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001716:	490c      	ldr	r1, [pc, #48]	@ (8001748 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001718:	4a0c      	ldr	r2, [pc, #48]	@ (800174c <LoopFillZerobss+0x16>)
  movs r3, #0
 800171a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800171c:	e002      	b.n	8001724 <LoopCopyDataInit>

0800171e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800171e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001720:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001722:	3304      	adds	r3, #4

08001724 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001724:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001726:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001728:	d3f9      	bcc.n	800171e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800172a:	4a09      	ldr	r2, [pc, #36]	@ (8001750 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800172c:	4c09      	ldr	r4, [pc, #36]	@ (8001754 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800172e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001730:	e001      	b.n	8001736 <LoopFillZerobss>

08001732 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001732:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001734:	3204      	adds	r2, #4

08001736 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001736:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001738:	d3fb      	bcc.n	8001732 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800173a:	f004 fd7d 	bl	8006238 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800173e:	f7ff f92b 	bl	8000998 <main>
  bx lr
 8001742:	4770      	bx	lr
  ldr r0, =_sdata
 8001744:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001748:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 800174c:	080062d0 	.word	0x080062d0
  ldr r2, =_sbss
 8001750:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8001754:	2000032c 	.word	0x2000032c

08001758 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001758:	e7fe      	b.n	8001758 <ADC1_2_IRQHandler>
	...

0800175c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001760:	4b08      	ldr	r3, [pc, #32]	@ (8001784 <HAL_Init+0x28>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a07      	ldr	r2, [pc, #28]	@ (8001784 <HAL_Init+0x28>)
 8001766:	f043 0310 	orr.w	r3, r3, #16
 800176a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800176c:	2003      	movs	r0, #3
 800176e:	f000 f923 	bl	80019b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001772:	200f      	movs	r0, #15
 8001774:	f000 f808 	bl	8001788 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001778:	f7ff fc1c 	bl	8000fb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800177c:	2300      	movs	r3, #0
}
 800177e:	4618      	mov	r0, r3
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40022000 	.word	0x40022000

08001788 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001790:	4b12      	ldr	r3, [pc, #72]	@ (80017dc <HAL_InitTick+0x54>)
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	4b12      	ldr	r3, [pc, #72]	@ (80017e0 <HAL_InitTick+0x58>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	4619      	mov	r1, r3
 800179a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800179e:	fbb3 f3f1 	udiv	r3, r3, r1
 80017a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017a6:	4618      	mov	r0, r3
 80017a8:	f000 f93b 	bl	8001a22 <HAL_SYSTICK_Config>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e00e      	b.n	80017d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2b0f      	cmp	r3, #15
 80017ba:	d80a      	bhi.n	80017d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017bc:	2200      	movs	r2, #0
 80017be:	6879      	ldr	r1, [r7, #4]
 80017c0:	f04f 30ff 	mov.w	r0, #4294967295
 80017c4:	f000 f903 	bl	80019ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017c8:	4a06      	ldr	r2, [pc, #24]	@ (80017e4 <HAL_InitTick+0x5c>)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017ce:	2300      	movs	r3, #0
 80017d0:	e000      	b.n	80017d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20000010 	.word	0x20000010
 80017e0:	20000018 	.word	0x20000018
 80017e4:	20000014 	.word	0x20000014

080017e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017ec:	4b05      	ldr	r3, [pc, #20]	@ (8001804 <HAL_IncTick+0x1c>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	461a      	mov	r2, r3
 80017f2:	4b05      	ldr	r3, [pc, #20]	@ (8001808 <HAL_IncTick+0x20>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4413      	add	r3, r2
 80017f8:	4a03      	ldr	r2, [pc, #12]	@ (8001808 <HAL_IncTick+0x20>)
 80017fa:	6013      	str	r3, [r2, #0]
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	bc80      	pop	{r7}
 8001802:	4770      	bx	lr
 8001804:	20000018 	.word	0x20000018
 8001808:	20000328 	.word	0x20000328

0800180c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  return uwTick;
 8001810:	4b02      	ldr	r3, [pc, #8]	@ (800181c <HAL_GetTick+0x10>)
 8001812:	681b      	ldr	r3, [r3, #0]
}
 8001814:	4618      	mov	r0, r3
 8001816:	46bd      	mov	sp, r7
 8001818:	bc80      	pop	{r7}
 800181a:	4770      	bx	lr
 800181c:	20000328 	.word	0x20000328

08001820 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001820:	b480      	push	{r7}
 8001822:	b085      	sub	sp, #20
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	f003 0307 	and.w	r3, r3, #7
 800182e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001830:	4b0c      	ldr	r3, [pc, #48]	@ (8001864 <__NVIC_SetPriorityGrouping+0x44>)
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001836:	68ba      	ldr	r2, [r7, #8]
 8001838:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800183c:	4013      	ands	r3, r2
 800183e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001848:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800184c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001850:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001852:	4a04      	ldr	r2, [pc, #16]	@ (8001864 <__NVIC_SetPriorityGrouping+0x44>)
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	60d3      	str	r3, [r2, #12]
}
 8001858:	bf00      	nop
 800185a:	3714      	adds	r7, #20
 800185c:	46bd      	mov	sp, r7
 800185e:	bc80      	pop	{r7}
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	e000ed00 	.word	0xe000ed00

08001868 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800186c:	4b04      	ldr	r3, [pc, #16]	@ (8001880 <__NVIC_GetPriorityGrouping+0x18>)
 800186e:	68db      	ldr	r3, [r3, #12]
 8001870:	0a1b      	lsrs	r3, r3, #8
 8001872:	f003 0307 	and.w	r3, r3, #7
}
 8001876:	4618      	mov	r0, r3
 8001878:	46bd      	mov	sp, r7
 800187a:	bc80      	pop	{r7}
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	e000ed00 	.word	0xe000ed00

08001884 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800188e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001892:	2b00      	cmp	r3, #0
 8001894:	db0b      	blt.n	80018ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001896:	79fb      	ldrb	r3, [r7, #7]
 8001898:	f003 021f 	and.w	r2, r3, #31
 800189c:	4906      	ldr	r1, [pc, #24]	@ (80018b8 <__NVIC_EnableIRQ+0x34>)
 800189e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a2:	095b      	lsrs	r3, r3, #5
 80018a4:	2001      	movs	r0, #1
 80018a6:	fa00 f202 	lsl.w	r2, r0, r2
 80018aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018ae:	bf00      	nop
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bc80      	pop	{r7}
 80018b6:	4770      	bx	lr
 80018b8:	e000e100 	.word	0xe000e100

080018bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	4603      	mov	r3, r0
 80018c4:	6039      	str	r1, [r7, #0]
 80018c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	db0a      	blt.n	80018e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	b2da      	uxtb	r2, r3
 80018d4:	490c      	ldr	r1, [pc, #48]	@ (8001908 <__NVIC_SetPriority+0x4c>)
 80018d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018da:	0112      	lsls	r2, r2, #4
 80018dc:	b2d2      	uxtb	r2, r2
 80018de:	440b      	add	r3, r1
 80018e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018e4:	e00a      	b.n	80018fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	b2da      	uxtb	r2, r3
 80018ea:	4908      	ldr	r1, [pc, #32]	@ (800190c <__NVIC_SetPriority+0x50>)
 80018ec:	79fb      	ldrb	r3, [r7, #7]
 80018ee:	f003 030f 	and.w	r3, r3, #15
 80018f2:	3b04      	subs	r3, #4
 80018f4:	0112      	lsls	r2, r2, #4
 80018f6:	b2d2      	uxtb	r2, r2
 80018f8:	440b      	add	r3, r1
 80018fa:	761a      	strb	r2, [r3, #24]
}
 80018fc:	bf00      	nop
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	bc80      	pop	{r7}
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	e000e100 	.word	0xe000e100
 800190c:	e000ed00 	.word	0xe000ed00

08001910 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001910:	b480      	push	{r7}
 8001912:	b089      	sub	sp, #36	@ 0x24
 8001914:	af00      	add	r7, sp, #0
 8001916:	60f8      	str	r0, [r7, #12]
 8001918:	60b9      	str	r1, [r7, #8]
 800191a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	f003 0307 	and.w	r3, r3, #7
 8001922:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	f1c3 0307 	rsb	r3, r3, #7
 800192a:	2b04      	cmp	r3, #4
 800192c:	bf28      	it	cs
 800192e:	2304      	movcs	r3, #4
 8001930:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	3304      	adds	r3, #4
 8001936:	2b06      	cmp	r3, #6
 8001938:	d902      	bls.n	8001940 <NVIC_EncodePriority+0x30>
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	3b03      	subs	r3, #3
 800193e:	e000      	b.n	8001942 <NVIC_EncodePriority+0x32>
 8001940:	2300      	movs	r3, #0
 8001942:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001944:	f04f 32ff 	mov.w	r2, #4294967295
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	fa02 f303 	lsl.w	r3, r2, r3
 800194e:	43da      	mvns	r2, r3
 8001950:	68bb      	ldr	r3, [r7, #8]
 8001952:	401a      	ands	r2, r3
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001958:	f04f 31ff 	mov.w	r1, #4294967295
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	fa01 f303 	lsl.w	r3, r1, r3
 8001962:	43d9      	mvns	r1, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001968:	4313      	orrs	r3, r2
         );
}
 800196a:	4618      	mov	r0, r3
 800196c:	3724      	adds	r7, #36	@ 0x24
 800196e:	46bd      	mov	sp, r7
 8001970:	bc80      	pop	{r7}
 8001972:	4770      	bx	lr

08001974 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	3b01      	subs	r3, #1
 8001980:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001984:	d301      	bcc.n	800198a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001986:	2301      	movs	r3, #1
 8001988:	e00f      	b.n	80019aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800198a:	4a0a      	ldr	r2, [pc, #40]	@ (80019b4 <SysTick_Config+0x40>)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	3b01      	subs	r3, #1
 8001990:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001992:	210f      	movs	r1, #15
 8001994:	f04f 30ff 	mov.w	r0, #4294967295
 8001998:	f7ff ff90 	bl	80018bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800199c:	4b05      	ldr	r3, [pc, #20]	@ (80019b4 <SysTick_Config+0x40>)
 800199e:	2200      	movs	r2, #0
 80019a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019a2:	4b04      	ldr	r3, [pc, #16]	@ (80019b4 <SysTick_Config+0x40>)
 80019a4:	2207      	movs	r2, #7
 80019a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	e000e010 	.word	0xe000e010

080019b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	f7ff ff2d 	bl	8001820 <__NVIC_SetPriorityGrouping>
}
 80019c6:	bf00      	nop
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b086      	sub	sp, #24
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	4603      	mov	r3, r0
 80019d6:	60b9      	str	r1, [r7, #8]
 80019d8:	607a      	str	r2, [r7, #4]
 80019da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019dc:	2300      	movs	r3, #0
 80019de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019e0:	f7ff ff42 	bl	8001868 <__NVIC_GetPriorityGrouping>
 80019e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019e6:	687a      	ldr	r2, [r7, #4]
 80019e8:	68b9      	ldr	r1, [r7, #8]
 80019ea:	6978      	ldr	r0, [r7, #20]
 80019ec:	f7ff ff90 	bl	8001910 <NVIC_EncodePriority>
 80019f0:	4602      	mov	r2, r0
 80019f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019f6:	4611      	mov	r1, r2
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff ff5f 	bl	80018bc <__NVIC_SetPriority>
}
 80019fe:	bf00      	nop
 8001a00:	3718      	adds	r7, #24
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}

08001a06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a06:	b580      	push	{r7, lr}
 8001a08:	b082      	sub	sp, #8
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7ff ff35 	bl	8001884 <__NVIC_EnableIRQ>
}
 8001a1a:	bf00      	nop
 8001a1c:	3708      	adds	r7, #8
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}

08001a22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a22:	b580      	push	{r7, lr}
 8001a24:	b082      	sub	sp, #8
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f7ff ffa2 	bl	8001974 <SysTick_Config>
 8001a30:	4603      	mov	r3, r0
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
	...

08001a3c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a44:	2300      	movs	r3, #0
 8001a46:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d101      	bne.n	8001a52 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e059      	b.n	8001b06 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	461a      	mov	r2, r3
 8001a58:	4b2d      	ldr	r3, [pc, #180]	@ (8001b10 <HAL_DMA_Init+0xd4>)
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	d80f      	bhi.n	8001a7e <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	461a      	mov	r2, r3
 8001a64:	4b2b      	ldr	r3, [pc, #172]	@ (8001b14 <HAL_DMA_Init+0xd8>)
 8001a66:	4413      	add	r3, r2
 8001a68:	4a2b      	ldr	r2, [pc, #172]	@ (8001b18 <HAL_DMA_Init+0xdc>)
 8001a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a6e:	091b      	lsrs	r3, r3, #4
 8001a70:	009a      	lsls	r2, r3, #2
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a28      	ldr	r2, [pc, #160]	@ (8001b1c <HAL_DMA_Init+0xe0>)
 8001a7a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001a7c:	e00e      	b.n	8001a9c <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	461a      	mov	r2, r3
 8001a84:	4b26      	ldr	r3, [pc, #152]	@ (8001b20 <HAL_DMA_Init+0xe4>)
 8001a86:	4413      	add	r3, r2
 8001a88:	4a23      	ldr	r2, [pc, #140]	@ (8001b18 <HAL_DMA_Init+0xdc>)
 8001a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8e:	091b      	lsrs	r3, r3, #4
 8001a90:	009a      	lsls	r2, r3, #2
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a22      	ldr	r2, [pc, #136]	@ (8001b24 <HAL_DMA_Init+0xe8>)
 8001a9a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2202      	movs	r2, #2
 8001aa0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001ab2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001ab6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001ac0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001acc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	695b      	ldr	r3, [r3, #20]
 8001ad2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ad8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	69db      	ldr	r3, [r3, #28]
 8001ade:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001ae0:	68fa      	ldr	r2, [r7, #12]
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	68fa      	ldr	r2, [r7, #12]
 8001aec:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2200      	movs	r2, #0
 8001af2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2201      	movs	r2, #1
 8001af8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2200      	movs	r2, #0
 8001b00:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001b04:	2300      	movs	r3, #0
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3714      	adds	r7, #20
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bc80      	pop	{r7}
 8001b0e:	4770      	bx	lr
 8001b10:	40020407 	.word	0x40020407
 8001b14:	bffdfff8 	.word	0xbffdfff8
 8001b18:	cccccccd 	.word	0xcccccccd
 8001b1c:	40020000 	.word	0x40020000
 8001b20:	bffdfbf8 	.word	0xbffdfbf8
 8001b24:	40020400 	.word	0x40020400

08001b28 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	607a      	str	r2, [r7, #4]
 8001b34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b36:	2300      	movs	r3, #0
 8001b38:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d101      	bne.n	8001b48 <HAL_DMA_Start_IT+0x20>
 8001b44:	2302      	movs	r3, #2
 8001b46:	e04b      	b.n	8001be0 <HAL_DMA_Start_IT+0xb8>
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d13a      	bne.n	8001bd2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	2202      	movs	r2, #2
 8001b60:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2200      	movs	r2, #0
 8001b68:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f022 0201 	bic.w	r2, r2, #1
 8001b78:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	68b9      	ldr	r1, [r7, #8]
 8001b80:	68f8      	ldr	r0, [r7, #12]
 8001b82:	f000 fbb1 	bl	80022e8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d008      	beq.n	8001ba0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f042 020e 	orr.w	r2, r2, #14
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	e00f      	b.n	8001bc0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f022 0204 	bic.w	r2, r2, #4
 8001bae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f042 020a 	orr.w	r2, r2, #10
 8001bbe:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f042 0201 	orr.w	r2, r2, #1
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	e005      	b.n	8001bde <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001bda:	2302      	movs	r3, #2
 8001bdc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001bde:	7dfb      	ldrb	r3, [r7, #23]
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3718      	adds	r7, #24
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b085      	sub	sp, #20
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d008      	beq.n	8001c12 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2204      	movs	r2, #4
 8001c04:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e020      	b.n	8001c54 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f022 020e 	bic.w	r2, r2, #14
 8001c20:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f022 0201 	bic.w	r2, r2, #1
 8001c30:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c3a:	2101      	movs	r1, #1
 8001c3c:	fa01 f202 	lsl.w	r2, r1, r2
 8001c40:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2201      	movs	r2, #1
 8001c46:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3714      	adds	r7, #20
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bc80      	pop	{r7}
 8001c5c:	4770      	bx	lr
	...

08001c60 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d005      	beq.n	8001c84 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2204      	movs	r2, #4
 8001c7c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	73fb      	strb	r3, [r7, #15]
 8001c82:	e0d6      	b.n	8001e32 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f022 020e 	bic.w	r2, r2, #14
 8001c92:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f022 0201 	bic.w	r2, r2, #1
 8001ca2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	461a      	mov	r2, r3
 8001caa:	4b64      	ldr	r3, [pc, #400]	@ (8001e3c <HAL_DMA_Abort_IT+0x1dc>)
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d958      	bls.n	8001d62 <HAL_DMA_Abort_IT+0x102>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a62      	ldr	r2, [pc, #392]	@ (8001e40 <HAL_DMA_Abort_IT+0x1e0>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d04f      	beq.n	8001d5a <HAL_DMA_Abort_IT+0xfa>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a61      	ldr	r2, [pc, #388]	@ (8001e44 <HAL_DMA_Abort_IT+0x1e4>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d048      	beq.n	8001d56 <HAL_DMA_Abort_IT+0xf6>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a5f      	ldr	r2, [pc, #380]	@ (8001e48 <HAL_DMA_Abort_IT+0x1e8>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d040      	beq.n	8001d50 <HAL_DMA_Abort_IT+0xf0>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a5e      	ldr	r2, [pc, #376]	@ (8001e4c <HAL_DMA_Abort_IT+0x1ec>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d038      	beq.n	8001d4a <HAL_DMA_Abort_IT+0xea>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a5c      	ldr	r2, [pc, #368]	@ (8001e50 <HAL_DMA_Abort_IT+0x1f0>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d030      	beq.n	8001d44 <HAL_DMA_Abort_IT+0xe4>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a5b      	ldr	r2, [pc, #364]	@ (8001e54 <HAL_DMA_Abort_IT+0x1f4>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d028      	beq.n	8001d3e <HAL_DMA_Abort_IT+0xde>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a52      	ldr	r2, [pc, #328]	@ (8001e3c <HAL_DMA_Abort_IT+0x1dc>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d020      	beq.n	8001d38 <HAL_DMA_Abort_IT+0xd8>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a57      	ldr	r2, [pc, #348]	@ (8001e58 <HAL_DMA_Abort_IT+0x1f8>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d019      	beq.n	8001d34 <HAL_DMA_Abort_IT+0xd4>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a55      	ldr	r2, [pc, #340]	@ (8001e5c <HAL_DMA_Abort_IT+0x1fc>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d012      	beq.n	8001d30 <HAL_DMA_Abort_IT+0xd0>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a54      	ldr	r2, [pc, #336]	@ (8001e60 <HAL_DMA_Abort_IT+0x200>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d00a      	beq.n	8001d2a <HAL_DMA_Abort_IT+0xca>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a52      	ldr	r2, [pc, #328]	@ (8001e64 <HAL_DMA_Abort_IT+0x204>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d102      	bne.n	8001d24 <HAL_DMA_Abort_IT+0xc4>
 8001d1e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d22:	e01b      	b.n	8001d5c <HAL_DMA_Abort_IT+0xfc>
 8001d24:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d28:	e018      	b.n	8001d5c <HAL_DMA_Abort_IT+0xfc>
 8001d2a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d2e:	e015      	b.n	8001d5c <HAL_DMA_Abort_IT+0xfc>
 8001d30:	2310      	movs	r3, #16
 8001d32:	e013      	b.n	8001d5c <HAL_DMA_Abort_IT+0xfc>
 8001d34:	2301      	movs	r3, #1
 8001d36:	e011      	b.n	8001d5c <HAL_DMA_Abort_IT+0xfc>
 8001d38:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001d3c:	e00e      	b.n	8001d5c <HAL_DMA_Abort_IT+0xfc>
 8001d3e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001d42:	e00b      	b.n	8001d5c <HAL_DMA_Abort_IT+0xfc>
 8001d44:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d48:	e008      	b.n	8001d5c <HAL_DMA_Abort_IT+0xfc>
 8001d4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d4e:	e005      	b.n	8001d5c <HAL_DMA_Abort_IT+0xfc>
 8001d50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d54:	e002      	b.n	8001d5c <HAL_DMA_Abort_IT+0xfc>
 8001d56:	2310      	movs	r3, #16
 8001d58:	e000      	b.n	8001d5c <HAL_DMA_Abort_IT+0xfc>
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	4a42      	ldr	r2, [pc, #264]	@ (8001e68 <HAL_DMA_Abort_IT+0x208>)
 8001d5e:	6053      	str	r3, [r2, #4]
 8001d60:	e057      	b.n	8001e12 <HAL_DMA_Abort_IT+0x1b2>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a36      	ldr	r2, [pc, #216]	@ (8001e40 <HAL_DMA_Abort_IT+0x1e0>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d04f      	beq.n	8001e0c <HAL_DMA_Abort_IT+0x1ac>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a34      	ldr	r2, [pc, #208]	@ (8001e44 <HAL_DMA_Abort_IT+0x1e4>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d048      	beq.n	8001e08 <HAL_DMA_Abort_IT+0x1a8>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a33      	ldr	r2, [pc, #204]	@ (8001e48 <HAL_DMA_Abort_IT+0x1e8>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d040      	beq.n	8001e02 <HAL_DMA_Abort_IT+0x1a2>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a31      	ldr	r2, [pc, #196]	@ (8001e4c <HAL_DMA_Abort_IT+0x1ec>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d038      	beq.n	8001dfc <HAL_DMA_Abort_IT+0x19c>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a30      	ldr	r2, [pc, #192]	@ (8001e50 <HAL_DMA_Abort_IT+0x1f0>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d030      	beq.n	8001df6 <HAL_DMA_Abort_IT+0x196>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a2e      	ldr	r2, [pc, #184]	@ (8001e54 <HAL_DMA_Abort_IT+0x1f4>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d028      	beq.n	8001df0 <HAL_DMA_Abort_IT+0x190>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a26      	ldr	r2, [pc, #152]	@ (8001e3c <HAL_DMA_Abort_IT+0x1dc>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d020      	beq.n	8001dea <HAL_DMA_Abort_IT+0x18a>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a2a      	ldr	r2, [pc, #168]	@ (8001e58 <HAL_DMA_Abort_IT+0x1f8>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d019      	beq.n	8001de6 <HAL_DMA_Abort_IT+0x186>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a29      	ldr	r2, [pc, #164]	@ (8001e5c <HAL_DMA_Abort_IT+0x1fc>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d012      	beq.n	8001de2 <HAL_DMA_Abort_IT+0x182>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a27      	ldr	r2, [pc, #156]	@ (8001e60 <HAL_DMA_Abort_IT+0x200>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d00a      	beq.n	8001ddc <HAL_DMA_Abort_IT+0x17c>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a26      	ldr	r2, [pc, #152]	@ (8001e64 <HAL_DMA_Abort_IT+0x204>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d102      	bne.n	8001dd6 <HAL_DMA_Abort_IT+0x176>
 8001dd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dd4:	e01b      	b.n	8001e0e <HAL_DMA_Abort_IT+0x1ae>
 8001dd6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001dda:	e018      	b.n	8001e0e <HAL_DMA_Abort_IT+0x1ae>
 8001ddc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001de0:	e015      	b.n	8001e0e <HAL_DMA_Abort_IT+0x1ae>
 8001de2:	2310      	movs	r3, #16
 8001de4:	e013      	b.n	8001e0e <HAL_DMA_Abort_IT+0x1ae>
 8001de6:	2301      	movs	r3, #1
 8001de8:	e011      	b.n	8001e0e <HAL_DMA_Abort_IT+0x1ae>
 8001dea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001dee:	e00e      	b.n	8001e0e <HAL_DMA_Abort_IT+0x1ae>
 8001df0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001df4:	e00b      	b.n	8001e0e <HAL_DMA_Abort_IT+0x1ae>
 8001df6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001dfa:	e008      	b.n	8001e0e <HAL_DMA_Abort_IT+0x1ae>
 8001dfc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e00:	e005      	b.n	8001e0e <HAL_DMA_Abort_IT+0x1ae>
 8001e02:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e06:	e002      	b.n	8001e0e <HAL_DMA_Abort_IT+0x1ae>
 8001e08:	2310      	movs	r3, #16
 8001e0a:	e000      	b.n	8001e0e <HAL_DMA_Abort_IT+0x1ae>
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	4a17      	ldr	r2, [pc, #92]	@ (8001e6c <HAL_DMA_Abort_IT+0x20c>)
 8001e10:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2201      	movs	r2, #1
 8001e16:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d003      	beq.n	8001e32 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	4798      	blx	r3
    } 
  }
  return status;
 8001e32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3710      	adds	r7, #16
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	40020080 	.word	0x40020080
 8001e40:	40020008 	.word	0x40020008
 8001e44:	4002001c 	.word	0x4002001c
 8001e48:	40020030 	.word	0x40020030
 8001e4c:	40020044 	.word	0x40020044
 8001e50:	40020058 	.word	0x40020058
 8001e54:	4002006c 	.word	0x4002006c
 8001e58:	40020408 	.word	0x40020408
 8001e5c:	4002041c 	.word	0x4002041c
 8001e60:	40020430 	.word	0x40020430
 8001e64:	40020444 	.word	0x40020444
 8001e68:	40020400 	.word	0x40020400
 8001e6c:	40020000 	.word	0x40020000

08001e70 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8c:	2204      	movs	r2, #4
 8001e8e:	409a      	lsls	r2, r3
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	4013      	ands	r3, r2
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	f000 80f1 	beq.w	800207c <HAL_DMA_IRQHandler+0x20c>
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	f003 0304 	and.w	r3, r3, #4
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	f000 80eb 	beq.w	800207c <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0320 	and.w	r3, r3, #32
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d107      	bne.n	8001ec4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f022 0204 	bic.w	r2, r2, #4
 8001ec2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	461a      	mov	r2, r3
 8001eca:	4b5f      	ldr	r3, [pc, #380]	@ (8002048 <HAL_DMA_IRQHandler+0x1d8>)
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d958      	bls.n	8001f82 <HAL_DMA_IRQHandler+0x112>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a5d      	ldr	r2, [pc, #372]	@ (800204c <HAL_DMA_IRQHandler+0x1dc>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d04f      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x10a>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a5c      	ldr	r2, [pc, #368]	@ (8002050 <HAL_DMA_IRQHandler+0x1e0>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d048      	beq.n	8001f76 <HAL_DMA_IRQHandler+0x106>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a5a      	ldr	r2, [pc, #360]	@ (8002054 <HAL_DMA_IRQHandler+0x1e4>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d040      	beq.n	8001f70 <HAL_DMA_IRQHandler+0x100>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a59      	ldr	r2, [pc, #356]	@ (8002058 <HAL_DMA_IRQHandler+0x1e8>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d038      	beq.n	8001f6a <HAL_DMA_IRQHandler+0xfa>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a57      	ldr	r2, [pc, #348]	@ (800205c <HAL_DMA_IRQHandler+0x1ec>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d030      	beq.n	8001f64 <HAL_DMA_IRQHandler+0xf4>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a56      	ldr	r2, [pc, #344]	@ (8002060 <HAL_DMA_IRQHandler+0x1f0>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d028      	beq.n	8001f5e <HAL_DMA_IRQHandler+0xee>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a4d      	ldr	r2, [pc, #308]	@ (8002048 <HAL_DMA_IRQHandler+0x1d8>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d020      	beq.n	8001f58 <HAL_DMA_IRQHandler+0xe8>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a52      	ldr	r2, [pc, #328]	@ (8002064 <HAL_DMA_IRQHandler+0x1f4>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d019      	beq.n	8001f54 <HAL_DMA_IRQHandler+0xe4>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a50      	ldr	r2, [pc, #320]	@ (8002068 <HAL_DMA_IRQHandler+0x1f8>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d012      	beq.n	8001f50 <HAL_DMA_IRQHandler+0xe0>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a4f      	ldr	r2, [pc, #316]	@ (800206c <HAL_DMA_IRQHandler+0x1fc>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d00a      	beq.n	8001f4a <HAL_DMA_IRQHandler+0xda>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a4d      	ldr	r2, [pc, #308]	@ (8002070 <HAL_DMA_IRQHandler+0x200>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d102      	bne.n	8001f44 <HAL_DMA_IRQHandler+0xd4>
 8001f3e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001f42:	e01b      	b.n	8001f7c <HAL_DMA_IRQHandler+0x10c>
 8001f44:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001f48:	e018      	b.n	8001f7c <HAL_DMA_IRQHandler+0x10c>
 8001f4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f4e:	e015      	b.n	8001f7c <HAL_DMA_IRQHandler+0x10c>
 8001f50:	2340      	movs	r3, #64	@ 0x40
 8001f52:	e013      	b.n	8001f7c <HAL_DMA_IRQHandler+0x10c>
 8001f54:	2304      	movs	r3, #4
 8001f56:	e011      	b.n	8001f7c <HAL_DMA_IRQHandler+0x10c>
 8001f58:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001f5c:	e00e      	b.n	8001f7c <HAL_DMA_IRQHandler+0x10c>
 8001f5e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001f62:	e00b      	b.n	8001f7c <HAL_DMA_IRQHandler+0x10c>
 8001f64:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001f68:	e008      	b.n	8001f7c <HAL_DMA_IRQHandler+0x10c>
 8001f6a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001f6e:	e005      	b.n	8001f7c <HAL_DMA_IRQHandler+0x10c>
 8001f70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f74:	e002      	b.n	8001f7c <HAL_DMA_IRQHandler+0x10c>
 8001f76:	2340      	movs	r3, #64	@ 0x40
 8001f78:	e000      	b.n	8001f7c <HAL_DMA_IRQHandler+0x10c>
 8001f7a:	2304      	movs	r3, #4
 8001f7c:	4a3d      	ldr	r2, [pc, #244]	@ (8002074 <HAL_DMA_IRQHandler+0x204>)
 8001f7e:	6053      	str	r3, [r2, #4]
 8001f80:	e057      	b.n	8002032 <HAL_DMA_IRQHandler+0x1c2>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a31      	ldr	r2, [pc, #196]	@ (800204c <HAL_DMA_IRQHandler+0x1dc>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d04f      	beq.n	800202c <HAL_DMA_IRQHandler+0x1bc>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a2f      	ldr	r2, [pc, #188]	@ (8002050 <HAL_DMA_IRQHandler+0x1e0>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d048      	beq.n	8002028 <HAL_DMA_IRQHandler+0x1b8>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a2e      	ldr	r2, [pc, #184]	@ (8002054 <HAL_DMA_IRQHandler+0x1e4>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d040      	beq.n	8002022 <HAL_DMA_IRQHandler+0x1b2>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a2c      	ldr	r2, [pc, #176]	@ (8002058 <HAL_DMA_IRQHandler+0x1e8>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d038      	beq.n	800201c <HAL_DMA_IRQHandler+0x1ac>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a2b      	ldr	r2, [pc, #172]	@ (800205c <HAL_DMA_IRQHandler+0x1ec>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d030      	beq.n	8002016 <HAL_DMA_IRQHandler+0x1a6>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a29      	ldr	r2, [pc, #164]	@ (8002060 <HAL_DMA_IRQHandler+0x1f0>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d028      	beq.n	8002010 <HAL_DMA_IRQHandler+0x1a0>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a21      	ldr	r2, [pc, #132]	@ (8002048 <HAL_DMA_IRQHandler+0x1d8>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d020      	beq.n	800200a <HAL_DMA_IRQHandler+0x19a>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a25      	ldr	r2, [pc, #148]	@ (8002064 <HAL_DMA_IRQHandler+0x1f4>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d019      	beq.n	8002006 <HAL_DMA_IRQHandler+0x196>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a24      	ldr	r2, [pc, #144]	@ (8002068 <HAL_DMA_IRQHandler+0x1f8>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d012      	beq.n	8002002 <HAL_DMA_IRQHandler+0x192>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a22      	ldr	r2, [pc, #136]	@ (800206c <HAL_DMA_IRQHandler+0x1fc>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d00a      	beq.n	8001ffc <HAL_DMA_IRQHandler+0x18c>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a21      	ldr	r2, [pc, #132]	@ (8002070 <HAL_DMA_IRQHandler+0x200>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d102      	bne.n	8001ff6 <HAL_DMA_IRQHandler+0x186>
 8001ff0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ff4:	e01b      	b.n	800202e <HAL_DMA_IRQHandler+0x1be>
 8001ff6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001ffa:	e018      	b.n	800202e <HAL_DMA_IRQHandler+0x1be>
 8001ffc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002000:	e015      	b.n	800202e <HAL_DMA_IRQHandler+0x1be>
 8002002:	2340      	movs	r3, #64	@ 0x40
 8002004:	e013      	b.n	800202e <HAL_DMA_IRQHandler+0x1be>
 8002006:	2304      	movs	r3, #4
 8002008:	e011      	b.n	800202e <HAL_DMA_IRQHandler+0x1be>
 800200a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800200e:	e00e      	b.n	800202e <HAL_DMA_IRQHandler+0x1be>
 8002010:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002014:	e00b      	b.n	800202e <HAL_DMA_IRQHandler+0x1be>
 8002016:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800201a:	e008      	b.n	800202e <HAL_DMA_IRQHandler+0x1be>
 800201c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002020:	e005      	b.n	800202e <HAL_DMA_IRQHandler+0x1be>
 8002022:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002026:	e002      	b.n	800202e <HAL_DMA_IRQHandler+0x1be>
 8002028:	2340      	movs	r3, #64	@ 0x40
 800202a:	e000      	b.n	800202e <HAL_DMA_IRQHandler+0x1be>
 800202c:	2304      	movs	r3, #4
 800202e:	4a12      	ldr	r2, [pc, #72]	@ (8002078 <HAL_DMA_IRQHandler+0x208>)
 8002030:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002036:	2b00      	cmp	r3, #0
 8002038:	f000 8136 	beq.w	80022a8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002044:	e130      	b.n	80022a8 <HAL_DMA_IRQHandler+0x438>
 8002046:	bf00      	nop
 8002048:	40020080 	.word	0x40020080
 800204c:	40020008 	.word	0x40020008
 8002050:	4002001c 	.word	0x4002001c
 8002054:	40020030 	.word	0x40020030
 8002058:	40020044 	.word	0x40020044
 800205c:	40020058 	.word	0x40020058
 8002060:	4002006c 	.word	0x4002006c
 8002064:	40020408 	.word	0x40020408
 8002068:	4002041c 	.word	0x4002041c
 800206c:	40020430 	.word	0x40020430
 8002070:	40020444 	.word	0x40020444
 8002074:	40020400 	.word	0x40020400
 8002078:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002080:	2202      	movs	r2, #2
 8002082:	409a      	lsls	r2, r3
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	4013      	ands	r3, r2
 8002088:	2b00      	cmp	r3, #0
 800208a:	f000 80dd 	beq.w	8002248 <HAL_DMA_IRQHandler+0x3d8>
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	f003 0302 	and.w	r3, r3, #2
 8002094:	2b00      	cmp	r3, #0
 8002096:	f000 80d7 	beq.w	8002248 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0320 	and.w	r3, r3, #32
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d10b      	bne.n	80020c0 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f022 020a 	bic.w	r2, r2, #10
 80020b6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2201      	movs	r2, #1
 80020bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	461a      	mov	r2, r3
 80020c6:	4b7b      	ldr	r3, [pc, #492]	@ (80022b4 <HAL_DMA_IRQHandler+0x444>)
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d958      	bls.n	800217e <HAL_DMA_IRQHandler+0x30e>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a79      	ldr	r2, [pc, #484]	@ (80022b8 <HAL_DMA_IRQHandler+0x448>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d04f      	beq.n	8002176 <HAL_DMA_IRQHandler+0x306>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a78      	ldr	r2, [pc, #480]	@ (80022bc <HAL_DMA_IRQHandler+0x44c>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d048      	beq.n	8002172 <HAL_DMA_IRQHandler+0x302>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a76      	ldr	r2, [pc, #472]	@ (80022c0 <HAL_DMA_IRQHandler+0x450>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d040      	beq.n	800216c <HAL_DMA_IRQHandler+0x2fc>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a75      	ldr	r2, [pc, #468]	@ (80022c4 <HAL_DMA_IRQHandler+0x454>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d038      	beq.n	8002166 <HAL_DMA_IRQHandler+0x2f6>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a73      	ldr	r2, [pc, #460]	@ (80022c8 <HAL_DMA_IRQHandler+0x458>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d030      	beq.n	8002160 <HAL_DMA_IRQHandler+0x2f0>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a72      	ldr	r2, [pc, #456]	@ (80022cc <HAL_DMA_IRQHandler+0x45c>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d028      	beq.n	800215a <HAL_DMA_IRQHandler+0x2ea>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a69      	ldr	r2, [pc, #420]	@ (80022b4 <HAL_DMA_IRQHandler+0x444>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d020      	beq.n	8002154 <HAL_DMA_IRQHandler+0x2e4>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a6e      	ldr	r2, [pc, #440]	@ (80022d0 <HAL_DMA_IRQHandler+0x460>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d019      	beq.n	8002150 <HAL_DMA_IRQHandler+0x2e0>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a6c      	ldr	r2, [pc, #432]	@ (80022d4 <HAL_DMA_IRQHandler+0x464>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d012      	beq.n	800214c <HAL_DMA_IRQHandler+0x2dc>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a6b      	ldr	r2, [pc, #428]	@ (80022d8 <HAL_DMA_IRQHandler+0x468>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d00a      	beq.n	8002146 <HAL_DMA_IRQHandler+0x2d6>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a69      	ldr	r2, [pc, #420]	@ (80022dc <HAL_DMA_IRQHandler+0x46c>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d102      	bne.n	8002140 <HAL_DMA_IRQHandler+0x2d0>
 800213a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800213e:	e01b      	b.n	8002178 <HAL_DMA_IRQHandler+0x308>
 8002140:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002144:	e018      	b.n	8002178 <HAL_DMA_IRQHandler+0x308>
 8002146:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800214a:	e015      	b.n	8002178 <HAL_DMA_IRQHandler+0x308>
 800214c:	2320      	movs	r3, #32
 800214e:	e013      	b.n	8002178 <HAL_DMA_IRQHandler+0x308>
 8002150:	2302      	movs	r3, #2
 8002152:	e011      	b.n	8002178 <HAL_DMA_IRQHandler+0x308>
 8002154:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002158:	e00e      	b.n	8002178 <HAL_DMA_IRQHandler+0x308>
 800215a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800215e:	e00b      	b.n	8002178 <HAL_DMA_IRQHandler+0x308>
 8002160:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002164:	e008      	b.n	8002178 <HAL_DMA_IRQHandler+0x308>
 8002166:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800216a:	e005      	b.n	8002178 <HAL_DMA_IRQHandler+0x308>
 800216c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002170:	e002      	b.n	8002178 <HAL_DMA_IRQHandler+0x308>
 8002172:	2320      	movs	r3, #32
 8002174:	e000      	b.n	8002178 <HAL_DMA_IRQHandler+0x308>
 8002176:	2302      	movs	r3, #2
 8002178:	4a59      	ldr	r2, [pc, #356]	@ (80022e0 <HAL_DMA_IRQHandler+0x470>)
 800217a:	6053      	str	r3, [r2, #4]
 800217c:	e057      	b.n	800222e <HAL_DMA_IRQHandler+0x3be>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a4d      	ldr	r2, [pc, #308]	@ (80022b8 <HAL_DMA_IRQHandler+0x448>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d04f      	beq.n	8002228 <HAL_DMA_IRQHandler+0x3b8>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a4b      	ldr	r2, [pc, #300]	@ (80022bc <HAL_DMA_IRQHandler+0x44c>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d048      	beq.n	8002224 <HAL_DMA_IRQHandler+0x3b4>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a4a      	ldr	r2, [pc, #296]	@ (80022c0 <HAL_DMA_IRQHandler+0x450>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d040      	beq.n	800221e <HAL_DMA_IRQHandler+0x3ae>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a48      	ldr	r2, [pc, #288]	@ (80022c4 <HAL_DMA_IRQHandler+0x454>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d038      	beq.n	8002218 <HAL_DMA_IRQHandler+0x3a8>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a47      	ldr	r2, [pc, #284]	@ (80022c8 <HAL_DMA_IRQHandler+0x458>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d030      	beq.n	8002212 <HAL_DMA_IRQHandler+0x3a2>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a45      	ldr	r2, [pc, #276]	@ (80022cc <HAL_DMA_IRQHandler+0x45c>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d028      	beq.n	800220c <HAL_DMA_IRQHandler+0x39c>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a3d      	ldr	r2, [pc, #244]	@ (80022b4 <HAL_DMA_IRQHandler+0x444>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d020      	beq.n	8002206 <HAL_DMA_IRQHandler+0x396>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a41      	ldr	r2, [pc, #260]	@ (80022d0 <HAL_DMA_IRQHandler+0x460>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d019      	beq.n	8002202 <HAL_DMA_IRQHandler+0x392>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a40      	ldr	r2, [pc, #256]	@ (80022d4 <HAL_DMA_IRQHandler+0x464>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d012      	beq.n	80021fe <HAL_DMA_IRQHandler+0x38e>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a3e      	ldr	r2, [pc, #248]	@ (80022d8 <HAL_DMA_IRQHandler+0x468>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d00a      	beq.n	80021f8 <HAL_DMA_IRQHandler+0x388>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a3d      	ldr	r2, [pc, #244]	@ (80022dc <HAL_DMA_IRQHandler+0x46c>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d102      	bne.n	80021f2 <HAL_DMA_IRQHandler+0x382>
 80021ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021f0:	e01b      	b.n	800222a <HAL_DMA_IRQHandler+0x3ba>
 80021f2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021f6:	e018      	b.n	800222a <HAL_DMA_IRQHandler+0x3ba>
 80021f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021fc:	e015      	b.n	800222a <HAL_DMA_IRQHandler+0x3ba>
 80021fe:	2320      	movs	r3, #32
 8002200:	e013      	b.n	800222a <HAL_DMA_IRQHandler+0x3ba>
 8002202:	2302      	movs	r3, #2
 8002204:	e011      	b.n	800222a <HAL_DMA_IRQHandler+0x3ba>
 8002206:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800220a:	e00e      	b.n	800222a <HAL_DMA_IRQHandler+0x3ba>
 800220c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002210:	e00b      	b.n	800222a <HAL_DMA_IRQHandler+0x3ba>
 8002212:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002216:	e008      	b.n	800222a <HAL_DMA_IRQHandler+0x3ba>
 8002218:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800221c:	e005      	b.n	800222a <HAL_DMA_IRQHandler+0x3ba>
 800221e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002222:	e002      	b.n	800222a <HAL_DMA_IRQHandler+0x3ba>
 8002224:	2320      	movs	r3, #32
 8002226:	e000      	b.n	800222a <HAL_DMA_IRQHandler+0x3ba>
 8002228:	2302      	movs	r3, #2
 800222a:	4a2e      	ldr	r2, [pc, #184]	@ (80022e4 <HAL_DMA_IRQHandler+0x474>)
 800222c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800223a:	2b00      	cmp	r3, #0
 800223c:	d034      	beq.n	80022a8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002246:	e02f      	b.n	80022a8 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224c:	2208      	movs	r2, #8
 800224e:	409a      	lsls	r2, r3
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	4013      	ands	r3, r2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d028      	beq.n	80022aa <HAL_DMA_IRQHandler+0x43a>
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	f003 0308 	and.w	r3, r3, #8
 800225e:	2b00      	cmp	r3, #0
 8002260:	d023      	beq.n	80022aa <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f022 020e 	bic.w	r2, r2, #14
 8002270:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800227a:	2101      	movs	r1, #1
 800227c:	fa01 f202 	lsl.w	r2, r1, r2
 8002280:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2201      	movs	r2, #1
 8002286:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2201      	movs	r2, #1
 800228c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229c:	2b00      	cmp	r3, #0
 800229e:	d004      	beq.n	80022aa <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	4798      	blx	r3
    }
  }
  return;
 80022a8:	bf00      	nop
 80022aa:	bf00      	nop
}
 80022ac:	3710      	adds	r7, #16
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	40020080 	.word	0x40020080
 80022b8:	40020008 	.word	0x40020008
 80022bc:	4002001c 	.word	0x4002001c
 80022c0:	40020030 	.word	0x40020030
 80022c4:	40020044 	.word	0x40020044
 80022c8:	40020058 	.word	0x40020058
 80022cc:	4002006c 	.word	0x4002006c
 80022d0:	40020408 	.word	0x40020408
 80022d4:	4002041c 	.word	0x4002041c
 80022d8:	40020430 	.word	0x40020430
 80022dc:	40020444 	.word	0x40020444
 80022e0:	40020400 	.word	0x40020400
 80022e4:	40020000 	.word	0x40020000

080022e8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	60b9      	str	r1, [r7, #8]
 80022f2:	607a      	str	r2, [r7, #4]
 80022f4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022fe:	2101      	movs	r1, #1
 8002300:	fa01 f202 	lsl.w	r2, r1, r2
 8002304:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	683a      	ldr	r2, [r7, #0]
 800230c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	2b10      	cmp	r3, #16
 8002314:	d108      	bne.n	8002328 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	68ba      	ldr	r2, [r7, #8]
 8002324:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002326:	e007      	b.n	8002338 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	68ba      	ldr	r2, [r7, #8]
 800232e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	60da      	str	r2, [r3, #12]
}
 8002338:	bf00      	nop
 800233a:	3714      	adds	r7, #20
 800233c:	46bd      	mov	sp, r7
 800233e:	bc80      	pop	{r7}
 8002340:	4770      	bx	lr
	...

08002344 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002344:	b480      	push	{r7}
 8002346:	b08b      	sub	sp, #44	@ 0x2c
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800234e:	2300      	movs	r3, #0
 8002350:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002352:	2300      	movs	r3, #0
 8002354:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002356:	e179      	b.n	800264c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002358:	2201      	movs	r2, #1
 800235a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800235c:	fa02 f303 	lsl.w	r3, r2, r3
 8002360:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	69fa      	ldr	r2, [r7, #28]
 8002368:	4013      	ands	r3, r2
 800236a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	429a      	cmp	r2, r3
 8002372:	f040 8168 	bne.w	8002646 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	4a96      	ldr	r2, [pc, #600]	@ (80025d4 <HAL_GPIO_Init+0x290>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d05e      	beq.n	800243e <HAL_GPIO_Init+0xfa>
 8002380:	4a94      	ldr	r2, [pc, #592]	@ (80025d4 <HAL_GPIO_Init+0x290>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d875      	bhi.n	8002472 <HAL_GPIO_Init+0x12e>
 8002386:	4a94      	ldr	r2, [pc, #592]	@ (80025d8 <HAL_GPIO_Init+0x294>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d058      	beq.n	800243e <HAL_GPIO_Init+0xfa>
 800238c:	4a92      	ldr	r2, [pc, #584]	@ (80025d8 <HAL_GPIO_Init+0x294>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d86f      	bhi.n	8002472 <HAL_GPIO_Init+0x12e>
 8002392:	4a92      	ldr	r2, [pc, #584]	@ (80025dc <HAL_GPIO_Init+0x298>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d052      	beq.n	800243e <HAL_GPIO_Init+0xfa>
 8002398:	4a90      	ldr	r2, [pc, #576]	@ (80025dc <HAL_GPIO_Init+0x298>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d869      	bhi.n	8002472 <HAL_GPIO_Init+0x12e>
 800239e:	4a90      	ldr	r2, [pc, #576]	@ (80025e0 <HAL_GPIO_Init+0x29c>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d04c      	beq.n	800243e <HAL_GPIO_Init+0xfa>
 80023a4:	4a8e      	ldr	r2, [pc, #568]	@ (80025e0 <HAL_GPIO_Init+0x29c>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d863      	bhi.n	8002472 <HAL_GPIO_Init+0x12e>
 80023aa:	4a8e      	ldr	r2, [pc, #568]	@ (80025e4 <HAL_GPIO_Init+0x2a0>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d046      	beq.n	800243e <HAL_GPIO_Init+0xfa>
 80023b0:	4a8c      	ldr	r2, [pc, #560]	@ (80025e4 <HAL_GPIO_Init+0x2a0>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d85d      	bhi.n	8002472 <HAL_GPIO_Init+0x12e>
 80023b6:	2b12      	cmp	r3, #18
 80023b8:	d82a      	bhi.n	8002410 <HAL_GPIO_Init+0xcc>
 80023ba:	2b12      	cmp	r3, #18
 80023bc:	d859      	bhi.n	8002472 <HAL_GPIO_Init+0x12e>
 80023be:	a201      	add	r2, pc, #4	@ (adr r2, 80023c4 <HAL_GPIO_Init+0x80>)
 80023c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023c4:	0800243f 	.word	0x0800243f
 80023c8:	08002419 	.word	0x08002419
 80023cc:	0800242b 	.word	0x0800242b
 80023d0:	0800246d 	.word	0x0800246d
 80023d4:	08002473 	.word	0x08002473
 80023d8:	08002473 	.word	0x08002473
 80023dc:	08002473 	.word	0x08002473
 80023e0:	08002473 	.word	0x08002473
 80023e4:	08002473 	.word	0x08002473
 80023e8:	08002473 	.word	0x08002473
 80023ec:	08002473 	.word	0x08002473
 80023f0:	08002473 	.word	0x08002473
 80023f4:	08002473 	.word	0x08002473
 80023f8:	08002473 	.word	0x08002473
 80023fc:	08002473 	.word	0x08002473
 8002400:	08002473 	.word	0x08002473
 8002404:	08002473 	.word	0x08002473
 8002408:	08002421 	.word	0x08002421
 800240c:	08002435 	.word	0x08002435
 8002410:	4a75      	ldr	r2, [pc, #468]	@ (80025e8 <HAL_GPIO_Init+0x2a4>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d013      	beq.n	800243e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002416:	e02c      	b.n	8002472 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	623b      	str	r3, [r7, #32]
          break;
 800241e:	e029      	b.n	8002474 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	3304      	adds	r3, #4
 8002426:	623b      	str	r3, [r7, #32]
          break;
 8002428:	e024      	b.n	8002474 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	3308      	adds	r3, #8
 8002430:	623b      	str	r3, [r7, #32]
          break;
 8002432:	e01f      	b.n	8002474 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	330c      	adds	r3, #12
 800243a:	623b      	str	r3, [r7, #32]
          break;
 800243c:	e01a      	b.n	8002474 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d102      	bne.n	800244c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002446:	2304      	movs	r3, #4
 8002448:	623b      	str	r3, [r7, #32]
          break;
 800244a:	e013      	b.n	8002474 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	2b01      	cmp	r3, #1
 8002452:	d105      	bne.n	8002460 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002454:	2308      	movs	r3, #8
 8002456:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	69fa      	ldr	r2, [r7, #28]
 800245c:	611a      	str	r2, [r3, #16]
          break;
 800245e:	e009      	b.n	8002474 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002460:	2308      	movs	r3, #8
 8002462:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	69fa      	ldr	r2, [r7, #28]
 8002468:	615a      	str	r2, [r3, #20]
          break;
 800246a:	e003      	b.n	8002474 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800246c:	2300      	movs	r3, #0
 800246e:	623b      	str	r3, [r7, #32]
          break;
 8002470:	e000      	b.n	8002474 <HAL_GPIO_Init+0x130>
          break;
 8002472:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002474:	69bb      	ldr	r3, [r7, #24]
 8002476:	2bff      	cmp	r3, #255	@ 0xff
 8002478:	d801      	bhi.n	800247e <HAL_GPIO_Init+0x13a>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	e001      	b.n	8002482 <HAL_GPIO_Init+0x13e>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	3304      	adds	r3, #4
 8002482:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002484:	69bb      	ldr	r3, [r7, #24]
 8002486:	2bff      	cmp	r3, #255	@ 0xff
 8002488:	d802      	bhi.n	8002490 <HAL_GPIO_Init+0x14c>
 800248a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	e002      	b.n	8002496 <HAL_GPIO_Init+0x152>
 8002490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002492:	3b08      	subs	r3, #8
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	210f      	movs	r1, #15
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	fa01 f303 	lsl.w	r3, r1, r3
 80024a4:	43db      	mvns	r3, r3
 80024a6:	401a      	ands	r2, r3
 80024a8:	6a39      	ldr	r1, [r7, #32]
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	fa01 f303 	lsl.w	r3, r1, r3
 80024b0:	431a      	orrs	r2, r3
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	f000 80c1 	beq.w	8002646 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80024c4:	4b49      	ldr	r3, [pc, #292]	@ (80025ec <HAL_GPIO_Init+0x2a8>)
 80024c6:	699b      	ldr	r3, [r3, #24]
 80024c8:	4a48      	ldr	r2, [pc, #288]	@ (80025ec <HAL_GPIO_Init+0x2a8>)
 80024ca:	f043 0301 	orr.w	r3, r3, #1
 80024ce:	6193      	str	r3, [r2, #24]
 80024d0:	4b46      	ldr	r3, [pc, #280]	@ (80025ec <HAL_GPIO_Init+0x2a8>)
 80024d2:	699b      	ldr	r3, [r3, #24]
 80024d4:	f003 0301 	and.w	r3, r3, #1
 80024d8:	60bb      	str	r3, [r7, #8]
 80024da:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80024dc:	4a44      	ldr	r2, [pc, #272]	@ (80025f0 <HAL_GPIO_Init+0x2ac>)
 80024de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e0:	089b      	lsrs	r3, r3, #2
 80024e2:	3302      	adds	r3, #2
 80024e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024e8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80024ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ec:	f003 0303 	and.w	r3, r3, #3
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	220f      	movs	r2, #15
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	43db      	mvns	r3, r3
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	4013      	ands	r3, r2
 80024fe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	4a3c      	ldr	r2, [pc, #240]	@ (80025f4 <HAL_GPIO_Init+0x2b0>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d01f      	beq.n	8002548 <HAL_GPIO_Init+0x204>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	4a3b      	ldr	r2, [pc, #236]	@ (80025f8 <HAL_GPIO_Init+0x2b4>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d019      	beq.n	8002544 <HAL_GPIO_Init+0x200>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	4a3a      	ldr	r2, [pc, #232]	@ (80025fc <HAL_GPIO_Init+0x2b8>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d013      	beq.n	8002540 <HAL_GPIO_Init+0x1fc>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	4a39      	ldr	r2, [pc, #228]	@ (8002600 <HAL_GPIO_Init+0x2bc>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d00d      	beq.n	800253c <HAL_GPIO_Init+0x1f8>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	4a38      	ldr	r2, [pc, #224]	@ (8002604 <HAL_GPIO_Init+0x2c0>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d007      	beq.n	8002538 <HAL_GPIO_Init+0x1f4>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a37      	ldr	r2, [pc, #220]	@ (8002608 <HAL_GPIO_Init+0x2c4>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d101      	bne.n	8002534 <HAL_GPIO_Init+0x1f0>
 8002530:	2305      	movs	r3, #5
 8002532:	e00a      	b.n	800254a <HAL_GPIO_Init+0x206>
 8002534:	2306      	movs	r3, #6
 8002536:	e008      	b.n	800254a <HAL_GPIO_Init+0x206>
 8002538:	2304      	movs	r3, #4
 800253a:	e006      	b.n	800254a <HAL_GPIO_Init+0x206>
 800253c:	2303      	movs	r3, #3
 800253e:	e004      	b.n	800254a <HAL_GPIO_Init+0x206>
 8002540:	2302      	movs	r3, #2
 8002542:	e002      	b.n	800254a <HAL_GPIO_Init+0x206>
 8002544:	2301      	movs	r3, #1
 8002546:	e000      	b.n	800254a <HAL_GPIO_Init+0x206>
 8002548:	2300      	movs	r3, #0
 800254a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800254c:	f002 0203 	and.w	r2, r2, #3
 8002550:	0092      	lsls	r2, r2, #2
 8002552:	4093      	lsls	r3, r2
 8002554:	68fa      	ldr	r2, [r7, #12]
 8002556:	4313      	orrs	r3, r2
 8002558:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800255a:	4925      	ldr	r1, [pc, #148]	@ (80025f0 <HAL_GPIO_Init+0x2ac>)
 800255c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800255e:	089b      	lsrs	r3, r3, #2
 8002560:	3302      	adds	r3, #2
 8002562:	68fa      	ldr	r2, [r7, #12]
 8002564:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d006      	beq.n	8002582 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002574:	4b25      	ldr	r3, [pc, #148]	@ (800260c <HAL_GPIO_Init+0x2c8>)
 8002576:	689a      	ldr	r2, [r3, #8]
 8002578:	4924      	ldr	r1, [pc, #144]	@ (800260c <HAL_GPIO_Init+0x2c8>)
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	4313      	orrs	r3, r2
 800257e:	608b      	str	r3, [r1, #8]
 8002580:	e006      	b.n	8002590 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002582:	4b22      	ldr	r3, [pc, #136]	@ (800260c <HAL_GPIO_Init+0x2c8>)
 8002584:	689a      	ldr	r2, [r3, #8]
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	43db      	mvns	r3, r3
 800258a:	4920      	ldr	r1, [pc, #128]	@ (800260c <HAL_GPIO_Init+0x2c8>)
 800258c:	4013      	ands	r3, r2
 800258e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d006      	beq.n	80025aa <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800259c:	4b1b      	ldr	r3, [pc, #108]	@ (800260c <HAL_GPIO_Init+0x2c8>)
 800259e:	68da      	ldr	r2, [r3, #12]
 80025a0:	491a      	ldr	r1, [pc, #104]	@ (800260c <HAL_GPIO_Init+0x2c8>)
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	4313      	orrs	r3, r2
 80025a6:	60cb      	str	r3, [r1, #12]
 80025a8:	e006      	b.n	80025b8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80025aa:	4b18      	ldr	r3, [pc, #96]	@ (800260c <HAL_GPIO_Init+0x2c8>)
 80025ac:	68da      	ldr	r2, [r3, #12]
 80025ae:	69bb      	ldr	r3, [r7, #24]
 80025b0:	43db      	mvns	r3, r3
 80025b2:	4916      	ldr	r1, [pc, #88]	@ (800260c <HAL_GPIO_Init+0x2c8>)
 80025b4:	4013      	ands	r3, r2
 80025b6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d025      	beq.n	8002610 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80025c4:	4b11      	ldr	r3, [pc, #68]	@ (800260c <HAL_GPIO_Init+0x2c8>)
 80025c6:	685a      	ldr	r2, [r3, #4]
 80025c8:	4910      	ldr	r1, [pc, #64]	@ (800260c <HAL_GPIO_Init+0x2c8>)
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	604b      	str	r3, [r1, #4]
 80025d0:	e025      	b.n	800261e <HAL_GPIO_Init+0x2da>
 80025d2:	bf00      	nop
 80025d4:	10320000 	.word	0x10320000
 80025d8:	10310000 	.word	0x10310000
 80025dc:	10220000 	.word	0x10220000
 80025e0:	10210000 	.word	0x10210000
 80025e4:	10120000 	.word	0x10120000
 80025e8:	10110000 	.word	0x10110000
 80025ec:	40021000 	.word	0x40021000
 80025f0:	40010000 	.word	0x40010000
 80025f4:	40010800 	.word	0x40010800
 80025f8:	40010c00 	.word	0x40010c00
 80025fc:	40011000 	.word	0x40011000
 8002600:	40011400 	.word	0x40011400
 8002604:	40011800 	.word	0x40011800
 8002608:	40011c00 	.word	0x40011c00
 800260c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002610:	4b15      	ldr	r3, [pc, #84]	@ (8002668 <HAL_GPIO_Init+0x324>)
 8002612:	685a      	ldr	r2, [r3, #4]
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	43db      	mvns	r3, r3
 8002618:	4913      	ldr	r1, [pc, #76]	@ (8002668 <HAL_GPIO_Init+0x324>)
 800261a:	4013      	ands	r3, r2
 800261c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d006      	beq.n	8002638 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800262a:	4b0f      	ldr	r3, [pc, #60]	@ (8002668 <HAL_GPIO_Init+0x324>)
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	490e      	ldr	r1, [pc, #56]	@ (8002668 <HAL_GPIO_Init+0x324>)
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	4313      	orrs	r3, r2
 8002634:	600b      	str	r3, [r1, #0]
 8002636:	e006      	b.n	8002646 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002638:	4b0b      	ldr	r3, [pc, #44]	@ (8002668 <HAL_GPIO_Init+0x324>)
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	69bb      	ldr	r3, [r7, #24]
 800263e:	43db      	mvns	r3, r3
 8002640:	4909      	ldr	r1, [pc, #36]	@ (8002668 <HAL_GPIO_Init+0x324>)
 8002642:	4013      	ands	r3, r2
 8002644:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002648:	3301      	adds	r3, #1
 800264a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002652:	fa22 f303 	lsr.w	r3, r2, r3
 8002656:	2b00      	cmp	r3, #0
 8002658:	f47f ae7e 	bne.w	8002358 <HAL_GPIO_Init+0x14>
  }
}
 800265c:	bf00      	nop
 800265e:	bf00      	nop
 8002660:	372c      	adds	r7, #44	@ 0x2c
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr
 8002668:	40010400 	.word	0x40010400

0800266c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800266c:	b480      	push	{r7}
 800266e:	b085      	sub	sp, #20
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	460b      	mov	r3, r1
 8002676:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	689a      	ldr	r2, [r3, #8]
 800267c:	887b      	ldrh	r3, [r7, #2]
 800267e:	4013      	ands	r3, r2
 8002680:	2b00      	cmp	r3, #0
 8002682:	d002      	beq.n	800268a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002684:	2301      	movs	r3, #1
 8002686:	73fb      	strb	r3, [r7, #15]
 8002688:	e001      	b.n	800268e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800268a:	2300      	movs	r3, #0
 800268c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800268e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002690:	4618      	mov	r0, r3
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	bc80      	pop	{r7}
 8002698:	4770      	bx	lr

0800269a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800269a:	b480      	push	{r7}
 800269c:	b083      	sub	sp, #12
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
 80026a2:	460b      	mov	r3, r1
 80026a4:	807b      	strh	r3, [r7, #2]
 80026a6:	4613      	mov	r3, r2
 80026a8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026aa:	787b      	ldrb	r3, [r7, #1]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d003      	beq.n	80026b8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026b0:	887a      	ldrh	r2, [r7, #2]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80026b6:	e003      	b.n	80026c0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80026b8:	887b      	ldrh	r3, [r7, #2]
 80026ba:	041a      	lsls	r2, r3, #16
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	611a      	str	r2, [r3, #16]
}
 80026c0:	bf00      	nop
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bc80      	pop	{r7}
 80026c8:	4770      	bx	lr

080026ca <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026ca:	b480      	push	{r7}
 80026cc:	b085      	sub	sp, #20
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	6078      	str	r0, [r7, #4]
 80026d2:	460b      	mov	r3, r1
 80026d4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80026dc:	887a      	ldrh	r2, [r7, #2]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	4013      	ands	r3, r2
 80026e2:	041a      	lsls	r2, r3, #16
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	43d9      	mvns	r1, r3
 80026e8:	887b      	ldrh	r3, [r7, #2]
 80026ea:	400b      	ands	r3, r1
 80026ec:	431a      	orrs	r2, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	611a      	str	r2, [r3, #16]
}
 80026f2:	bf00      	nop
 80026f4:	3714      	adds	r7, #20
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bc80      	pop	{r7}
 80026fa:	4770      	bx	lr

080026fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	4603      	mov	r3, r0
 8002704:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002706:	4b08      	ldr	r3, [pc, #32]	@ (8002728 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002708:	695a      	ldr	r2, [r3, #20]
 800270a:	88fb      	ldrh	r3, [r7, #6]
 800270c:	4013      	ands	r3, r2
 800270e:	2b00      	cmp	r3, #0
 8002710:	d006      	beq.n	8002720 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002712:	4a05      	ldr	r2, [pc, #20]	@ (8002728 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002714:	88fb      	ldrh	r3, [r7, #6]
 8002716:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002718:	88fb      	ldrh	r3, [r7, #6]
 800271a:	4618      	mov	r0, r3
 800271c:	f7fe fb08 	bl	8000d30 <HAL_GPIO_EXTI_Callback>
  }
}
 8002720:	bf00      	nop
 8002722:	3708      	adds	r7, #8
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	40010400 	.word	0x40010400

0800272c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d101      	bne.n	800273e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e272      	b.n	8002c24 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	2b00      	cmp	r3, #0
 8002748:	f000 8087 	beq.w	800285a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800274c:	4b92      	ldr	r3, [pc, #584]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f003 030c 	and.w	r3, r3, #12
 8002754:	2b04      	cmp	r3, #4
 8002756:	d00c      	beq.n	8002772 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002758:	4b8f      	ldr	r3, [pc, #572]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f003 030c 	and.w	r3, r3, #12
 8002760:	2b08      	cmp	r3, #8
 8002762:	d112      	bne.n	800278a <HAL_RCC_OscConfig+0x5e>
 8002764:	4b8c      	ldr	r3, [pc, #560]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800276c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002770:	d10b      	bne.n	800278a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002772:	4b89      	ldr	r3, [pc, #548]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d06c      	beq.n	8002858 <HAL_RCC_OscConfig+0x12c>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d168      	bne.n	8002858 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e24c      	b.n	8002c24 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002792:	d106      	bne.n	80027a2 <HAL_RCC_OscConfig+0x76>
 8002794:	4b80      	ldr	r3, [pc, #512]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a7f      	ldr	r2, [pc, #508]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 800279a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800279e:	6013      	str	r3, [r2, #0]
 80027a0:	e02e      	b.n	8002800 <HAL_RCC_OscConfig+0xd4>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d10c      	bne.n	80027c4 <HAL_RCC_OscConfig+0x98>
 80027aa:	4b7b      	ldr	r3, [pc, #492]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a7a      	ldr	r2, [pc, #488]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 80027b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027b4:	6013      	str	r3, [r2, #0]
 80027b6:	4b78      	ldr	r3, [pc, #480]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a77      	ldr	r2, [pc, #476]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 80027bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027c0:	6013      	str	r3, [r2, #0]
 80027c2:	e01d      	b.n	8002800 <HAL_RCC_OscConfig+0xd4>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027cc:	d10c      	bne.n	80027e8 <HAL_RCC_OscConfig+0xbc>
 80027ce:	4b72      	ldr	r3, [pc, #456]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a71      	ldr	r2, [pc, #452]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 80027d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027d8:	6013      	str	r3, [r2, #0]
 80027da:	4b6f      	ldr	r3, [pc, #444]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a6e      	ldr	r2, [pc, #440]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 80027e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027e4:	6013      	str	r3, [r2, #0]
 80027e6:	e00b      	b.n	8002800 <HAL_RCC_OscConfig+0xd4>
 80027e8:	4b6b      	ldr	r3, [pc, #428]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a6a      	ldr	r2, [pc, #424]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 80027ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027f2:	6013      	str	r3, [r2, #0]
 80027f4:	4b68      	ldr	r3, [pc, #416]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a67      	ldr	r2, [pc, #412]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 80027fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d013      	beq.n	8002830 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002808:	f7ff f800 	bl	800180c <HAL_GetTick>
 800280c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800280e:	e008      	b.n	8002822 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002810:	f7fe fffc 	bl	800180c <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	2b64      	cmp	r3, #100	@ 0x64
 800281c:	d901      	bls.n	8002822 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e200      	b.n	8002c24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002822:	4b5d      	ldr	r3, [pc, #372]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d0f0      	beq.n	8002810 <HAL_RCC_OscConfig+0xe4>
 800282e:	e014      	b.n	800285a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002830:	f7fe ffec 	bl	800180c <HAL_GetTick>
 8002834:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002836:	e008      	b.n	800284a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002838:	f7fe ffe8 	bl	800180c <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	2b64      	cmp	r3, #100	@ 0x64
 8002844:	d901      	bls.n	800284a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e1ec      	b.n	8002c24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800284a:	4b53      	ldr	r3, [pc, #332]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d1f0      	bne.n	8002838 <HAL_RCC_OscConfig+0x10c>
 8002856:	e000      	b.n	800285a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002858:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0302 	and.w	r3, r3, #2
 8002862:	2b00      	cmp	r3, #0
 8002864:	d063      	beq.n	800292e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002866:	4b4c      	ldr	r3, [pc, #304]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f003 030c 	and.w	r3, r3, #12
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00b      	beq.n	800288a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002872:	4b49      	ldr	r3, [pc, #292]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f003 030c 	and.w	r3, r3, #12
 800287a:	2b08      	cmp	r3, #8
 800287c:	d11c      	bne.n	80028b8 <HAL_RCC_OscConfig+0x18c>
 800287e:	4b46      	ldr	r3, [pc, #280]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d116      	bne.n	80028b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800288a:	4b43      	ldr	r3, [pc, #268]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0302 	and.w	r3, r3, #2
 8002892:	2b00      	cmp	r3, #0
 8002894:	d005      	beq.n	80028a2 <HAL_RCC_OscConfig+0x176>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	691b      	ldr	r3, [r3, #16]
 800289a:	2b01      	cmp	r3, #1
 800289c:	d001      	beq.n	80028a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e1c0      	b.n	8002c24 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028a2:	4b3d      	ldr	r3, [pc, #244]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	695b      	ldr	r3, [r3, #20]
 80028ae:	00db      	lsls	r3, r3, #3
 80028b0:	4939      	ldr	r1, [pc, #228]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 80028b2:	4313      	orrs	r3, r2
 80028b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028b6:	e03a      	b.n	800292e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	691b      	ldr	r3, [r3, #16]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d020      	beq.n	8002902 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028c0:	4b36      	ldr	r3, [pc, #216]	@ (800299c <HAL_RCC_OscConfig+0x270>)
 80028c2:	2201      	movs	r2, #1
 80028c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c6:	f7fe ffa1 	bl	800180c <HAL_GetTick>
 80028ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028cc:	e008      	b.n	80028e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028ce:	f7fe ff9d 	bl	800180c <HAL_GetTick>
 80028d2:	4602      	mov	r2, r0
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	2b02      	cmp	r3, #2
 80028da:	d901      	bls.n	80028e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80028dc:	2303      	movs	r3, #3
 80028de:	e1a1      	b.n	8002c24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028e0:	4b2d      	ldr	r3, [pc, #180]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0302 	and.w	r3, r3, #2
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d0f0      	beq.n	80028ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	695b      	ldr	r3, [r3, #20]
 80028f8:	00db      	lsls	r3, r3, #3
 80028fa:	4927      	ldr	r1, [pc, #156]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 80028fc:	4313      	orrs	r3, r2
 80028fe:	600b      	str	r3, [r1, #0]
 8002900:	e015      	b.n	800292e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002902:	4b26      	ldr	r3, [pc, #152]	@ (800299c <HAL_RCC_OscConfig+0x270>)
 8002904:	2200      	movs	r2, #0
 8002906:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002908:	f7fe ff80 	bl	800180c <HAL_GetTick>
 800290c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800290e:	e008      	b.n	8002922 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002910:	f7fe ff7c 	bl	800180c <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	2b02      	cmp	r3, #2
 800291c:	d901      	bls.n	8002922 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e180      	b.n	8002c24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002922:	4b1d      	ldr	r3, [pc, #116]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0302 	and.w	r3, r3, #2
 800292a:	2b00      	cmp	r3, #0
 800292c:	d1f0      	bne.n	8002910 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0308 	and.w	r3, r3, #8
 8002936:	2b00      	cmp	r3, #0
 8002938:	d03a      	beq.n	80029b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d019      	beq.n	8002976 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002942:	4b17      	ldr	r3, [pc, #92]	@ (80029a0 <HAL_RCC_OscConfig+0x274>)
 8002944:	2201      	movs	r2, #1
 8002946:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002948:	f7fe ff60 	bl	800180c <HAL_GetTick>
 800294c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800294e:	e008      	b.n	8002962 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002950:	f7fe ff5c 	bl	800180c <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e160      	b.n	8002c24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002962:	4b0d      	ldr	r3, [pc, #52]	@ (8002998 <HAL_RCC_OscConfig+0x26c>)
 8002964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002966:	f003 0302 	and.w	r3, r3, #2
 800296a:	2b00      	cmp	r3, #0
 800296c:	d0f0      	beq.n	8002950 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800296e:	2001      	movs	r0, #1
 8002970:	f000 face 	bl	8002f10 <RCC_Delay>
 8002974:	e01c      	b.n	80029b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002976:	4b0a      	ldr	r3, [pc, #40]	@ (80029a0 <HAL_RCC_OscConfig+0x274>)
 8002978:	2200      	movs	r2, #0
 800297a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800297c:	f7fe ff46 	bl	800180c <HAL_GetTick>
 8002980:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002982:	e00f      	b.n	80029a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002984:	f7fe ff42 	bl	800180c <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	2b02      	cmp	r3, #2
 8002990:	d908      	bls.n	80029a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e146      	b.n	8002c24 <HAL_RCC_OscConfig+0x4f8>
 8002996:	bf00      	nop
 8002998:	40021000 	.word	0x40021000
 800299c:	42420000 	.word	0x42420000
 80029a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029a4:	4b92      	ldr	r3, [pc, #584]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 80029a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a8:	f003 0302 	and.w	r3, r3, #2
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d1e9      	bne.n	8002984 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0304 	and.w	r3, r3, #4
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	f000 80a6 	beq.w	8002b0a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029be:	2300      	movs	r3, #0
 80029c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029c2:	4b8b      	ldr	r3, [pc, #556]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 80029c4:	69db      	ldr	r3, [r3, #28]
 80029c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d10d      	bne.n	80029ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029ce:	4b88      	ldr	r3, [pc, #544]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 80029d0:	69db      	ldr	r3, [r3, #28]
 80029d2:	4a87      	ldr	r2, [pc, #540]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 80029d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029d8:	61d3      	str	r3, [r2, #28]
 80029da:	4b85      	ldr	r3, [pc, #532]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 80029dc:	69db      	ldr	r3, [r3, #28]
 80029de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029e2:	60bb      	str	r3, [r7, #8]
 80029e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029e6:	2301      	movs	r3, #1
 80029e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029ea:	4b82      	ldr	r3, [pc, #520]	@ (8002bf4 <HAL_RCC_OscConfig+0x4c8>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d118      	bne.n	8002a28 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029f6:	4b7f      	ldr	r3, [pc, #508]	@ (8002bf4 <HAL_RCC_OscConfig+0x4c8>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a7e      	ldr	r2, [pc, #504]	@ (8002bf4 <HAL_RCC_OscConfig+0x4c8>)
 80029fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a02:	f7fe ff03 	bl	800180c <HAL_GetTick>
 8002a06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a08:	e008      	b.n	8002a1c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a0a:	f7fe feff 	bl	800180c <HAL_GetTick>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	2b64      	cmp	r3, #100	@ 0x64
 8002a16:	d901      	bls.n	8002a1c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002a18:	2303      	movs	r3, #3
 8002a1a:	e103      	b.n	8002c24 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a1c:	4b75      	ldr	r3, [pc, #468]	@ (8002bf4 <HAL_RCC_OscConfig+0x4c8>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d0f0      	beq.n	8002a0a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d106      	bne.n	8002a3e <HAL_RCC_OscConfig+0x312>
 8002a30:	4b6f      	ldr	r3, [pc, #444]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002a32:	6a1b      	ldr	r3, [r3, #32]
 8002a34:	4a6e      	ldr	r2, [pc, #440]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002a36:	f043 0301 	orr.w	r3, r3, #1
 8002a3a:	6213      	str	r3, [r2, #32]
 8002a3c:	e02d      	b.n	8002a9a <HAL_RCC_OscConfig+0x36e>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d10c      	bne.n	8002a60 <HAL_RCC_OscConfig+0x334>
 8002a46:	4b6a      	ldr	r3, [pc, #424]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002a48:	6a1b      	ldr	r3, [r3, #32]
 8002a4a:	4a69      	ldr	r2, [pc, #420]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002a4c:	f023 0301 	bic.w	r3, r3, #1
 8002a50:	6213      	str	r3, [r2, #32]
 8002a52:	4b67      	ldr	r3, [pc, #412]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002a54:	6a1b      	ldr	r3, [r3, #32]
 8002a56:	4a66      	ldr	r2, [pc, #408]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002a58:	f023 0304 	bic.w	r3, r3, #4
 8002a5c:	6213      	str	r3, [r2, #32]
 8002a5e:	e01c      	b.n	8002a9a <HAL_RCC_OscConfig+0x36e>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	2b05      	cmp	r3, #5
 8002a66:	d10c      	bne.n	8002a82 <HAL_RCC_OscConfig+0x356>
 8002a68:	4b61      	ldr	r3, [pc, #388]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002a6a:	6a1b      	ldr	r3, [r3, #32]
 8002a6c:	4a60      	ldr	r2, [pc, #384]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002a6e:	f043 0304 	orr.w	r3, r3, #4
 8002a72:	6213      	str	r3, [r2, #32]
 8002a74:	4b5e      	ldr	r3, [pc, #376]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002a76:	6a1b      	ldr	r3, [r3, #32]
 8002a78:	4a5d      	ldr	r2, [pc, #372]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002a7a:	f043 0301 	orr.w	r3, r3, #1
 8002a7e:	6213      	str	r3, [r2, #32]
 8002a80:	e00b      	b.n	8002a9a <HAL_RCC_OscConfig+0x36e>
 8002a82:	4b5b      	ldr	r3, [pc, #364]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002a84:	6a1b      	ldr	r3, [r3, #32]
 8002a86:	4a5a      	ldr	r2, [pc, #360]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002a88:	f023 0301 	bic.w	r3, r3, #1
 8002a8c:	6213      	str	r3, [r2, #32]
 8002a8e:	4b58      	ldr	r3, [pc, #352]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002a90:	6a1b      	ldr	r3, [r3, #32]
 8002a92:	4a57      	ldr	r2, [pc, #348]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002a94:	f023 0304 	bic.w	r3, r3, #4
 8002a98:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d015      	beq.n	8002ace <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aa2:	f7fe feb3 	bl	800180c <HAL_GetTick>
 8002aa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aa8:	e00a      	b.n	8002ac0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aaa:	f7fe feaf 	bl	800180c <HAL_GetTick>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	1ad3      	subs	r3, r2, r3
 8002ab4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d901      	bls.n	8002ac0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002abc:	2303      	movs	r3, #3
 8002abe:	e0b1      	b.n	8002c24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ac0:	4b4b      	ldr	r3, [pc, #300]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002ac2:	6a1b      	ldr	r3, [r3, #32]
 8002ac4:	f003 0302 	and.w	r3, r3, #2
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d0ee      	beq.n	8002aaa <HAL_RCC_OscConfig+0x37e>
 8002acc:	e014      	b.n	8002af8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ace:	f7fe fe9d 	bl	800180c <HAL_GetTick>
 8002ad2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ad4:	e00a      	b.n	8002aec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ad6:	f7fe fe99 	bl	800180c <HAL_GetTick>
 8002ada:	4602      	mov	r2, r0
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d901      	bls.n	8002aec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e09b      	b.n	8002c24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aec:	4b40      	ldr	r3, [pc, #256]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002aee:	6a1b      	ldr	r3, [r3, #32]
 8002af0:	f003 0302 	and.w	r3, r3, #2
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d1ee      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002af8:	7dfb      	ldrb	r3, [r7, #23]
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d105      	bne.n	8002b0a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002afe:	4b3c      	ldr	r3, [pc, #240]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002b00:	69db      	ldr	r3, [r3, #28]
 8002b02:	4a3b      	ldr	r2, [pc, #236]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002b04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b08:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	69db      	ldr	r3, [r3, #28]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	f000 8087 	beq.w	8002c22 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b14:	4b36      	ldr	r3, [pc, #216]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f003 030c 	and.w	r3, r3, #12
 8002b1c:	2b08      	cmp	r3, #8
 8002b1e:	d061      	beq.n	8002be4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	69db      	ldr	r3, [r3, #28]
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d146      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b28:	4b33      	ldr	r3, [pc, #204]	@ (8002bf8 <HAL_RCC_OscConfig+0x4cc>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b2e:	f7fe fe6d 	bl	800180c <HAL_GetTick>
 8002b32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b34:	e008      	b.n	8002b48 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b36:	f7fe fe69 	bl	800180c <HAL_GetTick>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d901      	bls.n	8002b48 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e06d      	b.n	8002c24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b48:	4b29      	ldr	r3, [pc, #164]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d1f0      	bne.n	8002b36 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a1b      	ldr	r3, [r3, #32]
 8002b58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b5c:	d108      	bne.n	8002b70 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002b5e:	4b24      	ldr	r3, [pc, #144]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	4921      	ldr	r1, [pc, #132]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b70:	4b1f      	ldr	r3, [pc, #124]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a19      	ldr	r1, [r3, #32]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b80:	430b      	orrs	r3, r1
 8002b82:	491b      	ldr	r1, [pc, #108]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b88:	4b1b      	ldr	r3, [pc, #108]	@ (8002bf8 <HAL_RCC_OscConfig+0x4cc>)
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b8e:	f7fe fe3d 	bl	800180c <HAL_GetTick>
 8002b92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b94:	e008      	b.n	8002ba8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b96:	f7fe fe39 	bl	800180c <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d901      	bls.n	8002ba8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e03d      	b.n	8002c24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ba8:	4b11      	ldr	r3, [pc, #68]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d0f0      	beq.n	8002b96 <HAL_RCC_OscConfig+0x46a>
 8002bb4:	e035      	b.n	8002c22 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bb6:	4b10      	ldr	r3, [pc, #64]	@ (8002bf8 <HAL_RCC_OscConfig+0x4cc>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bbc:	f7fe fe26 	bl	800180c <HAL_GetTick>
 8002bc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bc2:	e008      	b.n	8002bd6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc4:	f7fe fe22 	bl	800180c <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d901      	bls.n	8002bd6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e026      	b.n	8002c24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bd6:	4b06      	ldr	r3, [pc, #24]	@ (8002bf0 <HAL_RCC_OscConfig+0x4c4>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d1f0      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x498>
 8002be2:	e01e      	b.n	8002c22 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	69db      	ldr	r3, [r3, #28]
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d107      	bne.n	8002bfc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e019      	b.n	8002c24 <HAL_RCC_OscConfig+0x4f8>
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	40007000 	.word	0x40007000
 8002bf8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8002c2c <HAL_RCC_OscConfig+0x500>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6a1b      	ldr	r3, [r3, #32]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d106      	bne.n	8002c1e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d001      	beq.n	8002c22 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e000      	b.n	8002c24 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002c22:	2300      	movs	r3, #0
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3718      	adds	r7, #24
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	40021000 	.word	0x40021000

08002c30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d101      	bne.n	8002c44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e0d0      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c44:	4b6a      	ldr	r3, [pc, #424]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0307 	and.w	r3, r3, #7
 8002c4c:	683a      	ldr	r2, [r7, #0]
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d910      	bls.n	8002c74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c52:	4b67      	ldr	r3, [pc, #412]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f023 0207 	bic.w	r2, r3, #7
 8002c5a:	4965      	ldr	r1, [pc, #404]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c62:	4b63      	ldr	r3, [pc, #396]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0307 	and.w	r3, r3, #7
 8002c6a:	683a      	ldr	r2, [r7, #0]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d001      	beq.n	8002c74 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e0b8      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 0302 	and.w	r3, r3, #2
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d020      	beq.n	8002cc2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0304 	and.w	r3, r3, #4
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d005      	beq.n	8002c98 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c8c:	4b59      	ldr	r3, [pc, #356]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	4a58      	ldr	r2, [pc, #352]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c92:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002c96:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0308 	and.w	r3, r3, #8
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d005      	beq.n	8002cb0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ca4:	4b53      	ldr	r3, [pc, #332]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	4a52      	ldr	r2, [pc, #328]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002caa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002cae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cb0:	4b50      	ldr	r3, [pc, #320]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	494d      	ldr	r1, [pc, #308]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d040      	beq.n	8002d50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d107      	bne.n	8002ce6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cd6:	4b47      	ldr	r3, [pc, #284]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d115      	bne.n	8002d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e07f      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d107      	bne.n	8002cfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cee:	4b41      	ldr	r3, [pc, #260]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d109      	bne.n	8002d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e073      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cfe:	4b3d      	ldr	r3, [pc, #244]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d101      	bne.n	8002d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e06b      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d0e:	4b39      	ldr	r3, [pc, #228]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	f023 0203 	bic.w	r2, r3, #3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	4936      	ldr	r1, [pc, #216]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d20:	f7fe fd74 	bl	800180c <HAL_GetTick>
 8002d24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d26:	e00a      	b.n	8002d3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d28:	f7fe fd70 	bl	800180c <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d901      	bls.n	8002d3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e053      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d3e:	4b2d      	ldr	r3, [pc, #180]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f003 020c 	and.w	r2, r3, #12
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d1eb      	bne.n	8002d28 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d50:	4b27      	ldr	r3, [pc, #156]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0307 	and.w	r3, r3, #7
 8002d58:	683a      	ldr	r2, [r7, #0]
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d210      	bcs.n	8002d80 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d5e:	4b24      	ldr	r3, [pc, #144]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f023 0207 	bic.w	r2, r3, #7
 8002d66:	4922      	ldr	r1, [pc, #136]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d6e:	4b20      	ldr	r3, [pc, #128]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0307 	and.w	r3, r3, #7
 8002d76:	683a      	ldr	r2, [r7, #0]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d001      	beq.n	8002d80 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e032      	b.n	8002de6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0304 	and.w	r3, r3, #4
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d008      	beq.n	8002d9e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d8c:	4b19      	ldr	r3, [pc, #100]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	4916      	ldr	r1, [pc, #88]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0308 	and.w	r3, r3, #8
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d009      	beq.n	8002dbe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002daa:	4b12      	ldr	r3, [pc, #72]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	691b      	ldr	r3, [r3, #16]
 8002db6:	00db      	lsls	r3, r3, #3
 8002db8:	490e      	ldr	r1, [pc, #56]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002dbe:	f000 f821 	bl	8002e04 <HAL_RCC_GetSysClockFreq>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8002df4 <HAL_RCC_ClockConfig+0x1c4>)
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	091b      	lsrs	r3, r3, #4
 8002dca:	f003 030f 	and.w	r3, r3, #15
 8002dce:	490a      	ldr	r1, [pc, #40]	@ (8002df8 <HAL_RCC_ClockConfig+0x1c8>)
 8002dd0:	5ccb      	ldrb	r3, [r1, r3]
 8002dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8002dd6:	4a09      	ldr	r2, [pc, #36]	@ (8002dfc <HAL_RCC_ClockConfig+0x1cc>)
 8002dd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002dda:	4b09      	ldr	r3, [pc, #36]	@ (8002e00 <HAL_RCC_ClockConfig+0x1d0>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7fe fcd2 	bl	8001788 <HAL_InitTick>

  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3710      	adds	r7, #16
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	40022000 	.word	0x40022000
 8002df4:	40021000 	.word	0x40021000
 8002df8:	08006298 	.word	0x08006298
 8002dfc:	20000010 	.word	0x20000010
 8002e00:	20000014 	.word	0x20000014

08002e04 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b087      	sub	sp, #28
 8002e08:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	60fb      	str	r3, [r7, #12]
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60bb      	str	r3, [r7, #8]
 8002e12:	2300      	movs	r3, #0
 8002e14:	617b      	str	r3, [r7, #20]
 8002e16:	2300      	movs	r3, #0
 8002e18:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002e1e:	4b1e      	ldr	r3, [pc, #120]	@ (8002e98 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f003 030c 	and.w	r3, r3, #12
 8002e2a:	2b04      	cmp	r3, #4
 8002e2c:	d002      	beq.n	8002e34 <HAL_RCC_GetSysClockFreq+0x30>
 8002e2e:	2b08      	cmp	r3, #8
 8002e30:	d003      	beq.n	8002e3a <HAL_RCC_GetSysClockFreq+0x36>
 8002e32:	e027      	b.n	8002e84 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e34:	4b19      	ldr	r3, [pc, #100]	@ (8002e9c <HAL_RCC_GetSysClockFreq+0x98>)
 8002e36:	613b      	str	r3, [r7, #16]
      break;
 8002e38:	e027      	b.n	8002e8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	0c9b      	lsrs	r3, r3, #18
 8002e3e:	f003 030f 	and.w	r3, r3, #15
 8002e42:	4a17      	ldr	r2, [pc, #92]	@ (8002ea0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e44:	5cd3      	ldrb	r3, [r2, r3]
 8002e46:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d010      	beq.n	8002e74 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002e52:	4b11      	ldr	r3, [pc, #68]	@ (8002e98 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	0c5b      	lsrs	r3, r3, #17
 8002e58:	f003 0301 	and.w	r3, r3, #1
 8002e5c:	4a11      	ldr	r2, [pc, #68]	@ (8002ea4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002e5e:	5cd3      	ldrb	r3, [r2, r3]
 8002e60:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a0d      	ldr	r2, [pc, #52]	@ (8002e9c <HAL_RCC_GetSysClockFreq+0x98>)
 8002e66:	fb03 f202 	mul.w	r2, r3, r2
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e70:	617b      	str	r3, [r7, #20]
 8002e72:	e004      	b.n	8002e7e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4a0c      	ldr	r2, [pc, #48]	@ (8002ea8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002e78:	fb02 f303 	mul.w	r3, r2, r3
 8002e7c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	613b      	str	r3, [r7, #16]
      break;
 8002e82:	e002      	b.n	8002e8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e84:	4b05      	ldr	r3, [pc, #20]	@ (8002e9c <HAL_RCC_GetSysClockFreq+0x98>)
 8002e86:	613b      	str	r3, [r7, #16]
      break;
 8002e88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e8a:	693b      	ldr	r3, [r7, #16]
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	371c      	adds	r7, #28
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bc80      	pop	{r7}
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	007a1200 	.word	0x007a1200
 8002ea0:	080062b0 	.word	0x080062b0
 8002ea4:	080062c0 	.word	0x080062c0
 8002ea8:	003d0900 	.word	0x003d0900

08002eac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002eb0:	4b02      	ldr	r3, [pc, #8]	@ (8002ebc <HAL_RCC_GetHCLKFreq+0x10>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bc80      	pop	{r7}
 8002eba:	4770      	bx	lr
 8002ebc:	20000010 	.word	0x20000010

08002ec0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ec4:	f7ff fff2 	bl	8002eac <HAL_RCC_GetHCLKFreq>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	4b05      	ldr	r3, [pc, #20]	@ (8002ee0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	0a1b      	lsrs	r3, r3, #8
 8002ed0:	f003 0307 	and.w	r3, r3, #7
 8002ed4:	4903      	ldr	r1, [pc, #12]	@ (8002ee4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ed6:	5ccb      	ldrb	r3, [r1, r3]
 8002ed8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	080062a8 	.word	0x080062a8

08002ee8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002eec:	f7ff ffde 	bl	8002eac <HAL_RCC_GetHCLKFreq>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	4b05      	ldr	r3, [pc, #20]	@ (8002f08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	0adb      	lsrs	r3, r3, #11
 8002ef8:	f003 0307 	and.w	r3, r3, #7
 8002efc:	4903      	ldr	r1, [pc, #12]	@ (8002f0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002efe:	5ccb      	ldrb	r3, [r1, r3]
 8002f00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	40021000 	.word	0x40021000
 8002f0c:	080062a8 	.word	0x080062a8

08002f10 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b085      	sub	sp, #20
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002f18:	4b0a      	ldr	r3, [pc, #40]	@ (8002f44 <RCC_Delay+0x34>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a0a      	ldr	r2, [pc, #40]	@ (8002f48 <RCC_Delay+0x38>)
 8002f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f22:	0a5b      	lsrs	r3, r3, #9
 8002f24:	687a      	ldr	r2, [r7, #4]
 8002f26:	fb02 f303 	mul.w	r3, r2, r3
 8002f2a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002f2c:	bf00      	nop
  }
  while (Delay --);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	1e5a      	subs	r2, r3, #1
 8002f32:	60fa      	str	r2, [r7, #12]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d1f9      	bne.n	8002f2c <RCC_Delay+0x1c>
}
 8002f38:	bf00      	nop
 8002f3a:	bf00      	nop
 8002f3c:	3714      	adds	r7, #20
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bc80      	pop	{r7}
 8002f42:	4770      	bx	lr
 8002f44:	20000010 	.word	0x20000010
 8002f48:	10624dd3 	.word	0x10624dd3

08002f4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d101      	bne.n	8002f5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e041      	b.n	8002fe2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d106      	bne.n	8002f78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f7fe fa7e 	bl	8001474 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2202      	movs	r2, #2
 8002f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	3304      	adds	r3, #4
 8002f88:	4619      	mov	r1, r3
 8002f8a:	4610      	mov	r0, r2
 8002f8c:	f000 fc36 	bl	80037fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3708      	adds	r7, #8
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
	...

08002fec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b085      	sub	sp, #20
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d001      	beq.n	8003004 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e044      	b.n	800308e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2202      	movs	r2, #2
 8003008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	68da      	ldr	r2, [r3, #12]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f042 0201 	orr.w	r2, r2, #1
 800301a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a1d      	ldr	r2, [pc, #116]	@ (8003098 <HAL_TIM_Base_Start_IT+0xac>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d018      	beq.n	8003058 <HAL_TIM_Base_Start_IT+0x6c>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a1c      	ldr	r2, [pc, #112]	@ (800309c <HAL_TIM_Base_Start_IT+0xb0>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d013      	beq.n	8003058 <HAL_TIM_Base_Start_IT+0x6c>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003038:	d00e      	beq.n	8003058 <HAL_TIM_Base_Start_IT+0x6c>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a18      	ldr	r2, [pc, #96]	@ (80030a0 <HAL_TIM_Base_Start_IT+0xb4>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d009      	beq.n	8003058 <HAL_TIM_Base_Start_IT+0x6c>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a16      	ldr	r2, [pc, #88]	@ (80030a4 <HAL_TIM_Base_Start_IT+0xb8>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d004      	beq.n	8003058 <HAL_TIM_Base_Start_IT+0x6c>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a15      	ldr	r2, [pc, #84]	@ (80030a8 <HAL_TIM_Base_Start_IT+0xbc>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d111      	bne.n	800307c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f003 0307 	and.w	r3, r3, #7
 8003062:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2b06      	cmp	r3, #6
 8003068:	d010      	beq.n	800308c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f042 0201 	orr.w	r2, r2, #1
 8003078:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800307a:	e007      	b.n	800308c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f042 0201 	orr.w	r2, r2, #1
 800308a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3714      	adds	r7, #20
 8003092:	46bd      	mov	sp, r7
 8003094:	bc80      	pop	{r7}
 8003096:	4770      	bx	lr
 8003098:	40012c00 	.word	0x40012c00
 800309c:	40013400 	.word	0x40013400
 80030a0:	40000400 	.word	0x40000400
 80030a4:	40000800 	.word	0x40000800
 80030a8:	40000c00 	.word	0x40000c00

080030ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d101      	bne.n	80030be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e041      	b.n	8003142 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d106      	bne.n	80030d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f7fe f99c 	bl	8001410 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2202      	movs	r2, #2
 80030dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	3304      	adds	r3, #4
 80030e8:	4619      	mov	r1, r3
 80030ea:	4610      	mov	r0, r2
 80030ec:	f000 fb86 	bl	80037fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2201      	movs	r2, #1
 80030fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2201      	movs	r2, #1
 8003104:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2201      	movs	r2, #1
 800310c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2201      	movs	r2, #1
 8003114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2201      	movs	r2, #1
 800311c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2201      	movs	r2, #1
 800312c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2201      	movs	r2, #1
 8003134:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003140:	2300      	movs	r3, #0
}
 8003142:	4618      	mov	r0, r3
 8003144:	3708      	adds	r7, #8
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
	...

0800314c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d109      	bne.n	8003170 <HAL_TIM_PWM_Start+0x24>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003162:	b2db      	uxtb	r3, r3
 8003164:	2b01      	cmp	r3, #1
 8003166:	bf14      	ite	ne
 8003168:	2301      	movne	r3, #1
 800316a:	2300      	moveq	r3, #0
 800316c:	b2db      	uxtb	r3, r3
 800316e:	e022      	b.n	80031b6 <HAL_TIM_PWM_Start+0x6a>
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	2b04      	cmp	r3, #4
 8003174:	d109      	bne.n	800318a <HAL_TIM_PWM_Start+0x3e>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800317c:	b2db      	uxtb	r3, r3
 800317e:	2b01      	cmp	r3, #1
 8003180:	bf14      	ite	ne
 8003182:	2301      	movne	r3, #1
 8003184:	2300      	moveq	r3, #0
 8003186:	b2db      	uxtb	r3, r3
 8003188:	e015      	b.n	80031b6 <HAL_TIM_PWM_Start+0x6a>
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	2b08      	cmp	r3, #8
 800318e:	d109      	bne.n	80031a4 <HAL_TIM_PWM_Start+0x58>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003196:	b2db      	uxtb	r3, r3
 8003198:	2b01      	cmp	r3, #1
 800319a:	bf14      	ite	ne
 800319c:	2301      	movne	r3, #1
 800319e:	2300      	moveq	r3, #0
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	e008      	b.n	80031b6 <HAL_TIM_PWM_Start+0x6a>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	bf14      	ite	ne
 80031b0:	2301      	movne	r3, #1
 80031b2:	2300      	moveq	r3, #0
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d001      	beq.n	80031be <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e072      	b.n	80032a4 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d104      	bne.n	80031ce <HAL_TIM_PWM_Start+0x82>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2202      	movs	r2, #2
 80031c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031cc:	e013      	b.n	80031f6 <HAL_TIM_PWM_Start+0xaa>
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	2b04      	cmp	r3, #4
 80031d2:	d104      	bne.n	80031de <HAL_TIM_PWM_Start+0x92>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2202      	movs	r2, #2
 80031d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80031dc:	e00b      	b.n	80031f6 <HAL_TIM_PWM_Start+0xaa>
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	2b08      	cmp	r3, #8
 80031e2:	d104      	bne.n	80031ee <HAL_TIM_PWM_Start+0xa2>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2202      	movs	r2, #2
 80031e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031ec:	e003      	b.n	80031f6 <HAL_TIM_PWM_Start+0xaa>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2202      	movs	r2, #2
 80031f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2201      	movs	r2, #1
 80031fc:	6839      	ldr	r1, [r7, #0]
 80031fe:	4618      	mov	r0, r3
 8003200:	f000 fdc4 	bl	8003d8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a28      	ldr	r2, [pc, #160]	@ (80032ac <HAL_TIM_PWM_Start+0x160>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d004      	beq.n	8003218 <HAL_TIM_PWM_Start+0xcc>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a27      	ldr	r2, [pc, #156]	@ (80032b0 <HAL_TIM_PWM_Start+0x164>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d101      	bne.n	800321c <HAL_TIM_PWM_Start+0xd0>
 8003218:	2301      	movs	r3, #1
 800321a:	e000      	b.n	800321e <HAL_TIM_PWM_Start+0xd2>
 800321c:	2300      	movs	r3, #0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d007      	beq.n	8003232 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003230:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a1d      	ldr	r2, [pc, #116]	@ (80032ac <HAL_TIM_PWM_Start+0x160>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d018      	beq.n	800326e <HAL_TIM_PWM_Start+0x122>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a1b      	ldr	r2, [pc, #108]	@ (80032b0 <HAL_TIM_PWM_Start+0x164>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d013      	beq.n	800326e <HAL_TIM_PWM_Start+0x122>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800324e:	d00e      	beq.n	800326e <HAL_TIM_PWM_Start+0x122>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a17      	ldr	r2, [pc, #92]	@ (80032b4 <HAL_TIM_PWM_Start+0x168>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d009      	beq.n	800326e <HAL_TIM_PWM_Start+0x122>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a16      	ldr	r2, [pc, #88]	@ (80032b8 <HAL_TIM_PWM_Start+0x16c>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d004      	beq.n	800326e <HAL_TIM_PWM_Start+0x122>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a14      	ldr	r2, [pc, #80]	@ (80032bc <HAL_TIM_PWM_Start+0x170>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d111      	bne.n	8003292 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f003 0307 	and.w	r3, r3, #7
 8003278:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2b06      	cmp	r3, #6
 800327e:	d010      	beq.n	80032a2 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f042 0201 	orr.w	r2, r2, #1
 800328e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003290:	e007      	b.n	80032a2 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f042 0201 	orr.w	r2, r2, #1
 80032a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032a2:	2300      	movs	r3, #0
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3710      	adds	r7, #16
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	40012c00 	.word	0x40012c00
 80032b0:	40013400 	.word	0x40013400
 80032b4:	40000400 	.word	0x40000400
 80032b8:	40000800 	.word	0x40000800
 80032bc:	40000c00 	.word	0x40000c00

080032c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	691b      	ldr	r3, [r3, #16]
 80032d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	f003 0302 	and.w	r3, r3, #2
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d020      	beq.n	8003324 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	f003 0302 	and.w	r3, r3, #2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d01b      	beq.n	8003324 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f06f 0202 	mvn.w	r2, #2
 80032f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2201      	movs	r2, #1
 80032fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	699b      	ldr	r3, [r3, #24]
 8003302:	f003 0303 	and.w	r3, r3, #3
 8003306:	2b00      	cmp	r3, #0
 8003308:	d003      	beq.n	8003312 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 fa5a 	bl	80037c4 <HAL_TIM_IC_CaptureCallback>
 8003310:	e005      	b.n	800331e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f000 fa4d 	bl	80037b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f000 fa5c 	bl	80037d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	f003 0304 	and.w	r3, r3, #4
 800332a:	2b00      	cmp	r3, #0
 800332c:	d020      	beq.n	8003370 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	f003 0304 	and.w	r3, r3, #4
 8003334:	2b00      	cmp	r3, #0
 8003336:	d01b      	beq.n	8003370 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f06f 0204 	mvn.w	r2, #4
 8003340:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2202      	movs	r2, #2
 8003346:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	699b      	ldr	r3, [r3, #24]
 800334e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003352:	2b00      	cmp	r3, #0
 8003354:	d003      	beq.n	800335e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f000 fa34 	bl	80037c4 <HAL_TIM_IC_CaptureCallback>
 800335c:	e005      	b.n	800336a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f000 fa27 	bl	80037b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f000 fa36 	bl	80037d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	f003 0308 	and.w	r3, r3, #8
 8003376:	2b00      	cmp	r3, #0
 8003378:	d020      	beq.n	80033bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f003 0308 	and.w	r3, r3, #8
 8003380:	2b00      	cmp	r3, #0
 8003382:	d01b      	beq.n	80033bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f06f 0208 	mvn.w	r2, #8
 800338c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2204      	movs	r2, #4
 8003392:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	69db      	ldr	r3, [r3, #28]
 800339a:	f003 0303 	and.w	r3, r3, #3
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d003      	beq.n	80033aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 fa0e 	bl	80037c4 <HAL_TIM_IC_CaptureCallback>
 80033a8:	e005      	b.n	80033b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f000 fa01 	bl	80037b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f000 fa10 	bl	80037d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	f003 0310 	and.w	r3, r3, #16
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d020      	beq.n	8003408 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	f003 0310 	and.w	r3, r3, #16
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d01b      	beq.n	8003408 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f06f 0210 	mvn.w	r2, #16
 80033d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2208      	movs	r2, #8
 80033de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	69db      	ldr	r3, [r3, #28]
 80033e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f000 f9e8 	bl	80037c4 <HAL_TIM_IC_CaptureCallback>
 80033f4:	e005      	b.n	8003402 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f000 f9db 	bl	80037b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f000 f9ea 	bl	80037d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	2b00      	cmp	r3, #0
 8003410:	d00c      	beq.n	800342c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	f003 0301 	and.w	r3, r3, #1
 8003418:	2b00      	cmp	r3, #0
 800341a:	d007      	beq.n	800342c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f06f 0201 	mvn.w	r2, #1
 8003424:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f7fd fcaa 	bl	8000d80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003432:	2b00      	cmp	r3, #0
 8003434:	d00c      	beq.n	8003450 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800343c:	2b00      	cmp	r3, #0
 800343e:	d007      	beq.n	8003450 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003448:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f000 fd88 	bl	8003f60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003456:	2b00      	cmp	r3, #0
 8003458:	d00c      	beq.n	8003474 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003460:	2b00      	cmp	r3, #0
 8003462:	d007      	beq.n	8003474 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800346c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f000 f9ba 	bl	80037e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	f003 0320 	and.w	r3, r3, #32
 800347a:	2b00      	cmp	r3, #0
 800347c:	d00c      	beq.n	8003498 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f003 0320 	and.w	r3, r3, #32
 8003484:	2b00      	cmp	r3, #0
 8003486:	d007      	beq.n	8003498 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f06f 0220 	mvn.w	r2, #32
 8003490:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f000 fd5b 	bl	8003f4e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003498:	bf00      	nop
 800349a:	3710      	adds	r7, #16
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b086      	sub	sp, #24
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034ac:	2300      	movs	r3, #0
 80034ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d101      	bne.n	80034be <HAL_TIM_PWM_ConfigChannel+0x1e>
 80034ba:	2302      	movs	r3, #2
 80034bc:	e0ae      	b.n	800361c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2201      	movs	r2, #1
 80034c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2b0c      	cmp	r3, #12
 80034ca:	f200 809f 	bhi.w	800360c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80034ce:	a201      	add	r2, pc, #4	@ (adr r2, 80034d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80034d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034d4:	08003509 	.word	0x08003509
 80034d8:	0800360d 	.word	0x0800360d
 80034dc:	0800360d 	.word	0x0800360d
 80034e0:	0800360d 	.word	0x0800360d
 80034e4:	08003549 	.word	0x08003549
 80034e8:	0800360d 	.word	0x0800360d
 80034ec:	0800360d 	.word	0x0800360d
 80034f0:	0800360d 	.word	0x0800360d
 80034f4:	0800358b 	.word	0x0800358b
 80034f8:	0800360d 	.word	0x0800360d
 80034fc:	0800360d 	.word	0x0800360d
 8003500:	0800360d 	.word	0x0800360d
 8003504:	080035cb 	.word	0x080035cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68b9      	ldr	r1, [r7, #8]
 800350e:	4618      	mov	r0, r3
 8003510:	f000 f9fa 	bl	8003908 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	699a      	ldr	r2, [r3, #24]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f042 0208 	orr.w	r2, r2, #8
 8003522:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	699a      	ldr	r2, [r3, #24]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f022 0204 	bic.w	r2, r2, #4
 8003532:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	6999      	ldr	r1, [r3, #24]
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	691a      	ldr	r2, [r3, #16]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	430a      	orrs	r2, r1
 8003544:	619a      	str	r2, [r3, #24]
      break;
 8003546:	e064      	b.n	8003612 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68b9      	ldr	r1, [r7, #8]
 800354e:	4618      	mov	r0, r3
 8003550:	f000 fa4a 	bl	80039e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	699a      	ldr	r2, [r3, #24]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003562:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	699a      	ldr	r2, [r3, #24]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003572:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	6999      	ldr	r1, [r3, #24]
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	691b      	ldr	r3, [r3, #16]
 800357e:	021a      	lsls	r2, r3, #8
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	430a      	orrs	r2, r1
 8003586:	619a      	str	r2, [r3, #24]
      break;
 8003588:	e043      	b.n	8003612 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68b9      	ldr	r1, [r7, #8]
 8003590:	4618      	mov	r0, r3
 8003592:	f000 fa9d 	bl	8003ad0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	69da      	ldr	r2, [r3, #28]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f042 0208 	orr.w	r2, r2, #8
 80035a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	69da      	ldr	r2, [r3, #28]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 0204 	bic.w	r2, r2, #4
 80035b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	69d9      	ldr	r1, [r3, #28]
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	691a      	ldr	r2, [r3, #16]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	430a      	orrs	r2, r1
 80035c6:	61da      	str	r2, [r3, #28]
      break;
 80035c8:	e023      	b.n	8003612 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	68b9      	ldr	r1, [r7, #8]
 80035d0:	4618      	mov	r0, r3
 80035d2:	f000 faf1 	bl	8003bb8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	69da      	ldr	r2, [r3, #28]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	69da      	ldr	r2, [r3, #28]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	69d9      	ldr	r1, [r3, #28]
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	691b      	ldr	r3, [r3, #16]
 8003600:	021a      	lsls	r2, r3, #8
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	430a      	orrs	r2, r1
 8003608:	61da      	str	r2, [r3, #28]
      break;
 800360a:	e002      	b.n	8003612 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	75fb      	strb	r3, [r7, #23]
      break;
 8003610:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2200      	movs	r2, #0
 8003616:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800361a:	7dfb      	ldrb	r3, [r7, #23]
}
 800361c:	4618      	mov	r0, r3
 800361e:	3718      	adds	r7, #24
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}

08003624 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800362e:	2300      	movs	r3, #0
 8003630:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003638:	2b01      	cmp	r3, #1
 800363a:	d101      	bne.n	8003640 <HAL_TIM_ConfigClockSource+0x1c>
 800363c:	2302      	movs	r3, #2
 800363e:	e0b4      	b.n	80037aa <HAL_TIM_ConfigClockSource+0x186>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2202      	movs	r2, #2
 800364c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800365e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003666:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	68ba      	ldr	r2, [r7, #8]
 800366e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003678:	d03e      	beq.n	80036f8 <HAL_TIM_ConfigClockSource+0xd4>
 800367a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800367e:	f200 8087 	bhi.w	8003790 <HAL_TIM_ConfigClockSource+0x16c>
 8003682:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003686:	f000 8086 	beq.w	8003796 <HAL_TIM_ConfigClockSource+0x172>
 800368a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800368e:	d87f      	bhi.n	8003790 <HAL_TIM_ConfigClockSource+0x16c>
 8003690:	2b70      	cmp	r3, #112	@ 0x70
 8003692:	d01a      	beq.n	80036ca <HAL_TIM_ConfigClockSource+0xa6>
 8003694:	2b70      	cmp	r3, #112	@ 0x70
 8003696:	d87b      	bhi.n	8003790 <HAL_TIM_ConfigClockSource+0x16c>
 8003698:	2b60      	cmp	r3, #96	@ 0x60
 800369a:	d050      	beq.n	800373e <HAL_TIM_ConfigClockSource+0x11a>
 800369c:	2b60      	cmp	r3, #96	@ 0x60
 800369e:	d877      	bhi.n	8003790 <HAL_TIM_ConfigClockSource+0x16c>
 80036a0:	2b50      	cmp	r3, #80	@ 0x50
 80036a2:	d03c      	beq.n	800371e <HAL_TIM_ConfigClockSource+0xfa>
 80036a4:	2b50      	cmp	r3, #80	@ 0x50
 80036a6:	d873      	bhi.n	8003790 <HAL_TIM_ConfigClockSource+0x16c>
 80036a8:	2b40      	cmp	r3, #64	@ 0x40
 80036aa:	d058      	beq.n	800375e <HAL_TIM_ConfigClockSource+0x13a>
 80036ac:	2b40      	cmp	r3, #64	@ 0x40
 80036ae:	d86f      	bhi.n	8003790 <HAL_TIM_ConfigClockSource+0x16c>
 80036b0:	2b30      	cmp	r3, #48	@ 0x30
 80036b2:	d064      	beq.n	800377e <HAL_TIM_ConfigClockSource+0x15a>
 80036b4:	2b30      	cmp	r3, #48	@ 0x30
 80036b6:	d86b      	bhi.n	8003790 <HAL_TIM_ConfigClockSource+0x16c>
 80036b8:	2b20      	cmp	r3, #32
 80036ba:	d060      	beq.n	800377e <HAL_TIM_ConfigClockSource+0x15a>
 80036bc:	2b20      	cmp	r3, #32
 80036be:	d867      	bhi.n	8003790 <HAL_TIM_ConfigClockSource+0x16c>
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d05c      	beq.n	800377e <HAL_TIM_ConfigClockSource+0x15a>
 80036c4:	2b10      	cmp	r3, #16
 80036c6:	d05a      	beq.n	800377e <HAL_TIM_ConfigClockSource+0x15a>
 80036c8:	e062      	b.n	8003790 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80036da:	f000 fb38 	bl	8003d4e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80036ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	68ba      	ldr	r2, [r7, #8]
 80036f4:	609a      	str	r2, [r3, #8]
      break;
 80036f6:	e04f      	b.n	8003798 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003708:	f000 fb21 	bl	8003d4e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	689a      	ldr	r2, [r3, #8]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800371a:	609a      	str	r2, [r3, #8]
      break;
 800371c:	e03c      	b.n	8003798 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800372a:	461a      	mov	r2, r3
 800372c:	f000 fa98 	bl	8003c60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	2150      	movs	r1, #80	@ 0x50
 8003736:	4618      	mov	r0, r3
 8003738:	f000 faef 	bl	8003d1a <TIM_ITRx_SetConfig>
      break;
 800373c:	e02c      	b.n	8003798 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800374a:	461a      	mov	r2, r3
 800374c:	f000 fab6 	bl	8003cbc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2160      	movs	r1, #96	@ 0x60
 8003756:	4618      	mov	r0, r3
 8003758:	f000 fadf 	bl	8003d1a <TIM_ITRx_SetConfig>
      break;
 800375c:	e01c      	b.n	8003798 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800376a:	461a      	mov	r2, r3
 800376c:	f000 fa78 	bl	8003c60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2140      	movs	r1, #64	@ 0x40
 8003776:	4618      	mov	r0, r3
 8003778:	f000 facf 	bl	8003d1a <TIM_ITRx_SetConfig>
      break;
 800377c:	e00c      	b.n	8003798 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4619      	mov	r1, r3
 8003788:	4610      	mov	r0, r2
 800378a:	f000 fac6 	bl	8003d1a <TIM_ITRx_SetConfig>
      break;
 800378e:	e003      	b.n	8003798 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	73fb      	strb	r3, [r7, #15]
      break;
 8003794:	e000      	b.n	8003798 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003796:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80037a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}

080037b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037b2:	b480      	push	{r7}
 80037b4:	b083      	sub	sp, #12
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037ba:	bf00      	nop
 80037bc:	370c      	adds	r7, #12
 80037be:	46bd      	mov	sp, r7
 80037c0:	bc80      	pop	{r7}
 80037c2:	4770      	bx	lr

080037c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037cc:	bf00      	nop
 80037ce:	370c      	adds	r7, #12
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bc80      	pop	{r7}
 80037d4:	4770      	bx	lr

080037d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037d6:	b480      	push	{r7}
 80037d8:	b083      	sub	sp, #12
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80037de:	bf00      	nop
 80037e0:	370c      	adds	r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bc80      	pop	{r7}
 80037e6:	4770      	bx	lr

080037e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bc80      	pop	{r7}
 80037f8:	4770      	bx	lr
	...

080037fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b085      	sub	sp, #20
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	4a39      	ldr	r2, [pc, #228]	@ (80038f4 <TIM_Base_SetConfig+0xf8>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d013      	beq.n	800383c <TIM_Base_SetConfig+0x40>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a38      	ldr	r2, [pc, #224]	@ (80038f8 <TIM_Base_SetConfig+0xfc>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d00f      	beq.n	800383c <TIM_Base_SetConfig+0x40>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003822:	d00b      	beq.n	800383c <TIM_Base_SetConfig+0x40>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	4a35      	ldr	r2, [pc, #212]	@ (80038fc <TIM_Base_SetConfig+0x100>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d007      	beq.n	800383c <TIM_Base_SetConfig+0x40>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	4a34      	ldr	r2, [pc, #208]	@ (8003900 <TIM_Base_SetConfig+0x104>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d003      	beq.n	800383c <TIM_Base_SetConfig+0x40>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	4a33      	ldr	r2, [pc, #204]	@ (8003904 <TIM_Base_SetConfig+0x108>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d108      	bne.n	800384e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003842:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	68fa      	ldr	r2, [r7, #12]
 800384a:	4313      	orrs	r3, r2
 800384c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a28      	ldr	r2, [pc, #160]	@ (80038f4 <TIM_Base_SetConfig+0xf8>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d013      	beq.n	800387e <TIM_Base_SetConfig+0x82>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a27      	ldr	r2, [pc, #156]	@ (80038f8 <TIM_Base_SetConfig+0xfc>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d00f      	beq.n	800387e <TIM_Base_SetConfig+0x82>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003864:	d00b      	beq.n	800387e <TIM_Base_SetConfig+0x82>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a24      	ldr	r2, [pc, #144]	@ (80038fc <TIM_Base_SetConfig+0x100>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d007      	beq.n	800387e <TIM_Base_SetConfig+0x82>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a23      	ldr	r2, [pc, #140]	@ (8003900 <TIM_Base_SetConfig+0x104>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d003      	beq.n	800387e <TIM_Base_SetConfig+0x82>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a22      	ldr	r2, [pc, #136]	@ (8003904 <TIM_Base_SetConfig+0x108>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d108      	bne.n	8003890 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003884:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	68db      	ldr	r3, [r3, #12]
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	4313      	orrs	r3, r2
 800388e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	695b      	ldr	r3, [r3, #20]
 800389a:	4313      	orrs	r3, r2
 800389c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	68fa      	ldr	r2, [r7, #12]
 80038a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	689a      	ldr	r2, [r3, #8]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a0f      	ldr	r2, [pc, #60]	@ (80038f4 <TIM_Base_SetConfig+0xf8>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d003      	beq.n	80038c4 <TIM_Base_SetConfig+0xc8>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a0e      	ldr	r2, [pc, #56]	@ (80038f8 <TIM_Base_SetConfig+0xfc>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d103      	bne.n	80038cc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	691a      	ldr	r2, [r3, #16]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2201      	movs	r2, #1
 80038d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	691b      	ldr	r3, [r3, #16]
 80038d6:	f003 0301 	and.w	r3, r3, #1
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d005      	beq.n	80038ea <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	691b      	ldr	r3, [r3, #16]
 80038e2:	f023 0201 	bic.w	r2, r3, #1
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	611a      	str	r2, [r3, #16]
  }
}
 80038ea:	bf00      	nop
 80038ec:	3714      	adds	r7, #20
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bc80      	pop	{r7}
 80038f2:	4770      	bx	lr
 80038f4:	40012c00 	.word	0x40012c00
 80038f8:	40013400 	.word	0x40013400
 80038fc:	40000400 	.word	0x40000400
 8003900:	40000800 	.word	0x40000800
 8003904:	40000c00 	.word	0x40000c00

08003908 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003908:	b480      	push	{r7}
 800390a:	b087      	sub	sp, #28
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6a1b      	ldr	r3, [r3, #32]
 8003916:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6a1b      	ldr	r3, [r3, #32]
 800391c:	f023 0201 	bic.w	r2, r3, #1
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	699b      	ldr	r3, [r3, #24]
 800392e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003936:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f023 0303 	bic.w	r3, r3, #3
 800393e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	68fa      	ldr	r2, [r7, #12]
 8003946:	4313      	orrs	r3, r2
 8003948:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	f023 0302 	bic.w	r3, r3, #2
 8003950:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	697a      	ldr	r2, [r7, #20]
 8003958:	4313      	orrs	r3, r2
 800395a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4a20      	ldr	r2, [pc, #128]	@ (80039e0 <TIM_OC1_SetConfig+0xd8>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d003      	beq.n	800396c <TIM_OC1_SetConfig+0x64>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4a1f      	ldr	r2, [pc, #124]	@ (80039e4 <TIM_OC1_SetConfig+0xdc>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d10c      	bne.n	8003986 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	f023 0308 	bic.w	r3, r3, #8
 8003972:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	697a      	ldr	r2, [r7, #20]
 800397a:	4313      	orrs	r3, r2
 800397c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	f023 0304 	bic.w	r3, r3, #4
 8003984:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a15      	ldr	r2, [pc, #84]	@ (80039e0 <TIM_OC1_SetConfig+0xd8>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d003      	beq.n	8003996 <TIM_OC1_SetConfig+0x8e>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a14      	ldr	r2, [pc, #80]	@ (80039e4 <TIM_OC1_SetConfig+0xdc>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d111      	bne.n	80039ba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800399c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80039a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	695b      	ldr	r3, [r3, #20]
 80039aa:	693a      	ldr	r2, [r7, #16]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	699b      	ldr	r3, [r3, #24]
 80039b4:	693a      	ldr	r2, [r7, #16]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	693a      	ldr	r2, [r7, #16]
 80039be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	68fa      	ldr	r2, [r7, #12]
 80039c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	685a      	ldr	r2, [r3, #4]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	697a      	ldr	r2, [r7, #20]
 80039d2:	621a      	str	r2, [r3, #32]
}
 80039d4:	bf00      	nop
 80039d6:	371c      	adds	r7, #28
 80039d8:	46bd      	mov	sp, r7
 80039da:	bc80      	pop	{r7}
 80039dc:	4770      	bx	lr
 80039de:	bf00      	nop
 80039e0:	40012c00 	.word	0x40012c00
 80039e4:	40013400 	.word	0x40013400

080039e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b087      	sub	sp, #28
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a1b      	ldr	r3, [r3, #32]
 80039f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6a1b      	ldr	r3, [r3, #32]
 80039fc:	f023 0210 	bic.w	r2, r3, #16
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	699b      	ldr	r3, [r3, #24]
 8003a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	021b      	lsls	r3, r3, #8
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	f023 0320 	bic.w	r3, r3, #32
 8003a32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	011b      	lsls	r3, r3, #4
 8003a3a:	697a      	ldr	r2, [r7, #20]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	4a21      	ldr	r2, [pc, #132]	@ (8003ac8 <TIM_OC2_SetConfig+0xe0>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d003      	beq.n	8003a50 <TIM_OC2_SetConfig+0x68>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	4a20      	ldr	r2, [pc, #128]	@ (8003acc <TIM_OC2_SetConfig+0xe4>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d10d      	bne.n	8003a6c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	011b      	lsls	r3, r3, #4
 8003a5e:	697a      	ldr	r2, [r7, #20]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a6a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	4a16      	ldr	r2, [pc, #88]	@ (8003ac8 <TIM_OC2_SetConfig+0xe0>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d003      	beq.n	8003a7c <TIM_OC2_SetConfig+0x94>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a15      	ldr	r2, [pc, #84]	@ (8003acc <TIM_OC2_SetConfig+0xe4>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d113      	bne.n	8003aa4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003a82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	695b      	ldr	r3, [r3, #20]
 8003a90:	009b      	lsls	r3, r3, #2
 8003a92:	693a      	ldr	r2, [r7, #16]
 8003a94:	4313      	orrs	r3, r2
 8003a96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	699b      	ldr	r3, [r3, #24]
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	693a      	ldr	r2, [r7, #16]
 8003aa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	68fa      	ldr	r2, [r7, #12]
 8003aae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685a      	ldr	r2, [r3, #4]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	697a      	ldr	r2, [r7, #20]
 8003abc:	621a      	str	r2, [r3, #32]
}
 8003abe:	bf00      	nop
 8003ac0:	371c      	adds	r7, #28
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bc80      	pop	{r7}
 8003ac6:	4770      	bx	lr
 8003ac8:	40012c00 	.word	0x40012c00
 8003acc:	40013400 	.word	0x40013400

08003ad0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b087      	sub	sp, #28
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a1b      	ldr	r3, [r3, #32]
 8003ade:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6a1b      	ldr	r3, [r3, #32]
 8003ae4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	69db      	ldr	r3, [r3, #28]
 8003af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003afe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f023 0303 	bic.w	r3, r3, #3
 8003b06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	68fa      	ldr	r2, [r7, #12]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	021b      	lsls	r3, r3, #8
 8003b20:	697a      	ldr	r2, [r7, #20]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a21      	ldr	r2, [pc, #132]	@ (8003bb0 <TIM_OC3_SetConfig+0xe0>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d003      	beq.n	8003b36 <TIM_OC3_SetConfig+0x66>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a20      	ldr	r2, [pc, #128]	@ (8003bb4 <TIM_OC3_SetConfig+0xe4>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d10d      	bne.n	8003b52 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b3c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	68db      	ldr	r3, [r3, #12]
 8003b42:	021b      	lsls	r3, r3, #8
 8003b44:	697a      	ldr	r2, [r7, #20]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a16      	ldr	r2, [pc, #88]	@ (8003bb0 <TIM_OC3_SetConfig+0xe0>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d003      	beq.n	8003b62 <TIM_OC3_SetConfig+0x92>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a15      	ldr	r2, [pc, #84]	@ (8003bb4 <TIM_OC3_SetConfig+0xe4>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d113      	bne.n	8003b8a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	011b      	lsls	r3, r3, #4
 8003b78:	693a      	ldr	r2, [r7, #16]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	699b      	ldr	r3, [r3, #24]
 8003b82:	011b      	lsls	r3, r3, #4
 8003b84:	693a      	ldr	r2, [r7, #16]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	693a      	ldr	r2, [r7, #16]
 8003b8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	68fa      	ldr	r2, [r7, #12]
 8003b94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	685a      	ldr	r2, [r3, #4]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	697a      	ldr	r2, [r7, #20]
 8003ba2:	621a      	str	r2, [r3, #32]
}
 8003ba4:	bf00      	nop
 8003ba6:	371c      	adds	r7, #28
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bc80      	pop	{r7}
 8003bac:	4770      	bx	lr
 8003bae:	bf00      	nop
 8003bb0:	40012c00 	.word	0x40012c00
 8003bb4:	40013400 	.word	0x40013400

08003bb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b087      	sub	sp, #28
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6a1b      	ldr	r3, [r3, #32]
 8003bc6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a1b      	ldr	r3, [r3, #32]
 8003bcc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	69db      	ldr	r3, [r3, #28]
 8003bde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003be6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	021b      	lsls	r3, r3, #8
 8003bf6:	68fa      	ldr	r2, [r7, #12]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	031b      	lsls	r3, r3, #12
 8003c0a:	693a      	ldr	r2, [r7, #16]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	4a11      	ldr	r2, [pc, #68]	@ (8003c58 <TIM_OC4_SetConfig+0xa0>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d003      	beq.n	8003c20 <TIM_OC4_SetConfig+0x68>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	4a10      	ldr	r2, [pc, #64]	@ (8003c5c <TIM_OC4_SetConfig+0xa4>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d109      	bne.n	8003c34 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	695b      	ldr	r3, [r3, #20]
 8003c2c:	019b      	lsls	r3, r3, #6
 8003c2e:	697a      	ldr	r2, [r7, #20]
 8003c30:	4313      	orrs	r3, r2
 8003c32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	697a      	ldr	r2, [r7, #20]
 8003c38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	68fa      	ldr	r2, [r7, #12]
 8003c3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	685a      	ldr	r2, [r3, #4]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	693a      	ldr	r2, [r7, #16]
 8003c4c:	621a      	str	r2, [r3, #32]
}
 8003c4e:	bf00      	nop
 8003c50:	371c      	adds	r7, #28
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bc80      	pop	{r7}
 8003c56:	4770      	bx	lr
 8003c58:	40012c00 	.word	0x40012c00
 8003c5c:	40013400 	.word	0x40013400

08003c60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b087      	sub	sp, #28
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6a1b      	ldr	r3, [r3, #32]
 8003c76:	f023 0201 	bic.w	r2, r3, #1
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	699b      	ldr	r3, [r3, #24]
 8003c82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	011b      	lsls	r3, r3, #4
 8003c90:	693a      	ldr	r2, [r7, #16]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	f023 030a 	bic.w	r3, r3, #10
 8003c9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	693a      	ldr	r2, [r7, #16]
 8003caa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	697a      	ldr	r2, [r7, #20]
 8003cb0:	621a      	str	r2, [r3, #32]
}
 8003cb2:	bf00      	nop
 8003cb4:	371c      	adds	r7, #28
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bc80      	pop	{r7}
 8003cba:	4770      	bx	lr

08003cbc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b087      	sub	sp, #28
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6a1b      	ldr	r3, [r3, #32]
 8003ccc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6a1b      	ldr	r3, [r3, #32]
 8003cd2:	f023 0210 	bic.w	r2, r3, #16
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003ce6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	031b      	lsls	r3, r3, #12
 8003cec:	693a      	ldr	r2, [r7, #16]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003cf8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	011b      	lsls	r3, r3, #4
 8003cfe:	697a      	ldr	r2, [r7, #20]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	693a      	ldr	r2, [r7, #16]
 8003d08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	697a      	ldr	r2, [r7, #20]
 8003d0e:	621a      	str	r2, [r3, #32]
}
 8003d10:	bf00      	nop
 8003d12:	371c      	adds	r7, #28
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bc80      	pop	{r7}
 8003d18:	4770      	bx	lr

08003d1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b085      	sub	sp, #20
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
 8003d22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d32:	683a      	ldr	r2, [r7, #0]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	f043 0307 	orr.w	r3, r3, #7
 8003d3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	68fa      	ldr	r2, [r7, #12]
 8003d42:	609a      	str	r2, [r3, #8]
}
 8003d44:	bf00      	nop
 8003d46:	3714      	adds	r7, #20
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bc80      	pop	{r7}
 8003d4c:	4770      	bx	lr

08003d4e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d4e:	b480      	push	{r7}
 8003d50:	b087      	sub	sp, #28
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	60f8      	str	r0, [r7, #12]
 8003d56:	60b9      	str	r1, [r7, #8]
 8003d58:	607a      	str	r2, [r7, #4]
 8003d5a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d68:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	021a      	lsls	r2, r3, #8
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	431a      	orrs	r2, r3
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	697a      	ldr	r2, [r7, #20]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	697a      	ldr	r2, [r7, #20]
 8003d80:	609a      	str	r2, [r3, #8]
}
 8003d82:	bf00      	nop
 8003d84:	371c      	adds	r7, #28
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bc80      	pop	{r7}
 8003d8a:	4770      	bx	lr

08003d8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b087      	sub	sp, #28
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	f003 031f 	and.w	r3, r3, #31
 8003d9e:	2201      	movs	r2, #1
 8003da0:	fa02 f303 	lsl.w	r3, r2, r3
 8003da4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6a1a      	ldr	r2, [r3, #32]
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	43db      	mvns	r3, r3
 8003dae:	401a      	ands	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6a1a      	ldr	r2, [r3, #32]
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	f003 031f 	and.w	r3, r3, #31
 8003dbe:	6879      	ldr	r1, [r7, #4]
 8003dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8003dc4:	431a      	orrs	r2, r3
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	621a      	str	r2, [r3, #32]
}
 8003dca:	bf00      	nop
 8003dcc:	371c      	adds	r7, #28
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bc80      	pop	{r7}
 8003dd2:	4770      	bx	lr

08003dd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b085      	sub	sp, #20
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d101      	bne.n	8003dec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003de8:	2302      	movs	r3, #2
 8003dea:	e050      	b.n	8003e8e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2202      	movs	r2, #2
 8003df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	68fa      	ldr	r2, [r7, #12]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68fa      	ldr	r2, [r7, #12]
 8003e24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a1b      	ldr	r2, [pc, #108]	@ (8003e98 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d018      	beq.n	8003e62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a19      	ldr	r2, [pc, #100]	@ (8003e9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d013      	beq.n	8003e62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e42:	d00e      	beq.n	8003e62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a15      	ldr	r2, [pc, #84]	@ (8003ea0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d009      	beq.n	8003e62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a14      	ldr	r2, [pc, #80]	@ (8003ea4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d004      	beq.n	8003e62 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a12      	ldr	r2, [pc, #72]	@ (8003ea8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d10c      	bne.n	8003e7c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	68ba      	ldr	r2, [r7, #8]
 8003e70:	4313      	orrs	r3, r2
 8003e72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	68ba      	ldr	r2, [r7, #8]
 8003e7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2201      	movs	r2, #1
 8003e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003e8c:	2300      	movs	r3, #0
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3714      	adds	r7, #20
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bc80      	pop	{r7}
 8003e96:	4770      	bx	lr
 8003e98:	40012c00 	.word	0x40012c00
 8003e9c:	40013400 	.word	0x40013400
 8003ea0:	40000400 	.word	0x40000400
 8003ea4:	40000800 	.word	0x40000800
 8003ea8:	40000c00 	.word	0x40000c00

08003eac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b085      	sub	sp, #20
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
 8003eb4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d101      	bne.n	8003ec8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003ec4:	2302      	movs	r3, #2
 8003ec6:	e03d      	b.n	8003f44 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	691b      	ldr	r3, [r3, #16]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	695b      	ldr	r3, [r3, #20]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	69db      	ldr	r3, [r3, #28]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	68fa      	ldr	r2, [r7, #12]
 8003f38:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003f42:	2300      	movs	r3, #0
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3714      	adds	r7, #20
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bc80      	pop	{r7}
 8003f4c:	4770      	bx	lr

08003f4e <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f4e:	b480      	push	{r7}
 8003f50:	b083      	sub	sp, #12
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f56:	bf00      	nop
 8003f58:	370c      	adds	r7, #12
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bc80      	pop	{r7}
 8003f5e:	4770      	bx	lr

08003f60 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b083      	sub	sp, #12
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f68:	bf00      	nop
 8003f6a:	370c      	adds	r7, #12
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bc80      	pop	{r7}
 8003f70:	4770      	bx	lr

08003f72 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	b082      	sub	sp, #8
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d101      	bne.n	8003f84 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e042      	b.n	800400a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d106      	bne.n	8003f9e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f7fd fb0f 	bl	80015bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2224      	movs	r2, #36	@ 0x24
 8003fa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	68da      	ldr	r2, [r3, #12]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003fb4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f000 ff38 	bl	8004e2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	691a      	ldr	r2, [r3, #16]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003fca:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	695a      	ldr	r2, [r3, #20]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003fda:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	68da      	ldr	r2, [r3, #12]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003fea:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2220      	movs	r2, #32
 8003ff6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2220      	movs	r2, #32
 8003ffe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3708      	adds	r7, #8
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
	...

08004014 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b08c      	sub	sp, #48	@ 0x30
 8004018:	af00      	add	r7, sp, #0
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	60b9      	str	r1, [r7, #8]
 800401e:	4613      	mov	r3, r2
 8004020:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004028:	b2db      	uxtb	r3, r3
 800402a:	2b20      	cmp	r3, #32
 800402c:	d156      	bne.n	80040dc <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d002      	beq.n	800403a <HAL_UART_Transmit_DMA+0x26>
 8004034:	88fb      	ldrh	r3, [r7, #6]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e04f      	b.n	80040de <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 800403e:	68ba      	ldr	r2, [r7, #8]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	88fa      	ldrh	r2, [r7, #6]
 8004048:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	88fa      	ldrh	r2, [r7, #6]
 800404e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2200      	movs	r2, #0
 8004054:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2221      	movs	r2, #33	@ 0x21
 800405a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004062:	4a21      	ldr	r2, [pc, #132]	@ (80040e8 <HAL_UART_Transmit_DMA+0xd4>)
 8004064:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800406a:	4a20      	ldr	r2, [pc, #128]	@ (80040ec <HAL_UART_Transmit_DMA+0xd8>)
 800406c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004072:	4a1f      	ldr	r2, [pc, #124]	@ (80040f0 <HAL_UART_Transmit_DMA+0xdc>)
 8004074:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800407a:	2200      	movs	r2, #0
 800407c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 800407e:	f107 0308 	add.w	r3, r7, #8
 8004082:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800408a:	6819      	ldr	r1, [r3, #0]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	3304      	adds	r3, #4
 8004092:	461a      	mov	r2, r3
 8004094:	88fb      	ldrh	r3, [r7, #6]
 8004096:	f7fd fd47 	bl	8001b28 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80040a2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	3314      	adds	r3, #20
 80040aa:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	e853 3f00 	ldrex	r3, [r3]
 80040b2:	617b      	str	r3, [r7, #20]
   return(result);
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	3314      	adds	r3, #20
 80040c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80040c4:	627a      	str	r2, [r7, #36]	@ 0x24
 80040c6:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040c8:	6a39      	ldr	r1, [r7, #32]
 80040ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040cc:	e841 2300 	strex	r3, r2, [r1]
 80040d0:	61fb      	str	r3, [r7, #28]
   return(result);
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d1e5      	bne.n	80040a4 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 80040d8:	2300      	movs	r3, #0
 80040da:	e000      	b.n	80040de <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 80040dc:	2302      	movs	r3, #2
  }
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3730      	adds	r7, #48	@ 0x30
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	080046c3 	.word	0x080046c3
 80040ec:	0800475d 	.word	0x0800475d
 80040f0:	080048e1 	.word	0x080048e1

080040f4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	4613      	mov	r3, r2
 8004100:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004108:	b2db      	uxtb	r3, r3
 800410a:	2b20      	cmp	r3, #32
 800410c:	d112      	bne.n	8004134 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d002      	beq.n	800411a <HAL_UART_Receive_DMA+0x26>
 8004114:	88fb      	ldrh	r3, [r7, #6]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d101      	bne.n	800411e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e00b      	b.n	8004136 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2200      	movs	r2, #0
 8004122:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004124:	88fb      	ldrh	r3, [r7, #6]
 8004126:	461a      	mov	r2, r3
 8004128:	68b9      	ldr	r1, [r7, #8]
 800412a:	68f8      	ldr	r0, [r7, #12]
 800412c:	f000 fc22 	bl	8004974 <UART_Start_Receive_DMA>
 8004130:	4603      	mov	r3, r0
 8004132:	e000      	b.n	8004136 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004134:	2302      	movs	r3, #2
  }
}
 8004136:	4618      	mov	r0, r3
 8004138:	3710      	adds	r7, #16
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
	...

08004140 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b0ba      	sub	sp, #232	@ 0xe8
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	695b      	ldr	r3, [r3, #20]
 8004162:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004166:	2300      	movs	r3, #0
 8004168:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800416c:	2300      	movs	r3, #0
 800416e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004176:	f003 030f 	and.w	r3, r3, #15
 800417a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800417e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004182:	2b00      	cmp	r3, #0
 8004184:	d10f      	bne.n	80041a6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800418a:	f003 0320 	and.w	r3, r3, #32
 800418e:	2b00      	cmp	r3, #0
 8004190:	d009      	beq.n	80041a6 <HAL_UART_IRQHandler+0x66>
 8004192:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004196:	f003 0320 	and.w	r3, r3, #32
 800419a:	2b00      	cmp	r3, #0
 800419c:	d003      	beq.n	80041a6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f000 fd86 	bl	8004cb0 <UART_Receive_IT>
      return;
 80041a4:	e25b      	b.n	800465e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80041a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	f000 80de 	beq.w	800436c <HAL_UART_IRQHandler+0x22c>
 80041b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041b4:	f003 0301 	and.w	r3, r3, #1
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d106      	bne.n	80041ca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80041bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041c0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	f000 80d1 	beq.w	800436c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80041ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041ce:	f003 0301 	and.w	r3, r3, #1
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d00b      	beq.n	80041ee <HAL_UART_IRQHandler+0xae>
 80041d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d005      	beq.n	80041ee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e6:	f043 0201 	orr.w	r2, r3, #1
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80041ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041f2:	f003 0304 	and.w	r3, r3, #4
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d00b      	beq.n	8004212 <HAL_UART_IRQHandler+0xd2>
 80041fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041fe:	f003 0301 	and.w	r3, r3, #1
 8004202:	2b00      	cmp	r3, #0
 8004204:	d005      	beq.n	8004212 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800420a:	f043 0202 	orr.w	r2, r3, #2
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004216:	f003 0302 	and.w	r3, r3, #2
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00b      	beq.n	8004236 <HAL_UART_IRQHandler+0xf6>
 800421e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004222:	f003 0301 	and.w	r3, r3, #1
 8004226:	2b00      	cmp	r3, #0
 8004228:	d005      	beq.n	8004236 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800422e:	f043 0204 	orr.w	r2, r3, #4
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800423a:	f003 0308 	and.w	r3, r3, #8
 800423e:	2b00      	cmp	r3, #0
 8004240:	d011      	beq.n	8004266 <HAL_UART_IRQHandler+0x126>
 8004242:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004246:	f003 0320 	and.w	r3, r3, #32
 800424a:	2b00      	cmp	r3, #0
 800424c:	d105      	bne.n	800425a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800424e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004252:	f003 0301 	and.w	r3, r3, #1
 8004256:	2b00      	cmp	r3, #0
 8004258:	d005      	beq.n	8004266 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800425e:	f043 0208 	orr.w	r2, r3, #8
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800426a:	2b00      	cmp	r3, #0
 800426c:	f000 81f2 	beq.w	8004654 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004270:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004274:	f003 0320 	and.w	r3, r3, #32
 8004278:	2b00      	cmp	r3, #0
 800427a:	d008      	beq.n	800428e <HAL_UART_IRQHandler+0x14e>
 800427c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004280:	f003 0320 	and.w	r3, r3, #32
 8004284:	2b00      	cmp	r3, #0
 8004286:	d002      	beq.n	800428e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f000 fd11 	bl	8004cb0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	695b      	ldr	r3, [r3, #20]
 8004294:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004298:	2b00      	cmp	r3, #0
 800429a:	bf14      	ite	ne
 800429c:	2301      	movne	r3, #1
 800429e:	2300      	moveq	r3, #0
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042aa:	f003 0308 	and.w	r3, r3, #8
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d103      	bne.n	80042ba <HAL_UART_IRQHandler+0x17a>
 80042b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d04f      	beq.n	800435a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 fc1b 	bl	8004af6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	695b      	ldr	r3, [r3, #20]
 80042c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d041      	beq.n	8004352 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	3314      	adds	r3, #20
 80042d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80042dc:	e853 3f00 	ldrex	r3, [r3]
 80042e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80042e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80042e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80042ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	3314      	adds	r3, #20
 80042f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80042fa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80042fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004302:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004306:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800430a:	e841 2300 	strex	r3, r2, [r1]
 800430e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004312:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004316:	2b00      	cmp	r3, #0
 8004318:	d1d9      	bne.n	80042ce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800431e:	2b00      	cmp	r3, #0
 8004320:	d013      	beq.n	800434a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004326:	4a7e      	ldr	r2, [pc, #504]	@ (8004520 <HAL_UART_IRQHandler+0x3e0>)
 8004328:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800432e:	4618      	mov	r0, r3
 8004330:	f7fd fc96 	bl	8001c60 <HAL_DMA_Abort_IT>
 8004334:	4603      	mov	r3, r0
 8004336:	2b00      	cmp	r3, #0
 8004338:	d016      	beq.n	8004368 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800433e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004344:	4610      	mov	r0, r2
 8004346:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004348:	e00e      	b.n	8004368 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f000 f9a5 	bl	800469a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004350:	e00a      	b.n	8004368 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f000 f9a1 	bl	800469a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004358:	e006      	b.n	8004368 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f000 f99d 	bl	800469a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2200      	movs	r2, #0
 8004364:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004366:	e175      	b.n	8004654 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004368:	bf00      	nop
    return;
 800436a:	e173      	b.n	8004654 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004370:	2b01      	cmp	r3, #1
 8004372:	f040 814f 	bne.w	8004614 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800437a:	f003 0310 	and.w	r3, r3, #16
 800437e:	2b00      	cmp	r3, #0
 8004380:	f000 8148 	beq.w	8004614 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004384:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004388:	f003 0310 	and.w	r3, r3, #16
 800438c:	2b00      	cmp	r3, #0
 800438e:	f000 8141 	beq.w	8004614 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004392:	2300      	movs	r3, #0
 8004394:	60bb      	str	r3, [r7, #8]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	60bb      	str	r3, [r7, #8]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	60bb      	str	r3, [r7, #8]
 80043a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	695b      	ldr	r3, [r3, #20]
 80043ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	f000 80b6 	beq.w	8004524 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80043c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	f000 8145 	beq.w	8004658 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80043d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043d6:	429a      	cmp	r2, r3
 80043d8:	f080 813e 	bcs.w	8004658 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043e2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043e8:	699b      	ldr	r3, [r3, #24]
 80043ea:	2b20      	cmp	r3, #32
 80043ec:	f000 8088 	beq.w	8004500 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	330c      	adds	r3, #12
 80043f6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80043fe:	e853 3f00 	ldrex	r3, [r3]
 8004402:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004406:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800440a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800440e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	330c      	adds	r3, #12
 8004418:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800441c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004420:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004424:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004428:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800442c:	e841 2300 	strex	r3, r2, [r1]
 8004430:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004434:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004438:	2b00      	cmp	r3, #0
 800443a:	d1d9      	bne.n	80043f0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	3314      	adds	r3, #20
 8004442:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004444:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004446:	e853 3f00 	ldrex	r3, [r3]
 800444a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800444c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800444e:	f023 0301 	bic.w	r3, r3, #1
 8004452:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	3314      	adds	r3, #20
 800445c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004460:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004464:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004466:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004468:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800446c:	e841 2300 	strex	r3, r2, [r1]
 8004470:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004472:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004474:	2b00      	cmp	r3, #0
 8004476:	d1e1      	bne.n	800443c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	3314      	adds	r3, #20
 800447e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004480:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004482:	e853 3f00 	ldrex	r3, [r3]
 8004486:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004488:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800448a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800448e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	3314      	adds	r3, #20
 8004498:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800449c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800449e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80044a2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80044a4:	e841 2300 	strex	r3, r2, [r1]
 80044a8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80044aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d1e3      	bne.n	8004478 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2220      	movs	r2, #32
 80044b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	330c      	adds	r3, #12
 80044c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044c8:	e853 3f00 	ldrex	r3, [r3]
 80044cc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044d0:	f023 0310 	bic.w	r3, r3, #16
 80044d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	330c      	adds	r3, #12
 80044de:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80044e2:	65ba      	str	r2, [r7, #88]	@ 0x58
 80044e4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80044e8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80044ea:	e841 2300 	strex	r3, r2, [r1]
 80044ee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80044f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d1e3      	bne.n	80044be <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044fa:	4618      	mov	r0, r3
 80044fc:	f7fd fb74 	bl	8001be8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2202      	movs	r2, #2
 8004504:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800450e:	b29b      	uxth	r3, r3
 8004510:	1ad3      	subs	r3, r2, r3
 8004512:	b29b      	uxth	r3, r3
 8004514:	4619      	mov	r1, r3
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 f8c8 	bl	80046ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800451c:	e09c      	b.n	8004658 <HAL_UART_IRQHandler+0x518>
 800451e:	bf00      	nop
 8004520:	08004bbb 	.word	0x08004bbb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800452c:	b29b      	uxth	r3, r3
 800452e:	1ad3      	subs	r3, r2, r3
 8004530:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004538:	b29b      	uxth	r3, r3
 800453a:	2b00      	cmp	r3, #0
 800453c:	f000 808e 	beq.w	800465c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004540:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004544:	2b00      	cmp	r3, #0
 8004546:	f000 8089 	beq.w	800465c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	330c      	adds	r3, #12
 8004550:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004554:	e853 3f00 	ldrex	r3, [r3]
 8004558:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800455a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800455c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004560:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	330c      	adds	r3, #12
 800456a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800456e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004570:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004572:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004574:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004576:	e841 2300 	strex	r3, r2, [r1]
 800457a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800457c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800457e:	2b00      	cmp	r3, #0
 8004580:	d1e3      	bne.n	800454a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	3314      	adds	r3, #20
 8004588:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800458a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800458c:	e853 3f00 	ldrex	r3, [r3]
 8004590:	623b      	str	r3, [r7, #32]
   return(result);
 8004592:	6a3b      	ldr	r3, [r7, #32]
 8004594:	f023 0301 	bic.w	r3, r3, #1
 8004598:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	3314      	adds	r3, #20
 80045a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80045a6:	633a      	str	r2, [r7, #48]	@ 0x30
 80045a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80045ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045ae:	e841 2300 	strex	r3, r2, [r1]
 80045b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80045b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d1e3      	bne.n	8004582 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2220      	movs	r2, #32
 80045be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	330c      	adds	r3, #12
 80045ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	e853 3f00 	ldrex	r3, [r3]
 80045d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f023 0310 	bic.w	r3, r3, #16
 80045de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	330c      	adds	r3, #12
 80045e8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80045ec:	61fa      	str	r2, [r7, #28]
 80045ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f0:	69b9      	ldr	r1, [r7, #24]
 80045f2:	69fa      	ldr	r2, [r7, #28]
 80045f4:	e841 2300 	strex	r3, r2, [r1]
 80045f8:	617b      	str	r3, [r7, #20]
   return(result);
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d1e3      	bne.n	80045c8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2202      	movs	r2, #2
 8004604:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004606:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800460a:	4619      	mov	r1, r3
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f000 f84d 	bl	80046ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004612:	e023      	b.n	800465c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004614:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004618:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800461c:	2b00      	cmp	r3, #0
 800461e:	d009      	beq.n	8004634 <HAL_UART_IRQHandler+0x4f4>
 8004620:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004624:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004628:	2b00      	cmp	r3, #0
 800462a:	d003      	beq.n	8004634 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f000 fad8 	bl	8004be2 <UART_Transmit_IT>
    return;
 8004632:	e014      	b.n	800465e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004634:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004638:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800463c:	2b00      	cmp	r3, #0
 800463e:	d00e      	beq.n	800465e <HAL_UART_IRQHandler+0x51e>
 8004640:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004648:	2b00      	cmp	r3, #0
 800464a:	d008      	beq.n	800465e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f000 fb17 	bl	8004c80 <UART_EndTransmit_IT>
    return;
 8004652:	e004      	b.n	800465e <HAL_UART_IRQHandler+0x51e>
    return;
 8004654:	bf00      	nop
 8004656:	e002      	b.n	800465e <HAL_UART_IRQHandler+0x51e>
      return;
 8004658:	bf00      	nop
 800465a:	e000      	b.n	800465e <HAL_UART_IRQHandler+0x51e>
      return;
 800465c:	bf00      	nop
  }
}
 800465e:	37e8      	adds	r7, #232	@ 0xe8
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800466c:	bf00      	nop
 800466e:	370c      	adds	r7, #12
 8004670:	46bd      	mov	sp, r7
 8004672:	bc80      	pop	{r7}
 8004674:	4770      	bx	lr

08004676 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004676:	b480      	push	{r7}
 8004678:	b083      	sub	sp, #12
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800467e:	bf00      	nop
 8004680:	370c      	adds	r7, #12
 8004682:	46bd      	mov	sp, r7
 8004684:	bc80      	pop	{r7}
 8004686:	4770      	bx	lr

08004688 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004690:	bf00      	nop
 8004692:	370c      	adds	r7, #12
 8004694:	46bd      	mov	sp, r7
 8004696:	bc80      	pop	{r7}
 8004698:	4770      	bx	lr

0800469a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800469a:	b480      	push	{r7}
 800469c:	b083      	sub	sp, #12
 800469e:	af00      	add	r7, sp, #0
 80046a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80046a2:	bf00      	nop
 80046a4:	370c      	adds	r7, #12
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bc80      	pop	{r7}
 80046aa:	4770      	bx	lr

080046ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b083      	sub	sp, #12
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
 80046b4:	460b      	mov	r3, r1
 80046b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80046b8:	bf00      	nop
 80046ba:	370c      	adds	r7, #12
 80046bc:	46bd      	mov	sp, r7
 80046be:	bc80      	pop	{r7}
 80046c0:	4770      	bx	lr

080046c2 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80046c2:	b580      	push	{r7, lr}
 80046c4:	b090      	sub	sp, #64	@ 0x40
 80046c6:	af00      	add	r7, sp, #0
 80046c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0320 	and.w	r3, r3, #32
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d137      	bne.n	800474e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80046de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046e0:	2200      	movs	r2, #0
 80046e2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80046e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	3314      	adds	r3, #20
 80046ea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ee:	e853 3f00 	ldrex	r3, [r3]
 80046f2:	623b      	str	r3, [r7, #32]
   return(result);
 80046f4:	6a3b      	ldr	r3, [r7, #32]
 80046f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80046fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	3314      	adds	r3, #20
 8004702:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004704:	633a      	str	r2, [r7, #48]	@ 0x30
 8004706:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004708:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800470a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800470c:	e841 2300 	strex	r3, r2, [r1]
 8004710:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004714:	2b00      	cmp	r3, #0
 8004716:	d1e5      	bne.n	80046e4 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004718:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	330c      	adds	r3, #12
 800471e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	e853 3f00 	ldrex	r3, [r3]
 8004726:	60fb      	str	r3, [r7, #12]
   return(result);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800472e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004730:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	330c      	adds	r3, #12
 8004736:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004738:	61fa      	str	r2, [r7, #28]
 800473a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800473c:	69b9      	ldr	r1, [r7, #24]
 800473e:	69fa      	ldr	r2, [r7, #28]
 8004740:	e841 2300 	strex	r3, r2, [r1]
 8004744:	617b      	str	r3, [r7, #20]
   return(result);
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d1e5      	bne.n	8004718 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800474c:	e002      	b.n	8004754 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800474e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004750:	f7ff ff88 	bl	8004664 <HAL_UART_TxCpltCallback>
}
 8004754:	bf00      	nop
 8004756:	3740      	adds	r7, #64	@ 0x40
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004768:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800476a:	68f8      	ldr	r0, [r7, #12]
 800476c:	f7ff ff83 	bl	8004676 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004770:	bf00      	nop
 8004772:	3710      	adds	r7, #16
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b09c      	sub	sp, #112	@ 0x70
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004784:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0320 	and.w	r3, r3, #32
 8004790:	2b00      	cmp	r3, #0
 8004792:	d172      	bne.n	800487a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004794:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004796:	2200      	movs	r2, #0
 8004798:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800479a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	330c      	adds	r3, #12
 80047a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80047a4:	e853 3f00 	ldrex	r3, [r3]
 80047a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80047aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80047ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	330c      	adds	r3, #12
 80047b8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80047ba:	65ba      	str	r2, [r7, #88]	@ 0x58
 80047bc:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047be:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80047c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80047c2:	e841 2300 	strex	r3, r2, [r1]
 80047c6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80047c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d1e5      	bne.n	800479a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	3314      	adds	r3, #20
 80047d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047d8:	e853 3f00 	ldrex	r3, [r3]
 80047dc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80047de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047e0:	f023 0301 	bic.w	r3, r3, #1
 80047e4:	667b      	str	r3, [r7, #100]	@ 0x64
 80047e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	3314      	adds	r3, #20
 80047ec:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80047ee:	647a      	str	r2, [r7, #68]	@ 0x44
 80047f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80047f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047f6:	e841 2300 	strex	r3, r2, [r1]
 80047fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80047fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d1e5      	bne.n	80047ce <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004802:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	3314      	adds	r3, #20
 8004808:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800480a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800480c:	e853 3f00 	ldrex	r3, [r3]
 8004810:	623b      	str	r3, [r7, #32]
   return(result);
 8004812:	6a3b      	ldr	r3, [r7, #32]
 8004814:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004818:	663b      	str	r3, [r7, #96]	@ 0x60
 800481a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	3314      	adds	r3, #20
 8004820:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004822:	633a      	str	r2, [r7, #48]	@ 0x30
 8004824:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004826:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004828:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800482a:	e841 2300 	strex	r3, r2, [r1]
 800482e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004832:	2b00      	cmp	r3, #0
 8004834:	d1e5      	bne.n	8004802 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004836:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004838:	2220      	movs	r2, #32
 800483a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800483e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004842:	2b01      	cmp	r3, #1
 8004844:	d119      	bne.n	800487a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004846:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	330c      	adds	r3, #12
 800484c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	e853 3f00 	ldrex	r3, [r3]
 8004854:	60fb      	str	r3, [r7, #12]
   return(result);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f023 0310 	bic.w	r3, r3, #16
 800485c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800485e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	330c      	adds	r3, #12
 8004864:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004866:	61fa      	str	r2, [r7, #28]
 8004868:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800486a:	69b9      	ldr	r1, [r7, #24]
 800486c:	69fa      	ldr	r2, [r7, #28]
 800486e:	e841 2300 	strex	r3, r2, [r1]
 8004872:	617b      	str	r3, [r7, #20]
   return(result);
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d1e5      	bne.n	8004846 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800487a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800487c:	2200      	movs	r2, #0
 800487e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004880:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004884:	2b01      	cmp	r3, #1
 8004886:	d106      	bne.n	8004896 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004888:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800488a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800488c:	4619      	mov	r1, r3
 800488e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004890:	f7ff ff0c 	bl	80046ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004894:	e002      	b.n	800489c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004896:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004898:	f7fc faea 	bl	8000e70 <HAL_UART_RxCpltCallback>
}
 800489c:	bf00      	nop
 800489e:	3770      	adds	r7, #112	@ 0x70
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2201      	movs	r2, #1
 80048b6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d108      	bne.n	80048d2 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80048c4:	085b      	lsrs	r3, r3, #1
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	4619      	mov	r1, r3
 80048ca:	68f8      	ldr	r0, [r7, #12]
 80048cc:	f7ff feee 	bl	80046ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80048d0:	e002      	b.n	80048d8 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80048d2:	68f8      	ldr	r0, [r7, #12]
 80048d4:	f7ff fed8 	bl	8004688 <HAL_UART_RxHalfCpltCallback>
}
 80048d8:	bf00      	nop
 80048da:	3710      	adds	r7, #16
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}

080048e0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b084      	sub	sp, #16
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80048e8:	2300      	movs	r3, #0
 80048ea:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	695b      	ldr	r3, [r3, #20]
 80048f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	bf14      	ite	ne
 8004900:	2301      	movne	r3, #1
 8004902:	2300      	moveq	r3, #0
 8004904:	b2db      	uxtb	r3, r3
 8004906:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800490e:	b2db      	uxtb	r3, r3
 8004910:	2b21      	cmp	r3, #33	@ 0x21
 8004912:	d108      	bne.n	8004926 <UART_DMAError+0x46>
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d005      	beq.n	8004926 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	2200      	movs	r2, #0
 800491e:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004920:	68b8      	ldr	r0, [r7, #8]
 8004922:	f000 f8c1 	bl	8004aa8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	695b      	ldr	r3, [r3, #20]
 800492c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004930:	2b00      	cmp	r3, #0
 8004932:	bf14      	ite	ne
 8004934:	2301      	movne	r3, #1
 8004936:	2300      	moveq	r3, #0
 8004938:	b2db      	uxtb	r3, r3
 800493a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004942:	b2db      	uxtb	r3, r3
 8004944:	2b22      	cmp	r3, #34	@ 0x22
 8004946:	d108      	bne.n	800495a <UART_DMAError+0x7a>
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d005      	beq.n	800495a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	2200      	movs	r2, #0
 8004952:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004954:	68b8      	ldr	r0, [r7, #8]
 8004956:	f000 f8ce 	bl	8004af6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800495e:	f043 0210 	orr.w	r2, r3, #16
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004966:	68b8      	ldr	r0, [r7, #8]
 8004968:	f7ff fe97 	bl	800469a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800496c:	bf00      	nop
 800496e:	3710      	adds	r7, #16
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}

08004974 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b098      	sub	sp, #96	@ 0x60
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	4613      	mov	r3, r2
 8004980:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004982:	68ba      	ldr	r2, [r7, #8]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	88fa      	ldrh	r2, [r7, #6]
 800498c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2200      	movs	r2, #0
 8004992:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2222      	movs	r2, #34	@ 0x22
 8004998:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049a0:	4a3e      	ldr	r2, [pc, #248]	@ (8004a9c <UART_Start_Receive_DMA+0x128>)
 80049a2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049a8:	4a3d      	ldr	r2, [pc, #244]	@ (8004aa0 <UART_Start_Receive_DMA+0x12c>)
 80049aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049b0:	4a3c      	ldr	r2, [pc, #240]	@ (8004aa4 <UART_Start_Receive_DMA+0x130>)
 80049b2:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049b8:	2200      	movs	r2, #0
 80049ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80049bc:	f107 0308 	add.w	r3, r7, #8
 80049c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	3304      	adds	r3, #4
 80049cc:	4619      	mov	r1, r3
 80049ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	88fb      	ldrh	r3, [r7, #6]
 80049d4:	f7fd f8a8 	bl	8001b28 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80049d8:	2300      	movs	r3, #0
 80049da:	613b      	str	r3, [r7, #16]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	613b      	str	r3, [r7, #16]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	613b      	str	r3, [r7, #16]
 80049ec:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	691b      	ldr	r3, [r3, #16]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d019      	beq.n	8004a2a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	330c      	adds	r3, #12
 80049fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a00:	e853 3f00 	ldrex	r3, [r3]
 8004a04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004a06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a0c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	330c      	adds	r3, #12
 8004a14:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004a16:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004a18:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a1a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004a1c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a1e:	e841 2300 	strex	r3, r2, [r1]
 8004a22:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004a24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d1e5      	bne.n	80049f6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	3314      	adds	r3, #20
 8004a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a34:	e853 3f00 	ldrex	r3, [r3]
 8004a38:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a3c:	f043 0301 	orr.w	r3, r3, #1
 8004a40:	657b      	str	r3, [r7, #84]	@ 0x54
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	3314      	adds	r3, #20
 8004a48:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004a4a:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004a4c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a4e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004a50:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004a52:	e841 2300 	strex	r3, r2, [r1]
 8004a56:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d1e5      	bne.n	8004a2a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	3314      	adds	r3, #20
 8004a64:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	e853 3f00 	ldrex	r3, [r3]
 8004a6c:	617b      	str	r3, [r7, #20]
   return(result);
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a74:	653b      	str	r3, [r7, #80]	@ 0x50
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	3314      	adds	r3, #20
 8004a7c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004a7e:	627a      	str	r2, [r7, #36]	@ 0x24
 8004a80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a82:	6a39      	ldr	r1, [r7, #32]
 8004a84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a86:	e841 2300 	strex	r3, r2, [r1]
 8004a8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a8c:	69fb      	ldr	r3, [r7, #28]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d1e5      	bne.n	8004a5e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8004a92:	2300      	movs	r3, #0
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3760      	adds	r7, #96	@ 0x60
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	08004779 	.word	0x08004779
 8004aa0:	080048a5 	.word	0x080048a5
 8004aa4:	080048e1 	.word	0x080048e1

08004aa8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b089      	sub	sp, #36	@ 0x24
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	330c      	adds	r3, #12
 8004ab6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	e853 3f00 	ldrex	r3, [r3]
 8004abe:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004ac6:	61fb      	str	r3, [r7, #28]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	330c      	adds	r3, #12
 8004ace:	69fa      	ldr	r2, [r7, #28]
 8004ad0:	61ba      	str	r2, [r7, #24]
 8004ad2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ad4:	6979      	ldr	r1, [r7, #20]
 8004ad6:	69ba      	ldr	r2, [r7, #24]
 8004ad8:	e841 2300 	strex	r3, r2, [r1]
 8004adc:	613b      	str	r3, [r7, #16]
   return(result);
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d1e5      	bne.n	8004ab0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2220      	movs	r2, #32
 8004ae8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004aec:	bf00      	nop
 8004aee:	3724      	adds	r7, #36	@ 0x24
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bc80      	pop	{r7}
 8004af4:	4770      	bx	lr

08004af6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004af6:	b480      	push	{r7}
 8004af8:	b095      	sub	sp, #84	@ 0x54
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	330c      	adds	r3, #12
 8004b04:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b08:	e853 3f00 	ldrex	r3, [r3]
 8004b0c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	330c      	adds	r3, #12
 8004b1c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004b1e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004b20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b22:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004b24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b26:	e841 2300 	strex	r3, r2, [r1]
 8004b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d1e5      	bne.n	8004afe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	3314      	adds	r3, #20
 8004b38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b3a:	6a3b      	ldr	r3, [r7, #32]
 8004b3c:	e853 3f00 	ldrex	r3, [r3]
 8004b40:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	f023 0301 	bic.w	r3, r3, #1
 8004b48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	3314      	adds	r3, #20
 8004b50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b54:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b5a:	e841 2300 	strex	r3, r2, [r1]
 8004b5e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d1e5      	bne.n	8004b32 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d119      	bne.n	8004ba2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	330c      	adds	r3, #12
 8004b74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	e853 3f00 	ldrex	r3, [r3]
 8004b7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	f023 0310 	bic.w	r3, r3, #16
 8004b84:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	330c      	adds	r3, #12
 8004b8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b8e:	61ba      	str	r2, [r7, #24]
 8004b90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b92:	6979      	ldr	r1, [r7, #20]
 8004b94:	69ba      	ldr	r2, [r7, #24]
 8004b96:	e841 2300 	strex	r3, r2, [r1]
 8004b9a:	613b      	str	r3, [r7, #16]
   return(result);
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1e5      	bne.n	8004b6e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2220      	movs	r2, #32
 8004ba6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004bb0:	bf00      	nop
 8004bb2:	3754      	adds	r7, #84	@ 0x54
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bc80      	pop	{r7}
 8004bb8:	4770      	bx	lr

08004bba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004bba:	b580      	push	{r7, lr}
 8004bbc:	b084      	sub	sp, #16
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004bd4:	68f8      	ldr	r0, [r7, #12]
 8004bd6:	f7ff fd60 	bl	800469a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004bda:	bf00      	nop
 8004bdc:	3710      	adds	r7, #16
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}

08004be2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004be2:	b480      	push	{r7}
 8004be4:	b085      	sub	sp, #20
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	2b21      	cmp	r3, #33	@ 0x21
 8004bf4:	d13e      	bne.n	8004c74 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bfe:	d114      	bne.n	8004c2a <UART_Transmit_IT+0x48>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	691b      	ldr	r3, [r3, #16]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d110      	bne.n	8004c2a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6a1b      	ldr	r3, [r3, #32]
 8004c0c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	881b      	ldrh	r3, [r3, #0]
 8004c12:	461a      	mov	r2, r3
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c1c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a1b      	ldr	r3, [r3, #32]
 8004c22:	1c9a      	adds	r2, r3, #2
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	621a      	str	r2, [r3, #32]
 8004c28:	e008      	b.n	8004c3c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a1b      	ldr	r3, [r3, #32]
 8004c2e:	1c59      	adds	r1, r3, #1
 8004c30:	687a      	ldr	r2, [r7, #4]
 8004c32:	6211      	str	r1, [r2, #32]
 8004c34:	781a      	ldrb	r2, [r3, #0]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	3b01      	subs	r3, #1
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	4619      	mov	r1, r3
 8004c4a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d10f      	bne.n	8004c70 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	68da      	ldr	r2, [r3, #12]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004c5e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	68da      	ldr	r2, [r3, #12]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c6e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004c70:	2300      	movs	r3, #0
 8004c72:	e000      	b.n	8004c76 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004c74:	2302      	movs	r3, #2
  }
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3714      	adds	r7, #20
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bc80      	pop	{r7}
 8004c7e:	4770      	bx	lr

08004c80 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b082      	sub	sp, #8
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68da      	ldr	r2, [r3, #12]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c96:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2220      	movs	r2, #32
 8004c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ca0:	6878      	ldr	r0, [r7, #4]
 8004ca2:	f7ff fcdf 	bl	8004664 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3708      	adds	r7, #8
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b08c      	sub	sp, #48	@ 0x30
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	2b22      	cmp	r3, #34	@ 0x22
 8004cc2:	f040 80ae 	bne.w	8004e22 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cce:	d117      	bne.n	8004d00 <UART_Receive_IT+0x50>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	691b      	ldr	r3, [r3, #16]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d113      	bne.n	8004d00 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cee:	b29a      	uxth	r2, r3
 8004cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cf2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cf8:	1c9a      	adds	r2, r3, #2
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	629a      	str	r2, [r3, #40]	@ 0x28
 8004cfe:	e026      	b.n	8004d4e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004d06:	2300      	movs	r3, #0
 8004d08:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d12:	d007      	beq.n	8004d24 <UART_Receive_IT+0x74>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d10a      	bne.n	8004d32 <UART_Receive_IT+0x82>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d106      	bne.n	8004d32 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	b2da      	uxtb	r2, r3
 8004d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d2e:	701a      	strb	r2, [r3, #0]
 8004d30:	e008      	b.n	8004d44 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d3e:	b2da      	uxtb	r2, r3
 8004d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d42:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d48:	1c5a      	adds	r2, r3, #1
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	3b01      	subs	r3, #1
 8004d56:	b29b      	uxth	r3, r3
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d15d      	bne.n	8004e1e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68da      	ldr	r2, [r3, #12]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f022 0220 	bic.w	r2, r2, #32
 8004d70:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	68da      	ldr	r2, [r3, #12]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d80:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	695a      	ldr	r2, [r3, #20]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f022 0201 	bic.w	r2, r2, #1
 8004d90:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2220      	movs	r2, #32
 8004d96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d135      	bne.n	8004e14 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	330c      	adds	r3, #12
 8004db4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	e853 3f00 	ldrex	r3, [r3]
 8004dbc:	613b      	str	r3, [r7, #16]
   return(result);
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	f023 0310 	bic.w	r3, r3, #16
 8004dc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	330c      	adds	r3, #12
 8004dcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dce:	623a      	str	r2, [r7, #32]
 8004dd0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dd2:	69f9      	ldr	r1, [r7, #28]
 8004dd4:	6a3a      	ldr	r2, [r7, #32]
 8004dd6:	e841 2300 	strex	r3, r2, [r1]
 8004dda:	61bb      	str	r3, [r7, #24]
   return(result);
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d1e5      	bne.n	8004dae <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0310 	and.w	r3, r3, #16
 8004dec:	2b10      	cmp	r3, #16
 8004dee:	d10a      	bne.n	8004e06 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004df0:	2300      	movs	r3, #0
 8004df2:	60fb      	str	r3, [r7, #12]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	60fb      	str	r3, [r7, #12]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	60fb      	str	r3, [r7, #12]
 8004e04:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f7ff fc4d 	bl	80046ac <HAL_UARTEx_RxEventCallback>
 8004e12:	e002      	b.n	8004e1a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f7fc f82b 	bl	8000e70 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	e002      	b.n	8004e24 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	e000      	b.n	8004e24 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004e22:	2302      	movs	r3, #2
  }
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3730      	adds	r7, #48	@ 0x30
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b084      	sub	sp, #16
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	691b      	ldr	r3, [r3, #16]
 8004e3a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	68da      	ldr	r2, [r3, #12]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	430a      	orrs	r2, r1
 8004e48:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	689a      	ldr	r2, [r3, #8]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	691b      	ldr	r3, [r3, #16]
 8004e52:	431a      	orrs	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	695b      	ldr	r3, [r3, #20]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004e66:	f023 030c 	bic.w	r3, r3, #12
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	6812      	ldr	r2, [r2, #0]
 8004e6e:	68b9      	ldr	r1, [r7, #8]
 8004e70:	430b      	orrs	r3, r1
 8004e72:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	695b      	ldr	r3, [r3, #20]
 8004e7a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	699a      	ldr	r2, [r3, #24]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	430a      	orrs	r2, r1
 8004e88:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a2c      	ldr	r2, [pc, #176]	@ (8004f40 <UART_SetConfig+0x114>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d103      	bne.n	8004e9c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004e94:	f7fe f828 	bl	8002ee8 <HAL_RCC_GetPCLK2Freq>
 8004e98:	60f8      	str	r0, [r7, #12]
 8004e9a:	e002      	b.n	8004ea2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004e9c:	f7fe f810 	bl	8002ec0 <HAL_RCC_GetPCLK1Freq>
 8004ea0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ea2:	68fa      	ldr	r2, [r7, #12]
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	009b      	lsls	r3, r3, #2
 8004ea8:	4413      	add	r3, r2
 8004eaa:	009a      	lsls	r2, r3, #2
 8004eac:	441a      	add	r2, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eb8:	4a22      	ldr	r2, [pc, #136]	@ (8004f44 <UART_SetConfig+0x118>)
 8004eba:	fba2 2303 	umull	r2, r3, r2, r3
 8004ebe:	095b      	lsrs	r3, r3, #5
 8004ec0:	0119      	lsls	r1, r3, #4
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	4613      	mov	r3, r2
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	4413      	add	r3, r2
 8004eca:	009a      	lsls	r2, r3, #2
 8004ecc:	441a      	add	r2, r3
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ed8:	4b1a      	ldr	r3, [pc, #104]	@ (8004f44 <UART_SetConfig+0x118>)
 8004eda:	fba3 0302 	umull	r0, r3, r3, r2
 8004ede:	095b      	lsrs	r3, r3, #5
 8004ee0:	2064      	movs	r0, #100	@ 0x64
 8004ee2:	fb00 f303 	mul.w	r3, r0, r3
 8004ee6:	1ad3      	subs	r3, r2, r3
 8004ee8:	011b      	lsls	r3, r3, #4
 8004eea:	3332      	adds	r3, #50	@ 0x32
 8004eec:	4a15      	ldr	r2, [pc, #84]	@ (8004f44 <UART_SetConfig+0x118>)
 8004eee:	fba2 2303 	umull	r2, r3, r2, r3
 8004ef2:	095b      	lsrs	r3, r3, #5
 8004ef4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ef8:	4419      	add	r1, r3
 8004efa:	68fa      	ldr	r2, [r7, #12]
 8004efc:	4613      	mov	r3, r2
 8004efe:	009b      	lsls	r3, r3, #2
 8004f00:	4413      	add	r3, r2
 8004f02:	009a      	lsls	r2, r3, #2
 8004f04:	441a      	add	r2, r3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f10:	4b0c      	ldr	r3, [pc, #48]	@ (8004f44 <UART_SetConfig+0x118>)
 8004f12:	fba3 0302 	umull	r0, r3, r3, r2
 8004f16:	095b      	lsrs	r3, r3, #5
 8004f18:	2064      	movs	r0, #100	@ 0x64
 8004f1a:	fb00 f303 	mul.w	r3, r0, r3
 8004f1e:	1ad3      	subs	r3, r2, r3
 8004f20:	011b      	lsls	r3, r3, #4
 8004f22:	3332      	adds	r3, #50	@ 0x32
 8004f24:	4a07      	ldr	r2, [pc, #28]	@ (8004f44 <UART_SetConfig+0x118>)
 8004f26:	fba2 2303 	umull	r2, r3, r2, r3
 8004f2a:	095b      	lsrs	r3, r3, #5
 8004f2c:	f003 020f 	and.w	r2, r3, #15
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	440a      	add	r2, r1
 8004f36:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004f38:	bf00      	nop
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	40013800 	.word	0x40013800
 8004f44:	51eb851f 	.word	0x51eb851f

08004f48 <_ZN5MotorC1EP17TIM_HandleTypeDefS1_mmmP12GPIO_TypeDeftS3_tS3_tS3_tS3_tS3_t>:
 */


#include "Motor.h"

Motor::Motor(TIM_HandleTypeDef *htim_,TIM_HandleTypeDef *htim_timebase_,
 8004f48:	b480      	push	{r7}
 8004f4a:	b085      	sub	sp, #20
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
 8004f54:	603b      	str	r3, [r7, #0]
             GPIO_TypeDef *AL_Port, uint16_t AL_Pin_,
             GPIO_TypeDef *BL_Port, uint16_t BL_Pin_,
             GPIO_TypeDef *CL_Port, uint16_t CL_Pin_,
             GPIO_TypeDef *HallA_Port_, uint16_t HallA_Pin_,
             GPIO_TypeDef *HallB_Port_, uint16_t HallB_Pin_,
             GPIO_TypeDef *HallC_Port_, uint16_t HallC_Pin_)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f04f 0200 	mov.w	r2, #0
 8004f64:	649a      	str	r2, [r3, #72]	@ 0x48
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	f04f 0200 	mov.w	r2, #0
 8004f6c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	f04f 0200 	mov.w	r2, #0
 8004f74:	651a      	str	r2, [r3, #80]	@ 0x50
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f04f 0200 	mov.w	r2, #0
 8004f7c:	655a      	str	r2, [r3, #84]	@ 0x54
{
    htim = htim_;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	68ba      	ldr	r2, [r7, #8]
 8004f82:	601a      	str	r2, [r3, #0]
    htim_timebase = htim_timebase_;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	605a      	str	r2, [r3, #4]
    tim_channel_a = ch_a;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	683a      	ldr	r2, [r7, #0]
 8004f8e:	609a      	str	r2, [r3, #8]
    tim_channel_b = ch_b;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	69ba      	ldr	r2, [r7, #24]
 8004f94:	60da      	str	r2, [r3, #12]
    tim_channel_c = ch_c;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	69fa      	ldr	r2, [r7, #28]
 8004f9a:	611a      	str	r2, [r3, #16]

    AL_GPIO_Port = AL_Port; AL_Pin = AL_Pin_;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6a3a      	ldr	r2, [r7, #32]
 8004fa0:	615a      	str	r2, [r3, #20]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004fa6:	831a      	strh	r2, [r3, #24]
    BL_GPIO_Port = BL_Port; BL_Pin = BL_Pin_;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004fac:	61da      	str	r2, [r3, #28]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8004fb2:	841a      	strh	r2, [r3, #32]
    CL_GPIO_Port = CL_Port; CL_Pin = CL_Pin_;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fb8:	625a      	str	r2, [r3, #36]	@ 0x24
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004fbe:	851a      	strh	r2, [r3, #40]	@ 0x28

    HallA_Port = HallA_Port_; HallA_Pin = HallA_Pin_;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004fc4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8004fca:	861a      	strh	r2, [r3, #48]	@ 0x30
    HallB_Port = HallB_Port_; HallB_Pin = HallB_Pin_;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004fd0:	635a      	str	r2, [r3, #52]	@ 0x34
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8004fd8:	871a      	strh	r2, [r3, #56]	@ 0x38
    HallC_Port = HallC_Port_; HallC_Pin = HallC_Pin_;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fde:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8004fe6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    aktif = false;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    HallState = 0;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
}
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3714      	adds	r7, #20
 8005000:	46bd      	mov	sp, r7
 8005002:	bc80      	pop	{r7}
 8005004:	4770      	bx	lr

08005006 <_ZN5Motor4initEv>:

void Motor::init()
{
 8005006:	b580      	push	{r7, lr}
 8005008:	b082      	sub	sp, #8
 800500a:	af00      	add	r7, sp, #0
 800500c:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d105      	bne.n	8005022 <_ZN5Motor4initEv+0x1c>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	2200      	movs	r2, #0
 800501e:	635a      	str	r2, [r3, #52]	@ 0x34
 8005020:	e018      	b.n	8005054 <_ZN5Motor4initEv+0x4e>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	2b04      	cmp	r3, #4
 8005028:	d105      	bne.n	8005036 <_ZN5Motor4initEv+0x30>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2200      	movs	r2, #0
 8005032:	639a      	str	r2, [r3, #56]	@ 0x38
 8005034:	e00e      	b.n	8005054 <_ZN5Motor4initEv+0x4e>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	2b08      	cmp	r3, #8
 800503c:	d105      	bne.n	800504a <_ZN5Motor4initEv+0x44>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	2200      	movs	r2, #0
 8005046:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005048:	e004      	b.n	8005054 <_ZN5Motor4initEv+0x4e>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2200      	movs	r2, #0
 8005052:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d105      	bne.n	8005068 <_ZN5Motor4initEv+0x62>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	2200      	movs	r2, #0
 8005064:	635a      	str	r2, [r3, #52]	@ 0x34
 8005066:	e018      	b.n	800509a <_ZN5Motor4initEv+0x94>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	2b04      	cmp	r3, #4
 800506e:	d105      	bne.n	800507c <_ZN5Motor4initEv+0x76>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	2200      	movs	r2, #0
 8005078:	639a      	str	r2, [r3, #56]	@ 0x38
 800507a:	e00e      	b.n	800509a <_ZN5Motor4initEv+0x94>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	2b08      	cmp	r3, #8
 8005082:	d105      	bne.n	8005090 <_ZN5Motor4initEv+0x8a>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	2200      	movs	r2, #0
 800508c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800508e:	e004      	b.n	800509a <_ZN5Motor4initEv+0x94>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	2200      	movs	r2, #0
 8005098:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	691b      	ldr	r3, [r3, #16]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d105      	bne.n	80050ae <_ZN5Motor4initEv+0xa8>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	2200      	movs	r2, #0
 80050aa:	635a      	str	r2, [r3, #52]	@ 0x34
 80050ac:	e018      	b.n	80050e0 <_ZN5Motor4initEv+0xda>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	691b      	ldr	r3, [r3, #16]
 80050b2:	2b04      	cmp	r3, #4
 80050b4:	d105      	bne.n	80050c2 <_ZN5Motor4initEv+0xbc>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2200      	movs	r2, #0
 80050be:	639a      	str	r2, [r3, #56]	@ 0x38
 80050c0:	e00e      	b.n	80050e0 <_ZN5Motor4initEv+0xda>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	691b      	ldr	r3, [r3, #16]
 80050c6:	2b08      	cmp	r3, #8
 80050c8:	d105      	bne.n	80050d6 <_ZN5Motor4initEv+0xd0>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	2200      	movs	r2, #0
 80050d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80050d4:	e004      	b.n	80050e0 <_ZN5Motor4initEv+0xda>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	2200      	movs	r2, #0
 80050de:	641a      	str	r2, [r3, #64]	@ 0x40

    HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6958      	ldr	r0, [r3, #20]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	8b1b      	ldrh	r3, [r3, #24]
 80050e8:	2201      	movs	r2, #1
 80050ea:	4619      	mov	r1, r3
 80050ec:	f7fd fad5 	bl	800269a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	69d8      	ldr	r0, [r3, #28]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	8c1b      	ldrh	r3, [r3, #32]
 80050f8:	2201      	movs	r2, #1
 80050fa:	4619      	mov	r1, r3
 80050fc:	f7fd facd 	bl	800269a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005108:	2201      	movs	r2, #1
 800510a:	4619      	mov	r1, r3
 800510c:	f7fd fac5 	bl	800269a <HAL_GPIO_WritePin>
}
 8005110:	bf00      	nop
 8005112:	3708      	adds	r7, #8
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}

08005118 <_ZN5Motor10updateHallEv>:

void Motor::updateHall()
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b084      	sub	sp, #16
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
    uint8_t ha = HAL_GPIO_ReadPin(HallA_Port, HallA_Pin);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8005128:	4619      	mov	r1, r3
 800512a:	4610      	mov	r0, r2
 800512c:	f7fd fa9e 	bl	800266c <HAL_GPIO_ReadPin>
 8005130:	4603      	mov	r3, r0
 8005132:	73fb      	strb	r3, [r7, #15]
    uint8_t hb = HAL_GPIO_ReadPin(HallB_Port, HallB_Pin);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800513c:	4619      	mov	r1, r3
 800513e:	4610      	mov	r0, r2
 8005140:	f7fd fa94 	bl	800266c <HAL_GPIO_ReadPin>
 8005144:	4603      	mov	r3, r0
 8005146:	73bb      	strb	r3, [r7, #14]
    uint8_t hc = HAL_GPIO_ReadPin(HallC_Port, HallC_Pin);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005152:	4619      	mov	r1, r3
 8005154:	4610      	mov	r0, r2
 8005156:	f7fd fa89 	bl	800266c <HAL_GPIO_ReadPin>
 800515a:	4603      	mov	r3, r0
 800515c:	737b      	strb	r3, [r7, #13]
    HallState = (ha << 2) | (hb << 1) | hc;
 800515e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	b25a      	sxtb	r2, r3
 8005166:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800516a:	005b      	lsls	r3, r3, #1
 800516c:	b25b      	sxtb	r3, r3
 800516e:	4313      	orrs	r3, r2
 8005170:	b25a      	sxtb	r2, r3
 8005172:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005176:	4313      	orrs	r3, r2
 8005178:	b25b      	sxtb	r3, r3
 800517a:	b2da      	uxtb	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    hallCounter++;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005188:	3301      	adds	r3, #1
 800518a:	b29a      	uxth	r2, r3
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
}
 8005192:	bf00      	nop
 8005194:	3710      	adds	r7, #16
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
	...

0800519c <_ZN5Motor10hizHesaplaEf>:

void Motor::hizHesapla(float deltaSaniye)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	6039      	str	r1, [r7, #0]

	m_rev_s = hallCounter / (float)HALLS_PER_REV / deltaSaniye;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80051ac:	4618      	mov	r0, r3
 80051ae:	f7fb f8f3 	bl	8000398 <__aeabi_i2f>
 80051b2:	4603      	mov	r3, r0
 80051b4:	491b      	ldr	r1, [pc, #108]	@ (8005224 <_ZN5Motor10hizHesaplaEf+0x88>)
 80051b6:	4618      	mov	r0, r3
 80051b8:	f7fb f9f6 	bl	80005a8 <__aeabi_fdiv>
 80051bc:	4603      	mov	r3, r0
 80051be:	6839      	ldr	r1, [r7, #0]
 80051c0:	4618      	mov	r0, r3
 80051c2:	f7fb f9f1 	bl	80005a8 <__aeabi_fdiv>
 80051c6:	4603      	mov	r3, r0
 80051c8:	461a      	mov	r2, r3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	649a      	str	r2, [r3, #72]	@ 0x48
	m_rad_s = m_rev_s * 2.0f * 3.14159265f;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051d2:	4619      	mov	r1, r3
 80051d4:	4618      	mov	r0, r3
 80051d6:	f7fb f82b 	bl	8000230 <__addsf3>
 80051da:	4603      	mov	r3, r0
 80051dc:	4912      	ldr	r1, [pc, #72]	@ (8005228 <_ZN5Motor10hizHesaplaEf+0x8c>)
 80051de:	4618      	mov	r0, r3
 80051e0:	f7fb f92e 	bl	8000440 <__aeabi_fmul>
 80051e4:	4603      	mov	r3, r0
 80051e6:	461a      	mov	r2, r3
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	64da      	str	r2, [r3, #76]	@ 0x4c
	m_rpm = m_rev_s * 60.0f;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051f0:	490e      	ldr	r1, [pc, #56]	@ (800522c <_ZN5Motor10hizHesaplaEf+0x90>)
 80051f2:	4618      	mov	r0, r3
 80051f4:	f7fb f924 	bl	8000440 <__aeabi_fmul>
 80051f8:	4603      	mov	r3, r0
 80051fa:	461a      	mov	r2, r3
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	651a      	str	r2, [r3, #80]	@ 0x50
	m_speed_ms = m_rad_s * RADIUS;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005204:	490a      	ldr	r1, [pc, #40]	@ (8005230 <_ZN5Motor10hizHesaplaEf+0x94>)
 8005206:	4618      	mov	r0, r3
 8005208:	f7fb f91a 	bl	8000440 <__aeabi_fmul>
 800520c:	4603      	mov	r3, r0
 800520e:	461a      	mov	r2, r3
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	655a      	str	r2, [r3, #84]	@ 0x54
	hallCounter=0;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2200      	movs	r2, #0
 8005218:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

}
 800521c:	bf00      	nop
 800521e:	3708      	adds	r7, #8
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}
 8005224:	42b40000 	.word	0x42b40000
 8005228:	40490fdb 	.word	0x40490fdb
 800522c:	42700000 	.word	0x42700000
 8005230:	3dae147b 	.word	0x3dae147b

08005234 <_ZN5Motor12setDirectionE14MotorDirection>:

void Motor::setDirection(MotorDirection dir) { direction = dir; }
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	460b      	mov	r3, r1
 800523e:	70fb      	strb	r3, [r7, #3]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	78fa      	ldrb	r2, [r7, #3]
 8005244:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005248:	bf00      	nop
 800524a:	370c      	adds	r7, #12
 800524c:	46bd      	mov	sp, r7
 800524e:	bc80      	pop	{r7}
 8005250:	4770      	bx	lr
	...

08005254 <_ZN5Motor10komutasyonEt>:

void Motor::komutasyon(uint16_t dutyCycle)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b082      	sub	sp, #8
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
 800525c:	460b      	mov	r3, r1
 800525e:	807b      	strh	r3, [r7, #2]
    if (!aktif)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005266:	f083 0301 	eor.w	r3, r3, #1
 800526a:	b2db      	uxtb	r3, r3
 800526c:	2b00      	cmp	r3, #0
 800526e:	f000 8083 	beq.w	8005378 <_ZN5Motor10komutasyonEt+0x124>
    {
        __HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d105      	bne.n	8005286 <_ZN5Motor10komutasyonEt+0x32>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2200      	movs	r2, #0
 8005282:	635a      	str	r2, [r3, #52]	@ 0x34
 8005284:	e018      	b.n	80052b8 <_ZN5Motor10komutasyonEt+0x64>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	2b04      	cmp	r3, #4
 800528c:	d105      	bne.n	800529a <_ZN5Motor10komutasyonEt+0x46>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2200      	movs	r2, #0
 8005296:	639a      	str	r2, [r3, #56]	@ 0x38
 8005298:	e00e      	b.n	80052b8 <_ZN5Motor10komutasyonEt+0x64>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	2b08      	cmp	r3, #8
 80052a0:	d105      	bne.n	80052ae <_ZN5Motor10komutasyonEt+0x5a>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2200      	movs	r2, #0
 80052aa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80052ac:	e004      	b.n	80052b8 <_ZN5Motor10komutasyonEt+0x64>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	2200      	movs	r2, #0
 80052b6:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d105      	bne.n	80052cc <_ZN5Motor10komutasyonEt+0x78>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	2200      	movs	r2, #0
 80052c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80052ca:	e018      	b.n	80052fe <_ZN5Motor10komutasyonEt+0xaa>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	2b04      	cmp	r3, #4
 80052d2:	d105      	bne.n	80052e0 <_ZN5Motor10komutasyonEt+0x8c>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2200      	movs	r2, #0
 80052dc:	639a      	str	r2, [r3, #56]	@ 0x38
 80052de:	e00e      	b.n	80052fe <_ZN5Motor10komutasyonEt+0xaa>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	2b08      	cmp	r3, #8
 80052e6:	d105      	bne.n	80052f4 <_ZN5Motor10komutasyonEt+0xa0>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2200      	movs	r2, #0
 80052f0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80052f2:	e004      	b.n	80052fe <_ZN5Motor10komutasyonEt+0xaa>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2200      	movs	r2, #0
 80052fc:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	691b      	ldr	r3, [r3, #16]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d105      	bne.n	8005312 <_ZN5Motor10komutasyonEt+0xbe>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2200      	movs	r2, #0
 800530e:	635a      	str	r2, [r3, #52]	@ 0x34
 8005310:	e018      	b.n	8005344 <_ZN5Motor10komutasyonEt+0xf0>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	691b      	ldr	r3, [r3, #16]
 8005316:	2b04      	cmp	r3, #4
 8005318:	d105      	bne.n	8005326 <_ZN5Motor10komutasyonEt+0xd2>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2200      	movs	r2, #0
 8005322:	639a      	str	r2, [r3, #56]	@ 0x38
 8005324:	e00e      	b.n	8005344 <_ZN5Motor10komutasyonEt+0xf0>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	2b08      	cmp	r3, #8
 800532c:	d105      	bne.n	800533a <_ZN5Motor10komutasyonEt+0xe6>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	2200      	movs	r2, #0
 8005336:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005338:	e004      	b.n	8005344 <_ZN5Motor10komutasyonEt+0xf0>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	2200      	movs	r2, #0
 8005342:	641a      	str	r2, [r3, #64]	@ 0x40
        HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6958      	ldr	r0, [r3, #20]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	8b1b      	ldrh	r3, [r3, #24]
 800534c:	2201      	movs	r2, #1
 800534e:	4619      	mov	r1, r3
 8005350:	f7fd f9a3 	bl	800269a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	69d8      	ldr	r0, [r3, #28]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	8c1b      	ldrh	r3, [r3, #32]
 800535c:	2201      	movs	r2, #1
 800535e:	4619      	mov	r1, r3
 8005360:	f7fd f99b 	bl	800269a <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800536c:	2201      	movs	r2, #1
 800536e:	4619      	mov	r1, r3
 8005370:	f7fd f993 	bl	800269a <HAL_GPIO_WritePin>
        return;
 8005374:	f000 bf55 	b.w	8006222 <_ZN5Motor10komutasyonEt+0xfce>
    }

    switch(direction)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800537e:	2b00      	cmp	r3, #0
 8005380:	d004      	beq.n	800538c <_ZN5Motor10komutasyonEt+0x138>
 8005382:	2b01      	cmp	r3, #1
 8005384:	f000 83a7 	beq.w	8005ad6 <_ZN5Motor10komutasyonEt+0x882>
 8005388:	f000 bf4b 	b.w	8006222 <_ZN5Motor10komutasyonEt+0xfce>
    {
    	case ILERI:
    		switch (HallState)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005392:	3b01      	subs	r3, #1
 8005394:	2b05      	cmp	r3, #5
 8005396:	f200 831b 	bhi.w	80059d0 <_ZN5Motor10komutasyonEt+0x77c>
 800539a:	a201      	add	r2, pc, #4	@ (adr r2, 80053a0 <_ZN5Motor10komutasyonEt+0x14c>)
 800539c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053a0:	080058cd 	.word	0x080058cd
 80053a4:	080056c5 	.word	0x080056c5
 80053a8:	080057c9 	.word	0x080057c9
 80053ac:	080054bd 	.word	0x080054bd
 80053b0:	080053b9 	.word	0x080053b9
 80053b4:	080055c1 	.word	0x080055c1
			{
    			case 5: // 4. state için
					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, dutyCycle);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d105      	bne.n	80053cc <_ZN5Motor10komutasyonEt+0x178>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	887a      	ldrh	r2, [r7, #2]
 80053c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80053ca:	e018      	b.n	80053fe <_ZN5Motor10komutasyonEt+0x1aa>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	2b04      	cmp	r3, #4
 80053d2:	d105      	bne.n	80053e0 <_ZN5Motor10komutasyonEt+0x18c>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	887a      	ldrh	r2, [r7, #2]
 80053dc:	639a      	str	r2, [r3, #56]	@ 0x38
 80053de:	e00e      	b.n	80053fe <_ZN5Motor10komutasyonEt+0x1aa>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	2b08      	cmp	r3, #8
 80053e6:	d105      	bne.n	80053f4 <_ZN5Motor10komutasyonEt+0x1a0>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	887a      	ldrh	r2, [r7, #2]
 80053f0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80053f2:	e004      	b.n	80053fe <_ZN5Motor10komutasyonEt+0x1aa>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	887a      	ldrh	r2, [r7, #2]
 80053fc:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d105      	bne.n	8005412 <_ZN5Motor10komutasyonEt+0x1be>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	2200      	movs	r2, #0
 800540e:	635a      	str	r2, [r3, #52]	@ 0x34
 8005410:	e018      	b.n	8005444 <_ZN5Motor10komutasyonEt+0x1f0>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	2b04      	cmp	r3, #4
 8005418:	d105      	bne.n	8005426 <_ZN5Motor10komutasyonEt+0x1d2>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2200      	movs	r2, #0
 8005422:	639a      	str	r2, [r3, #56]	@ 0x38
 8005424:	e00e      	b.n	8005444 <_ZN5Motor10komutasyonEt+0x1f0>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	2b08      	cmp	r3, #8
 800542c:	d105      	bne.n	800543a <_ZN5Motor10komutasyonEt+0x1e6>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	2200      	movs	r2, #0
 8005436:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005438:	e004      	b.n	8005444 <_ZN5Motor10komutasyonEt+0x1f0>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2200      	movs	r2, #0
 8005442:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	691b      	ldr	r3, [r3, #16]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d105      	bne.n	8005458 <_ZN5Motor10komutasyonEt+0x204>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	2200      	movs	r2, #0
 8005454:	635a      	str	r2, [r3, #52]	@ 0x34
 8005456:	e018      	b.n	800548a <_ZN5Motor10komutasyonEt+0x236>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	691b      	ldr	r3, [r3, #16]
 800545c:	2b04      	cmp	r3, #4
 800545e:	d105      	bne.n	800546c <_ZN5Motor10komutasyonEt+0x218>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2200      	movs	r2, #0
 8005468:	639a      	str	r2, [r3, #56]	@ 0x38
 800546a:	e00e      	b.n	800548a <_ZN5Motor10komutasyonEt+0x236>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	691b      	ldr	r3, [r3, #16]
 8005470:	2b08      	cmp	r3, #8
 8005472:	d105      	bne.n	8005480 <_ZN5Motor10komutasyonEt+0x22c>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	2200      	movs	r2, #0
 800547c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800547e:	e004      	b.n	800548a <_ZN5Motor10komutasyonEt+0x236>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	2200      	movs	r2, #0
 8005488:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6958      	ldr	r0, [r3, #20]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	8b1b      	ldrh	r3, [r3, #24]
 8005492:	2201      	movs	r2, #1
 8005494:	4619      	mov	r1, r3
 8005496:	f7fd f900 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_RESET);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	69d8      	ldr	r0, [r3, #28]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	8c1b      	ldrh	r3, [r3, #32]
 80054a2:	2200      	movs	r2, #0
 80054a4:	4619      	mov	r1, r3
 80054a6:	f7fd f8f8 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054b2:	2201      	movs	r2, #1
 80054b4:	4619      	mov	r1, r3
 80054b6:	f7fd f8f0 	bl	800269a <HAL_GPIO_WritePin>

					break;
 80054ba:	e30b      	b.n	8005ad4 <_ZN5Motor10komutasyonEt+0x880>

    			case 4: // 6. state için
					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d105      	bne.n	80054d0 <_ZN5Motor10komutasyonEt+0x27c>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2200      	movs	r2, #0
 80054cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80054ce:	e018      	b.n	8005502 <_ZN5Motor10komutasyonEt+0x2ae>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	2b04      	cmp	r3, #4
 80054d6:	d105      	bne.n	80054e4 <_ZN5Motor10komutasyonEt+0x290>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	2200      	movs	r2, #0
 80054e0:	639a      	str	r2, [r3, #56]	@ 0x38
 80054e2:	e00e      	b.n	8005502 <_ZN5Motor10komutasyonEt+0x2ae>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	2b08      	cmp	r3, #8
 80054ea:	d105      	bne.n	80054f8 <_ZN5Motor10komutasyonEt+0x2a4>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	2200      	movs	r2, #0
 80054f4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80054f6:	e004      	b.n	8005502 <_ZN5Motor10komutasyonEt+0x2ae>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	2200      	movs	r2, #0
 8005500:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d105      	bne.n	8005516 <_ZN5Motor10komutasyonEt+0x2c2>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	2200      	movs	r2, #0
 8005512:	635a      	str	r2, [r3, #52]	@ 0x34
 8005514:	e018      	b.n	8005548 <_ZN5Motor10komutasyonEt+0x2f4>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	2b04      	cmp	r3, #4
 800551c:	d105      	bne.n	800552a <_ZN5Motor10komutasyonEt+0x2d6>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	2200      	movs	r2, #0
 8005526:	639a      	str	r2, [r3, #56]	@ 0x38
 8005528:	e00e      	b.n	8005548 <_ZN5Motor10komutasyonEt+0x2f4>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	2b08      	cmp	r3, #8
 8005530:	d105      	bne.n	800553e <_ZN5Motor10komutasyonEt+0x2ea>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	2200      	movs	r2, #0
 800553a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800553c:	e004      	b.n	8005548 <_ZN5Motor10komutasyonEt+0x2f4>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2200      	movs	r2, #0
 8005546:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, dutyCycle);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	691b      	ldr	r3, [r3, #16]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d105      	bne.n	800555c <_ZN5Motor10komutasyonEt+0x308>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	887a      	ldrh	r2, [r7, #2]
 8005558:	635a      	str	r2, [r3, #52]	@ 0x34
 800555a:	e018      	b.n	800558e <_ZN5Motor10komutasyonEt+0x33a>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	691b      	ldr	r3, [r3, #16]
 8005560:	2b04      	cmp	r3, #4
 8005562:	d105      	bne.n	8005570 <_ZN5Motor10komutasyonEt+0x31c>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	887a      	ldrh	r2, [r7, #2]
 800556c:	639a      	str	r2, [r3, #56]	@ 0x38
 800556e:	e00e      	b.n	800558e <_ZN5Motor10komutasyonEt+0x33a>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	691b      	ldr	r3, [r3, #16]
 8005574:	2b08      	cmp	r3, #8
 8005576:	d105      	bne.n	8005584 <_ZN5Motor10komutasyonEt+0x330>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	887a      	ldrh	r2, [r7, #2]
 8005580:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005582:	e004      	b.n	800558e <_ZN5Motor10komutasyonEt+0x33a>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	887a      	ldrh	r2, [r7, #2]
 800558c:	641a      	str	r2, [r3, #64]	@ 0x40

					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6958      	ldr	r0, [r3, #20]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	8b1b      	ldrh	r3, [r3, #24]
 8005596:	2201      	movs	r2, #1
 8005598:	4619      	mov	r1, r3
 800559a:	f7fd f87e 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_RESET);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	69d8      	ldr	r0, [r3, #28]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	8c1b      	ldrh	r3, [r3, #32]
 80055a6:	2200      	movs	r2, #0
 80055a8:	4619      	mov	r1, r3
 80055aa:	f7fd f876 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055b6:	2201      	movs	r2, #1
 80055b8:	4619      	mov	r1, r3
 80055ba:	f7fd f86e 	bl	800269a <HAL_GPIO_WritePin>


					break;
 80055be:	e289      	b.n	8005ad4 <_ZN5Motor10komutasyonEt+0x880>

    			case 6: // 2. state için
					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d105      	bne.n	80055d4 <_ZN5Motor10komutasyonEt+0x380>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	2200      	movs	r2, #0
 80055d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80055d2:	e018      	b.n	8005606 <_ZN5Motor10komutasyonEt+0x3b2>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	2b04      	cmp	r3, #4
 80055da:	d105      	bne.n	80055e8 <_ZN5Motor10komutasyonEt+0x394>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	2200      	movs	r2, #0
 80055e4:	639a      	str	r2, [r3, #56]	@ 0x38
 80055e6:	e00e      	b.n	8005606 <_ZN5Motor10komutasyonEt+0x3b2>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	2b08      	cmp	r3, #8
 80055ee:	d105      	bne.n	80055fc <_ZN5Motor10komutasyonEt+0x3a8>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	2200      	movs	r2, #0
 80055f8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80055fa:	e004      	b.n	8005606 <_ZN5Motor10komutasyonEt+0x3b2>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	2200      	movs	r2, #0
 8005604:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	68db      	ldr	r3, [r3, #12]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d105      	bne.n	800561a <_ZN5Motor10komutasyonEt+0x3c6>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	2200      	movs	r2, #0
 8005616:	635a      	str	r2, [r3, #52]	@ 0x34
 8005618:	e018      	b.n	800564c <_ZN5Motor10komutasyonEt+0x3f8>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	2b04      	cmp	r3, #4
 8005620:	d105      	bne.n	800562e <_ZN5Motor10komutasyonEt+0x3da>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	2200      	movs	r2, #0
 800562a:	639a      	str	r2, [r3, #56]	@ 0x38
 800562c:	e00e      	b.n	800564c <_ZN5Motor10komutasyonEt+0x3f8>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	2b08      	cmp	r3, #8
 8005634:	d105      	bne.n	8005642 <_ZN5Motor10komutasyonEt+0x3ee>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2200      	movs	r2, #0
 800563e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005640:	e004      	b.n	800564c <_ZN5Motor10komutasyonEt+0x3f8>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	2200      	movs	r2, #0
 800564a:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, dutyCycle);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	691b      	ldr	r3, [r3, #16]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d105      	bne.n	8005660 <_ZN5Motor10komutasyonEt+0x40c>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	887a      	ldrh	r2, [r7, #2]
 800565c:	635a      	str	r2, [r3, #52]	@ 0x34
 800565e:	e018      	b.n	8005692 <_ZN5Motor10komutasyonEt+0x43e>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	691b      	ldr	r3, [r3, #16]
 8005664:	2b04      	cmp	r3, #4
 8005666:	d105      	bne.n	8005674 <_ZN5Motor10komutasyonEt+0x420>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	887a      	ldrh	r2, [r7, #2]
 8005670:	639a      	str	r2, [r3, #56]	@ 0x38
 8005672:	e00e      	b.n	8005692 <_ZN5Motor10komutasyonEt+0x43e>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	691b      	ldr	r3, [r3, #16]
 8005678:	2b08      	cmp	r3, #8
 800567a:	d105      	bne.n	8005688 <_ZN5Motor10komutasyonEt+0x434>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	887a      	ldrh	r2, [r7, #2]
 8005684:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005686:	e004      	b.n	8005692 <_ZN5Motor10komutasyonEt+0x43e>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	887a      	ldrh	r2, [r7, #2]
 8005690:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_RESET);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6958      	ldr	r0, [r3, #20]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	8b1b      	ldrh	r3, [r3, #24]
 800569a:	2200      	movs	r2, #0
 800569c:	4619      	mov	r1, r3
 800569e:	f7fc fffc 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	69d8      	ldr	r0, [r3, #28]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	8c1b      	ldrh	r3, [r3, #32]
 80056aa:	2201      	movs	r2, #1
 80056ac:	4619      	mov	r1, r3
 80056ae:	f7fc fff4 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056ba:	2201      	movs	r2, #1
 80056bc:	4619      	mov	r1, r3
 80056be:	f7fc ffec 	bl	800269a <HAL_GPIO_WritePin>

					break;
 80056c2:	e207      	b.n	8005ad4 <_ZN5Motor10komutasyonEt+0x880>
    			case 2: // 3. state için
					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d105      	bne.n	80056d8 <_ZN5Motor10komutasyonEt+0x484>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	2200      	movs	r2, #0
 80056d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80056d6:	e018      	b.n	800570a <_ZN5Motor10komutasyonEt+0x4b6>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	2b04      	cmp	r3, #4
 80056de:	d105      	bne.n	80056ec <_ZN5Motor10komutasyonEt+0x498>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2200      	movs	r2, #0
 80056e8:	639a      	str	r2, [r3, #56]	@ 0x38
 80056ea:	e00e      	b.n	800570a <_ZN5Motor10komutasyonEt+0x4b6>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	2b08      	cmp	r3, #8
 80056f2:	d105      	bne.n	8005700 <_ZN5Motor10komutasyonEt+0x4ac>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2200      	movs	r2, #0
 80056fc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80056fe:	e004      	b.n	800570a <_ZN5Motor10komutasyonEt+0x4b6>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	2200      	movs	r2, #0
 8005708:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, dutyCycle);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	68db      	ldr	r3, [r3, #12]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d105      	bne.n	800571e <_ZN5Motor10komutasyonEt+0x4ca>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	887a      	ldrh	r2, [r7, #2]
 800571a:	635a      	str	r2, [r3, #52]	@ 0x34
 800571c:	e018      	b.n	8005750 <_ZN5Motor10komutasyonEt+0x4fc>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	2b04      	cmp	r3, #4
 8005724:	d105      	bne.n	8005732 <_ZN5Motor10komutasyonEt+0x4de>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	887a      	ldrh	r2, [r7, #2]
 800572e:	639a      	str	r2, [r3, #56]	@ 0x38
 8005730:	e00e      	b.n	8005750 <_ZN5Motor10komutasyonEt+0x4fc>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	68db      	ldr	r3, [r3, #12]
 8005736:	2b08      	cmp	r3, #8
 8005738:	d105      	bne.n	8005746 <_ZN5Motor10komutasyonEt+0x4f2>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	887a      	ldrh	r2, [r7, #2]
 8005742:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005744:	e004      	b.n	8005750 <_ZN5Motor10komutasyonEt+0x4fc>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	887a      	ldrh	r2, [r7, #2]
 800574e:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	691b      	ldr	r3, [r3, #16]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d105      	bne.n	8005764 <_ZN5Motor10komutasyonEt+0x510>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	2200      	movs	r2, #0
 8005760:	635a      	str	r2, [r3, #52]	@ 0x34
 8005762:	e018      	b.n	8005796 <_ZN5Motor10komutasyonEt+0x542>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	691b      	ldr	r3, [r3, #16]
 8005768:	2b04      	cmp	r3, #4
 800576a:	d105      	bne.n	8005778 <_ZN5Motor10komutasyonEt+0x524>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	2200      	movs	r2, #0
 8005774:	639a      	str	r2, [r3, #56]	@ 0x38
 8005776:	e00e      	b.n	8005796 <_ZN5Motor10komutasyonEt+0x542>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	691b      	ldr	r3, [r3, #16]
 800577c:	2b08      	cmp	r3, #8
 800577e:	d105      	bne.n	800578c <_ZN5Motor10komutasyonEt+0x538>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	2200      	movs	r2, #0
 8005788:	63da      	str	r2, [r3, #60]	@ 0x3c
 800578a:	e004      	b.n	8005796 <_ZN5Motor10komutasyonEt+0x542>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2200      	movs	r2, #0
 8005794:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_RESET);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6958      	ldr	r0, [r3, #20]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	8b1b      	ldrh	r3, [r3, #24]
 800579e:	2200      	movs	r2, #0
 80057a0:	4619      	mov	r1, r3
 80057a2:	f7fc ff7a 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	69d8      	ldr	r0, [r3, #28]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	8c1b      	ldrh	r3, [r3, #32]
 80057ae:	2201      	movs	r2, #1
 80057b0:	4619      	mov	r1, r3
 80057b2:	f7fc ff72 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057be:	2201      	movs	r2, #1
 80057c0:	4619      	mov	r1, r3
 80057c2:	f7fc ff6a 	bl	800269a <HAL_GPIO_WritePin>

					break;
 80057c6:	e185      	b.n	8005ad4 <_ZN5Motor10komutasyonEt+0x880>

    			case 3: // 1. state için
					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d105      	bne.n	80057dc <_ZN5Motor10komutasyonEt+0x588>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	2200      	movs	r2, #0
 80057d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80057da:	e018      	b.n	800580e <_ZN5Motor10komutasyonEt+0x5ba>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	2b04      	cmp	r3, #4
 80057e2:	d105      	bne.n	80057f0 <_ZN5Motor10komutasyonEt+0x59c>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	2200      	movs	r2, #0
 80057ec:	639a      	str	r2, [r3, #56]	@ 0x38
 80057ee:	e00e      	b.n	800580e <_ZN5Motor10komutasyonEt+0x5ba>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	2b08      	cmp	r3, #8
 80057f6:	d105      	bne.n	8005804 <_ZN5Motor10komutasyonEt+0x5b0>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	2200      	movs	r2, #0
 8005800:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005802:	e004      	b.n	800580e <_ZN5Motor10komutasyonEt+0x5ba>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	2200      	movs	r2, #0
 800580c:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, dutyCycle);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	68db      	ldr	r3, [r3, #12]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d105      	bne.n	8005822 <_ZN5Motor10komutasyonEt+0x5ce>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	887a      	ldrh	r2, [r7, #2]
 800581e:	635a      	str	r2, [r3, #52]	@ 0x34
 8005820:	e018      	b.n	8005854 <_ZN5Motor10komutasyonEt+0x600>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	2b04      	cmp	r3, #4
 8005828:	d105      	bne.n	8005836 <_ZN5Motor10komutasyonEt+0x5e2>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	887a      	ldrh	r2, [r7, #2]
 8005832:	639a      	str	r2, [r3, #56]	@ 0x38
 8005834:	e00e      	b.n	8005854 <_ZN5Motor10komutasyonEt+0x600>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	2b08      	cmp	r3, #8
 800583c:	d105      	bne.n	800584a <_ZN5Motor10komutasyonEt+0x5f6>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	887a      	ldrh	r2, [r7, #2]
 8005846:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005848:	e004      	b.n	8005854 <_ZN5Motor10komutasyonEt+0x600>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	887a      	ldrh	r2, [r7, #2]
 8005852:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	691b      	ldr	r3, [r3, #16]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d105      	bne.n	8005868 <_ZN5Motor10komutasyonEt+0x614>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2200      	movs	r2, #0
 8005864:	635a      	str	r2, [r3, #52]	@ 0x34
 8005866:	e018      	b.n	800589a <_ZN5Motor10komutasyonEt+0x646>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	691b      	ldr	r3, [r3, #16]
 800586c:	2b04      	cmp	r3, #4
 800586e:	d105      	bne.n	800587c <_ZN5Motor10komutasyonEt+0x628>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	2200      	movs	r2, #0
 8005878:	639a      	str	r2, [r3, #56]	@ 0x38
 800587a:	e00e      	b.n	800589a <_ZN5Motor10komutasyonEt+0x646>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	691b      	ldr	r3, [r3, #16]
 8005880:	2b08      	cmp	r3, #8
 8005882:	d105      	bne.n	8005890 <_ZN5Motor10komutasyonEt+0x63c>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2200      	movs	r2, #0
 800588c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800588e:	e004      	b.n	800589a <_ZN5Motor10komutasyonEt+0x646>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	2200      	movs	r2, #0
 8005898:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6958      	ldr	r0, [r3, #20]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	8b1b      	ldrh	r3, [r3, #24]
 80058a2:	2201      	movs	r2, #1
 80058a4:	4619      	mov	r1, r3
 80058a6:	f7fc fef8 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	69d8      	ldr	r0, [r3, #28]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	8c1b      	ldrh	r3, [r3, #32]
 80058b2:	2201      	movs	r2, #1
 80058b4:	4619      	mov	r1, r3
 80058b6:	f7fc fef0 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_RESET);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058c2:	2200      	movs	r2, #0
 80058c4:	4619      	mov	r1, r3
 80058c6:	f7fc fee8 	bl	800269a <HAL_GPIO_WritePin>

					break;
 80058ca:	e103      	b.n	8005ad4 <_ZN5Motor10komutasyonEt+0x880>

				case 1: // 5. state için
					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, dutyCycle);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d105      	bne.n	80058e0 <_ZN5Motor10komutasyonEt+0x68c>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	887a      	ldrh	r2, [r7, #2]
 80058dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80058de:	e018      	b.n	8005912 <_ZN5Motor10komutasyonEt+0x6be>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	2b04      	cmp	r3, #4
 80058e6:	d105      	bne.n	80058f4 <_ZN5Motor10komutasyonEt+0x6a0>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	887a      	ldrh	r2, [r7, #2]
 80058f0:	639a      	str	r2, [r3, #56]	@ 0x38
 80058f2:	e00e      	b.n	8005912 <_ZN5Motor10komutasyonEt+0x6be>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	2b08      	cmp	r3, #8
 80058fa:	d105      	bne.n	8005908 <_ZN5Motor10komutasyonEt+0x6b4>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	887a      	ldrh	r2, [r7, #2]
 8005904:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005906:	e004      	b.n	8005912 <_ZN5Motor10komutasyonEt+0x6be>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	887a      	ldrh	r2, [r7, #2]
 8005910:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	68db      	ldr	r3, [r3, #12]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d105      	bne.n	8005926 <_ZN5Motor10komutasyonEt+0x6d2>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	2200      	movs	r2, #0
 8005922:	635a      	str	r2, [r3, #52]	@ 0x34
 8005924:	e018      	b.n	8005958 <_ZN5Motor10komutasyonEt+0x704>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	68db      	ldr	r3, [r3, #12]
 800592a:	2b04      	cmp	r3, #4
 800592c:	d105      	bne.n	800593a <_ZN5Motor10komutasyonEt+0x6e6>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2200      	movs	r2, #0
 8005936:	639a      	str	r2, [r3, #56]	@ 0x38
 8005938:	e00e      	b.n	8005958 <_ZN5Motor10komutasyonEt+0x704>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	2b08      	cmp	r3, #8
 8005940:	d105      	bne.n	800594e <_ZN5Motor10komutasyonEt+0x6fa>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	2200      	movs	r2, #0
 800594a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800594c:	e004      	b.n	8005958 <_ZN5Motor10komutasyonEt+0x704>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	2200      	movs	r2, #0
 8005956:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	691b      	ldr	r3, [r3, #16]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d105      	bne.n	800596c <_ZN5Motor10komutasyonEt+0x718>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	2200      	movs	r2, #0
 8005968:	635a      	str	r2, [r3, #52]	@ 0x34
 800596a:	e018      	b.n	800599e <_ZN5Motor10komutasyonEt+0x74a>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	2b04      	cmp	r3, #4
 8005972:	d105      	bne.n	8005980 <_ZN5Motor10komutasyonEt+0x72c>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2200      	movs	r2, #0
 800597c:	639a      	str	r2, [r3, #56]	@ 0x38
 800597e:	e00e      	b.n	800599e <_ZN5Motor10komutasyonEt+0x74a>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	691b      	ldr	r3, [r3, #16]
 8005984:	2b08      	cmp	r3, #8
 8005986:	d105      	bne.n	8005994 <_ZN5Motor10komutasyonEt+0x740>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	2200      	movs	r2, #0
 8005990:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005992:	e004      	b.n	800599e <_ZN5Motor10komutasyonEt+0x74a>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2200      	movs	r2, #0
 800599c:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6958      	ldr	r0, [r3, #20]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	8b1b      	ldrh	r3, [r3, #24]
 80059a6:	2201      	movs	r2, #1
 80059a8:	4619      	mov	r1, r3
 80059aa:	f7fc fe76 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	69d8      	ldr	r0, [r3, #28]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	8c1b      	ldrh	r3, [r3, #32]
 80059b6:	2201      	movs	r2, #1
 80059b8:	4619      	mov	r1, r3
 80059ba:	f7fc fe6e 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_RESET);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059c6:	2200      	movs	r2, #0
 80059c8:	4619      	mov	r1, r3
 80059ca:	f7fc fe66 	bl	800269a <HAL_GPIO_WritePin>

					break;
 80059ce:	e081      	b.n	8005ad4 <_ZN5Motor10komutasyonEt+0x880>

				default:
					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d105      	bne.n	80059e4 <_ZN5Motor10komutasyonEt+0x790>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	2200      	movs	r2, #0
 80059e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80059e2:	e018      	b.n	8005a16 <_ZN5Motor10komutasyonEt+0x7c2>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	2b04      	cmp	r3, #4
 80059ea:	d105      	bne.n	80059f8 <_ZN5Motor10komutasyonEt+0x7a4>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	2200      	movs	r2, #0
 80059f4:	639a      	str	r2, [r3, #56]	@ 0x38
 80059f6:	e00e      	b.n	8005a16 <_ZN5Motor10komutasyonEt+0x7c2>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	2b08      	cmp	r3, #8
 80059fe:	d105      	bne.n	8005a0c <_ZN5Motor10komutasyonEt+0x7b8>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2200      	movs	r2, #0
 8005a08:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005a0a:	e004      	b.n	8005a16 <_ZN5Motor10komutasyonEt+0x7c2>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	2200      	movs	r2, #0
 8005a14:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	68db      	ldr	r3, [r3, #12]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d105      	bne.n	8005a2a <_ZN5Motor10komutasyonEt+0x7d6>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	2200      	movs	r2, #0
 8005a26:	635a      	str	r2, [r3, #52]	@ 0x34
 8005a28:	e018      	b.n	8005a5c <_ZN5Motor10komutasyonEt+0x808>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	2b04      	cmp	r3, #4
 8005a30:	d105      	bne.n	8005a3e <_ZN5Motor10komutasyonEt+0x7ea>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	639a      	str	r2, [r3, #56]	@ 0x38
 8005a3c:	e00e      	b.n	8005a5c <_ZN5Motor10komutasyonEt+0x808>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	68db      	ldr	r3, [r3, #12]
 8005a42:	2b08      	cmp	r3, #8
 8005a44:	d105      	bne.n	8005a52 <_ZN5Motor10komutasyonEt+0x7fe>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005a50:	e004      	b.n	8005a5c <_ZN5Motor10komutasyonEt+0x808>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	691b      	ldr	r3, [r3, #16]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d105      	bne.n	8005a70 <_ZN5Motor10komutasyonEt+0x81c>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	635a      	str	r2, [r3, #52]	@ 0x34
 8005a6e:	e018      	b.n	8005aa2 <_ZN5Motor10komutasyonEt+0x84e>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	691b      	ldr	r3, [r3, #16]
 8005a74:	2b04      	cmp	r3, #4
 8005a76:	d105      	bne.n	8005a84 <_ZN5Motor10komutasyonEt+0x830>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	639a      	str	r2, [r3, #56]	@ 0x38
 8005a82:	e00e      	b.n	8005aa2 <_ZN5Motor10komutasyonEt+0x84e>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	691b      	ldr	r3, [r3, #16]
 8005a88:	2b08      	cmp	r3, #8
 8005a8a:	d105      	bne.n	8005a98 <_ZN5Motor10komutasyonEt+0x844>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	2200      	movs	r2, #0
 8005a94:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005a96:	e004      	b.n	8005aa2 <_ZN5Motor10komutasyonEt+0x84e>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6958      	ldr	r0, [r3, #20]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	8b1b      	ldrh	r3, [r3, #24]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	4619      	mov	r1, r3
 8005aae:	f7fc fdf4 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	69d8      	ldr	r0, [r3, #28]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	8c1b      	ldrh	r3, [r3, #32]
 8005aba:	2201      	movs	r2, #1
 8005abc:	4619      	mov	r1, r3
 8005abe:	f7fc fdec 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005aca:	2201      	movs	r2, #1
 8005acc:	4619      	mov	r1, r3
 8005ace:	f7fc fde4 	bl	800269a <HAL_GPIO_WritePin>

					break;
 8005ad2:	bf00      	nop
			}
    		break;
 8005ad4:	e3a5      	b.n	8006222 <_ZN5Motor10komutasyonEt+0xfce>

    	case GERI:
    		switch (HallState)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005adc:	3b01      	subs	r3, #1
 8005ade:	2b05      	cmp	r3, #5
 8005ae0:	f200 831c 	bhi.w	800611c <_ZN5Motor10komutasyonEt+0xec8>
 8005ae4:	a201      	add	r2, pc, #4	@ (adr r2, 8005aec <_ZN5Motor10komutasyonEt+0x898>)
 8005ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aea:	bf00      	nop
 8005aec:	08005b05 	.word	0x08005b05
 8005af0:	08005d0d 	.word	0x08005d0d
 8005af4:	08005c09 	.word	0x08005c09
 8005af8:	08005f15 	.word	0x08005f15
 8005afc:	08006019 	.word	0x08006019
 8005b00:	08005e11 	.word	0x08005e11
			{
				case 1: // 2.State için

					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d105      	bne.n	8005b18 <_ZN5Motor10komutasyonEt+0x8c4>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	2200      	movs	r2, #0
 8005b14:	635a      	str	r2, [r3, #52]	@ 0x34
 8005b16:	e018      	b.n	8005b4a <_ZN5Motor10komutasyonEt+0x8f6>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	2b04      	cmp	r3, #4
 8005b1e:	d105      	bne.n	8005b2c <_ZN5Motor10komutasyonEt+0x8d8>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2200      	movs	r2, #0
 8005b28:	639a      	str	r2, [r3, #56]	@ 0x38
 8005b2a:	e00e      	b.n	8005b4a <_ZN5Motor10komutasyonEt+0x8f6>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	2b08      	cmp	r3, #8
 8005b32:	d105      	bne.n	8005b40 <_ZN5Motor10komutasyonEt+0x8ec>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005b3e:	e004      	b.n	8005b4a <_ZN5Motor10komutasyonEt+0x8f6>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	2200      	movs	r2, #0
 8005b48:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d105      	bne.n	8005b5e <_ZN5Motor10komutasyonEt+0x90a>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	635a      	str	r2, [r3, #52]	@ 0x34
 8005b5c:	e018      	b.n	8005b90 <_ZN5Motor10komutasyonEt+0x93c>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	2b04      	cmp	r3, #4
 8005b64:	d105      	bne.n	8005b72 <_ZN5Motor10komutasyonEt+0x91e>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	639a      	str	r2, [r3, #56]	@ 0x38
 8005b70:	e00e      	b.n	8005b90 <_ZN5Motor10komutasyonEt+0x93c>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	68db      	ldr	r3, [r3, #12]
 8005b76:	2b08      	cmp	r3, #8
 8005b78:	d105      	bne.n	8005b86 <_ZN5Motor10komutasyonEt+0x932>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	2200      	movs	r2, #0
 8005b82:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005b84:	e004      	b.n	8005b90 <_ZN5Motor10komutasyonEt+0x93c>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, dutyCycle);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	691b      	ldr	r3, [r3, #16]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d105      	bne.n	8005ba4 <_ZN5Motor10komutasyonEt+0x950>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	887a      	ldrh	r2, [r7, #2]
 8005ba0:	635a      	str	r2, [r3, #52]	@ 0x34
 8005ba2:	e018      	b.n	8005bd6 <_ZN5Motor10komutasyonEt+0x982>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	691b      	ldr	r3, [r3, #16]
 8005ba8:	2b04      	cmp	r3, #4
 8005baa:	d105      	bne.n	8005bb8 <_ZN5Motor10komutasyonEt+0x964>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	887a      	ldrh	r2, [r7, #2]
 8005bb4:	639a      	str	r2, [r3, #56]	@ 0x38
 8005bb6:	e00e      	b.n	8005bd6 <_ZN5Motor10komutasyonEt+0x982>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	691b      	ldr	r3, [r3, #16]
 8005bbc:	2b08      	cmp	r3, #8
 8005bbe:	d105      	bne.n	8005bcc <_ZN5Motor10komutasyonEt+0x978>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	887a      	ldrh	r2, [r7, #2]
 8005bc8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005bca:	e004      	b.n	8005bd6 <_ZN5Motor10komutasyonEt+0x982>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	887a      	ldrh	r2, [r7, #2]
 8005bd4:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_RESET);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6958      	ldr	r0, [r3, #20]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	8b1b      	ldrh	r3, [r3, #24]
 8005bde:	2200      	movs	r2, #0
 8005be0:	4619      	mov	r1, r3
 8005be2:	f7fc fd5a 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	69d8      	ldr	r0, [r3, #28]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	8c1b      	ldrh	r3, [r3, #32]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	4619      	mov	r1, r3
 8005bf2:	f7fc fd52 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bfe:	2201      	movs	r2, #1
 8005c00:	4619      	mov	r1, r3
 8005c02:	f7fc fd4a 	bl	800269a <HAL_GPIO_WritePin>

					break;
 8005c06:	e30b      	b.n	8006220 <_ZN5Motor10komutasyonEt+0xfcc>

				case 3: // 6. state için

					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d105      	bne.n	8005c1c <_ZN5Motor10komutasyonEt+0x9c8>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	2200      	movs	r2, #0
 8005c18:	635a      	str	r2, [r3, #52]	@ 0x34
 8005c1a:	e018      	b.n	8005c4e <_ZN5Motor10komutasyonEt+0x9fa>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	2b04      	cmp	r3, #4
 8005c22:	d105      	bne.n	8005c30 <_ZN5Motor10komutasyonEt+0x9dc>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	639a      	str	r2, [r3, #56]	@ 0x38
 8005c2e:	e00e      	b.n	8005c4e <_ZN5Motor10komutasyonEt+0x9fa>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	2b08      	cmp	r3, #8
 8005c36:	d105      	bne.n	8005c44 <_ZN5Motor10komutasyonEt+0x9f0>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005c42:	e004      	b.n	8005c4e <_ZN5Motor10komutasyonEt+0x9fa>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	68db      	ldr	r3, [r3, #12]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d105      	bne.n	8005c62 <_ZN5Motor10komutasyonEt+0xa0e>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	635a      	str	r2, [r3, #52]	@ 0x34
 8005c60:	e018      	b.n	8005c94 <_ZN5Motor10komutasyonEt+0xa40>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	68db      	ldr	r3, [r3, #12]
 8005c66:	2b04      	cmp	r3, #4
 8005c68:	d105      	bne.n	8005c76 <_ZN5Motor10komutasyonEt+0xa22>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	2200      	movs	r2, #0
 8005c72:	639a      	str	r2, [r3, #56]	@ 0x38
 8005c74:	e00e      	b.n	8005c94 <_ZN5Motor10komutasyonEt+0xa40>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	2b08      	cmp	r3, #8
 8005c7c:	d105      	bne.n	8005c8a <_ZN5Motor10komutasyonEt+0xa36>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	2200      	movs	r2, #0
 8005c86:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005c88:	e004      	b.n	8005c94 <_ZN5Motor10komutasyonEt+0xa40>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	2200      	movs	r2, #0
 8005c92:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, dutyCycle);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d105      	bne.n	8005ca8 <_ZN5Motor10komutasyonEt+0xa54>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	887a      	ldrh	r2, [r7, #2]
 8005ca4:	635a      	str	r2, [r3, #52]	@ 0x34
 8005ca6:	e018      	b.n	8005cda <_ZN5Motor10komutasyonEt+0xa86>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	691b      	ldr	r3, [r3, #16]
 8005cac:	2b04      	cmp	r3, #4
 8005cae:	d105      	bne.n	8005cbc <_ZN5Motor10komutasyonEt+0xa68>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	887a      	ldrh	r2, [r7, #2]
 8005cb8:	639a      	str	r2, [r3, #56]	@ 0x38
 8005cba:	e00e      	b.n	8005cda <_ZN5Motor10komutasyonEt+0xa86>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	691b      	ldr	r3, [r3, #16]
 8005cc0:	2b08      	cmp	r3, #8
 8005cc2:	d105      	bne.n	8005cd0 <_ZN5Motor10komutasyonEt+0xa7c>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	887a      	ldrh	r2, [r7, #2]
 8005ccc:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005cce:	e004      	b.n	8005cda <_ZN5Motor10komutasyonEt+0xa86>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	887a      	ldrh	r2, [r7, #2]
 8005cd8:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6958      	ldr	r0, [r3, #20]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	8b1b      	ldrh	r3, [r3, #24]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	4619      	mov	r1, r3
 8005ce6:	f7fc fcd8 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_RESET);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	69d8      	ldr	r0, [r3, #28]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	8c1b      	ldrh	r3, [r3, #32]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	4619      	mov	r1, r3
 8005cf6:	f7fc fcd0 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d02:	2201      	movs	r2, #1
 8005d04:	4619      	mov	r1, r3
 8005d06:	f7fc fcc8 	bl	800269a <HAL_GPIO_WritePin>

					break;
 8005d0a:	e289      	b.n	8006220 <_ZN5Motor10komutasyonEt+0xfcc>

				case 2: // 4. state için

					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, dutyCycle);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d105      	bne.n	8005d20 <_ZN5Motor10komutasyonEt+0xacc>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	887a      	ldrh	r2, [r7, #2]
 8005d1c:	635a      	str	r2, [r3, #52]	@ 0x34
 8005d1e:	e018      	b.n	8005d52 <_ZN5Motor10komutasyonEt+0xafe>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	2b04      	cmp	r3, #4
 8005d26:	d105      	bne.n	8005d34 <_ZN5Motor10komutasyonEt+0xae0>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	887a      	ldrh	r2, [r7, #2]
 8005d30:	639a      	str	r2, [r3, #56]	@ 0x38
 8005d32:	e00e      	b.n	8005d52 <_ZN5Motor10komutasyonEt+0xafe>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	2b08      	cmp	r3, #8
 8005d3a:	d105      	bne.n	8005d48 <_ZN5Motor10komutasyonEt+0xaf4>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	887a      	ldrh	r2, [r7, #2]
 8005d44:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005d46:	e004      	b.n	8005d52 <_ZN5Motor10komutasyonEt+0xafe>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	887a      	ldrh	r2, [r7, #2]
 8005d50:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	68db      	ldr	r3, [r3, #12]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d105      	bne.n	8005d66 <_ZN5Motor10komutasyonEt+0xb12>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	2200      	movs	r2, #0
 8005d62:	635a      	str	r2, [r3, #52]	@ 0x34
 8005d64:	e018      	b.n	8005d98 <_ZN5Motor10komutasyonEt+0xb44>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	2b04      	cmp	r3, #4
 8005d6c:	d105      	bne.n	8005d7a <_ZN5Motor10komutasyonEt+0xb26>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	2200      	movs	r2, #0
 8005d76:	639a      	str	r2, [r3, #56]	@ 0x38
 8005d78:	e00e      	b.n	8005d98 <_ZN5Motor10komutasyonEt+0xb44>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	68db      	ldr	r3, [r3, #12]
 8005d7e:	2b08      	cmp	r3, #8
 8005d80:	d105      	bne.n	8005d8e <_ZN5Motor10komutasyonEt+0xb3a>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005d8c:	e004      	b.n	8005d98 <_ZN5Motor10komutasyonEt+0xb44>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2200      	movs	r2, #0
 8005d96:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	691b      	ldr	r3, [r3, #16]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d105      	bne.n	8005dac <_ZN5Motor10komutasyonEt+0xb58>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	2200      	movs	r2, #0
 8005da8:	635a      	str	r2, [r3, #52]	@ 0x34
 8005daa:	e018      	b.n	8005dde <_ZN5Motor10komutasyonEt+0xb8a>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	691b      	ldr	r3, [r3, #16]
 8005db0:	2b04      	cmp	r3, #4
 8005db2:	d105      	bne.n	8005dc0 <_ZN5Motor10komutasyonEt+0xb6c>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	639a      	str	r2, [r3, #56]	@ 0x38
 8005dbe:	e00e      	b.n	8005dde <_ZN5Motor10komutasyonEt+0xb8a>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	691b      	ldr	r3, [r3, #16]
 8005dc4:	2b08      	cmp	r3, #8
 8005dc6:	d105      	bne.n	8005dd4 <_ZN5Motor10komutasyonEt+0xb80>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005dd2:	e004      	b.n	8005dde <_ZN5Motor10komutasyonEt+0xb8a>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6958      	ldr	r0, [r3, #20]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	8b1b      	ldrh	r3, [r3, #24]
 8005de6:	2201      	movs	r2, #1
 8005de8:	4619      	mov	r1, r3
 8005dea:	f7fc fc56 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_RESET);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	69d8      	ldr	r0, [r3, #28]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	8c1b      	ldrh	r3, [r3, #32]
 8005df6:	2200      	movs	r2, #0
 8005df8:	4619      	mov	r1, r3
 8005dfa:	f7fc fc4e 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e06:	2201      	movs	r2, #1
 8005e08:	4619      	mov	r1, r3
 8005e0a:	f7fc fc46 	bl	800269a <HAL_GPIO_WritePin>

					break;
 8005e0e:	e207      	b.n	8006220 <_ZN5Motor10komutasyonEt+0xfcc>

				case 6: // 5. state için

					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, dutyCycle);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d105      	bne.n	8005e24 <_ZN5Motor10komutasyonEt+0xbd0>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	887a      	ldrh	r2, [r7, #2]
 8005e20:	635a      	str	r2, [r3, #52]	@ 0x34
 8005e22:	e018      	b.n	8005e56 <_ZN5Motor10komutasyonEt+0xc02>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	2b04      	cmp	r3, #4
 8005e2a:	d105      	bne.n	8005e38 <_ZN5Motor10komutasyonEt+0xbe4>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	887a      	ldrh	r2, [r7, #2]
 8005e34:	639a      	str	r2, [r3, #56]	@ 0x38
 8005e36:	e00e      	b.n	8005e56 <_ZN5Motor10komutasyonEt+0xc02>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	2b08      	cmp	r3, #8
 8005e3e:	d105      	bne.n	8005e4c <_ZN5Motor10komutasyonEt+0xbf8>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	887a      	ldrh	r2, [r7, #2]
 8005e48:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005e4a:	e004      	b.n	8005e56 <_ZN5Motor10komutasyonEt+0xc02>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	887a      	ldrh	r2, [r7, #2]
 8005e54:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	68db      	ldr	r3, [r3, #12]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d105      	bne.n	8005e6a <_ZN5Motor10komutasyonEt+0xc16>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2200      	movs	r2, #0
 8005e66:	635a      	str	r2, [r3, #52]	@ 0x34
 8005e68:	e018      	b.n	8005e9c <_ZN5Motor10komutasyonEt+0xc48>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	68db      	ldr	r3, [r3, #12]
 8005e6e:	2b04      	cmp	r3, #4
 8005e70:	d105      	bne.n	8005e7e <_ZN5Motor10komutasyonEt+0xc2a>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	639a      	str	r2, [r3, #56]	@ 0x38
 8005e7c:	e00e      	b.n	8005e9c <_ZN5Motor10komutasyonEt+0xc48>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	68db      	ldr	r3, [r3, #12]
 8005e82:	2b08      	cmp	r3, #8
 8005e84:	d105      	bne.n	8005e92 <_ZN5Motor10komutasyonEt+0xc3e>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005e90:	e004      	b.n	8005e9c <_ZN5Motor10komutasyonEt+0xc48>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	691b      	ldr	r3, [r3, #16]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d105      	bne.n	8005eb0 <_ZN5Motor10komutasyonEt+0xc5c>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	635a      	str	r2, [r3, #52]	@ 0x34
 8005eae:	e018      	b.n	8005ee2 <_ZN5Motor10komutasyonEt+0xc8e>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	691b      	ldr	r3, [r3, #16]
 8005eb4:	2b04      	cmp	r3, #4
 8005eb6:	d105      	bne.n	8005ec4 <_ZN5Motor10komutasyonEt+0xc70>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	639a      	str	r2, [r3, #56]	@ 0x38
 8005ec2:	e00e      	b.n	8005ee2 <_ZN5Motor10komutasyonEt+0xc8e>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	691b      	ldr	r3, [r3, #16]
 8005ec8:	2b08      	cmp	r3, #8
 8005eca:	d105      	bne.n	8005ed8 <_ZN5Motor10komutasyonEt+0xc84>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005ed6:	e004      	b.n	8005ee2 <_ZN5Motor10komutasyonEt+0xc8e>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6958      	ldr	r0, [r3, #20]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	8b1b      	ldrh	r3, [r3, #24]
 8005eea:	2201      	movs	r2, #1
 8005eec:	4619      	mov	r1, r3
 8005eee:	f7fc fbd4 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	69d8      	ldr	r0, [r3, #28]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	8c1b      	ldrh	r3, [r3, #32]
 8005efa:	2201      	movs	r2, #1
 8005efc:	4619      	mov	r1, r3
 8005efe:	f7fc fbcc 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_RESET);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	4619      	mov	r1, r3
 8005f0e:	f7fc fbc4 	bl	800269a <HAL_GPIO_WritePin>

					break;
 8005f12:	e185      	b.n	8006220 <_ZN5Motor10komutasyonEt+0xfcc>

				case 4: // 1. state için

					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d105      	bne.n	8005f28 <_ZN5Motor10komutasyonEt+0xcd4>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	2200      	movs	r2, #0
 8005f24:	635a      	str	r2, [r3, #52]	@ 0x34
 8005f26:	e018      	b.n	8005f5a <_ZN5Motor10komutasyonEt+0xd06>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	2b04      	cmp	r3, #4
 8005f2e:	d105      	bne.n	8005f3c <_ZN5Motor10komutasyonEt+0xce8>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	2200      	movs	r2, #0
 8005f38:	639a      	str	r2, [r3, #56]	@ 0x38
 8005f3a:	e00e      	b.n	8005f5a <_ZN5Motor10komutasyonEt+0xd06>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	2b08      	cmp	r3, #8
 8005f42:	d105      	bne.n	8005f50 <_ZN5Motor10komutasyonEt+0xcfc>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005f4e:	e004      	b.n	8005f5a <_ZN5Motor10komutasyonEt+0xd06>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2200      	movs	r2, #0
 8005f58:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, dutyCycle);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	68db      	ldr	r3, [r3, #12]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d105      	bne.n	8005f6e <_ZN5Motor10komutasyonEt+0xd1a>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	887a      	ldrh	r2, [r7, #2]
 8005f6a:	635a      	str	r2, [r3, #52]	@ 0x34
 8005f6c:	e018      	b.n	8005fa0 <_ZN5Motor10komutasyonEt+0xd4c>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	68db      	ldr	r3, [r3, #12]
 8005f72:	2b04      	cmp	r3, #4
 8005f74:	d105      	bne.n	8005f82 <_ZN5Motor10komutasyonEt+0xd2e>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	887a      	ldrh	r2, [r7, #2]
 8005f7e:	639a      	str	r2, [r3, #56]	@ 0x38
 8005f80:	e00e      	b.n	8005fa0 <_ZN5Motor10komutasyonEt+0xd4c>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	68db      	ldr	r3, [r3, #12]
 8005f86:	2b08      	cmp	r3, #8
 8005f88:	d105      	bne.n	8005f96 <_ZN5Motor10komutasyonEt+0xd42>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	887a      	ldrh	r2, [r7, #2]
 8005f92:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005f94:	e004      	b.n	8005fa0 <_ZN5Motor10komutasyonEt+0xd4c>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	887a      	ldrh	r2, [r7, #2]
 8005f9e:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	691b      	ldr	r3, [r3, #16]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d105      	bne.n	8005fb4 <_ZN5Motor10komutasyonEt+0xd60>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	635a      	str	r2, [r3, #52]	@ 0x34
 8005fb2:	e018      	b.n	8005fe6 <_ZN5Motor10komutasyonEt+0xd92>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	691b      	ldr	r3, [r3, #16]
 8005fb8:	2b04      	cmp	r3, #4
 8005fba:	d105      	bne.n	8005fc8 <_ZN5Motor10komutasyonEt+0xd74>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	639a      	str	r2, [r3, #56]	@ 0x38
 8005fc6:	e00e      	b.n	8005fe6 <_ZN5Motor10komutasyonEt+0xd92>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	691b      	ldr	r3, [r3, #16]
 8005fcc:	2b08      	cmp	r3, #8
 8005fce:	d105      	bne.n	8005fdc <_ZN5Motor10komutasyonEt+0xd88>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005fda:	e004      	b.n	8005fe6 <_ZN5Motor10komutasyonEt+0xd92>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6958      	ldr	r0, [r3, #20]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	8b1b      	ldrh	r3, [r3, #24]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	4619      	mov	r1, r3
 8005ff2:	f7fc fb52 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	69d8      	ldr	r0, [r3, #28]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	8c1b      	ldrh	r3, [r3, #32]
 8005ffe:	2201      	movs	r2, #1
 8006000:	4619      	mov	r1, r3
 8006002:	f7fc fb4a 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_RESET);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800600e:	2200      	movs	r2, #0
 8006010:	4619      	mov	r1, r3
 8006012:	f7fc fb42 	bl	800269a <HAL_GPIO_WritePin>

					break;
 8006016:	e103      	b.n	8006220 <_ZN5Motor10komutasyonEt+0xfcc>

				case 5: // 3.State için

					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d105      	bne.n	800602c <_ZN5Motor10komutasyonEt+0xdd8>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	2200      	movs	r2, #0
 8006028:	635a      	str	r2, [r3, #52]	@ 0x34
 800602a:	e018      	b.n	800605e <_ZN5Motor10komutasyonEt+0xe0a>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	2b04      	cmp	r3, #4
 8006032:	d105      	bne.n	8006040 <_ZN5Motor10komutasyonEt+0xdec>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2200      	movs	r2, #0
 800603c:	639a      	str	r2, [r3, #56]	@ 0x38
 800603e:	e00e      	b.n	800605e <_ZN5Motor10komutasyonEt+0xe0a>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	2b08      	cmp	r3, #8
 8006046:	d105      	bne.n	8006054 <_ZN5Motor10komutasyonEt+0xe00>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	2200      	movs	r2, #0
 8006050:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006052:	e004      	b.n	800605e <_ZN5Motor10komutasyonEt+0xe0a>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	2200      	movs	r2, #0
 800605c:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, dutyCycle);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d105      	bne.n	8006072 <_ZN5Motor10komutasyonEt+0xe1e>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	887a      	ldrh	r2, [r7, #2]
 800606e:	635a      	str	r2, [r3, #52]	@ 0x34
 8006070:	e018      	b.n	80060a4 <_ZN5Motor10komutasyonEt+0xe50>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	68db      	ldr	r3, [r3, #12]
 8006076:	2b04      	cmp	r3, #4
 8006078:	d105      	bne.n	8006086 <_ZN5Motor10komutasyonEt+0xe32>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	887a      	ldrh	r2, [r7, #2]
 8006082:	639a      	str	r2, [r3, #56]	@ 0x38
 8006084:	e00e      	b.n	80060a4 <_ZN5Motor10komutasyonEt+0xe50>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	68db      	ldr	r3, [r3, #12]
 800608a:	2b08      	cmp	r3, #8
 800608c:	d105      	bne.n	800609a <_ZN5Motor10komutasyonEt+0xe46>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	887a      	ldrh	r2, [r7, #2]
 8006096:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006098:	e004      	b.n	80060a4 <_ZN5Motor10komutasyonEt+0xe50>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	887a      	ldrh	r2, [r7, #2]
 80060a2:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	691b      	ldr	r3, [r3, #16]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d105      	bne.n	80060b8 <_ZN5Motor10komutasyonEt+0xe64>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	2200      	movs	r2, #0
 80060b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80060b6:	e018      	b.n	80060ea <_ZN5Motor10komutasyonEt+0xe96>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	691b      	ldr	r3, [r3, #16]
 80060bc:	2b04      	cmp	r3, #4
 80060be:	d105      	bne.n	80060cc <_ZN5Motor10komutasyonEt+0xe78>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	2200      	movs	r2, #0
 80060c8:	639a      	str	r2, [r3, #56]	@ 0x38
 80060ca:	e00e      	b.n	80060ea <_ZN5Motor10komutasyonEt+0xe96>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	691b      	ldr	r3, [r3, #16]
 80060d0:	2b08      	cmp	r3, #8
 80060d2:	d105      	bne.n	80060e0 <_ZN5Motor10komutasyonEt+0xe8c>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	2200      	movs	r2, #0
 80060dc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80060de:	e004      	b.n	80060ea <_ZN5Motor10komutasyonEt+0xe96>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	2200      	movs	r2, #0
 80060e8:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_RESET);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6958      	ldr	r0, [r3, #20]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	8b1b      	ldrh	r3, [r3, #24]
 80060f2:	2200      	movs	r2, #0
 80060f4:	4619      	mov	r1, r3
 80060f6:	f7fc fad0 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	69d8      	ldr	r0, [r3, #28]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	8c1b      	ldrh	r3, [r3, #32]
 8006102:	2201      	movs	r2, #1
 8006104:	4619      	mov	r1, r3
 8006106:	f7fc fac8 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006112:	2201      	movs	r2, #1
 8006114:	4619      	mov	r1, r3
 8006116:	f7fc fac0 	bl	800269a <HAL_GPIO_WritePin>

					break;
 800611a:	e081      	b.n	8006220 <_ZN5Motor10komutasyonEt+0xfcc>


				default:
					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d105      	bne.n	8006130 <_ZN5Motor10komutasyonEt+0xedc>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	2200      	movs	r2, #0
 800612c:	635a      	str	r2, [r3, #52]	@ 0x34
 800612e:	e018      	b.n	8006162 <_ZN5Motor10komutasyonEt+0xf0e>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	2b04      	cmp	r3, #4
 8006136:	d105      	bne.n	8006144 <_ZN5Motor10komutasyonEt+0xef0>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	2200      	movs	r2, #0
 8006140:	639a      	str	r2, [r3, #56]	@ 0x38
 8006142:	e00e      	b.n	8006162 <_ZN5Motor10komutasyonEt+0xf0e>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	2b08      	cmp	r3, #8
 800614a:	d105      	bne.n	8006158 <_ZN5Motor10komutasyonEt+0xf04>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2200      	movs	r2, #0
 8006154:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006156:	e004      	b.n	8006162 <_ZN5Motor10komutasyonEt+0xf0e>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	2200      	movs	r2, #0
 8006160:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	68db      	ldr	r3, [r3, #12]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d105      	bne.n	8006176 <_ZN5Motor10komutasyonEt+0xf22>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2200      	movs	r2, #0
 8006172:	635a      	str	r2, [r3, #52]	@ 0x34
 8006174:	e018      	b.n	80061a8 <_ZN5Motor10komutasyonEt+0xf54>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	68db      	ldr	r3, [r3, #12]
 800617a:	2b04      	cmp	r3, #4
 800617c:	d105      	bne.n	800618a <_ZN5Motor10komutasyonEt+0xf36>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	2200      	movs	r2, #0
 8006186:	639a      	str	r2, [r3, #56]	@ 0x38
 8006188:	e00e      	b.n	80061a8 <_ZN5Motor10komutasyonEt+0xf54>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	68db      	ldr	r3, [r3, #12]
 800618e:	2b08      	cmp	r3, #8
 8006190:	d105      	bne.n	800619e <_ZN5Motor10komutasyonEt+0xf4a>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	2200      	movs	r2, #0
 800619a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800619c:	e004      	b.n	80061a8 <_ZN5Motor10komutasyonEt+0xf54>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	2200      	movs	r2, #0
 80061a6:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	691b      	ldr	r3, [r3, #16]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d105      	bne.n	80061bc <_ZN5Motor10komutasyonEt+0xf68>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	2200      	movs	r2, #0
 80061b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80061ba:	e018      	b.n	80061ee <_ZN5Motor10komutasyonEt+0xf9a>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	691b      	ldr	r3, [r3, #16]
 80061c0:	2b04      	cmp	r3, #4
 80061c2:	d105      	bne.n	80061d0 <_ZN5Motor10komutasyonEt+0xf7c>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	2200      	movs	r2, #0
 80061cc:	639a      	str	r2, [r3, #56]	@ 0x38
 80061ce:	e00e      	b.n	80061ee <_ZN5Motor10komutasyonEt+0xf9a>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	691b      	ldr	r3, [r3, #16]
 80061d4:	2b08      	cmp	r3, #8
 80061d6:	d105      	bne.n	80061e4 <_ZN5Motor10komutasyonEt+0xf90>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	2200      	movs	r2, #0
 80061e0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80061e2:	e004      	b.n	80061ee <_ZN5Motor10komutasyonEt+0xf9a>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	2200      	movs	r2, #0
 80061ec:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6958      	ldr	r0, [r3, #20]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	8b1b      	ldrh	r3, [r3, #24]
 80061f6:	2201      	movs	r2, #1
 80061f8:	4619      	mov	r1, r3
 80061fa:	f7fc fa4e 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	69d8      	ldr	r0, [r3, #28]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	8c1b      	ldrh	r3, [r3, #32]
 8006206:	2201      	movs	r2, #1
 8006208:	4619      	mov	r1, r3
 800620a:	f7fc fa46 	bl	800269a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006216:	2201      	movs	r2, #1
 8006218:	4619      	mov	r1, r3
 800621a:	f7fc fa3e 	bl	800269a <HAL_GPIO_WritePin>

					break;
 800621e:	bf00      	nop
			}

    		break;
 8006220:	bf00      	nop

    }

}
 8006222:	3708      	adds	r7, #8
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}

08006228 <memset>:
 8006228:	4603      	mov	r3, r0
 800622a:	4402      	add	r2, r0
 800622c:	4293      	cmp	r3, r2
 800622e:	d100      	bne.n	8006232 <memset+0xa>
 8006230:	4770      	bx	lr
 8006232:	f803 1b01 	strb.w	r1, [r3], #1
 8006236:	e7f9      	b.n	800622c <memset+0x4>

08006238 <__libc_init_array>:
 8006238:	b570      	push	{r4, r5, r6, lr}
 800623a:	2600      	movs	r6, #0
 800623c:	4d0c      	ldr	r5, [pc, #48]	@ (8006270 <__libc_init_array+0x38>)
 800623e:	4c0d      	ldr	r4, [pc, #52]	@ (8006274 <__libc_init_array+0x3c>)
 8006240:	1b64      	subs	r4, r4, r5
 8006242:	10a4      	asrs	r4, r4, #2
 8006244:	42a6      	cmp	r6, r4
 8006246:	d109      	bne.n	800625c <__libc_init_array+0x24>
 8006248:	f000 f81a 	bl	8006280 <_init>
 800624c:	2600      	movs	r6, #0
 800624e:	4d0a      	ldr	r5, [pc, #40]	@ (8006278 <__libc_init_array+0x40>)
 8006250:	4c0a      	ldr	r4, [pc, #40]	@ (800627c <__libc_init_array+0x44>)
 8006252:	1b64      	subs	r4, r4, r5
 8006254:	10a4      	asrs	r4, r4, #2
 8006256:	42a6      	cmp	r6, r4
 8006258:	d105      	bne.n	8006266 <__libc_init_array+0x2e>
 800625a:	bd70      	pop	{r4, r5, r6, pc}
 800625c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006260:	4798      	blx	r3
 8006262:	3601      	adds	r6, #1
 8006264:	e7ee      	b.n	8006244 <__libc_init_array+0xc>
 8006266:	f855 3b04 	ldr.w	r3, [r5], #4
 800626a:	4798      	blx	r3
 800626c:	3601      	adds	r6, #1
 800626e:	e7f2      	b.n	8006256 <__libc_init_array+0x1e>
 8006270:	080062c4 	.word	0x080062c4
 8006274:	080062c4 	.word	0x080062c4
 8006278:	080062c4 	.word	0x080062c4
 800627c:	080062cc 	.word	0x080062cc

08006280 <_init>:
 8006280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006282:	bf00      	nop
 8006284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006286:	bc08      	pop	{r3}
 8006288:	469e      	mov	lr, r3
 800628a:	4770      	bx	lr

0800628c <_fini>:
 800628c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800628e:	bf00      	nop
 8006290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006292:	bc08      	pop	{r3}
 8006294:	469e      	mov	lr, r3
 8006296:	4770      	bx	lr
