{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731010936814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010936815 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010936815 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010936815 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010936815 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010936815 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010936815 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010936815 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010936815 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010936815 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010936815 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010936815 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010936815 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010936815 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010936815 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731010936815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  7 14:22:16 2024 " "Processing started: Thu Nov  7 14:22:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731010936815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010936815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010936815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731010937172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731010937172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structural " "Found design unit 1: alu-structural" {  } { { "../../proj/src/Alu/alu.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/alu.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943285 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../proj/src/Alu/alu.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/alu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/equalityModule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/equalityModule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equalityModule-dataflow " "Found design unit 1: equalityModule-dataflow" {  } { { "../../proj/src/Alu/equalityModule.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/equalityModule.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943288 ""} { "Info" "ISGN_ENTITY_NAME" "1 equalityModule " "Found entity 1: equalityModule" {  } { { "../../proj/src/Alu/equalityModule.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/equalityModule.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/equalityMuxModule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/equalityMuxModule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equalityMuxModule-dataflow " "Found design unit 1: equalityMuxModule-dataflow" {  } { { "../../proj/src/Alu/equalityMuxModule.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/equalityMuxModule.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943288 ""} { "Info" "ISGN_ENTITY_NAME" "1 equalityMuxModule " "Found entity 1: equalityMuxModule" {  } { { "../../proj/src/Alu/equalityMuxModule.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/equalityMuxModule.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/lessThanModule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/lessThanModule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lessThanModule-dataflow " "Found design unit 1: lessThanModule-dataflow" {  } { { "../../proj/src/Alu/lessThanModule.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/lessThanModule.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943289 ""} { "Info" "ISGN_ENTITY_NAME" "1 lessThanModule " "Found entity 1: lessThanModule" {  } { { "../../proj/src/Alu/lessThanModule.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/lessThanModule.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/mux8t1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/mux8t1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8t1_32-structural " "Found design unit 1: mux8t1_32-structural" {  } { { "../../proj/src/Alu/mux8t1_32.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/mux8t1_32.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943290 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8t1_32 " "Found entity 1: mux8t1_32" {  } { { "../../proj/src/Alu/mux8t1_32.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/mux8t1_32.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BarrelShifter/barrelShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BarrelShifter/barrelShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelShifter-structural " "Found design unit 1: barrelShifter-structural" {  } { { "../../proj/src/BarrelShifter/barrelShifter.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BarrelShifter/barrelShifter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943291 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelShifter " "Found entity 1: barrelShifter" {  } { { "../../proj/src/BarrelShifter/barrelShifter.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BarrelShifter/barrelShifter.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BarrelShifter/vectorReverser_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BarrelShifter/vectorReverser_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectorReverser_N-dataflow " "Found design unit 1: vectorReverser_N-dataflow" {  } { { "../../proj/src/BarrelShifter/vectorReverser_N.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BarrelShifter/vectorReverser_N.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943292 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectorReverser_N " "Found entity 1: vectorReverser_N" {  } { { "../../proj/src/BarrelShifter/vectorReverser_N.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BarrelShifter/vectorReverser_N.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/BottomLevel/andg2.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943293 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/BottomLevel/andg2.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/BottomLevel/dffg.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943294 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/BottomLevel/dffg.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/BottomLevel/invg.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943295 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/BottomLevel/invg.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structure " "Found design unit 1: mux2t1-structure" {  } { { "../../proj/src/BottomLevel/mux2t1.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943296 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/BottomLevel/mux2t1.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/BottomLevel/mux2t1_N.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943297 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/BottomLevel/mux2t1_N.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/BottomLevel/org2.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943297 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/BottomLevel/org2.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/BottomLevel/xorg2.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943298 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/BottomLevel/xorg2.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carryLookaheadAdder-mixed " "Found design unit 1: carryLookaheadAdder-mixed" {  } { { "../../proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943299 ""} { "Info" "ISGN_ENTITY_NAME" "1 carryLookaheadAdder " "Found entity 1: carryLookaheadAdder" {  } { { "../../proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/CarryLookaheadAdder/fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/CarryLookaheadAdder/fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-structure " "Found design unit 1: fullAdder-structure" {  } { { "../../proj/src/CarryLookaheadAdder/fullAdder.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/CarryLookaheadAdder/fullAdder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943300 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../../proj/src/CarryLookaheadAdder/fullAdder.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/CarryLookaheadAdder/fullAdder.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-behavioral " "Found design unit 1: controlUnit-behavioral" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943302 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder1bit-structure " "Found design unit 1: adder1bit-structure" {  } { { "../../proj/src/FetchLogic/adder1bit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder1bit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943302 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder1bit " "Found entity 1: adder1bit" {  } { { "../../proj/src/FetchLogic/adder1bit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder1bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_N-structure " "Found design unit 1: adder_N-structure" {  } { { "../../proj/src/FetchLogic/adder_N.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder_N.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943303 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_N " "Found entity 1: adder_N" {  } { { "../../proj/src/FetchLogic/adder_N.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/dffgPC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/dffgPC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffgPC-mixed " "Found design unit 1: dffgPC-mixed" {  } { { "../../proj/src/FetchLogic/dffgPC.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/dffgPC.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943304 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffgPC " "Found entity 1: dffgPC" {  } { { "../../proj/src/FetchLogic/dffgPC.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/dffgPC.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/fetchLogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/fetchLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetchLogic-structural " "Found design unit 1: fetchLogic-structural" {  } { { "../../proj/src/FetchLogic/fetchLogic.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/fetchLogic.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943305 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetchLogic " "Found entity 1: fetchLogic" {  } { { "../../proj/src/FetchLogic/fetchLogic.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/fetchLogic.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/reg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/reg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_N-structure " "Found design unit 1: reg_N-structure" {  } { { "../../proj/src/FetchLogic/reg_N.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/reg_N.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943306 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_N " "Found entity 1: reg_N" {  } { { "../../proj/src/FetchLogic/reg_N.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/reg_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/reg_NPC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/reg_NPC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_NPC-structure " "Found design unit 1: reg_NPC-structure" {  } { { "../../proj/src/FetchLogic/reg_NPC.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/reg_NPC.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943307 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_NPC " "Found entity 1: reg_NPC" {  } { { "../../proj/src/FetchLogic/reg_NPC.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/reg_NPC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/MIPS_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/OnesComp/onesComp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/OnesComp/onesComp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onesComp-structure " "Found design unit 1: onesComp-structure" {  } { { "../../proj/src/OnesComp/onesComp.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/OnesComp/onesComp.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943309 ""} { "Info" "ISGN_ENTITY_NAME" "1 onesComp " "Found entity 1: onesComp" {  } { { "../../proj/src/OnesComp/onesComp.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/OnesComp/onesComp.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/OnesComp/onesComp_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/OnesComp/onesComp_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onesComp_N-structural " "Found design unit 1: onesComp_N-structural" {  } { { "../../proj/src/OnesComp/onesComp_N.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/OnesComp/onesComp_N.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943309 ""} { "Info" "ISGN_ENTITY_NAME" "1 onesComp_N " "Found entity 1: onesComp_N" {  } { { "../../proj/src/OnesComp/onesComp_N.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/OnesComp/onesComp_N.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_EXMEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_EXMEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_EXMEM-structure " "Found design unit 1: reg_EXMEM-structure" {  } { { "../../proj/src/PipelineRegisters/reg_EXMEM.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_EXMEM.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943310 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_EXMEM " "Found entity 1: reg_EXMEM" {  } { { "../../proj/src/PipelineRegisters/reg_EXMEM.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_EXMEM.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_IDEX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_IDEX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_IDEX-structure " "Found design unit 1: reg_IDEX-structure" {  } { { "../../proj/src/PipelineRegisters/reg_IDEX.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_IDEX.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943311 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_IDEX " "Found entity 1: reg_IDEX" {  } { { "../../proj/src/PipelineRegisters/reg_IDEX.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_IDEX.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_IFID.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_IFID.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_IFID-structure " "Found design unit 1: reg_IFID-structure" {  } { { "../../proj/src/PipelineRegisters/reg_IFID.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_IFID.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943312 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_IFID " "Found entity 1: reg_IFID" {  } { { "../../proj/src/PipelineRegisters/reg_IFID.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_IFID.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_MEMWB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_MEMWB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_MEMWB-structure " "Found design unit 1: reg_MEMWB-structure" {  } { { "../../proj/src/PipelineRegisters/reg_MEMWB.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_MEMWB.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943313 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_MEMWB " "Found entity 1: reg_MEMWB" {  } { { "../../proj/src/PipelineRegisters/reg_MEMWB.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/PipelineRegisters/reg_MEMWB.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943315 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5t32-dataflow " "Found design unit 1: decoder5t32-dataflow" {  } { { "../../proj/src/TopLevel/decoder5t32.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943316 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5t32 " "Found entity 1: decoder5t32" {  } { { "../../proj/src/TopLevel/decoder5t32.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943317 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/mux32t1_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/mux32t1_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1_new-mux_arch " "Found design unit 1: mux32t1_new-mux_arch" {  } { { "../../proj/src/TopLevel/mux32t1_new.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/mux32t1_new.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943317 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1_new " "Found entity 1: mux32t1_new" {  } { { "../../proj/src/TopLevel/mux32t1_new.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/mux32t1_new.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/regFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/regFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-structure " "Found design unit 1: regFile-structure" {  } { { "../../proj/src/TopLevel/regFile.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/regFile.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943318 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "../../proj/src/TopLevel/regFile.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/regFile.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/sign_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext-dataflow " "Found design unit 1: sign_ext-dataflow" {  } { { "../../proj/src/TopLevel/sign_ext.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/sign_ext.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943319 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Found entity 1: sign_ext" {  } { { "../../proj/src/TopLevel/sign_ext.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/sign_ext.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010943319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731010943439 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(55) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(55): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731010943440 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(58) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(58): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731010943440 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_PCfour MIPS_Processor.vhd(305) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(305): used implicit default value for signal \"s_PCfour\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 305 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731010943440 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_aluCar MIPS_Processor.vhd(306) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(306): object \"s_aluCar\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731010943440 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp MIPS_Processor.vhd(307) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(307): object \"temp\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731010943440 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempt MIPS_Processor.vhd(307) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(307): object \"tempt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731010943440 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "so_Car_PC4 MIPS_Processor.vhd(307) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(307): object \"so_Car_PC4\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731010943440 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_regDstIDEX MIPS_Processor.vhd(325) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(325): object \"s_regDstIDEX\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 325 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731010943440 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_BranchMEMWB MIPS_Processor.vhd(341) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(341): object \"s_BranchMEMWB\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731010943440 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_NPC reg_NPC:g_NBITREG " "Elaborating entity \"reg_NPC\" for hierarchy \"reg_NPC:g_NBITREG\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_NBITREG" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:0:REGI " "Elaborating entity \"dffg\" for hierarchy \"reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:0:REGI\"" {  } { { "../../proj/src/FetchLogic/reg_NPC.vhd" "\\G_NBit_Reg0:0:REGI" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/reg_NPC.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffgPC reg_NPC:g_NBITREG\|dffgPC:\\G_NBit_Reg1:22:REGI " "Elaborating entity \"dffgPC\" for hierarchy \"reg_NPC:g_NBITREG\|dffgPC:\\G_NBit_Reg1:22:REGI\"" {  } { { "../../proj/src/FetchLogic/reg_NPC.vhd" "\\G_NBit_Reg1:22:REGI" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/reg_NPC.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:g_NBITMUX_PCnextAddr " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:g_NBITMUX_PCnextAddr\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_NBITMUX_PCnextAddr" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 mux2t1_N:g_NBITMUX_PCnextAddr\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"mux2t1_N:g_NBITMUX_PCnextAddr\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/BottomLevel/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg mux2t1_N:g_NBITMUX_PCnextAddr\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:g_Not " "Elaborating entity \"invg\" for hierarchy \"mux2t1_N:g_NBITMUX_PCnextAddr\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:g_Not\"" {  } { { "../../proj/src/BottomLevel/mux2t1.vhd" "g_Not" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 mux2t1_N:g_NBITMUX_PCnextAddr\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:g_And1 " "Elaborating entity \"andg2\" for hierarchy \"mux2t1_N:g_NBITMUX_PCnextAddr\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:g_And1\"" {  } { { "../../proj/src/BottomLevel/mux2t1.vhd" "g_And1" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 mux2t1_N:g_NBITMUX_PCnextAddr\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:g_Or " "Elaborating entity \"org2\" for hierarchy \"mux2t1_N:g_NBITMUX_PCnextAddr\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:g_Or\"" {  } { { "../../proj/src/BottomLevel/mux2t1.vhd" "g_Or" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_N adder_N:g_NBITADDER_PC " "Elaborating entity \"adder_N\" for hierarchy \"adder_N:g_NBITADDER_PC\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_NBITADDER_PC" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder1bit adder_N:g_NBITADDER_PC\|adder1bit:\\G_NBit_Adder:0:ADDERI " "Elaborating entity \"adder1bit\" for hierarchy \"adder_N:g_NBITADDER_PC\|adder1bit:\\G_NBit_Adder:0:ADDERI\"" {  } { { "../../proj/src/FetchLogic/adder_N.vhd" "\\G_NBit_Adder:0:ADDERI" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder_N.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 adder_N:g_NBITADDER_PC\|adder1bit:\\G_NBit_Adder:0:ADDERI\|xorg2:g_XOR " "Elaborating entity \"xorg2\" for hierarchy \"adder_N:g_NBITADDER_PC\|adder1bit:\\G_NBit_Adder:0:ADDERI\|xorg2:g_XOR\"" {  } { { "../../proj/src/FetchLogic/adder1bit.vhd" "g_XOR" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/adder1bit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_IFID reg_IFID:IFID_Pipeline_Reg " "Elaborating entity \"reg_IFID\" for hierarchy \"reg_IFID:IFID_Pipeline_Reg\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IFID_Pipeline_Reg" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:g_SIGNEXT " "Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:g_SIGNEXT\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_SIGNEXT" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:g_REGFILE " "Elaborating entity \"regFile\" for hierarchy \"regFile:g_REGFILE\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_REGFILE" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5t32 regFile:g_REGFILE\|decoder5t32:g_DECODER " "Elaborating entity \"decoder5t32\" for hierarchy \"regFile:g_REGFILE\|decoder5t32:g_DECODER\"" {  } { { "../../proj/src/TopLevel/regFile.vhd" "g_DECODER" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/regFile.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N regFile:g_REGFILE\|reg_N:\\G_N_Reg_ZERO:0:REGIZERO " "Elaborating entity \"reg_N\" for hierarchy \"regFile:g_REGFILE\|reg_N:\\G_N_Reg_ZERO:0:REGIZERO\"" {  } { { "../../proj/src/TopLevel/regFile.vhd" "\\G_N_Reg_ZERO:0:REGIZERO" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/regFile.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1_new regFile:g_REGFILE\|mux32t1_new:g_MUX_RS " "Elaborating entity \"mux32t1_new\" for hierarchy \"regFile:g_REGFILE\|mux32t1_new:g_MUX_RS\"" {  } { { "../../proj/src/TopLevel/regFile.vhd" "g_MUX_RS" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/regFile.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:g_CONTRUNIT " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:g_CONTRUNIT\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_CONTRUNIT" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943800 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731010943801 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731010943801 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731010943801 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWrite controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731010943801 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWrite controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731010943801 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUControl controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"ALUControl\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731010943801 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "beq controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"beq\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731010943801 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bne controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"bne\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731010943801 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "j controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"j\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731010943801 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jr controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"jr\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731010943801 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sltu controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"sltu\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731010943801 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shiftVariable controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"shiftVariable\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731010943801 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signSel controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"signSel\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731010943801 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "upper_immediate controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"upper_immediate\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731010943801 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "UnsignedNoOverflow controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"UnsignedNoOverflow\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731010943801 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_halt controlUnit.vhd(58) " "VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable \"s_halt\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731010943801 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_halt controlUnit.vhd(58) " "Inferred latch for \"s_halt\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943802 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UnsignedNoOverflow controlUnit.vhd(58) " "Inferred latch for \"UnsignedNoOverflow\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943802 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upper_immediate controlUnit.vhd(58) " "Inferred latch for \"upper_immediate\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943802 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signSel controlUnit.vhd(58) " "Inferred latch for \"signSel\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943802 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftVariable controlUnit.vhd(58) " "Inferred latch for \"shiftVariable\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943802 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sltu controlUnit.vhd(58) " "Inferred latch for \"sltu\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943802 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jr controlUnit.vhd(58) " "Inferred latch for \"jr\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943802 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j controlUnit.vhd(58) " "Inferred latch for \"j\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943802 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bne controlUnit.vhd(58) " "Inferred latch for \"bne\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943803 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beq controlUnit.vhd(58) " "Inferred latch for \"beq\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943803 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] controlUnit.vhd(58) " "Inferred latch for \"ALUControl\[0\]\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943803 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] controlUnit.vhd(58) " "Inferred latch for \"ALUControl\[1\]\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943803 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] controlUnit.vhd(58) " "Inferred latch for \"ALUControl\[2\]\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943803 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] controlUnit.vhd(58) " "Inferred latch for \"ALUControl\[3\]\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943803 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite controlUnit.vhd(58) " "Inferred latch for \"MemWrite\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943803 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite controlUnit.vhd(58) " "Inferred latch for \"RegWrite\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943803 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg controlUnit.vhd(58) " "Inferred latch for \"MemtoReg\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943803 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc controlUnit.vhd(58) " "Inferred latch for \"ALUSrc\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943803 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst controlUnit.vhd(58) " "Inferred latch for \"RegDst\" at controlUnit.vhd(58)" {  } { { "../../proj/src/ControlLogic/controlUnit.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/ControlLogic/controlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010943803 "|MIPS_Processor|controlUnit:g_CONTRUNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_IDEX reg_IDEX:IDEX_Pipeline_Reg " "Elaborating entity \"reg_IDEX\" for hierarchy \"reg_IDEX:IDEX_Pipeline_Reg\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IDEX_Pipeline_Reg" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchLogic fetchLogic:g_FETCHLOGIC " "Elaborating entity \"fetchLogic\" for hierarchy \"fetchLogic:g_FETCHLOGIC\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_FETCHLOGIC" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010943900 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "so_Car_I fetchLogic.vhd(61) " "Verilog HDL or VHDL warning at fetchLogic.vhd(61): object \"so_Car_I\" assigned a value but never read" {  } { { "../../proj/src/FetchLogic/fetchLogic.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/FetchLogic/fetchLogic.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731010943900 "|MIPS_Processor|fetchLogic:g_FETCHLOGIC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:g_ALU " "Elaborating entity \"alu\" for hierarchy \"alu:g_ALU\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "g_ALU" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010944038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalityModule alu:g_ALU\|equalityModule:e_equalityModule " "Elaborating entity \"equalityModule\" for hierarchy \"alu:g_ALU\|equalityModule:e_equalityModule\"" {  } { { "../../proj/src/Alu/alu.vhd" "e_equalityModule" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/alu.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010944052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalityMuxModule alu:g_ALU\|equalityMuxModule:e_equalityMuxModule " "Elaborating entity \"equalityMuxModule\" for hierarchy \"alu:g_ALU\|equalityMuxModule:e_equalityMuxModule\"" {  } { { "../../proj/src/Alu/alu.vhd" "e_equalityMuxModule" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/alu.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010944056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lessThanModule alu:g_ALU\|lessThanModule:l_lessThanModule " "Elaborating entity \"lessThanModule\" for hierarchy \"alu:g_ALU\|lessThanModule:l_lessThanModule\"" {  } { { "../../proj/src/Alu/alu.vhd" "l_lessThanModule" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/alu.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010944060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carryLookaheadAdder alu:g_ALU\|carryLookaheadAdder:c_carryAdder " "Elaborating entity \"carryLookaheadAdder\" for hierarchy \"alu:g_ALU\|carryLookaheadAdder:c_carryAdder\"" {  } { { "../../proj/src/Alu/alu.vhd" "c_carryAdder" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/alu.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010944065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onesComp_N alu:g_ALU\|carryLookaheadAdder:c_carryAdder\|onesComp_N:g_onesComp " "Elaborating entity \"onesComp_N\" for hierarchy \"alu:g_ALU\|carryLookaheadAdder:c_carryAdder\|onesComp_N:g_onesComp\"" {  } { { "../../proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd" "g_onesComp" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010944073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onesComp alu:g_ALU\|carryLookaheadAdder:c_carryAdder\|onesComp_N:g_onesComp\|onesComp:\\G_NBit_ONES:0:ONESI " "Elaborating entity \"onesComp\" for hierarchy \"alu:g_ALU\|carryLookaheadAdder:c_carryAdder\|onesComp_N:g_onesComp\|onesComp:\\G_NBit_ONES:0:ONESI\"" {  } { { "../../proj/src/OnesComp/onesComp_N.vhd" "\\G_NBit_ONES:0:ONESI" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/OnesComp/onesComp_N.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010944077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder alu:g_ALU\|carryLookaheadAdder:c_carryAdder\|fullAdder:\\G_NBit_FULL:0:FULLI " "Elaborating entity \"fullAdder\" for hierarchy \"alu:g_ALU\|carryLookaheadAdder:c_carryAdder\|fullAdder:\\G_NBit_FULL:0:FULLI\"" {  } { { "../../proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd" "\\G_NBit_FULL:0:FULLI" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010944124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifter alu:g_ALU\|barrelShifter:b_barrelShifter " "Elaborating entity \"barrelShifter\" for hierarchy \"alu:g_ALU\|barrelShifter:b_barrelShifter\"" {  } { { "../../proj/src/Alu/alu.vhd" "b_barrelShifter" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/alu.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010944208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorReverser_N alu:g_ALU\|barrelShifter:b_barrelShifter\|vectorReverser_N:VECTORREVERSER " "Elaborating entity \"vectorReverser_N\" for hierarchy \"alu:g_ALU\|barrelShifter:b_barrelShifter\|vectorReverser_N:VECTORREVERSER\"" {  } { { "../../proj/src/BarrelShifter/barrelShifter.vhd" "VECTORREVERSER" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/BarrelShifter/barrelShifter.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010944226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8t1_32 alu:g_ALU\|mux8t1_32:a_aluOutMux " "Elaborating entity \"mux8t1_32\" for hierarchy \"alu:g_ALU\|mux8t1_32:a_aluOutMux\"" {  } { { "../../proj/src/Alu/alu.vhd" "a_aluOutMux" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/Alu/alu.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010944424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_EXMEM reg_EXMEM:EXMEM_Pipeline_Red " "Elaborating entity \"reg_EXMEM\" for hierarchy \"reg_EXMEM:EXMEM_Pipeline_Red\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "EXMEM_Pipeline_Red" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010944643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_MEMWB reg_MEMWB:MEMWB " "Elaborating entity \"reg_MEMWB\" for hierarchy \"reg_MEMWB:MEMWB\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MEMWB" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010944681 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:IMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:IMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:DMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:DMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731010946608 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731010946608 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1731010946608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:IMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:IMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010946784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:IMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:IMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731010946784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731010946784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731010946784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731010946784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731010946784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731010946784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731010946784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731010946784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731010946784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731010946784 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731010946784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/internal/QuartusWork/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731010946839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010946839 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731010947860 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731010951306 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731010951792 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731010951792 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731010952086 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1731010952086 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3747 " "Implemented 3747 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731010952087 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731010952087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3584 " "Implemented 3584 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731010952087 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731010952087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731010952087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "831 " "Peak virtual memory: 831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731010952119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  7 14:22:32 2024 " "Processing ended: Thu Nov  7 14:22:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731010952119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731010952119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731010952119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731010952119 ""}
