0.6
2018.2
Jun 14 2018
20:07:38
/home/jack/Documents/Git/riscvsoc/cpu/headers/alu_definitions.vh,1550164098,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/headers/control_definitions.vh,1551397450,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/headers/general_definitions.vh,1551570942,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/headers/immediate_generator.vh,1550377526,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/headers/load_generator.vh,1550177274,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/headers/store_generator.vh,1550178158,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/mux_privilege_tb.v,1551182603,verilog,,,,mux_privilege_tb,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/pc_sel.v,1551108672,verilog,,/home/jack/Documents/Git/riscvsoc/cpu/registers.v,,pc_sel,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/tb/mux3_tb.v,1551182259,verilog,,,,mux3_tb,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/tb/pc_sel_tb.v,1551108085,verilog,,,,pc_sel_tb,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc/cpu/tb/privilege_tb.v,1551372660,verilog,,,,privilege_tb,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/add.v,1551838863,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/alu.v,,add,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/alu.v,1551839872,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/branch_comparator.v,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/alu_definitions.vh,alu,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/branch_comparator.v,1551842614,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/control.v,,branch_comparator,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/control.v,1551842670,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/cpu.v,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/control_definitions.vh,control,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/cpu.v,1551841788,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/data_memory.v,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/general_definitions.vh,cpu,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/data_memory.v,1551839516,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v,,data_memory,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v,1551840055,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/immediate_generator.v,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/general_definitions.vh,decode,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/alu_definitions.vh,1551838863,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/control_definitions.vh,1551838863,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/general_definitions.vh,1551838863,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/immediate_generator.vh,1551838863,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/load_generator.vh,1551838863,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/store_generator.vh,1551838863,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/immediate_generator.v,1551840031,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/instruction_memory.v,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/immediate_generator.vh,immediate_generator,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/instruction_memory.v,1551839516,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/load_generator.v,,instruction_memory,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/load_generator.v,1551840040,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux2.v,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/load_generator.vh,load_generator,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux2.v,1551838863,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux3.v,,mux2,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux3.v,1551840046,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux_privilege.v,,mux3,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/mux_privilege.v,1551838863,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/pc.v,,mux_privilege,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/pc.v,1551842362,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/privilege.v,,pc,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/privilege.v,1551842583,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/registers.v,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/alu_definitions.vh,privilege,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/registers.v,1551840112,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/store_generator.v,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/general_definitions.vh,registers,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/store_generator.v,1551840119,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/tb/cpu_tb.v,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/store_generator.vh,store_generator,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/tb/cpu_tb.v,1551884616,verilog,,,,cpu_tb,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.sim/sim_1/behav/xsim/glbl.v,1551838863,verilog,,,,glbl,,,,,,,,
