

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_volta_islip.icnt # Interconnection network config file
-inct_in_buffer_limit                   64 # in_buffer_limit
-inct_out_buffer_limit                   64 # out_buffer_limit
-inct_subnets                           2 # subnets
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-l1_latency                            28 # L1 Hit Latency
-smem_latency                          19 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      40 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-adaptive_volta_cache_config                    1 # adaptive_volta_cache_config
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-mem_unit_ports                         4 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-sub_core_model                         1 # Sub Core Volta/Pascal model (default = off)
-enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-perf_sim_memcpy                        1 # Fill the L2 cache on memcpy
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:L,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dual_bus_interface                     1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-Seperate_Write_Queue_Enable                    0 # Seperate_Write_Queue_Enable
-Write_Queue_Size                32:28:16 # Write_Queue_Size
-Elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx1080Ti_to_volta.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1455.0:1455.0:1455.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1455000000.000000:1455000000.000000:1455000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000068728522337:0.00000000068728522337:0.00000000068728522337:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 40
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14  15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35  36  37  38  39
GPGPU-Sim uArch:   40  41  42  43  44  45  46  47  48  49
GPGPU-Sim uArch:   50  51  52  53  54  55  56  57  58  59
GPGPU-Sim uArch:   60  61  62  63  64  65  66  67  68  69
GPGPU-Sim uArch:   70  71  72  73  74  75  76  77  78  79
GPGPU-Sim uArch:   80  81  82  83  84  85  86  87  88  89
GPGPU-Sim uArch:   90  91  92  93  94  95  96  97  98  99
GPGPU-Sim uArch:  100 101 102 103
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 40
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14  15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35  36  37  38  39
GPGPU-Sim uArch:   40  41  42  43  44  45  46  47  48  49
GPGPU-Sim uArch:   50  51  52  53  54  55  56  57  58  59
GPGPU-Sim uArch:   60  61  62  63  64  65  66  67  68  69
GPGPU-Sim uArch:   70  71  72  73  74  75  76  77  78  79
GPGPU-Sim uArch:   80  81  82  83  84  85  86  87  88  89
GPGPU-Sim uArch:   90  91  92  93  94  95  96  97  98  99
GPGPU-Sim uArch:  100 101 102 103
067e2f823741fb9f6b9b948ed699b47c  /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
Extracting PTX file and ptxas options    1: backprop.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
Running md5sum using "md5sum /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop "
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
Extracting specific PTX file named backprop.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402350, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing backprop.1.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17647_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17648_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from backprop.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=21, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=14, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402270, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 524288
Starting training kernel
Performing GPU computation
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe261006c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe261006c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe261006b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe261006b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe261006ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe261006a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x402270 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (backprop.1.sm_30.ptx:48) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x098 (backprop.1.sm_30.ptx:57) cvta.to.global.u64 %rd1, %rd4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x150 (backprop.1.sm_30.ptx:80) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (backprop.1.sm_30.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (backprop.1.sm_30.ptx:93) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (backprop.1.sm_30.ptx:108) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x220 (backprop.1.sm_30.ptx:112) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (backprop.1.sm_30.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x248 (backprop.1.sm_30.ptx:119) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290 (backprop.1.sm_30.ptx:132) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x250 (backprop.1.sm_30.ptx:120) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258 (backprop.1.sm_30.ptx:123) cvta.to.global.u64 %rd10, %rd5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,32768,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 112KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 226496
gpu_sim_insn = 839385088
gpu_ipc =    3705.9600
gpu_tot_sim_cycle = 226496
gpu_tot_sim_insn = 839385088
gpu_tot_ipc =    3705.9600
gpu_tot_issued_cta = 32768
gpu_occupancy = 98.9600% 
gpu_tot_occupancy = 98.9600% 
max_total_param_size = 0
gpu_stall_dramfull = 1949
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.4385
partiton_level_parallism_total  =      12.4385
partiton_level_parallism_util =      12.8385
partiton_level_parallism_util_total  =      12.8385
L2_BW  =     579.4485 GB/Sec
L2_BW_total  =     579.4485 GB/Sec
gpu_total_sim_rate=165853

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17629184
	L1I_total_cache_misses = 22918
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 143267
L1D_cache:
	L1D_cache_core[0]: Access = 80262, Miss = 51612, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 80458, Miss = 51735, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 80360, Miss = 51671, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 80556, Miss = 51800, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 80360, Miss = 51674, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 79870, Miss = 51374, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 79968, Miss = 51425, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 80066, Miss = 51491, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 80556, Miss = 51800, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 80458, Miss = 51736, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 80164, Miss = 51549, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 80360, Miss = 51675, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 80360, Miss = 51682, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 80164, Miss = 51550, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 80066, Miss = 51489, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 80066, Miss = 51483, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 80360, Miss = 51674, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 80360, Miss = 51673, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 79968, Miss = 51436, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 79968, Miss = 51428, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 80654, Miss = 51856, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 80458, Miss = 51741, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 80360, Miss = 51674, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 80654, Miss = 51867, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 80262, Miss = 51611, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 80458, Miss = 51735, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 80360, Miss = 51676, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 80164, Miss = 51553, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 80360, Miss = 51680, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 80556, Miss = 51804, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 79968, Miss = 51428, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 80262, Miss = 51607, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 80066, Miss = 51485, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 80164, Miss = 51555, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 80556, Miss = 51796, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 80164, Miss = 51555, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 80262, Miss = 51614, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 80164, Miss = 51546, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 80066, Miss = 51492, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 80556, Miss = 51819, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3211264
	L1D_total_cache_misses = 2065051
	L1D_total_cache_miss_rate = 0.6431
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 1048576
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 865606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 772791
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1043456
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1146210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 407527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 19127
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17606266
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22918
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 143267
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1638400
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1048576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1572864
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17629184

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 143267
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7599, 5916, 6477, 5916, 7038, 5916, 6477, 5916, 7599, 5916, 6477, 5916, 7038, 5916, 6477, 5916, 7748, 6032, 6604, 6032, 7176, 6032, 6604, 6032, 7599, 5916, 6477, 5916, 7038, 5916, 6477, 5916, 7599, 5916, 6477, 5916, 7038, 5916, 6477, 5916, 7599, 5916, 6477, 5916, 7038, 5916, 6477, 5916, 7599, 5916, 6477, 5916, 7038, 5916, 6477, 5916, 7599, 5916, 6477, 5916, 7038, 5916, 6477, 5916, 
gpgpu_n_tot_thrd_icount = 1053818880
gpgpu_n_tot_w_icount = 32931840
gpgpu_n_stall_shd_mem = 2288028
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1243844
gpgpu_n_mem_write_global = 1572864
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 8912896
gpgpu_n_store_insn = 8912896
gpgpu_n_shmem_insn = 66584576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33554432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2162688
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:971426	W0_Idle:2375492	W0_Scoreboard:35893774	W1:0	W2:3407872	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5406720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24117248
single_issue_nums: WS0:9404416	WS1:7602176	WS2:8323072	WS3:7602176	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9950752 {8:1243844,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 62914560 {40:1572864,}
traffic_breakdown_coretomem[INST_ACC_R] = 3840 {8:480,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49753760 {40:1243844,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12582912 {8:1572864,}
traffic_breakdown_memtocore[INST_ACC_R] = 76800 {40:1920,}
maxmflatency = 1647 
max_icnt2mem_latency = 617 
maxmrqlatency = 1094 
max_icnt2sh_latency = 374 
averagemflatency = 264 
avg_icnt2mem_latency = 41 
avg_mrq_latency = 52 
avg_icnt2sh_latency = 17 
mrq_lat_table:118520 	271814 	140694 	117904 	104382 	227603 	254715 	170305 	20877 	766 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1511301 	1230836 	72987 	1744 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	128 	284934 	1206232 	938898 	301101 	62066 	23520 	389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	965542 	992773 	477313 	289858 	85175 	6007 	200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	234 	207 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6539      6824      7870      7893      8414      8288      9762      9776      9999     10088      9667      9769      8207      8103      8467      8414 
dram[1]:      6696      6806      7862      7933      8368      8500      9542      9912      9850     10188      9497      9920      8220      8189      8510      8434 
dram[2]:      6647      6831      7849      8219      8355      8422      9784      9793     10153     10077      9557      9903      8090      8098      8568      8431 
dram[3]:      6645      6837      7766      8070      8672      8453      9839      9680     10103     10058      9548      9845      8089      8074      8592      8426 
dram[4]:      6652      6793      7876      8102      8684      8426      9850      9703     10084     10057      9644      9880      8104      8092      8703      8404 
dram[5]:      6708      6759      7869      8230      8794      8489      9811      9691     10019     10116      9726      9815      8113      8180      8465      8434 
dram[6]:      6707      6823      7838      8285      8807      8194      9777      9886     10084      9926      9760      9745      8119      8184      8460      8438 
dram[7]:      6698      6918      7930      8138      8778      8189      9754      9882     10007      9959      9716      9746      8126      8196      8482      8412 
dram[8]:      6699      6913      7938      8282      8466      8199      9892      9766      9916     10046      9763      9684      8131      8101      8496      8412 
dram[9]:      6678      6955      7994      8210      8446      8294      9779      9800     10033     10084      9666      9677      8142      8099      8515      8409 
dram[10]:      6625      7013      8006      8259      8491      8148      9718      9964     10052     10098      9612      9684      8150      8114      8573      8398 
dram[11]:      6623      7021      7973      8379      8597      8123      9759      9980      9971     10089      9776      9702      8159      8118      8597      8270 
dram[12]:      6638      6769      7976      8423      8526      8136      9712      9947      9988     10029      9737      9768      8210      8125      8582      8272 
dram[13]:      6824      6770      8117      8374      8489      8182      9750     10014      9993     10089      9623      9818      8222      8024      8534      8282 
dram[14]:      6809      6771      8066      8346      8471      8173      9658     10046     10043     10001      9603      9862      8164      8086      8532      8282 
dram[15]:      6801      6834      8091      8530      8350      8085      9674     10003     10100      9947      9560      9860      8046      8040      8600      8292 
dram[16]:      6790      6840      7940      8508      8506      8081      9754      9896     10112     10018      9601      9724      8040      8037      8612      8366 
dram[17]:      6779      6888      7876      8484      8401      8372      9737      9866     10027     10051      9574      9817      8044      8048      8407      8345 
dram[18]:      6773      6871      7826      8465      8447      8350      9615      9884     10036     10113      9624      9844      8060      8166      8407      8357 
dram[19]:      6742      6907      7827      8434      8413      8375      9612     10108     10020     10124      9680      9930      8062      8152      8376      8428 
dram[20]:      6734      6903      7895      8462      8444      8499      9609     10072      9986     10140      9658      9612      8143      8157      8374      8496 
dram[21]:      6732      6876      8280      8380      8338      8521      9700      9940     10014     10093      9656      9668      8160      8137      8381      8534 
dram[22]:      6770      6877      8270      8365      8317      8790      9718      9916     10020     10015      9668      9632      8172      8142      8398      8462 
dram[23]:      6717      6960      8398      8223      8312      8720      9769      9917     10047      9981      9711      9676      8142      8152      8416      8474 
dram[24]:      6698      7003      8403      8387      8312      8670      9800      9934     10146     10021      9670      9650      7982      8162      8419      8501 
dram[25]:      6713      6965      8194      8310      8210      8676      9811      9944     10146     10044      9713      9611      7988      8172      8424      8517 
dram[26]:      6712      6965      8174      8391      8110      8720      9817      9940     10167     10035      9752      9755      7998      8202      8489      8321 
dram[27]:      6735      6951      7841      8434      8109      8487      9694      9977     10096     10108      9710      9819      7994      8210      8575      8316 
dram[28]:      6727      6957      8011      8446      8205      8384      9712      9908     10065     10096      9817      9886      8012      8200      8546      8328 
dram[29]:      6730      6895      8036      8243      8239      8396      9797      9846     10022     10068      9813      9853      8261      8203      8558      8323 
dram[30]:      6842      6881      8036      8196      8273      8400      9832      9795     10077     10176      9836      9786      8239      8195      8371      8345 
dram[31]:      6842      6883      7950      8395      8326      8284      9782      9822     10020     10157      9785      9773      8227      8198      8378      8368 
average row accesses per activate:
dram[0]: 27.801981 26.923077 25.688074 25.925926 25.000000 25.925926 25.454546 24.778761 25.099098 23.794872 25.777779 25.777779 25.887850 24.936937 27.680000 25.412844 
dram[1]: 26.704762 27.184465 28.282827 25.925926 24.778761 25.925926 24.561403 23.333334 25.559633 23.200001 25.541285 26.264151 27.979797 25.869160 27.680000 24.954954 
dram[2]: 27.252428 25.925926 26.666666 25.454546 25.925926 25.000000 23.931623 24.137932 24.226088 23.200001 26.264151 24.421053 26.883495 23.658119 27.959597 25.887850 
dram[3]: 26.415094 26.168224 26.666666 26.415094 23.529411 26.168224 23.728813 24.561403 25.541285 23.593220 25.777779 26.514286 27.680000 23.457626 28.536083 25.887850 
dram[4]: 26.168224 26.666666 26.666666 25.925926 24.137932 26.168224 24.561403 23.931623 24.637169 23.200001 25.777779 26.769230 26.873787 24.936937 27.959597 27.425743 
dram[5]: 26.415094 25.688074 26.415094 26.666666 24.561403 24.561403 25.000000 22.950819 24.637169 22.819672 25.309092 26.018692 26.361904 25.629629 29.763441 25.887850 
dram[6]: 26.415094 27.450981 26.666666 25.454546 24.561403 24.347826 25.225225 25.925926 24.208696 24.208696 24.421053 26.018692 26.873787 25.394495 27.405941 26.634615 
dram[7]: 26.415094 27.184465 26.666666 25.688074 23.931623 25.225225 24.137932 25.454546 23.394958 22.819672 24.637169 26.514286 25.163637 26.615385 27.137255 24.954954 
dram[8]: 26.666666 27.450981 27.184465 26.168224 25.688074 25.225225 24.137932 24.561403 23.593220 24.421053 26.769230 26.018692 26.113207 26.113207 27.137255 27.425743 
dram[9]: 26.923077 29.473684 26.666666 26.415094 25.688074 25.454546 25.000000 25.925926 23.008265 24.000000 24.857143 26.264151 25.163637 25.629629 26.615385 27.425743 
dram[10]: 26.923077 30.434782 26.168224 26.415094 25.688074 25.688074 25.225225 25.925926 23.008265 24.000000 26.264151 25.309092 26.361904 26.873787 26.615385 27.979797 
dram[11]: 27.184465 27.722773 25.925926 27.184465 25.925926 24.778761 24.561403 26.666666 24.000000 25.777779 25.309092 25.777779 26.873787 26.361904 25.869160 27.156862 
dram[12]: 25.454546 28.000000 25.225225 27.450981 24.778761 27.184465 24.137932 25.225225 23.200001 23.200001 26.264151 24.421053 27.137255 28.536083 24.714285 28.556702 
dram[13]: 27.184465 28.282827 25.225225 26.415094 25.225225 25.925926 22.950819 26.168224 24.000000 25.081081 25.309092 24.857143 27.680000 27.959597 24.936937 27.425743 
dram[14]: 25.000000 26.415094 25.454546 26.168224 24.347826 24.561403 23.529411 24.561403 22.451612 25.777779 24.000000 26.264151 26.873787 27.405941 24.723215 29.157894 
dram[15]: 24.778761 28.571428 25.000000 28.571428 24.137932 24.561403 23.140495 26.415094 23.200001 25.777779 23.794872 24.857143 26.361904 27.680000 25.648148 27.425743 
dram[16]: 25.000000 27.722773 24.347826 29.166666 23.728813 25.454546 25.225225 26.666666 24.000000 26.769230 24.208696 25.309092 24.714285 29.446808 24.954954 27.425743 
dram[17]: 26.923077 29.166666 25.000000 28.865980 23.728813 25.688074 24.778761 26.666666 24.000000 23.593220 22.819672 25.081081 26.361904 26.615385 25.648148 27.979797 
dram[18]: 26.923077 28.282827 25.454546 29.787233 23.333334 24.347826 25.225225 27.722773 24.421053 26.264151 22.634146 26.514286 25.629629 27.959597 24.513275 29.157894 
dram[19]: 25.225225 27.722773 25.000000 27.184465 24.561403 24.778761 23.333334 28.000000 23.593220 27.564356 21.921259 25.541285 26.873787 27.680000 25.887850 28.265306 
dram[20]: 24.347826 26.168224 24.347826 27.450981 22.950819 25.454546 22.047245 27.184465 24.000000 26.018692 22.095238 29.305264 25.869160 27.680000 26.380953 28.265306 
dram[21]: 26.168224 26.923077 25.225225 26.666666 25.225225 25.688074 22.047245 26.666666 24.857143 26.264151 23.794872 27.840000 25.163637 27.680000 24.298246 28.265306 
dram[22]: 26.168224 25.925926 26.168224 26.923077 25.454546 24.137932 23.931623 26.168224 22.819672 25.777779 23.394958 27.029127 26.361904 27.405941 24.732143 27.700001 
dram[23]: 26.415094 25.225225 25.688074 27.450981 24.778761 23.529411 22.764227 25.925926 23.008265 23.394958 24.208696 28.701031 25.394495 28.536083 25.412844 27.425743 
dram[24]: 26.168224 28.282827 25.000000 27.450981 24.347826 25.225225 23.140495 26.415094 23.593220 24.000000 24.421053 27.294117 24.936937 27.680000 24.732143 25.648148 
dram[25]: 27.450981 26.923077 25.454546 27.184465 25.000000 26.168224 24.561403 27.184465 23.394958 24.637169 23.794872 25.081081 26.113207 26.615385 24.732143 27.425743 
dram[26]: 26.923077 27.722773 26.168224 27.184465 23.529411 25.225225 23.529411 24.778761 23.008265 24.000000 25.081081 27.840000 25.394495 28.536083 23.277311 26.380953 
dram[27]: 26.923077 26.415094 27.184465 25.925926 23.728813 23.728813 24.778761 24.561403 23.200001 23.794872 24.208696 27.564356 25.163637 26.113207 25.181818 27.156862 
dram[28]: 26.168224 26.923077 25.225225 28.000000 25.925926 23.931623 23.333334 24.561403 23.593220 24.000000 24.421053 27.029127 25.629629 29.136843 25.648148 27.425743 
dram[29]: 26.923077 26.666666 25.225225 28.282827 24.778761 25.225225 22.950819 23.333334 22.819672 24.421053 24.637169 26.769230 25.869160 29.136843 25.181818 28.854166 
dram[30]: 25.925926 27.450981 25.454546 27.450981 25.454546 25.225225 23.333334 25.454546 22.451612 24.000000 24.000000 26.018692 24.936937 24.936937 25.887850 26.634615 
dram[31]: 27.184465 26.666666 26.923077 26.666666 24.347826 25.454546 23.931623 22.222221 21.921259 23.394958 25.081081 26.018692 25.394495 24.714285 25.648148 26.634615 
average row locality = 1427585/55783 = 25.591757
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2315      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[1]:      2312      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[2]:      2313      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[3]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[4]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[5]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[6]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[7]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[8]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[9]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[10]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[11]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[12]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[13]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[14]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[15]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[16]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[17]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[18]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[19]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[20]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[21]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[22]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[23]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[24]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[25]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[26]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[27]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[28]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[29]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[30]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
dram[31]:      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304      2304 
total dram reads = 1179676
bank skew: 2315/2304 = 1.00
chip skew: 36875/36864 = 1.00
number of total write accesses:
dram[0]:       493       496       496       496       496       496       496       496       482       480       480       480       466       464       464       466 
dram[1]:       492       496       496       496       496       496       496       496       482       480       480       480       466       464       464       466 
dram[2]:       494       496       496       496       496       496       496       496       482       480       480       480       465       464       464       466 
dram[3]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       464       466 
dram[4]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       464       466 
dram[5]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       464       466 
dram[6]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       464       466 
dram[7]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       464       466 
dram[8]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       464       466 
dram[9]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       464       466 
dram[10]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       464       466 
dram[11]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       464       466 
dram[12]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       464       466 
dram[13]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       464       466 
dram[14]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       465       466 
dram[15]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       466       466 
dram[16]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       466       466 
dram[17]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       466       466 
dram[18]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       466       466 
dram[19]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       466       466 
dram[20]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       466       466 
dram[21]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       466       466 
dram[22]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       466       466 
dram[23]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       466       466 
dram[24]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       466       466 
dram[25]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       466       466 
dram[26]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       466       466 
dram[27]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       466       466 
dram[28]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       466       466 
dram[29]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       466       466 
dram[30]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       466       466 
dram[31]:       496       496       496       496       496       496       496       496       480       480       480       480       464       464       466       466 
total dram writes = 247909
bank skew: 496/464 = 1.07
chip skew: 7748/7746 = 1.00
average mf latency per bank:
dram[0]:        523       511       522       526       524       528       522       529       525       535       517       517       509       516       517       524
dram[1]:        511       501       520       522       539       528       530       528       534       523       521       513       510       520       511       528
dram[2]:        506       503       524       519       533       521       540       539       532       532       517       513       509       518       516       526
dram[3]:        511       504       514       518       523       522       522       532       524       534       519       519       508       521       521       525
dram[4]:        511       513       514       521       512       518       522       528       523       534       512       513       512       515       531       516
dram[5]:        511       506       515       521       527       528       527       529       523       535       515       520       511       508       528       530
dram[6]:        505       508       514       519       525       523       525       521       527       533       520       524       504       505       522       521
dram[7]:        501       511       509       520       520       530       525       523       530       542       518       522       517       516       520       517
dram[8]:        505       515       511       515       512       525       517       524       526       529       523       521       513       514       517       519
dram[9]:        514       513       509       522       517       532       524       529       533       533       512       512       519       518       523       521
dram[10]:        505       507       517       523       521       528       523       526       529       531       515       513       523       516       524       527
dram[11]:        507       509       512       518       527       522       520       520       538       536       520       516       518       513       521       520
dram[12]:        517       516       516       522       524       518       529       521       543       537       509       513       509       507       519       521
dram[13]:        507       515       516       523       520       524       526       525       534       529       515       514       511       513       531       531
dram[14]:        517       516       516       523       519       523       526       528       528       526       519       519       510       512       520       519
dram[15]:        518       513       517       520       518       520       522       524       527       528       524       530       515       515       529       525
dram[16]:        511       513       518       517       523       521       525       523       528       532       525       531       512       514       521       518
dram[17]:        501       506       522       520       517       519       524       521       531       541       524       521       516       514       518       514
dram[18]:        502       506       519       521       518       520       529       531       538       536       524       513       515       513       512       517
dram[19]:        507       513       517       519       521       525       516       519       530       534       515       520       517       521       517       529
dram[20]:        503       516       522       521       516       523       522       526       532       537       515       516       512       509       523       516
dram[21]:        510       514       525       520       519       524       522       527       524       534       517       518       517       508       518       520
dram[22]:        519       512       523       520       521       524       525       535       528       535       519       518       516       519       518       525
dram[23]:        517       506       517       522       509       525       524       523       525       530       523       518       512       519       530       524
dram[24]:        517       517       520       522       516       530       520       526       525       532       517       519       519       520       514       522
dram[25]:        511       507       514       517       516       525       529       528       525       535       512       511       518       524       521       523
dram[26]:        503       512       519       530       517       527       515       537       523       532       521       518       509       528       522       520
dram[27]:        509       508       520       523       517       530       521       523       528       527       520       516       515       518       522       530
dram[28]:        509       512       523       522       516       530       518       529       524       528       530       528       506       519       518       521
dram[29]:        508       510       525       527       520       530       524       534       535       531       525       522       511       518       513       518
dram[30]:        507       511       527       527       528       540       527       530       534       531       527       523       514       521       508       524
dram[31]:        500       513       528       528       518       539       524       539       533       534       522       509       511       515       518       520
maximum mf latency per bank:
dram[0]:        718       696       822       873       994       942      1051      1032       985      1045      1148      1134       693       650       621       719
dram[1]:        831       702      1161       761      1205       868      1176       799      1222      1113      1228      1096       611       693       688       843
dram[2]:        852       689       872       817       918       924       983      1004      1021      1113      1126      1127       617       697       726       842
dram[3]:        895       771       882       782       999       925      1017      1023       985      1182      1155      1096       611       722      1003       797
dram[4]:        940       683       750       931       993       842      1026      1014      1044      1121      1133      1138       602       700       792       794
dram[5]:       1016       612       731       749       889      1029       990      1078       998      1158      1122      1181       717       673       830       792
dram[6]:       1060       700       792       915      1647       956       996      1053       994      1112      1091      1199       774       627       803       834
dram[7]:        896       930       804       901       897      1163      1050      1012      1023      1140      1100      1187       633       681       816       603
dram[8]:        874       727       828       926       872      1133      1065      1014      1058      1094      1093      1084       755       648       758       679
dram[9]:        831       795       832       863       901      1072      1066      1033      1147      1082      1098      1068       682       723       759       755
dram[10]:        829       766       831       833      1133      1005      1001      1010      1069      1059      1077      1043       731       715       732       819
dram[11]:        894       700       872       781       996      1193       986       908      1063      1087      1063      1069       838       758       866       800
dram[12]:        916       716       752       793       844       882       994       909      1095      1110      1102      1073       881       730       905       740
dram[13]:        893       697       739       836       871      1214       947       920      1051      1088      1049      1064       648       745       745       978
dram[14]:        914       640       765       789       871       931       970       981      1058      1049      1050      1054       662       698       712       806
dram[15]:        850       715       885       769       961       872      1083       940      1014      1097      1070      1065       749       722       792       805
dram[16]:        832       695       849       830      1071       872      1148       978      1042      1096      1131      1069       693       656       732       686
dram[17]:        836       668       864       790      1000       785      1154       991       993      1088      1153      1030       837       663       804       766
dram[18]:        918       614       891       908      1024      1149      1158       987      1140      1005      1096      1036       696       688       856       722
dram[19]:        873       640       883       791       880       818      1100       926      1036      1123      1058      1062       720       666       866       832
dram[20]:        671       632       875       807       905       851      1101       914      1046      1076      1040      1082       671       750       835       632
dram[21]:        703       706       917       878       931       855      1027       936      1065      1149      1079      1044       796       760       837       721
dram[22]:        920       642       940       885       949       877      1006      1026      1045      1121      1055      1097       824       717       838       765
dram[23]:        613       744       979       855      1230       885       987      1071       971      1113      1014      1105       614       742       723       947
dram[24]:        686       784       837       885       844      1044      1061      1060      1038      1119      1053      1145       698       688       741       908
dram[25]:        734       674       821       827       859       989      1053      1054      1064      1108      1058      1145       687       824       766       820
dram[26]:        713       784       727       880       833       989       985      1052       967      1070      1052      1133       670       716       847       739
dram[27]:        644       747       763       901       884       962      1067      1010       932      1075      1066      1124       673       661       859       730
dram[28]:        662       718       780       908       901       949      1066      1067       955      1061      1067      1075       656       702       836       690
dram[29]:        694       711       857       930      1527       988      1047      1085      1102      1065      1082      1077       666       699       760       621
dram[30]:        703       720       846       944       908      1174      1039      1153      1138      1173      1145      1139       710       610       678       658
dram[31]:        696       654       841       834       884       948      1029      1149      1040      1071      1100      1129       660       659       704       768
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62816 n_act=1736 n_pre=1720 n_ref_event=0 n_req=44622 n_rd=36875 n_rd_L2_A=0 n_write=0 n_wr_bk=30988 bw_util=0.5129
n_activity=114387 dram_eff=0.5933
bk0: 2315a 114190i bk1: 2304a 114153i bk2: 2304a 112715i bk3: 2304a 112506i bk4: 2304a 113042i bk5: 2304a 112879i bk6: 2304a 113272i bk7: 2304a 113022i bk8: 2304a 113665i bk9: 2304a 112735i bk10: 2304a 113620i bk11: 2304a 112936i bk12: 2304a 114510i bk13: 2304a 113703i bk14: 2304a 114453i bk15: 2304a 113736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961095
Row_Buffer_Locality_read = 0.975105
Row_Buffer_Locality_write = 0.894411
Bank_Level_Parallism = 3.166176
Bank_Level_Parallism_Col = 2.957390
Bank_Level_Parallism_Ready = 1.345137
write_to_read_ratio_blp_rw_average = 0.547265
GrpLevelPara = 2.029215 

BW Util details:
bwutil = 0.512882 
total_CMD = 132317 
util_bw = 67863 
Wasted_Col = 39508 
Wasted_Row = 2085 
Idle = 22861 

BW Util Bottlenecks: 
RCDc_limit = 5037 
RCDWRc_limit = 3274 
WTRc_limit = 16648 
RTWc_limit = 50442 
CCDLc_limit = 38699 
rwq = 0 
CCDLc_limit_alone = 21064 
WTRc_limit_alone = 11100 
RTWc_limit_alone = 38355 

Commands details: 
total_CMD = 132317 
n_nop = 62816 
Read = 36875 
Write = 0 
L2_Alloc = 0 
L2_WB = 30988 
n_act = 1736 
n_pre = 1720 
n_ref = 0 
n_req = 44622 
total_req = 67863 

Dual Bus Interface Util: 
issued_total_row = 3456 
issued_total_col = 67863 
Row_Bus_Util =  0.026119 
CoL_Bus_Util = 0.512882 
Either_Row_CoL_Bus_Util = 0.525261 
Issued_on_Two_Bus_Simul_Util = 0.013740 
issued_two_Eff = 0.026158 
queue_avg = 9.867916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.86792
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62871 n_act=1731 n_pre=1715 n_ref_event=0 n_req=44618 n_rd=36872 n_rd_L2_A=0 n_write=0 n_wr_bk=30984 bw_util=0.5128
n_activity=113997 dram_eff=0.5952
bk0: 2312a 113623i bk1: 2304a 113227i bk2: 2304a 112994i bk3: 2304a 112219i bk4: 2304a 112758i bk5: 2304a 112080i bk6: 2304a 113254i bk7: 2304a 112686i bk8: 2304a 113553i bk9: 2304a 112554i bk10: 2304a 113289i bk11: 2304a 112418i bk12: 2304a 114714i bk13: 2304a 113535i bk14: 2304a 114091i bk15: 2304a 113787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961204
Row_Buffer_Locality_read = 0.975049
Row_Buffer_Locality_write = 0.895301
Bank_Level_Parallism = 3.217332
Bank_Level_Parallism_Col = 3.004774
Bank_Level_Parallism_Ready = 1.372436
write_to_read_ratio_blp_rw_average = 0.545794
GrpLevelPara = 2.055741 

BW Util details:
bwutil = 0.512829 
total_CMD = 132317 
util_bw = 67856 
Wasted_Col = 39330 
Wasted_Row = 1882 
Idle = 23249 

BW Util Bottlenecks: 
RCDc_limit = 4989 
RCDWRc_limit = 3209 
WTRc_limit = 17397 
RTWc_limit = 51325 
CCDLc_limit = 38153 
rwq = 0 
CCDLc_limit_alone = 20545 
WTRc_limit_alone = 11686 
RTWc_limit_alone = 39428 

Commands details: 
total_CMD = 132317 
n_nop = 62871 
Read = 36872 
Write = 0 
L2_Alloc = 0 
L2_WB = 30984 
n_act = 1731 
n_pre = 1715 
n_ref = 0 
n_req = 44618 
total_req = 67856 

Dual Bus Interface Util: 
issued_total_row = 3446 
issued_total_col = 67856 
Row_Bus_Util =  0.026044 
CoL_Bus_Util = 0.512829 
Either_Row_CoL_Bus_Util = 0.524846 
Issued_on_Two_Bus_Simul_Util = 0.014027 
issued_two_Eff = 0.026726 
queue_avg = 10.165399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1654
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62834 n_act=1760 n_pre=1744 n_ref_event=0 n_req=44620 n_rd=36873 n_rd_L2_A=0 n_write=0 n_wr_bk=30986 bw_util=0.5129
n_activity=114268 dram_eff=0.5939
bk0: 2313a 114113i bk1: 2304a 113896i bk2: 2304a 112605i bk3: 2304a 112520i bk4: 2304a 112610i bk5: 2304a 111899i bk6: 2304a 112059i bk7: 2304a 111965i bk8: 2304a 112904i bk9: 2304a 112713i bk10: 2304a 114676i bk11: 2304a 113350i bk12: 2304a 115157i bk13: 2304a 113652i bk14: 2304a 115084i bk15: 2304a 113934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960556
Row_Buffer_Locality_read = 0.974805
Row_Buffer_Locality_write = 0.892733
Bank_Level_Parallism = 3.182453
Bank_Level_Parallism_Col = 2.962196
Bank_Level_Parallism_Ready = 1.357521
write_to_read_ratio_blp_rw_average = 0.546309
GrpLevelPara = 2.041350 

BW Util details:
bwutil = 0.512852 
total_CMD = 132317 
util_bw = 67859 
Wasted_Col = 39728 
Wasted_Row = 1937 
Idle = 22793 

BW Util Bottlenecks: 
RCDc_limit = 5126 
RCDWRc_limit = 3297 
WTRc_limit = 16854 
RTWc_limit = 51502 
CCDLc_limit = 39326 
rwq = 0 
CCDLc_limit_alone = 21192 
WTRc_limit_alone = 10974 
RTWc_limit_alone = 39248 

Commands details: 
total_CMD = 132317 
n_nop = 62834 
Read = 36873 
Write = 0 
L2_Alloc = 0 
L2_WB = 30986 
n_act = 1760 
n_pre = 1744 
n_ref = 0 
n_req = 44620 
total_req = 67859 

Dual Bus Interface Util: 
issued_total_row = 3504 
issued_total_col = 67859 
Row_Bus_Util =  0.026482 
CoL_Bus_Util = 0.512852 
Either_Row_CoL_Bus_Util = 0.525125 
Issued_on_Two_Bus_Simul_Util = 0.014208 
issued_two_Eff = 0.027057 
queue_avg = 9.912687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.91269
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62804 n_act=1744 n_pre=1728 n_ref_event=0 n_req=44610 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30984 bw_util=0.5128
n_activity=114053 dram_eff=0.5949
bk0: 2304a 113886i bk1: 2304a 113074i bk2: 2304a 112410i bk3: 2304a 112950i bk4: 2304a 111966i bk5: 2304a 112315i bk6: 2304a 114041i bk7: 2304a 113203i bk8: 2304a 113406i bk9: 2304a 113509i bk10: 2304a 113746i bk11: 2304a 112728i bk12: 2304a 114279i bk13: 2304a 113953i bk14: 2304a 114992i bk15: 2304a 113416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960906
Row_Buffer_Locality_read = 0.974989
Row_Buffer_Locality_write = 0.893881
Bank_Level_Parallism = 3.187770
Bank_Level_Parallism_Col = 2.971284
Bank_Level_Parallism_Ready = 1.362384
write_to_read_ratio_blp_rw_average = 0.536204
GrpLevelPara = 2.033435 

BW Util details:
bwutil = 0.512769 
total_CMD = 132317 
util_bw = 67848 
Wasted_Col = 39310 
Wasted_Row = 1949 
Idle = 23210 

BW Util Bottlenecks: 
RCDc_limit = 5173 
RCDWRc_limit = 3260 
WTRc_limit = 18384 
RTWc_limit = 48814 
CCDLc_limit = 39099 
rwq = 0 
CCDLc_limit_alone = 21040 
WTRc_limit_alone = 11984 
RTWc_limit_alone = 37155 

Commands details: 
total_CMD = 132317 
n_nop = 62804 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30984 
n_act = 1744 
n_pre = 1728 
n_ref = 0 
n_req = 44610 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 3472 
issued_total_col = 67848 
Row_Bus_Util =  0.026240 
CoL_Bus_Util = 0.512769 
Either_Row_CoL_Bus_Util = 0.525352 
Issued_on_Two_Bus_Simul_Util = 0.013657 
issued_two_Eff = 0.025995 
queue_avg = 10.109192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1092
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62860 n_act=1738 n_pre=1722 n_ref_event=0 n_req=44610 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30984 bw_util=0.5128
n_activity=114092 dram_eff=0.5947
bk0: 2304a 114871i bk1: 2304a 112670i bk2: 2304a 113899i bk3: 2304a 112846i bk4: 2304a 113348i bk5: 2304a 112161i bk6: 2304a 113344i bk7: 2304a 112432i bk8: 2304a 113316i bk9: 2304a 112019i bk10: 2304a 114064i bk11: 2304a 113270i bk12: 2304a 114251i bk13: 2304a 114109i bk14: 2304a 115034i bk15: 2304a 115433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961040
Row_Buffer_Locality_read = 0.975152
Row_Buffer_Locality_write = 0.893881
Bank_Level_Parallism = 3.150506
Bank_Level_Parallism_Col = 2.944366
Bank_Level_Parallism_Ready = 1.336959
write_to_read_ratio_blp_rw_average = 0.536592
GrpLevelPara = 2.027728 

BW Util details:
bwutil = 0.512769 
total_CMD = 132317 
util_bw = 67848 
Wasted_Col = 39387 
Wasted_Row = 2149 
Idle = 22933 

BW Util Bottlenecks: 
RCDc_limit = 5059 
RCDWRc_limit = 3293 
WTRc_limit = 17551 
RTWc_limit = 48745 
CCDLc_limit = 38707 
rwq = 0 
CCDLc_limit_alone = 21194 
WTRc_limit_alone = 11577 
RTWc_limit_alone = 37206 

Commands details: 
total_CMD = 132317 
n_nop = 62860 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30984 
n_act = 1738 
n_pre = 1722 
n_ref = 0 
n_req = 44610 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 3460 
issued_total_col = 67848 
Row_Bus_Util =  0.026149 
CoL_Bus_Util = 0.512769 
Either_Row_CoL_Bus_Util = 0.524929 
Issued_on_Two_Bus_Simul_Util = 0.013989 
issued_two_Eff = 0.026650 
queue_avg = 10.100758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1008
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62856 n_act=1753 n_pre=1737 n_ref_event=0 n_req=44610 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30984 bw_util=0.5128
n_activity=113746 dram_eff=0.5965
bk0: 2304a 113707i bk1: 2304a 113318i bk2: 2304a 113199i bk3: 2304a 112196i bk4: 2304a 112111i bk5: 2304a 111666i bk6: 2304a 114403i bk7: 2304a 112135i bk8: 2304a 113805i bk9: 2304a 112076i bk10: 2304a 114070i bk11: 2304a 112875i bk12: 2304a 114243i bk13: 2304a 114016i bk14: 2304a 114808i bk15: 2304a 113346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960704
Row_Buffer_Locality_read = 0.974854
Row_Buffer_Locality_write = 0.893364
Bank_Level_Parallism = 3.211159
Bank_Level_Parallism_Col = 2.991419
Bank_Level_Parallism_Ready = 1.361809
write_to_read_ratio_blp_rw_average = 0.541605
GrpLevelPara = 2.044645 

BW Util details:
bwutil = 0.512769 
total_CMD = 132317 
util_bw = 67848 
Wasted_Col = 39273 
Wasted_Row = 1783 
Idle = 23413 

BW Util Bottlenecks: 
RCDc_limit = 4946 
RCDWRc_limit = 3339 
WTRc_limit = 17506 
RTWc_limit = 50559 
CCDLc_limit = 38759 
rwq = 0 
CCDLc_limit_alone = 20784 
WTRc_limit_alone = 11583 
RTWc_limit_alone = 38507 

Commands details: 
total_CMD = 132317 
n_nop = 62856 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30984 
n_act = 1753 
n_pre = 1737 
n_ref = 0 
n_req = 44610 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 3490 
issued_total_col = 67848 
Row_Bus_Util =  0.026376 
CoL_Bus_Util = 0.512769 
Either_Row_CoL_Bus_Util = 0.524959 
Issued_on_Two_Bus_Simul_Util = 0.014186 
issued_two_Eff = 0.027022 
queue_avg = 10.395014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.395
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62813 n_act=1739 n_pre=1723 n_ref_event=0 n_req=44610 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30984 bw_util=0.5128
n_activity=113954 dram_eff=0.5954
bk0: 2304a 114218i bk1: 2304a 112898i bk2: 2304a 113194i bk3: 2304a 113753i bk4: 2304a 112000i bk5: 2304a 112251i bk6: 2304a 113272i bk7: 2304a 112923i bk8: 2304a 113225i bk9: 2304a 113312i bk10: 2304a 113174i bk11: 2304a 112756i bk12: 2304a 113794i bk13: 2304a 114129i bk14: 2304a 114251i bk15: 2304a 113688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961018
Row_Buffer_Locality_read = 0.975152
Row_Buffer_Locality_write = 0.893752
Bank_Level_Parallism = 3.195478
Bank_Level_Parallism_Col = 2.971839
Bank_Level_Parallism_Ready = 1.362442
write_to_read_ratio_blp_rw_average = 0.541994
GrpLevelPara = 2.033969 

BW Util details:
bwutil = 0.512769 
total_CMD = 132317 
util_bw = 67848 
Wasted_Col = 39397 
Wasted_Row = 1923 
Idle = 23149 

BW Util Bottlenecks: 
RCDc_limit = 5070 
RCDWRc_limit = 3368 
WTRc_limit = 16560 
RTWc_limit = 50630 
CCDLc_limit = 38320 
rwq = 0 
CCDLc_limit_alone = 20913 
WTRc_limit_alone = 10891 
RTWc_limit_alone = 38892 

Commands details: 
total_CMD = 132317 
n_nop = 62813 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30984 
n_act = 1739 
n_pre = 1723 
n_ref = 0 
n_req = 44610 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 3462 
issued_total_col = 67848 
Row_Bus_Util =  0.026164 
CoL_Bus_Util = 0.512769 
Either_Row_CoL_Bus_Util = 0.525284 
Issued_on_Two_Bus_Simul_Util = 0.013649 
issued_two_Eff = 0.025984 
queue_avg = 10.040282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.0403
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62802 n_act=1763 n_pre=1747 n_ref_event=0 n_req=44610 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30984 bw_util=0.5128
n_activity=114246 dram_eff=0.5939
bk0: 2304a 114884i bk1: 2304a 114014i bk2: 2304a 113935i bk3: 2304a 113179i bk4: 2304a 113464i bk5: 2304a 112550i bk6: 2304a 113050i bk7: 2304a 113149i bk8: 2304a 113609i bk9: 2304a 112397i bk10: 2304a 113946i bk11: 2304a 113282i bk12: 2304a 113756i bk13: 2304a 113547i bk14: 2304a 113938i bk15: 2304a 114249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960480
Row_Buffer_Locality_read = 0.974745
Row_Buffer_Locality_write = 0.892590
Bank_Level_Parallism = 3.148160
Bank_Level_Parallism_Col = 2.939949
Bank_Level_Parallism_Ready = 1.346451
write_to_read_ratio_blp_rw_average = 0.538885
GrpLevelPara = 2.020547 

BW Util details:
bwutil = 0.512769 
total_CMD = 132317 
util_bw = 67848 
Wasted_Col = 39353 
Wasted_Row = 2302 
Idle = 22814 

BW Util Bottlenecks: 
RCDc_limit = 5374 
RCDWRc_limit = 3525 
WTRc_limit = 17402 
RTWc_limit = 48394 
CCDLc_limit = 38531 
rwq = 0 
CCDLc_limit_alone = 21054 
WTRc_limit_alone = 11454 
RTWc_limit_alone = 36865 

Commands details: 
total_CMD = 132317 
n_nop = 62802 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30984 
n_act = 1763 
n_pre = 1747 
n_ref = 0 
n_req = 44610 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 3510 
issued_total_col = 67848 
Row_Bus_Util =  0.026527 
CoL_Bus_Util = 0.512769 
Either_Row_CoL_Bus_Util = 0.525367 
Issued_on_Two_Bus_Simul_Util = 0.013929 
issued_two_Eff = 0.026512 
queue_avg = 10.120589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1206
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62818 n_act=1725 n_pre=1709 n_ref_event=0 n_req=44610 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30984 bw_util=0.5128
n_activity=114803 dram_eff=0.591
bk0: 2304a 113962i bk1: 2304a 112873i bk2: 2304a 114017i bk3: 2304a 113172i bk4: 2304a 113370i bk5: 2304a 112548i bk6: 2304a 113112i bk7: 2304a 112207i bk8: 2304a 113517i bk9: 2304a 112739i bk10: 2304a 114303i bk11: 2304a 112579i bk12: 2304a 113999i bk13: 2304a 113729i bk14: 2304a 114737i bk15: 2304a 114198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961332
Row_Buffer_Locality_read = 0.975369
Row_Buffer_Locality_write = 0.894526
Bank_Level_Parallism = 3.143147
Bank_Level_Parallism_Col = 2.938282
Bank_Level_Parallism_Ready = 1.331550
write_to_read_ratio_blp_rw_average = 0.540911
GrpLevelPara = 2.020177 

BW Util details:
bwutil = 0.512769 
total_CMD = 132317 
util_bw = 67848 
Wasted_Col = 40120 
Wasted_Row = 2310 
Idle = 22039 

BW Util Bottlenecks: 
RCDc_limit = 5271 
RCDWRc_limit = 3401 
WTRc_limit = 17740 
RTWc_limit = 50293 
CCDLc_limit = 39235 
rwq = 0 
CCDLc_limit_alone = 21283 
WTRc_limit_alone = 11986 
RTWc_limit_alone = 38095 

Commands details: 
total_CMD = 132317 
n_nop = 62818 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30984 
n_act = 1725 
n_pre = 1709 
n_ref = 0 
n_req = 44610 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 3434 
issued_total_col = 67848 
Row_Bus_Util =  0.025953 
CoL_Bus_Util = 0.512769 
Either_Row_CoL_Bus_Util = 0.525246 
Issued_on_Two_Bus_Simul_Util = 0.013475 
issued_two_Eff = 0.025655 
queue_avg = 9.894163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.89416
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62798 n_act=1727 n_pre=1711 n_ref_event=0 n_req=44610 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30984 bw_util=0.5128
n_activity=114535 dram_eff=0.5924
bk0: 2304a 114077i bk1: 2304a 114229i bk2: 2304a 113608i bk3: 2304a 113143i bk4: 2304a 113162i bk5: 2304a 112183i bk6: 2304a 112511i bk7: 2304a 111848i bk8: 2304a 112985i bk9: 2304a 112603i bk10: 2304a 113991i bk11: 2304a 113051i bk12: 2304a 114112i bk13: 2304a 112954i bk14: 2304a 114353i bk15: 2304a 113863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961287
Row_Buffer_Locality_read = 0.975179
Row_Buffer_Locality_write = 0.895172
Bank_Level_Parallism = 3.176795
Bank_Level_Parallism_Col = 2.976034
Bank_Level_Parallism_Ready = 1.355456
write_to_read_ratio_blp_rw_average = 0.540657
GrpLevelPara = 2.034585 

BW Util details:
bwutil = 0.512769 
total_CMD = 132317 
util_bw = 67848 
Wasted_Col = 39674 
Wasted_Row = 2340 
Idle = 22455 

BW Util Bottlenecks: 
RCDc_limit = 5223 
RCDWRc_limit = 3461 
WTRc_limit = 17591 
RTWc_limit = 50644 
CCDLc_limit = 39294 
rwq = 0 
CCDLc_limit_alone = 21524 
WTRc_limit_alone = 11796 
RTWc_limit_alone = 38669 

Commands details: 
total_CMD = 132317 
n_nop = 62798 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30984 
n_act = 1727 
n_pre = 1711 
n_ref = 0 
n_req = 44610 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 3438 
issued_total_col = 67848 
Row_Bus_Util =  0.025983 
CoL_Bus_Util = 0.512769 
Either_Row_CoL_Bus_Util = 0.525397 
Issued_on_Two_Bus_Simul_Util = 0.013354 
issued_two_Eff = 0.025418 
queue_avg = 10.236515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2365
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62819 n_act=1710 n_pre=1694 n_ref_event=0 n_req=44610 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30984 bw_util=0.5128
n_activity=114767 dram_eff=0.5912
bk0: 2304a 114526i bk1: 2304a 114570i bk2: 2304a 113135i bk3: 2304a 112751i bk4: 2304a 113695i bk5: 2304a 113195i bk6: 2304a 113628i bk7: 2304a 113734i bk8: 2304a 113015i bk9: 2304a 112913i bk10: 2304a 112951i bk11: 2304a 113315i bk12: 2304a 114054i bk13: 2304a 113459i bk14: 2304a 113633i bk15: 2304a 114035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961668
Row_Buffer_Locality_read = 0.975342
Row_Buffer_Locality_write = 0.896592
Bank_Level_Parallism = 3.135716
Bank_Level_Parallism_Col = 2.941269
Bank_Level_Parallism_Ready = 1.337755
write_to_read_ratio_blp_rw_average = 0.540344
GrpLevelPara = 2.016188 

BW Util details:
bwutil = 0.512769 
total_CMD = 132317 
util_bw = 67848 
Wasted_Col = 39925 
Wasted_Row = 2273 
Idle = 22271 

BW Util Bottlenecks: 
RCDc_limit = 5237 
RCDWRc_limit = 3304 
WTRc_limit = 17487 
RTWc_limit = 49735 
CCDLc_limit = 39850 
rwq = 0 
CCDLc_limit_alone = 21675 
WTRc_limit_alone = 11574 
RTWc_limit_alone = 37473 

Commands details: 
total_CMD = 132317 
n_nop = 62819 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30984 
n_act = 1710 
n_pre = 1694 
n_ref = 0 
n_req = 44610 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 3404 
issued_total_col = 67848 
Row_Bus_Util =  0.025726 
CoL_Bus_Util = 0.512769 
Either_Row_CoL_Bus_Util = 0.525239 
Issued_on_Two_Bus_Simul_Util = 0.013256 
issued_two_Eff = 0.025238 
queue_avg = 10.135584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1356
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62875 n_act=1714 n_pre=1698 n_ref_event=0 n_req=44610 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30984 bw_util=0.5128
n_activity=114006 dram_eff=0.5951
bk0: 2304a 114687i bk1: 2304a 114737i bk2: 2304a 113079i bk3: 2304a 113015i bk4: 2304a 114017i bk5: 2304a 112268i bk6: 2304a 113951i bk7: 2304a 114227i bk8: 2304a 113917i bk9: 2304a 112872i bk10: 2304a 113390i bk11: 2304a 113496i bk12: 2304a 113431i bk13: 2304a 114240i bk14: 2304a 113476i bk15: 2304a 113557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961578
Row_Buffer_Locality_read = 0.975423
Row_Buffer_Locality_write = 0.895688
Bank_Level_Parallism = 3.136048
Bank_Level_Parallism_Col = 2.931820
Bank_Level_Parallism_Ready = 1.346068
write_to_read_ratio_blp_rw_average = 0.542148
GrpLevelPara = 2.012999 

BW Util details:
bwutil = 0.512769 
total_CMD = 132317 
util_bw = 67848 
Wasted_Col = 39396 
Wasted_Row = 2232 
Idle = 22841 

BW Util Bottlenecks: 
RCDc_limit = 4987 
RCDWRc_limit = 3220 
WTRc_limit = 17334 
RTWc_limit = 48314 
CCDLc_limit = 39061 
rwq = 0 
CCDLc_limit_alone = 21446 
WTRc_limit_alone = 11473 
RTWc_limit_alone = 36560 

Commands details: 
total_CMD = 132317 
n_nop = 62875 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30984 
n_act = 1714 
n_pre = 1698 
n_ref = 0 
n_req = 44610 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 3412 
issued_total_col = 67848 
Row_Bus_Util =  0.025787 
CoL_Bus_Util = 0.512769 
Either_Row_CoL_Bus_Util = 0.524815 
Issued_on_Two_Bus_Simul_Util = 0.013740 
issued_two_Eff = 0.026180 
queue_avg = 10.118685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1187
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62870 n_act=1734 n_pre=1718 n_ref_event=0 n_req=44610 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30984 bw_util=0.5128
n_activity=113923 dram_eff=0.5956
bk0: 2304a 113256i bk1: 2304a 112970i bk2: 2304a 112649i bk3: 2304a 111996i bk4: 2304a 113523i bk5: 2304a 112813i bk6: 2304a 113285i bk7: 2304a 112813i bk8: 2304a 112625i bk9: 2304a 112824i bk10: 2304a 114131i bk11: 2304a 112936i bk12: 2304a 114405i bk13: 2304a 114418i bk14: 2304a 113867i bk15: 2304a 113981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961130
Row_Buffer_Locality_read = 0.975260
Row_Buffer_Locality_write = 0.893881
Bank_Level_Parallism = 3.194084
Bank_Level_Parallism_Col = 2.987100
Bank_Level_Parallism_Ready = 1.355559
write_to_read_ratio_blp_rw_average = 0.546973
GrpLevelPara = 2.036080 

BW Util details:
bwutil = 0.512769 
total_CMD = 132317 
util_bw = 67848 
Wasted_Col = 39218 
Wasted_Row = 2258 
Idle = 22993 

BW Util Bottlenecks: 
RCDc_limit = 4951 
RCDWRc_limit = 3363 
WTRc_limit = 16517 
RTWc_limit = 50580 
CCDLc_limit = 38096 
rwq = 0 
CCDLc_limit_alone = 20692 
WTRc_limit_alone = 11067 
RTWc_limit_alone = 38626 

Commands details: 
total_CMD = 132317 
n_nop = 62870 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30984 
n_act = 1734 
n_pre = 1718 
n_ref = 0 
n_req = 44610 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 3452 
issued_total_col = 67848 
Row_Bus_Util =  0.026089 
CoL_Bus_Util = 0.512769 
Either_Row_CoL_Bus_Util = 0.524853 
Issued_on_Two_Bus_Simul_Util = 0.014004 
issued_two_Eff = 0.026682 
queue_avg = 9.993742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.99374
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62845 n_act=1727 n_pre=1711 n_ref_event=0 n_req=44610 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30984 bw_util=0.5128
n_activity=113527 dram_eff=0.5976
bk0: 2304a 113658i bk1: 2304a 112754i bk2: 2304a 113189i bk3: 2304a 112550i bk4: 2304a 113698i bk5: 2304a 111801i bk6: 2304a 113277i bk7: 2304a 112957i bk8: 2304a 113607i bk9: 2304a 111908i bk10: 2304a 113228i bk11: 2304a 113140i bk12: 2304a 113761i bk13: 2304a 113622i bk14: 2304a 113987i bk15: 2304a 113061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961287
Row_Buffer_Locality_read = 0.975233
Row_Buffer_Locality_write = 0.894913
Bank_Level_Parallism = 3.224713
Bank_Level_Parallism_Col = 3.024097
Bank_Level_Parallism_Ready = 1.364432
write_to_read_ratio_blp_rw_average = 0.548534
GrpLevelPara = 2.067300 

BW Util details:
bwutil = 0.512769 
total_CMD = 132317 
util_bw = 67848 
Wasted_Col = 38887 
Wasted_Row = 2262 
Idle = 23320 

BW Util Bottlenecks: 
RCDc_limit = 5029 
RCDWRc_limit = 3230 
WTRc_limit = 17099 
RTWc_limit = 51506 
CCDLc_limit = 38713 
rwq = 0 
CCDLc_limit_alone = 20879 
WTRc_limit_alone = 11581 
RTWc_limit_alone = 39190 

Commands details: 
total_CMD = 132317 
n_nop = 62845 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30984 
n_act = 1727 
n_pre = 1711 
n_ref = 0 
n_req = 44610 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 3438 
issued_total_col = 67848 
Row_Bus_Util =  0.025983 
CoL_Bus_Util = 0.512769 
Either_Row_CoL_Bus_Util = 0.525042 
Issued_on_Two_Bus_Simul_Util = 0.013710 
issued_two_Eff = 0.026111 
queue_avg = 10.000824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.0008
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62762 n_act=1762 n_pre=1746 n_ref_event=0 n_req=44611 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30988 bw_util=0.5128
n_activity=113799 dram_eff=0.5962
bk0: 2304a 113100i bk1: 2304a 114311i bk2: 2304a 113579i bk3: 2304a 113214i bk4: 2304a 113204i bk5: 2304a 112255i bk6: 2304a 112875i bk7: 2304a 112461i bk8: 2304a 113642i bk9: 2304a 112625i bk10: 2304a 113746i bk11: 2304a 113033i bk12: 2304a 115386i bk13: 2304a 114585i bk14: 2304a 113445i bk15: 2304a 114454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960503
Row_Buffer_Locality_read = 0.974799
Row_Buffer_Locality_write = 0.892475
Bank_Level_Parallism = 3.164403
Bank_Level_Parallism_Col = 2.957766
Bank_Level_Parallism_Ready = 1.354610
write_to_read_ratio_blp_rw_average = 0.539259
GrpLevelPara = 2.049140 

BW Util details:
bwutil = 0.512799 
total_CMD = 132317 
util_bw = 67852 
Wasted_Col = 38911 
Wasted_Row = 2505 
Idle = 23049 

BW Util Bottlenecks: 
RCDc_limit = 5074 
RCDWRc_limit = 3461 
WTRc_limit = 16960 
RTWc_limit = 48220 
CCDLc_limit = 37607 
rwq = 0 
CCDLc_limit_alone = 20642 
WTRc_limit_alone = 11283 
RTWc_limit_alone = 36932 

Commands details: 
total_CMD = 132317 
n_nop = 62762 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30988 
n_act = 1762 
n_pre = 1746 
n_ref = 0 
n_req = 44611 
total_req = 67852 

Dual Bus Interface Util: 
issued_total_row = 3508 
issued_total_col = 67852 
Row_Bus_Util =  0.026512 
CoL_Bus_Util = 0.512799 
Either_Row_CoL_Bus_Util = 0.525669 
Issued_on_Two_Bus_Simul_Util = 0.013641 
issued_two_Eff = 0.025951 
queue_avg = 9.975823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.97582
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62806 n_act=1749 n_pre=1733 n_ref_event=0 n_req=44612 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30992 bw_util=0.5128
n_activity=113708 dram_eff=0.5968
bk0: 2304a 112287i bk1: 2304a 113364i bk2: 2304a 113240i bk3: 2304a 113009i bk4: 2304a 113308i bk5: 2304a 112371i bk6: 2304a 113017i bk7: 2304a 113391i bk8: 2304a 114251i bk9: 2304a 113808i bk10: 2304a 112437i bk11: 2304a 113593i bk12: 2304a 114433i bk13: 2304a 114630i bk14: 2304a 114211i bk15: 2304a 112876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960795
Row_Buffer_Locality_read = 0.974881
Row_Buffer_Locality_write = 0.893779
Bank_Level_Parallism = 3.181122
Bank_Level_Parallism_Col = 2.971076
Bank_Level_Parallism_Ready = 1.361840
write_to_read_ratio_blp_rw_average = 0.541974
GrpLevelPara = 2.029850 

BW Util details:
bwutil = 0.512829 
total_CMD = 132317 
util_bw = 67856 
Wasted_Col = 39175 
Wasted_Row = 2194 
Idle = 23092 

BW Util Bottlenecks: 
RCDc_limit = 4980 
RCDWRc_limit = 3335 
WTRc_limit = 17409 
RTWc_limit = 48240 
CCDLc_limit = 38317 
rwq = 0 
CCDLc_limit_alone = 20863 
WTRc_limit_alone = 11491 
RTWc_limit_alone = 36704 

Commands details: 
total_CMD = 132317 
n_nop = 62806 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30992 
n_act = 1749 
n_pre = 1733 
n_ref = 0 
n_req = 44612 
total_req = 67856 

Dual Bus Interface Util: 
issued_total_row = 3482 
issued_total_col = 67856 
Row_Bus_Util =  0.026316 
CoL_Bus_Util = 0.512829 
Either_Row_CoL_Bus_Util = 0.525337 
Issued_on_Two_Bus_Simul_Util = 0.013808 
issued_two_Eff = 0.026284 
queue_avg = 9.998240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.99824
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62823 n_act=1731 n_pre=1715 n_ref_event=0 n_req=44612 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30992 bw_util=0.5128
n_activity=114375 dram_eff=0.5933
bk0: 2304a 113167i bk1: 2304a 113579i bk2: 2304a 112894i bk3: 2304a 113767i bk4: 2304a 112652i bk5: 2304a 112251i bk6: 2304a 113184i bk7: 2304a 112936i bk8: 2304a 114881i bk9: 2304a 113849i bk10: 2304a 113682i bk11: 2304a 113315i bk12: 2304a 114176i bk13: 2304a 114360i bk14: 2304a 114126i bk15: 2304a 113142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961199
Row_Buffer_Locality_read = 0.975260
Row_Buffer_Locality_write = 0.894295
Bank_Level_Parallism = 3.152307
Bank_Level_Parallism_Col = 2.952211
Bank_Level_Parallism_Ready = 1.348208
write_to_read_ratio_blp_rw_average = 0.535753
GrpLevelPara = 2.023759 

BW Util details:
bwutil = 0.512829 
total_CMD = 132317 
util_bw = 67856 
Wasted_Col = 39510 
Wasted_Row = 2307 
Idle = 22644 

BW Util Bottlenecks: 
RCDc_limit = 4931 
RCDWRc_limit = 3342 
WTRc_limit = 17583 
RTWc_limit = 48428 
CCDLc_limit = 38768 
rwq = 0 
CCDLc_limit_alone = 21096 
WTRc_limit_alone = 11709 
RTWc_limit_alone = 36630 

Commands details: 
total_CMD = 132317 
n_nop = 62823 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30992 
n_act = 1731 
n_pre = 1715 
n_ref = 0 
n_req = 44612 
total_req = 67856 

Dual Bus Interface Util: 
issued_total_row = 3446 
issued_total_col = 67856 
Row_Bus_Util =  0.026044 
CoL_Bus_Util = 0.512829 
Either_Row_CoL_Bus_Util = 0.525208 
Issued_on_Two_Bus_Simul_Util = 0.013664 
issued_two_Eff = 0.026017 
queue_avg = 9.953045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.95304
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62769 n_act=1737 n_pre=1721 n_ref_event=0 n_req=44612 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30992 bw_util=0.5128
n_activity=114180 dram_eff=0.5943
bk0: 2304a 114602i bk1: 2304a 114506i bk2: 2304a 113329i bk3: 2304a 113748i bk4: 2304a 113653i bk5: 2304a 112333i bk6: 2304a 113060i bk7: 2304a 113350i bk8: 2304a 113625i bk9: 2304a 112708i bk10: 2304a 113220i bk11: 2304a 113096i bk12: 2304a 114326i bk13: 2304a 113044i bk14: 2304a 113223i bk15: 2304a 114136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961064
Row_Buffer_Locality_read = 0.975260
Row_Buffer_Locality_write = 0.893521
Bank_Level_Parallism = 3.156701
Bank_Level_Parallism_Col = 2.945694
Bank_Level_Parallism_Ready = 1.346896
write_to_read_ratio_blp_rw_average = 0.537618
GrpLevelPara = 2.016268 

BW Util details:
bwutil = 0.512829 
total_CMD = 132317 
util_bw = 67856 
Wasted_Col = 39518 
Wasted_Row = 2147 
Idle = 22796 

BW Util Bottlenecks: 
RCDc_limit = 5123 
RCDWRc_limit = 3401 
WTRc_limit = 17503 
RTWc_limit = 48734 
CCDLc_limit = 38659 
rwq = 0 
CCDLc_limit_alone = 21020 
WTRc_limit_alone = 11694 
RTWc_limit_alone = 36904 

Commands details: 
total_CMD = 132317 
n_nop = 62769 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30992 
n_act = 1737 
n_pre = 1721 
n_ref = 0 
n_req = 44612 
total_req = 67856 

Dual Bus Interface Util: 
issued_total_row = 3458 
issued_total_col = 67856 
Row_Bus_Util =  0.026134 
CoL_Bus_Util = 0.512829 
Either_Row_CoL_Bus_Util = 0.525617 
Issued_on_Two_Bus_Simul_Util = 0.013347 
issued_two_Eff = 0.025393 
queue_avg = 9.882547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.88255
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62827 n_act=1717 n_pre=1701 n_ref_event=0 n_req=44612 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30992 bw_util=0.5128
n_activity=114047 dram_eff=0.595
bk0: 2304a 114177i bk1: 2304a 114117i bk2: 2304a 113529i bk3: 2304a 113388i bk4: 2304a 112851i bk5: 2304a 112602i bk6: 2304a 112464i bk7: 2304a 113175i bk8: 2304a 113405i bk9: 2304a 113191i bk10: 2304a 113374i bk11: 2304a 113871i bk12: 2304a 114372i bk13: 2304a 113324i bk14: 2304a 113652i bk15: 2304a 113765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961513
Row_Buffer_Locality_read = 0.975477
Row_Buffer_Locality_write = 0.895070
Bank_Level_Parallism = 3.169303
Bank_Level_Parallism_Col = 2.958348
Bank_Level_Parallism_Ready = 1.350139
write_to_read_ratio_blp_rw_average = 0.542872
GrpLevelPara = 2.015888 

BW Util details:
bwutil = 0.512829 
total_CMD = 132317 
util_bw = 67856 
Wasted_Col = 39423 
Wasted_Row = 2028 
Idle = 23010 

BW Util Bottlenecks: 
RCDc_limit = 4982 
RCDWRc_limit = 3335 
WTRc_limit = 17332 
RTWc_limit = 49529 
CCDLc_limit = 39173 
rwq = 0 
CCDLc_limit_alone = 21295 
WTRc_limit_alone = 11314 
RTWc_limit_alone = 37669 

Commands details: 
total_CMD = 132317 
n_nop = 62827 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30992 
n_act = 1717 
n_pre = 1701 
n_ref = 0 
n_req = 44612 
total_req = 67856 

Dual Bus Interface Util: 
issued_total_row = 3418 
issued_total_col = 67856 
Row_Bus_Util =  0.025832 
CoL_Bus_Util = 0.512829 
Either_Row_CoL_Bus_Util = 0.525178 
Issued_on_Two_Bus_Simul_Util = 0.013483 
issued_two_Eff = 0.025673 
queue_avg = 9.863555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.86355
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62829 n_act=1737 n_pre=1721 n_ref_event=0 n_req=44612 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30992 bw_util=0.5128
n_activity=113826 dram_eff=0.5961
bk0: 2304a 113752i bk1: 2304a 113928i bk2: 2304a 113002i bk3: 2304a 112996i bk4: 2304a 112595i bk5: 2304a 113058i bk6: 2304a 112750i bk7: 2304a 113000i bk8: 2304a 114475i bk9: 2304a 113598i bk10: 2304a 114110i bk11: 2304a 114268i bk12: 2304a 114041i bk13: 2304a 113753i bk14: 2304a 114097i bk15: 2304a 113211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961064
Row_Buffer_Locality_read = 0.974935
Row_Buffer_Locality_write = 0.895070
Bank_Level_Parallism = 3.156157
Bank_Level_Parallism_Col = 2.941730
Bank_Level_Parallism_Ready = 1.352246
write_to_read_ratio_blp_rw_average = 0.546140
GrpLevelPara = 2.020302 

BW Util details:
bwutil = 0.512829 
total_CMD = 132317 
util_bw = 67856 
Wasted_Col = 39342 
Wasted_Row = 2128 
Idle = 22991 

BW Util Bottlenecks: 
RCDc_limit = 5143 
RCDWRc_limit = 3377 
WTRc_limit = 16828 
RTWc_limit = 48924 
CCDLc_limit = 38441 
rwq = 0 
CCDLc_limit_alone = 20953 
WTRc_limit_alone = 11021 
RTWc_limit_alone = 37243 

Commands details: 
total_CMD = 132317 
n_nop = 62829 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30992 
n_act = 1737 
n_pre = 1721 
n_ref = 0 
n_req = 44612 
total_req = 67856 

Dual Bus Interface Util: 
issued_total_row = 3458 
issued_total_col = 67856 
Row_Bus_Util =  0.026134 
CoL_Bus_Util = 0.512829 
Either_Row_CoL_Bus_Util = 0.525163 
Issued_on_Two_Bus_Simul_Util = 0.013800 
issued_two_Eff = 0.026278 
queue_avg = 10.218702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2187
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62853 n_act=1755 n_pre=1739 n_ref_event=0 n_req=44612 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30992 bw_util=0.5128
n_activity=114353 dram_eff=0.5934
bk0: 2304a 113605i bk1: 2304a 112089i bk2: 2304a 112920i bk3: 2304a 113156i bk4: 2304a 112053i bk5: 2304a 112875i bk6: 2304a 112032i bk7: 2304a 112781i bk8: 2304a 114510i bk9: 2304a 113416i bk10: 2304a 113046i bk11: 2304a 113766i bk12: 2304a 114880i bk13: 2304a 113880i bk14: 2304a 114119i bk15: 2304a 113682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960661
Row_Buffer_Locality_read = 0.974745
Row_Buffer_Locality_write = 0.893650
Bank_Level_Parallism = 3.173255
Bank_Level_Parallism_Col = 2.967516
Bank_Level_Parallism_Ready = 1.357537
write_to_read_ratio_blp_rw_average = 0.541234
GrpLevelPara = 2.032920 

BW Util details:
bwutil = 0.512829 
total_CMD = 132317 
util_bw = 67856 
Wasted_Col = 39906 
Wasted_Row = 2180 
Idle = 22375 

BW Util Bottlenecks: 
RCDc_limit = 5263 
RCDWRc_limit = 3462 
WTRc_limit = 17693 
RTWc_limit = 50271 
CCDLc_limit = 38777 
rwq = 0 
CCDLc_limit_alone = 20987 
WTRc_limit_alone = 11855 
RTWc_limit_alone = 38319 

Commands details: 
total_CMD = 132317 
n_nop = 62853 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30992 
n_act = 1755 
n_pre = 1739 
n_ref = 0 
n_req = 44612 
total_req = 67856 

Dual Bus Interface Util: 
issued_total_row = 3494 
issued_total_col = 67856 
Row_Bus_Util =  0.026406 
CoL_Bus_Util = 0.512829 
Either_Row_CoL_Bus_Util = 0.524982 
Issued_on_Two_Bus_Simul_Util = 0.014254 
issued_two_Eff = 0.027151 
queue_avg = 10.093049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.093
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62863 n_act=1736 n_pre=1720 n_ref_event=0 n_req=44612 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30992 bw_util=0.5128
n_activity=113791 dram_eff=0.5963
bk0: 2304a 113893i bk1: 2304a 112945i bk2: 2304a 113792i bk3: 2304a 113528i bk4: 2304a 114217i bk5: 2304a 113120i bk6: 2304a 112716i bk7: 2304a 114163i bk8: 2304a 115018i bk9: 2304a 112723i bk10: 2304a 113178i bk11: 2304a 112514i bk12: 2304a 113893i bk13: 2304a 114495i bk14: 2304a 114273i bk15: 2304a 112664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961087
Row_Buffer_Locality_read = 0.975098
Row_Buffer_Locality_write = 0.894424
Bank_Level_Parallism = 3.155903
Bank_Level_Parallism_Col = 2.946147
Bank_Level_Parallism_Ready = 1.343610
write_to_read_ratio_blp_rw_average = 0.540405
GrpLevelPara = 2.032235 

BW Util details:
bwutil = 0.512829 
total_CMD = 132317 
util_bw = 67856 
Wasted_Col = 39189 
Wasted_Row = 2132 
Idle = 23140 

BW Util Bottlenecks: 
RCDc_limit = 4879 
RCDWRc_limit = 3327 
WTRc_limit = 17728 
RTWc_limit = 48427 
CCDLc_limit = 38382 
rwq = 0 
CCDLc_limit_alone = 20838 
WTRc_limit_alone = 11843 
RTWc_limit_alone = 36768 

Commands details: 
total_CMD = 132317 
n_nop = 62863 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30992 
n_act = 1736 
n_pre = 1720 
n_ref = 0 
n_req = 44612 
total_req = 67856 

Dual Bus Interface Util: 
issued_total_row = 3456 
issued_total_col = 67856 
Row_Bus_Util =  0.026119 
CoL_Bus_Util = 0.512829 
Either_Row_CoL_Bus_Util = 0.524906 
Issued_on_Two_Bus_Simul_Util = 0.014042 
issued_two_Eff = 0.026752 
queue_avg = 9.989457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.98946
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62810 n_act=1746 n_pre=1730 n_ref_event=0 n_req=44612 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30992 bw_util=0.5128
n_activity=113917 dram_eff=0.5957
bk0: 2304a 113831i bk1: 2304a 113447i bk2: 2304a 113227i bk3: 2304a 113015i bk4: 2304a 112664i bk5: 2304a 112847i bk6: 2304a 112166i bk7: 2304a 113345i bk8: 2304a 113915i bk9: 2304a 113111i bk10: 2304a 113370i bk11: 2304a 113537i bk12: 2304a 114652i bk13: 2304a 113662i bk14: 2304a 114140i bk15: 2304a 113896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960863
Row_Buffer_Locality_read = 0.974854
Row_Buffer_Locality_write = 0.894295
Bank_Level_Parallism = 3.170847
Bank_Level_Parallism_Col = 2.965244
Bank_Level_Parallism_Ready = 1.352718
write_to_read_ratio_blp_rw_average = 0.538870
GrpLevelPara = 2.037549 

BW Util details:
bwutil = 0.512829 
total_CMD = 132317 
util_bw = 67856 
Wasted_Col = 39364 
Wasted_Row = 2170 
Idle = 22927 

BW Util Bottlenecks: 
RCDc_limit = 5019 
RCDWRc_limit = 3477 
WTRc_limit = 17741 
RTWc_limit = 49075 
CCDLc_limit = 39135 
rwq = 0 
CCDLc_limit_alone = 21374 
WTRc_limit_alone = 11752 
RTWc_limit_alone = 37303 

Commands details: 
total_CMD = 132317 
n_nop = 62810 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30992 
n_act = 1746 
n_pre = 1730 
n_ref = 0 
n_req = 44612 
total_req = 67856 

Dual Bus Interface Util: 
issued_total_row = 3476 
issued_total_col = 67856 
Row_Bus_Util =  0.026270 
CoL_Bus_Util = 0.512829 
Either_Row_CoL_Bus_Util = 0.525307 
Issued_on_Two_Bus_Simul_Util = 0.013793 
issued_two_Eff = 0.026256 
queue_avg = 10.427421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.4274
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62813 n_act=1759 n_pre=1743 n_ref_event=0 n_req=44612 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30992 bw_util=0.5128
n_activity=113994 dram_eff=0.5953
bk0: 2304a 113671i bk1: 2304a 112066i bk2: 2304a 113497i bk3: 2304a 113210i bk4: 2304a 113529i bk5: 2304a 113253i bk6: 2304a 113301i bk7: 2304a 113978i bk8: 2304a 113692i bk9: 2304a 112400i bk10: 2304a 113185i bk11: 2304a 112626i bk12: 2304a 114111i bk13: 2304a 113858i bk14: 2304a 112836i bk15: 2304a 112307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960571
Row_Buffer_Locality_read = 0.974501
Row_Buffer_Locality_write = 0.894295
Bank_Level_Parallism = 3.193354
Bank_Level_Parallism_Col = 2.985232
Bank_Level_Parallism_Ready = 1.357463
write_to_read_ratio_blp_rw_average = 0.537580
GrpLevelPara = 2.035517 

BW Util details:
bwutil = 0.512829 
total_CMD = 132317 
util_bw = 67856 
Wasted_Col = 39499 
Wasted_Row = 2299 
Idle = 22663 

BW Util Bottlenecks: 
RCDc_limit = 5167 
RCDWRc_limit = 3466 
WTRc_limit = 17762 
RTWc_limit = 50338 
CCDLc_limit = 39295 
rwq = 0 
CCDLc_limit_alone = 21335 
WTRc_limit_alone = 11647 
RTWc_limit_alone = 38493 

Commands details: 
total_CMD = 132317 
n_nop = 62813 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30992 
n_act = 1759 
n_pre = 1743 
n_ref = 0 
n_req = 44612 
total_req = 67856 

Dual Bus Interface Util: 
issued_total_row = 3502 
issued_total_col = 67856 
Row_Bus_Util =  0.026467 
CoL_Bus_Util = 0.512829 
Either_Row_CoL_Bus_Util = 0.525284 
Issued_on_Two_Bus_Simul_Util = 0.014012 
issued_two_Eff = 0.026675 
queue_avg = 10.163471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1635
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62776 n_act=1754 n_pre=1738 n_ref_event=0 n_req=44612 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30992 bw_util=0.5128
n_activity=114222 dram_eff=0.5941
bk0: 2304a 113391i bk1: 2304a 112818i bk2: 2304a 112567i bk3: 2304a 112983i bk4: 2304a 113183i bk5: 2304a 112736i bk6: 2304a 113059i bk7: 2304a 113626i bk8: 2304a 114153i bk9: 2304a 113042i bk10: 2304a 113153i bk11: 2304a 112976i bk12: 2304a 114321i bk13: 2304a 114039i bk14: 2304a 114048i bk15: 2304a 114131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960683
Row_Buffer_Locality_read = 0.974419
Row_Buffer_Locality_write = 0.895328
Bank_Level_Parallism = 3.159858
Bank_Level_Parallism_Col = 2.955275
Bank_Level_Parallism_Ready = 1.351435
write_to_read_ratio_blp_rw_average = 0.538731
GrpLevelPara = 2.038947 

BW Util details:
bwutil = 0.512829 
total_CMD = 132317 
util_bw = 67856 
Wasted_Col = 39799 
Wasted_Row = 2305 
Idle = 22357 

BW Util Bottlenecks: 
RCDc_limit = 5207 
RCDWRc_limit = 3419 
WTRc_limit = 17851 
RTWc_limit = 49415 
CCDLc_limit = 39320 
rwq = 0 
CCDLc_limit_alone = 21258 
WTRc_limit_alone = 11751 
RTWc_limit_alone = 37453 

Commands details: 
total_CMD = 132317 
n_nop = 62776 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30992 
n_act = 1754 
n_pre = 1738 
n_ref = 0 
n_req = 44612 
total_req = 67856 

Dual Bus Interface Util: 
issued_total_row = 3492 
issued_total_col = 67856 
Row_Bus_Util =  0.026391 
CoL_Bus_Util = 0.512829 
Either_Row_CoL_Bus_Util = 0.525564 
Issued_on_Two_Bus_Simul_Util = 0.013657 
issued_two_Eff = 0.025985 
queue_avg = 10.133399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1334
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62796 n_act=1738 n_pre=1722 n_ref_event=0 n_req=44612 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30992 bw_util=0.5128
n_activity=114196 dram_eff=0.5942
bk0: 2304a 113425i bk1: 2304a 113514i bk2: 2304a 113658i bk3: 2304a 112919i bk4: 2304a 113940i bk5: 2304a 112169i bk6: 2304a 112573i bk7: 2304a 112802i bk8: 2304a 113346i bk9: 2304a 112229i bk10: 2304a 113432i bk11: 2304a 112571i bk12: 2304a 114076i bk13: 2304a 113311i bk14: 2304a 114167i bk15: 2304a 113137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961042
Row_Buffer_Locality_read = 0.975071
Row_Buffer_Locality_write = 0.894295
Bank_Level_Parallism = 3.193982
Bank_Level_Parallism_Col = 2.987288
Bank_Level_Parallism_Ready = 1.356313
write_to_read_ratio_blp_rw_average = 0.541800
GrpLevelPara = 2.048270 

BW Util details:
bwutil = 0.512829 
total_CMD = 132317 
util_bw = 67856 
Wasted_Col = 39680 
Wasted_Row = 2175 
Idle = 22606 

BW Util Bottlenecks: 
RCDc_limit = 5021 
RCDWRc_limit = 3461 
WTRc_limit = 17592 
RTWc_limit = 50361 
CCDLc_limit = 38789 
rwq = 0 
CCDLc_limit_alone = 21069 
WTRc_limit_alone = 11754 
RTWc_limit_alone = 38479 

Commands details: 
total_CMD = 132317 
n_nop = 62796 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30992 
n_act = 1738 
n_pre = 1722 
n_ref = 0 
n_req = 44612 
total_req = 67856 

Dual Bus Interface Util: 
issued_total_row = 3460 
issued_total_col = 67856 
Row_Bus_Util =  0.026149 
CoL_Bus_Util = 0.512829 
Either_Row_CoL_Bus_Util = 0.525412 
Issued_on_Two_Bus_Simul_Util = 0.013566 
issued_two_Eff = 0.025820 
queue_avg = 10.233621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.2336
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62804 n_act=1755 n_pre=1739 n_ref_event=0 n_req=44612 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30992 bw_util=0.5128
n_activity=113814 dram_eff=0.5962
bk0: 2304a 114646i bk1: 2304a 113974i bk2: 2304a 113202i bk3: 2304a 112751i bk4: 2304a 112848i bk5: 2304a 111471i bk6: 2304a 113105i bk7: 2304a 111950i bk8: 2304a 113615i bk9: 2304a 113480i bk10: 2304a 113893i bk11: 2304a 113996i bk12: 2304a 114960i bk13: 2304a 114041i bk14: 2304a 114133i bk15: 2304a 114089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960661
Row_Buffer_Locality_read = 0.974555
Row_Buffer_Locality_write = 0.894553
Bank_Level_Parallism = 3.153480
Bank_Level_Parallism_Col = 2.938667
Bank_Level_Parallism_Ready = 1.341061
write_to_read_ratio_blp_rw_average = 0.542315
GrpLevelPara = 2.022167 

BW Util details:
bwutil = 0.512829 
total_CMD = 132317 
util_bw = 67856 
Wasted_Col = 39650 
Wasted_Row = 2065 
Idle = 22746 

BW Util Bottlenecks: 
RCDc_limit = 5228 
RCDWRc_limit = 3368 
WTRc_limit = 16832 
RTWc_limit = 50207 
CCDLc_limit = 39309 
rwq = 0 
CCDLc_limit_alone = 21312 
WTRc_limit_alone = 11248 
RTWc_limit_alone = 37794 

Commands details: 
total_CMD = 132317 
n_nop = 62804 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30992 
n_act = 1755 
n_pre = 1739 
n_ref = 0 
n_req = 44612 
total_req = 67856 

Dual Bus Interface Util: 
issued_total_row = 3494 
issued_total_col = 67856 
Row_Bus_Util =  0.026406 
CoL_Bus_Util = 0.512829 
Either_Row_CoL_Bus_Util = 0.525352 
Issued_on_Two_Bus_Simul_Util = 0.013883 
issued_two_Eff = 0.026427 
queue_avg = 9.844790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.84479
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62801 n_act=1765 n_pre=1749 n_ref_event=0 n_req=44612 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30992 bw_util=0.5128
n_activity=113840 dram_eff=0.5961
bk0: 2304a 114232i bk1: 2304a 113714i bk2: 2304a 112226i bk3: 2304a 111550i bk4: 2304a 112814i bk5: 2304a 112264i bk6: 2304a 113054i bk7: 2304a 113156i bk8: 2304a 113469i bk9: 2304a 112727i bk10: 2304a 114006i bk11: 2304a 114007i bk12: 2304a 114073i bk13: 2304a 113584i bk14: 2304a 114798i bk15: 2304a 113139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960437
Row_Buffer_Locality_read = 0.974419
Row_Buffer_Locality_write = 0.893908
Bank_Level_Parallism = 3.186589
Bank_Level_Parallism_Col = 2.969109
Bank_Level_Parallism_Ready = 1.350654
write_to_read_ratio_blp_rw_average = 0.542383
GrpLevelPara = 2.037959 

BW Util details:
bwutil = 0.512829 
total_CMD = 132317 
util_bw = 67856 
Wasted_Col = 39559 
Wasted_Row = 2066 
Idle = 22836 

BW Util Bottlenecks: 
RCDc_limit = 5401 
RCDWRc_limit = 3292 
WTRc_limit = 17198 
RTWc_limit = 50380 
CCDLc_limit = 39292 
rwq = 0 
CCDLc_limit_alone = 21183 
WTRc_limit_alone = 11236 
RTWc_limit_alone = 38233 

Commands details: 
total_CMD = 132317 
n_nop = 62801 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30992 
n_act = 1765 
n_pre = 1749 
n_ref = 0 
n_req = 44612 
total_req = 67856 

Dual Bus Interface Util: 
issued_total_row = 3514 
issued_total_col = 67856 
Row_Bus_Util =  0.026557 
CoL_Bus_Util = 0.512829 
Either_Row_CoL_Bus_Util = 0.525375 
Issued_on_Two_Bus_Simul_Util = 0.014012 
issued_two_Eff = 0.026670 
queue_avg = 10.112003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.112
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62777 n_act=1744 n_pre=1728 n_ref_event=0 n_req=44612 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30992 bw_util=0.5128
n_activity=113894 dram_eff=0.5958
bk0: 2304a 114518i bk1: 2304a 113543i bk2: 2304a 114213i bk3: 2304a 113577i bk4: 2304a 113552i bk5: 2304a 112449i bk6: 2304a 112899i bk7: 2304a 113396i bk8: 2304a 113200i bk9: 2304a 112059i bk10: 2304a 112379i bk11: 2304a 112859i bk12: 2304a 114555i bk13: 2304a 114630i bk14: 2304a 114068i bk15: 2304a 114271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960907
Row_Buffer_Locality_read = 0.974881
Row_Buffer_Locality_write = 0.894424
Bank_Level_Parallism = 3.157906
Bank_Level_Parallism_Col = 2.952705
Bank_Level_Parallism_Ready = 1.350757
write_to_read_ratio_blp_rw_average = 0.542195
GrpLevelPara = 2.033042 

BW Util details:
bwutil = 0.512829 
total_CMD = 132317 
util_bw = 67856 
Wasted_Col = 39235 
Wasted_Row = 2322 
Idle = 22904 

BW Util Bottlenecks: 
RCDc_limit = 5171 
RCDWRc_limit = 3359 
WTRc_limit = 17205 
RTWc_limit = 49078 
CCDLc_limit = 38207 
rwq = 0 
CCDLc_limit_alone = 20789 
WTRc_limit_alone = 11377 
RTWc_limit_alone = 37488 

Commands details: 
total_CMD = 132317 
n_nop = 62777 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30992 
n_act = 1744 
n_pre = 1728 
n_ref = 0 
n_req = 44612 
total_req = 67856 

Dual Bus Interface Util: 
issued_total_row = 3472 
issued_total_col = 67856 
Row_Bus_Util =  0.026240 
CoL_Bus_Util = 0.512829 
Either_Row_CoL_Bus_Util = 0.525556 
Issued_on_Two_Bus_Simul_Util = 0.013513 
issued_two_Eff = 0.025712 
queue_avg = 9.923737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.92374
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62828 n_act=1746 n_pre=1730 n_ref_event=0 n_req=44612 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30992 bw_util=0.5128
n_activity=113950 dram_eff=0.5955
bk0: 2304a 114345i bk1: 2304a 113385i bk2: 2304a 113439i bk3: 2304a 113210i bk4: 2304a 112437i bk5: 2304a 111442i bk6: 2304a 112114i bk7: 2304a 111579i bk8: 2304a 112598i bk9: 2304a 112163i bk10: 2304a 113443i bk11: 2304a 112669i bk12: 2304a 114991i bk13: 2304a 114133i bk14: 2304a 113784i bk15: 2304a 114871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960863
Row_Buffer_Locality_read = 0.974392
Row_Buffer_Locality_write = 0.896489
Bank_Level_Parallism = 3.202330
Bank_Level_Parallism_Col = 2.996000
Bank_Level_Parallism_Ready = 1.361722
write_to_read_ratio_blp_rw_average = 0.548162
GrpLevelPara = 2.044516 

BW Util details:
bwutil = 0.512829 
total_CMD = 132317 
util_bw = 67856 
Wasted_Col = 39560 
Wasted_Row = 2217 
Idle = 22684 

BW Util Bottlenecks: 
RCDc_limit = 5260 
RCDWRc_limit = 3150 
WTRc_limit = 16106 
RTWc_limit = 52411 
CCDLc_limit = 38577 
rwq = 0 
CCDLc_limit_alone = 20906 
WTRc_limit_alone = 10610 
RTWc_limit_alone = 40236 

Commands details: 
total_CMD = 132317 
n_nop = 62828 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30992 
n_act = 1746 
n_pre = 1730 
n_ref = 0 
n_req = 44612 
total_req = 67856 

Dual Bus Interface Util: 
issued_total_row = 3476 
issued_total_col = 67856 
Row_Bus_Util =  0.026270 
CoL_Bus_Util = 0.512829 
Either_Row_CoL_Bus_Util = 0.525171 
Issued_on_Two_Bus_Simul_Util = 0.013929 
issued_two_Eff = 0.026522 
queue_avg = 10.114414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1144
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62832 n_act=1769 n_pre=1753 n_ref_event=0 n_req=44612 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30992 bw_util=0.5128
n_activity=113566 dram_eff=0.5975
bk0: 2304a 114493i bk1: 2304a 114146i bk2: 2304a 113620i bk3: 2304a 112948i bk4: 2304a 112825i bk5: 2304a 111520i bk6: 2304a 113039i bk7: 2304a 113031i bk8: 2304a 112875i bk9: 2304a 111777i bk10: 2304a 112745i bk11: 2304a 113098i bk12: 2304a 114712i bk13: 2304a 113322i bk14: 2304a 114925i bk15: 2304a 115112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960347
Row_Buffer_Locality_read = 0.974419
Row_Buffer_Locality_write = 0.893392
Bank_Level_Parallism = 3.188856
Bank_Level_Parallism_Col = 2.974013
Bank_Level_Parallism_Ready = 1.358229
write_to_read_ratio_blp_rw_average = 0.542345
GrpLevelPara = 2.043561 

BW Util details:
bwutil = 0.512829 
total_CMD = 132317 
util_bw = 67856 
Wasted_Col = 39044 
Wasted_Row = 2072 
Idle = 23345 

BW Util Bottlenecks: 
RCDc_limit = 5240 
RCDWRc_limit = 3290 
WTRc_limit = 16936 
RTWc_limit = 49811 
CCDLc_limit = 38326 
rwq = 0 
CCDLc_limit_alone = 20744 
WTRc_limit_alone = 11260 
RTWc_limit_alone = 37905 

Commands details: 
total_CMD = 132317 
n_nop = 62832 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30992 
n_act = 1769 
n_pre = 1753 
n_ref = 0 
n_req = 44612 
total_req = 67856 

Dual Bus Interface Util: 
issued_total_row = 3522 
issued_total_col = 67856 
Row_Bus_Util =  0.026618 
CoL_Bus_Util = 0.512829 
Either_Row_CoL_Bus_Util = 0.525140 
Issued_on_Two_Bus_Simul_Util = 0.014307 
issued_two_Eff = 0.027243 
queue_avg = 10.391930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.3919
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=132317 n_nop=62828 n_act=1782 n_pre=1766 n_ref_event=0 n_req=44612 n_rd=36864 n_rd_L2_A=0 n_write=0 n_wr_bk=30992 bw_util=0.5128
n_activity=113513 dram_eff=0.5978
bk0: 2304a 114450i bk1: 2304a 114647i bk2: 2304a 112821i bk3: 2304a 112468i bk4: 2304a 112140i bk5: 2304a 111566i bk6: 2304a 114027i bk7: 2304a 112011i bk8: 2304a 113161i bk9: 2304a 112567i bk10: 2304a 112665i bk11: 2304a 114491i bk12: 2304a 114694i bk13: 2304a 114110i bk14: 2304a 114921i bk15: 2304a 114075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960056
Row_Buffer_Locality_read = 0.974067
Row_Buffer_Locality_write = 0.893392
Bank_Level_Parallism = 3.183345
Bank_Level_Parallism_Col = 2.961729
Bank_Level_Parallism_Ready = 1.345113
write_to_read_ratio_blp_rw_average = 0.546303
GrpLevelPara = 2.038665 

BW Util details:
bwutil = 0.512829 
total_CMD = 132317 
util_bw = 67856 
Wasted_Col = 39077 
Wasted_Row = 2031 
Idle = 23353 

BW Util Bottlenecks: 
RCDc_limit = 5241 
RCDWRc_limit = 3043 
WTRc_limit = 16719 
RTWc_limit = 50082 
CCDLc_limit = 38436 
rwq = 0 
CCDLc_limit_alone = 20720 
WTRc_limit_alone = 10964 
RTWc_limit_alone = 38121 

Commands details: 
total_CMD = 132317 
n_nop = 62828 
Read = 36864 
Write = 0 
L2_Alloc = 0 
L2_WB = 30992 
n_act = 1782 
n_pre = 1766 
n_ref = 0 
n_req = 44612 
total_req = 67856 

Dual Bus Interface Util: 
issued_total_row = 3548 
issued_total_col = 67856 
Row_Bus_Util =  0.026814 
CoL_Bus_Util = 0.512829 
Either_Row_CoL_Bus_Util = 0.525171 
Issued_on_Two_Bus_Simul_Util = 0.014473 
issued_two_Eff = 0.027558 
queue_avg = 10.175858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.1759

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44815, Miss = 22539, Miss_rate = 0.503, Pending_hits = 930, Reservation_fails = 459
L2_cache_bank[1]: Access = 44008, Miss = 22528, Miss_rate = 0.512, Pending_hits = 894, Reservation_fails = 0
L2_cache_bank[2]: Access = 44651, Miss = 22536, Miss_rate = 0.505, Pending_hits = 916, Reservation_fails = 469
L2_cache_bank[3]: Access = 44012, Miss = 22528, Miss_rate = 0.512, Pending_hits = 912, Reservation_fails = 0
L2_cache_bank[4]: Access = 44649, Miss = 22537, Miss_rate = 0.505, Pending_hits = 900, Reservation_fails = 251
L2_cache_bank[5]: Access = 44013, Miss = 22528, Miss_rate = 0.512, Pending_hits = 909, Reservation_fails = 0
L2_cache_bank[6]: Access = 44011, Miss = 22528, Miss_rate = 0.512, Pending_hits = 908, Reservation_fails = 0
L2_cache_bank[7]: Access = 44004, Miss = 22528, Miss_rate = 0.512, Pending_hits = 904, Reservation_fails = 0
L2_cache_bank[8]: Access = 44011, Miss = 22528, Miss_rate = 0.512, Pending_hits = 872, Reservation_fails = 0
L2_cache_bank[9]: Access = 44015, Miss = 22528, Miss_rate = 0.512, Pending_hits = 900, Reservation_fails = 0
L2_cache_bank[10]: Access = 44011, Miss = 22528, Miss_rate = 0.512, Pending_hits = 897, Reservation_fails = 0
L2_cache_bank[11]: Access = 44011, Miss = 22528, Miss_rate = 0.512, Pending_hits = 889, Reservation_fails = 0
L2_cache_bank[12]: Access = 44007, Miss = 22528, Miss_rate = 0.512, Pending_hits = 905, Reservation_fails = 0
L2_cache_bank[13]: Access = 44020, Miss = 22528, Miss_rate = 0.512, Pending_hits = 901, Reservation_fails = 0
L2_cache_bank[14]: Access = 44015, Miss = 22528, Miss_rate = 0.512, Pending_hits = 892, Reservation_fails = 0
L2_cache_bank[15]: Access = 44012, Miss = 22528, Miss_rate = 0.512, Pending_hits = 886, Reservation_fails = 0
L2_cache_bank[16]: Access = 44016, Miss = 22528, Miss_rate = 0.512, Pending_hits = 908, Reservation_fails = 0
L2_cache_bank[17]: Access = 44007, Miss = 22528, Miss_rate = 0.512, Pending_hits = 892, Reservation_fails = 0
L2_cache_bank[18]: Access = 44012, Miss = 22528, Miss_rate = 0.512, Pending_hits = 897, Reservation_fails = 0
L2_cache_bank[19]: Access = 44010, Miss = 22528, Miss_rate = 0.512, Pending_hits = 912, Reservation_fails = 0
L2_cache_bank[20]: Access = 44008, Miss = 22528, Miss_rate = 0.512, Pending_hits = 900, Reservation_fails = 0
L2_cache_bank[21]: Access = 44010, Miss = 22528, Miss_rate = 0.512, Pending_hits = 890, Reservation_fails = 0
L2_cache_bank[22]: Access = 44010, Miss = 22528, Miss_rate = 0.512, Pending_hits = 896, Reservation_fails = 0
L2_cache_bank[23]: Access = 44021, Miss = 22528, Miss_rate = 0.512, Pending_hits = 909, Reservation_fails = 0
L2_cache_bank[24]: Access = 44011, Miss = 22528, Miss_rate = 0.512, Pending_hits = 885, Reservation_fails = 0
L2_cache_bank[25]: Access = 44013, Miss = 22528, Miss_rate = 0.512, Pending_hits = 898, Reservation_fails = 0
L2_cache_bank[26]: Access = 44010, Miss = 22528, Miss_rate = 0.512, Pending_hits = 907, Reservation_fails = 0
L2_cache_bank[27]: Access = 44009, Miss = 22528, Miss_rate = 0.512, Pending_hits = 902, Reservation_fails = 0
L2_cache_bank[28]: Access = 44014, Miss = 22528, Miss_rate = 0.512, Pending_hits = 902, Reservation_fails = 0
L2_cache_bank[29]: Access = 44016, Miss = 22528, Miss_rate = 0.512, Pending_hits = 910, Reservation_fails = 0
L2_cache_bank[30]: Access = 44012, Miss = 22528, Miss_rate = 0.512, Pending_hits = 900, Reservation_fails = 0
L2_cache_bank[31]: Access = 44010, Miss = 22528, Miss_rate = 0.512, Pending_hits = 881, Reservation_fails = 0
L2_cache_bank[32]: Access = 44014, Miss = 22528, Miss_rate = 0.512, Pending_hits = 902, Reservation_fails = 0
L2_cache_bank[33]: Access = 44010, Miss = 22528, Miss_rate = 0.512, Pending_hits = 902, Reservation_fails = 0
L2_cache_bank[34]: Access = 44014, Miss = 22528, Miss_rate = 0.512, Pending_hits = 893, Reservation_fails = 0
L2_cache_bank[35]: Access = 44010, Miss = 22528, Miss_rate = 0.512, Pending_hits = 885, Reservation_fails = 0
L2_cache_bank[36]: Access = 44012, Miss = 22528, Miss_rate = 0.512, Pending_hits = 881, Reservation_fails = 0
L2_cache_bank[37]: Access = 44011, Miss = 22528, Miss_rate = 0.512, Pending_hits = 921, Reservation_fails = 0
L2_cache_bank[38]: Access = 44015, Miss = 22528, Miss_rate = 0.512, Pending_hits = 899, Reservation_fails = 0
L2_cache_bank[39]: Access = 44013, Miss = 22528, Miss_rate = 0.512, Pending_hits = 898, Reservation_fails = 0
L2_cache_bank[40]: Access = 44007, Miss = 22528, Miss_rate = 0.512, Pending_hits = 898, Reservation_fails = 0
L2_cache_bank[41]: Access = 44011, Miss = 22528, Miss_rate = 0.512, Pending_hits = 892, Reservation_fails = 0
L2_cache_bank[42]: Access = 44016, Miss = 22528, Miss_rate = 0.512, Pending_hits = 903, Reservation_fails = 0
L2_cache_bank[43]: Access = 44002, Miss = 22528, Miss_rate = 0.512, Pending_hits = 867, Reservation_fails = 0
L2_cache_bank[44]: Access = 44017, Miss = 22528, Miss_rate = 0.512, Pending_hits = 899, Reservation_fails = 0
L2_cache_bank[45]: Access = 44007, Miss = 22528, Miss_rate = 0.512, Pending_hits = 902, Reservation_fails = 0
L2_cache_bank[46]: Access = 44015, Miss = 22528, Miss_rate = 0.512, Pending_hits = 914, Reservation_fails = 0
L2_cache_bank[47]: Access = 44014, Miss = 22528, Miss_rate = 0.512, Pending_hits = 893, Reservation_fails = 0
L2_cache_bank[48]: Access = 44010, Miss = 22528, Miss_rate = 0.512, Pending_hits = 902, Reservation_fails = 0
L2_cache_bank[49]: Access = 44013, Miss = 22528, Miss_rate = 0.512, Pending_hits = 881, Reservation_fails = 0
L2_cache_bank[50]: Access = 44008, Miss = 22528, Miss_rate = 0.512, Pending_hits = 886, Reservation_fails = 0
L2_cache_bank[51]: Access = 44011, Miss = 22528, Miss_rate = 0.512, Pending_hits = 888, Reservation_fails = 0
L2_cache_bank[52]: Access = 44011, Miss = 22528, Miss_rate = 0.512, Pending_hits = 896, Reservation_fails = 0
L2_cache_bank[53]: Access = 44015, Miss = 22528, Miss_rate = 0.512, Pending_hits = 897, Reservation_fails = 0
L2_cache_bank[54]: Access = 44005, Miss = 22528, Miss_rate = 0.512, Pending_hits = 926, Reservation_fails = 0
L2_cache_bank[55]: Access = 44002, Miss = 22528, Miss_rate = 0.512, Pending_hits = 893, Reservation_fails = 0
L2_cache_bank[56]: Access = 44012, Miss = 22528, Miss_rate = 0.512, Pending_hits = 908, Reservation_fails = 0
L2_cache_bank[57]: Access = 44004, Miss = 22528, Miss_rate = 0.512, Pending_hits = 897, Reservation_fails = 0
L2_cache_bank[58]: Access = 44014, Miss = 22528, Miss_rate = 0.512, Pending_hits = 891, Reservation_fails = 0
L2_cache_bank[59]: Access = 44008, Miss = 22528, Miss_rate = 0.512, Pending_hits = 893, Reservation_fails = 0
L2_cache_bank[60]: Access = 44011, Miss = 22528, Miss_rate = 0.512, Pending_hits = 893, Reservation_fails = 0
L2_cache_bank[61]: Access = 44011, Miss = 22528, Miss_rate = 0.512, Pending_hits = 900, Reservation_fails = 0
L2_cache_bank[62]: Access = 44011, Miss = 22528, Miss_rate = 0.512, Pending_hits = 899, Reservation_fails = 0
L2_cache_bank[63]: Access = 44000, Miss = 22528, Miss_rate = 0.512, Pending_hits = 891, Reservation_fails = 0
L2_total_cache_accesses = 2818788
L2_total_cache_misses = 1441820
L2_total_cache_miss_rate = 0.5115
L2_total_cache_pending_hits = 57494
L2_total_cache_reservation_fails = 1179
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6778
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 57416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 294914
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 884736
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1310720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 245760
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1824
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1016
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1243844
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1572864
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1016
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=2818788
icnt_total_pkts_simt_to_mem=2817268
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.6265
	minimum = 5
	maximum = 568
Network latency average = 16.1911
	minimum = 5
	maximum = 374
Slowest packet = 79
Flit latency average = 16.1911
	minimum = 5
	maximum = 374
Slowest flit = 82824
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.239266
	minimum = 0.194264 (at node 103)
	maximum = 0.312491 (at node 20)
Accepted packet rate average = 0.239266
	minimum = 0.194264 (at node 103)
	maximum = 0.312659 (at node 20)
Injected flit rate average = 0.239266
	minimum = 0.194264 (at node 103)
	maximum = 0.312491 (at node 20)
Accepted flit rate average= 0.239266
	minimum = 0.194264 (at node 103)
	maximum = 0.312659 (at node 20)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6265 (1 samples)
	minimum = 5 (1 samples)
	maximum = 568 (1 samples)
Network latency average = 16.1911 (1 samples)
	minimum = 5 (1 samples)
	maximum = 374 (1 samples)
Flit latency average = 16.1911 (1 samples)
	minimum = 5 (1 samples)
	maximum = 374 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.239266 (1 samples)
	minimum = 0.194264 (1 samples)
	maximum = 0.312491 (1 samples)
Accepted packet rate average = 0.239266 (1 samples)
	minimum = 0.194264 (1 samples)
	maximum = 0.312659 (1 samples)
Injected flit rate average = 0.239266 (1 samples)
	minimum = 0.194264 (1 samples)
	maximum = 0.312491 (1 samples)
Accepted flit rate average = 0.239266 (1 samples)
	minimum = 0.194264 (1 samples)
	maximum = 0.312659 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 24 min, 21 sec (5061 sec)
gpgpu_simulation_rate = 165853 (inst/sec)
gpgpu_simulation_rate = 44 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe261006c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe261006c4..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe261006b8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe261006c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe261006b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe261006a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x402350 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x438 (backprop.1.sm_30.ptx:204) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f8 (backprop.1.sm_30.ptx:231) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,32768,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 298466
gpu_sim_insn = 452985184
gpu_ipc =    1517.7112
gpu_tot_sim_cycle = 524962
gpu_tot_sim_insn = 1292370272
gpu_tot_ipc =    2461.8359
gpu_tot_issued_cta = 65536
gpu_occupancy = 88.2557% 
gpu_tot_occupancy = 92.8720% 
max_total_param_size = 0
gpu_stall_dramfull = 3699206
gpu_stall_icnt2sh    = 466
partiton_level_parallism =      17.2112
partiton_level_parallism_total  =      15.1520
partiton_level_parallism_util =      17.3686
partiton_level_parallism_util_total  =      15.4391
L2_BW  =     801.5042 GB/Sec
L2_BW_total  =     705.6978 GB/Sec
gpu_total_sim_rate=122013

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 24969227
	L1I_total_cache_misses = 38229
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 330938
L1D_cache:
	L1D_cache_core[0]: Access = 298950, Miss = 133259, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 2116
	L1D_cache_core[1]: Access = 301022, Miss = 134110, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 2782
	L1D_cache_core[2]: Access = 300120, Miss = 133759, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 3983
	L1D_cache_core[3]: Access = 298976, Miss = 133378, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 1978
	L1D_cache_core[4]: Access = 301996, Miss = 134449, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 3066
	L1D_cache_core[5]: Access = 296950, Miss = 132404, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 5650
	L1D_cache_core[6]: Access = 296780, Miss = 132423, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 8234
	L1D_cache_core[7]: Access = 303578, Miss = 134967, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 1884
	L1D_cache_core[8]: Access = 302192, Miss = 134596, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 3396
	L1D_cache_core[9]: Access = 301022, Miss = 134073, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 1579
	L1D_cache_core[10]: Access = 298852, Miss = 133194, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 1725
	L1D_cache_core[11]: Access = 298512, Miss = 133102, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 1857
	L1D_cache_core[12]: Access = 299316, Miss = 133423, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 208
	L1D_cache_core[13]: Access = 300192, Miss = 133708, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 1674
	L1D_cache_core[14]: Access = 299290, Miss = 133347, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 1826
	L1D_cache_core[15]: Access = 298218, Miss = 132907, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 1639
	L1D_cache_core[16]: Access = 300924, Miss = 134071, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 1064
	L1D_cache_core[17]: Access = 297976, Miss = 132954, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 1154
	L1D_cache_core[18]: Access = 299460, Miss = 133389, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 1158
	L1D_cache_core[19]: Access = 299192, Miss = 133298, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 1467
	L1D_cache_core[20]: Access = 297734, Miss = 132918, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 822
	L1D_cache_core[21]: Access = 301558, Miss = 134305, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 300120, Miss = 133730, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 256
	L1D_cache_core[23]: Access = 300971, Miss = 134126, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 889
	L1D_cache_core[24]: Access = 299486, Miss = 133496, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[25]: Access = 299682, Miss = 133591, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 299316, Miss = 133447, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 302068, Miss = 134427, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 296368, Miss = 132329, Miss_rate = 0.447, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[29]: Access = 300316, Miss = 133869, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 301604, Miss = 134242, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 4458
	L1D_cache_core[31]: Access = 302166, Miss = 134498, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 5617
	L1D_cache_core[32]: Access = 298754, Miss = 133162, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 1218
	L1D_cache_core[33]: Access = 299388, Miss = 133403, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 4975
	L1D_cache_core[34]: Access = 298708, Miss = 133276, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 2589
	L1D_cache_core[35]: Access = 299924, Miss = 133637, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 2323
	L1D_cache_core[36]: Access = 300290, Miss = 133808, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 2876
	L1D_cache_core[37]: Access = 299120, Miss = 133315, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 2310
	L1D_cache_core[38]: Access = 301166, Miss = 134081, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 5823
	L1D_cache_core[39]: Access = 300852, Miss = 134104, Miss_rate = 0.446, Pending_hits = 0, Reservation_fails = 2521
	L1D_total_cache_accesses = 11993109
	L1D_total_cache_misses = 5344575
	L1D_total_cache_miss_rate = 0.4456
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 85302
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 2359296
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 125340
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3085139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2574562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 40042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2139098
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2354176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 125340
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3563395
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 534473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 45260
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96442
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 24930998
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 38229
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 330938
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7798799
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2359296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4194310
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24969227

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 40042
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 125340
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 45260
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 330938
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
10353, 8670, 9231, 8670, 9792, 8670, 9231, 8670, 10407, 8724, 9285, 8724, 9846, 8724, 9285, 8724, 10502, 8786, 9358, 8786, 9930, 8786, 9358, 8786, 10515, 8832, 9393, 8832, 9954, 8832, 9393, 8832, 10407, 8724, 9285, 8724, 9846, 8724, 9285, 8724, 10407, 8724, 9285, 8724, 9846, 8724, 9285, 8724, 10245, 8562, 9123, 8562, 9684, 8562, 9123, 8562, 10407, 8724, 9285, 8724, 9846, 8724, 9285, 8724, 
gpgpu_n_tot_thrd_icount = 1506804448
gpgpu_n_tot_w_icount = 47087639
gpgpu_n_stall_shd_mem = 8760976
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3759042
gpgpu_n_mem_write_global = 4194310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 67633232
gpgpu_n_store_insn = 25690144
gpgpu_n_shmem_insn = 66584576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 75497472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 125340
gpgpu_stall_shd_mem[c_mem][resource_stall] = 125340
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50406
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8585230
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2427856	W0_Idle:3427952	W0_Scoreboard:114411481	W1:0	W2:3407872	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5406743	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:38273024
single_issue_nums: WS0:12943383	WS1:11141120	WS2:11862016	WS3:11141120	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30072336 {8:3759042,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 167772400 {40:4194310,}
traffic_breakdown_coretomem[INST_ACC_R] = 6400 {8:800,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150361680 {40:3759042,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 33554480 {8:4194310,}
traffic_breakdown_memtocore[INST_ACC_R] = 128000 {40:3200,}
maxmflatency = 3805 
max_icnt2mem_latency = 2135 
maxmrqlatency = 1347 
max_icnt2sh_latency = 1063 
averagemflatency = 548 
avg_icnt2mem_latency = 118 
avg_mrq_latency = 149 
avg_icnt2sh_latency = 25 
mrq_lat_table:176442 	434327 	230724 	226748 	267189 	559670 	670054 	669618 	806512 	188917 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3093644 	1929505 	1676471 	1105728 	148164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	130 	715493 	3069913 	1889110 	803086 	416883 	508880 	452054 	98633 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2490608 	2878494 	1304125 	732023 	280706 	155148 	108336 	4067 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	235 	220 	579 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6995      6945      7870      7893      8414      8288      9762      9776      9999     10088      9667      9769      8207      8103      8467      8414 
dram[1]:      6696      6806      7862      7933      8368      8500      9542      9912      9850     10188      9497      9920      8220      8189      8510      8434 
dram[2]:      6925      6831      7849      8219      8355      8422      9784      9793     10153     10077      9557      9903      8090      8098      8568      8431 
dram[3]:      6645      6837      7766      8070      8672      8453      9839      9680     10103     10058      9548      9845      8089      8074      8592      8426 
dram[4]:      7088      6924      7876      8102      8684      8426      9850      9703     10084     10057      9644      9880      8104      8092      8703      8404 
dram[5]:      6764      6759      7869      8230      8794      8489      9811      9691     10019     10116      9726      9815      8113      8180      8465      8434 
dram[6]:      6707      6823      7838      8285      8807      8194      9777      9886     10084      9926      9760      9745      8119      8184      8460      8438 
dram[7]:      6698      6918      7930      8138      8778      8189      9754      9882     10007      9959      9716      9746      8126      8196      8482      8412 
dram[8]:      6699      6913      7938      8282      8466      8199      9892      9766      9916     10046      9763      9684      8131      8101      8496      8412 
dram[9]:      6989      6955      7994      8210      8446      8294      9779      9800     10033     10084      9666      9677      8142      8099      8515      8409 
dram[10]:      6625      7013      8006      8259      8491      8148      9718      9964     10052     10098      9612      9684      8150      8114      8573      8398 
dram[11]:      6623      7021      7973      8379      8597      8123      9759      9980      9971     10089      9776      9702      8159      8118      8597      8270 
dram[12]:      6638      6769      7976      8423      8526      8136      9712      9947      9988     10029      9737      9768      8210      8125      8582      8272 
dram[13]:      6824      6806      8117      8374      8489      8182      9750     10014      9993     10089      9623      9818      8222      8024      8534      8282 
dram[14]:      6823      6771      8066      8346      8471      8173      9658     10046     10043     10001      9603      9862      8164      8086      8532      8282 
dram[15]:      6811      6834      8091      8530      8350      8085      9674     10003     10100      9947      9560      9860      8046      8040      8600      8292 
dram[16]:      6790      6971      7940      8508      8506      8081      9754      9896     10112     10018      9601      9724      8040      8037      8612      8366 
dram[17]:      7181      6888      7876      8484      8401      8372      9737      9866     10027     10051      9574      9817      8044      8048      8407      8345 
dram[18]:      7179      6871      7826      8465      8447      8350      9615      9884     10036     10113      9624      9844      8060      8166      8407      8357 
dram[19]:      6777      6907      7827      8434      8413      8375      9612     10108     10020     10124      9680      9930      8062      8152      8376      8428 
dram[20]:      6734      7010      7895      8462      8444      8499      9609     10072      9986     10140      9658      9612      8143      8157      8374      8496 
dram[21]:      6732      6876      8280      8380      8338      8521      9700      9940     10014     10093      9656      9668      8160      8137      8381      8534 
dram[22]:      7581      7829      8270      8365      8317      8790      9718      9916     10020     10015      9668      9632      8172      8142      8398      8462 
dram[23]:      6717      6960      8398      8223      8312      8720      9769      9917     10047      9981      9711      9676      8142      8152      8416      8474 
dram[24]:      6824      7003      8403      8387      8312      8670      9800      9934     10146     10021      9670      9650      7982      8162      8419      8501 
dram[25]:      6713      6965      8194      8310      8210      8676      9811      9944     10146     10044      9713      9611      7988      8172      8424      8517 
dram[26]:      7070      7205      8174      8391      8110      8720      9817      9940     10167     10035      9752      9755      7998      8202      8489      8321 
dram[27]:      6735      6951      7841      8434      8109      8487      9694      9977     10096     10108      9710      9819      7994      8210      8575      8316 
dram[28]:      6727      6957      8011      8446      8205      8384      9712      9908     10065     10096      9817      9886      8012      8200      8546      8328 
dram[29]:      6730      6895      8036      8243      8239      8396      9797      9846     10022     10068      9813      9853      8261      8203      8558      8323 
dram[30]:      6842      6881      8036      8196      8273      8400      9832      9795     10077     10176      9836      9786      8239      8195      8371      8345 
dram[31]:      6842      6883      7950      8395      8326      8284      9782      9822     10020     10157      9785      9773      8227      8198      8378      8368 
average row accesses per activate:
dram[0]: 14.430314 14.418118 14.540351 14.167521 13.927609 14.985507 14.877698 14.386087 13.649587 14.664298 14.185567 14.638298 14.284228 13.895447 14.714286 14.850451 
dram[1]: 11.927954 12.443609 12.242246 11.739377 11.953757 11.800285 12.058309 11.750000 12.362275 11.694051 11.760684 11.743955 12.431373 11.671388 11.856115 11.674221 
dram[2]: 12.648855 12.167647 12.500754 11.656821 12.514372 11.868006 12.648318 11.817142 12.002907 11.563025 12.623854 11.710638 12.916928 11.890332 11.959361 11.962264 
dram[3]: 11.411846 12.013062 11.925179 11.575419 11.800285 11.800285 12.590563 11.902159 12.433735 11.514645 11.694051 11.644569 12.029197 11.770000 12.064422 11.527273 
dram[4]: 13.605911 14.049236 13.631579 13.389338 13.299035 14.286701 13.672728 13.494290 13.512275 13.646281 13.646281 13.806020 13.989813 14.085470 13.247588 14.234888 
dram[5]: 11.091153 12.136364 11.590210 12.011594 11.971056 12.327868 11.989855 12.040757 11.661017 11.930635 11.356258 11.879137 11.287671 12.297015 12.353823 12.564024 
dram[6]: 11.241848 11.170040 11.066755 11.230352 11.223881 10.941799 11.193504 11.683616 11.498608 11.263302 11.081880 11.371901 11.318682 11.286302 11.803725 11.608451 
dram[7]: 11.111409 11.561453 11.433104 12.370150 11.104698 11.331507 11.118279 12.129032 11.263302 11.450763 11.419087 11.677510 11.502793 11.956459 11.148849 12.085044 
dram[8]: 12.392216 12.225997 12.064047 12.081633 12.164706 12.129032 12.254815 12.609756 12.070175 12.105572 12.194978 12.105572 11.989811 11.854676 12.657450 12.049707 
dram[9]: 12.389221 12.333830 12.519637 12.466166 12.254815 12.075912 12.200590 12.965517 11.982583 12.340807 12.509091 12.471299 12.132548 12.046783 12.243685 12.599388 
dram[10]: 11.926513 11.558660 12.188235 11.450276 11.783476 11.133244 11.617977 11.425414 11.156756 10.949602 11.628169 10.834645 11.443055 11.540616 11.873199 11.605634 
dram[11]: 11.890804 12.463856 11.925179 12.102190 12.058309 11.817142 11.800285 11.885057 11.546853 12.070175 11.530726 12.267459 11.604225 11.638418 11.942029 12.082111 
dram[12]: 12.100877 12.614329 11.739377 12.298220 11.988406 11.988406 11.988406 12.040757 11.278688 11.828080 12.105572 11.913420 12.502276 12.298508 11.959361 12.486363 
dram[13]: 12.372197 13.305467 11.806268 13.239616 12.146843 12.745763 12.093567 13.299035 11.913420 13.146497 12.396397 13.125596 12.168390 12.853354 12.153393 12.918495 
dram[14]: 12.558422 12.484163 12.170338 12.408683 12.182622 12.706605 12.236687 12.182622 11.845050 12.034986 12.322388 12.643186 11.685106 12.444109 12.467474 12.796584 
dram[15]: 12.298663 12.770061 12.635671 12.579666 12.401799 12.629007 12.111274 12.726153 12.194978 12.087848 12.604580 12.231112 12.499241 12.893583 12.816485 12.465961 
dram[16]: 12.694785 12.446616 12.771956 12.695252 12.804954 12.765432 13.363489 12.904837 12.359282 12.509091 12.760433 12.471299 12.615621 12.444109 13.249196 13.058637 
dram[17]: 13.348387 13.978041 12.538578 13.367742 12.023255 13.151033 12.985871 13.277689 12.604580 13.022082 12.159058 13.468189 12.297015 13.058637 13.061807 13.713810 
dram[18]: 14.121161 13.499185 13.134706 13.836394 13.363489 13.406807 13.996616 13.832776 13.402597 13.668874 13.294686 13.898990 13.311793 13.528735 14.088889 13.993209 
dram[19]: 12.711213 12.577508 12.242246 12.463158 12.200590 11.919309 12.146843 12.745763 12.213017 12.433735 12.213017 12.415037 12.522797 11.957910 13.061807 12.858034 
dram[20]: 12.847826 12.907956 13.155556 12.711657 12.058309 12.667687 12.765432 13.109350 12.900000 12.604580 12.585366 12.340807 12.560976 12.716049 13.315024 12.959120 
dram[21]: 12.167647 12.242603 11.806268 12.278519 11.650704 12.496979 11.650704 12.327868 11.628169 12.123348 11.677510 11.845050 11.959361 12.060029 11.997088 12.085044 
dram[22]: 13.813022 14.543058 14.363952 13.699174 13.718077 13.627677 13.740864 14.213058 14.040816 14.308493 14.161235 13.969543 13.710483 14.229707 15.067641 14.409091 
dram[23]: 12.275965 12.067056 11.754610 11.959596 12.005806 11.733334 11.768137 12.401799 11.563025 11.171854 11.356258 11.930635 11.924747 11.649222 11.690780 12.210370 
dram[24]: 12.556905 12.696319 12.371642 12.152493 12.058309 12.291233 11.988406 12.785162 12.087848 12.643186 11.965218 11.930635 12.426847 12.709877 12.119118 12.487879 
dram[25]: 12.909516 13.136508 12.502262 12.790123 12.327868 13.214058 12.904837 13.130158 12.490167 12.701538 12.415037 12.528073 12.813375 12.871875 12.411144 13.187200 
dram[26]: 14.592592 14.364583 13.631579 13.952862 14.068027 14.411150 14.237521 14.797853 13.001575 14.383275 13.945946 14.848921 13.597360 14.507042 13.668325 14.985455 
dram[27]: 12.316964 12.951487 11.875359 12.299704 11.766714 12.864697 11.817142 12.886292 11.743955 12.000000 11.644569 12.547112 11.768572 12.596331 11.445833 13.267311 
dram[28]: 12.462349 13.816360 11.789474 12.544629 11.868006 12.476622 12.218612 13.151033 12.159058 12.604580 11.777461 13.022082 12.389474 13.077778 12.014577 13.549342 
dram[29]: 13.391585 12.990581 12.750770 12.931357 12.552352 12.886292 13.006289 12.765432 12.682028 13.534427 12.566210 12.960753 12.875000 13.530377 12.898278 13.666667 
dram[30]: 13.181529 14.102215 13.346216 14.388889 12.765432 14.213058 13.560656 14.745098 13.083994 14.408377 12.566210 14.112821 13.308562 14.376964 13.229534 14.383945 
dram[31]: 11.370879 12.316964 11.543176 11.976878 11.536960 12.327868 11.520891 12.146843 11.247956 11.982583 11.466666 12.213017 11.619182 12.352324 11.321428 12.393985 
average row locality = 4230482/338810 = 12.486296
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6796      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[1]:      6792      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[2]:      6796      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[3]:      6795      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[4]:      6795      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[5]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[6]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[7]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[8]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[9]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[10]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[11]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[12]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[13]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[14]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[15]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[16]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[17]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[18]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[19]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[20]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[21]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[22]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[23]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[24]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[25]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[26]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[27]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[28]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[29]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[30]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
dram[31]:      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784      6784 
total dram reads = 3473462
bank skew: 6796/6784 = 1.00
chip skew: 108556/108544 = 1.00
number of total write accesses:
dram[0]:      1487      1492      1504      1504      1489      1488      1488      1488      1474      1472      1472      1472      1458      1456      1456      1458 
dram[1]:      1486      1491      1504      1504      1488      1488      1488      1488      1474      1472      1472      1472      1458      1456      1456      1458 
dram[2]:      1489      1490      1504      1504      1488      1488      1488      1488      1474      1472      1472      1472      1457      1456      1456      1458 
dram[3]:      1490      1493      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1455      1456      1458 
dram[4]:      1491      1491      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1456      1458 
dram[5]:      1490      1493      1503      1504      1488      1488      1489      1488      1472      1472      1472      1472      1456      1455      1456      1458 
dram[6]:      1490      1493      1505      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1455      1455      1458 
dram[7]:      1494      1494      1505      1504      1489      1488      1488      1488      1472      1472      1472      1472      1452      1454      1455      1458 
dram[8]:      1494      1493      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1453      1455      1456      1458 
dram[9]:      1492      1492      1504      1506      1488      1488      1488      1488      1472      1472      1472      1472      1454      1456      1456      1456 
dram[10]:      1493      1492      1504      1506      1488      1488      1488      1488      1472      1472      1472      1472      1455      1456      1456      1456 
dram[11]:      1492      1492      1504      1506      1488      1488      1488      1488      1472      1472      1472      1472      1455      1456      1456      1456 
dram[12]:      1493      1491      1504      1505      1488      1488      1488      1488      1472      1472      1472      1472      1455      1456      1456      1457 
dram[13]:      1493      1492      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1454      1455      1456      1458 
dram[14]:      1492      1493      1504      1505      1488      1488      1488      1488      1472      1472      1472      1472      1454      1454      1457      1457 
dram[15]:      1493      1491      1505      1506      1488      1488      1488      1488      1472      1472      1472      1472      1453      1455      1457      1456 
dram[16]:      1493      1493      1505      1506      1488      1488      1488      1488      1472      1472      1472      1472      1454      1454      1457      1456 
dram[17]:      1492      1491      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1455      1456      1458      1458 
dram[18]:      1491      1491      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1455      1458      1458 
dram[19]:      1491      1492      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1455      1458      1458 
dram[20]:      1490      1490      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1458      1458 
dram[21]:      1490      1492      1504      1504      1488      1489      1488      1488      1472      1472      1472      1472      1456      1453      1458      1458 
dram[22]:      1490      1491      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1455      1458      1458 
dram[23]:      1490      1494      1503      1504      1488      1488      1489      1488      1472      1472      1472      1472      1456      1452      1458      1458 
dram[24]:      1491      1494      1505      1504      1488      1488      1488      1488      1472      1472      1472      1472      1455      1452      1457      1458 
dram[25]:      1491      1492      1505      1504      1488      1488      1488      1488      1472      1472      1472      1472      1455      1454      1457      1458 
dram[26]:      1490      1490      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1456      1456      1458      1458 
dram[27]:      1493      1492      1505      1506      1488      1488      1488      1489      1472      1472      1472      1472      1454      1454      1457      1455 
dram[28]:      1491      1492      1504      1508      1488      1488      1488      1488      1472      1472      1472      1472      1455      1455      1458      1454 
dram[29]:      1492      1491      1504      1505      1488      1489      1488      1488      1472      1472      1472      1472      1456      1456      1458      1457 
dram[30]:      1494      1494      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1454      1454      1458      1458 
dram[31]:      1494      1493      1504      1504      1488      1488      1488      1488      1472      1472      1472      1472      1454      1455      1458      1458 
total dram writes = 757020
bank skew: 1508/1452 = 1.04
chip skew: 23660/23655 = 1.00
average mf latency per bank:
dram[0]:        740       740       732       755       743       765       745       760       728       755       733       739       740       719       735       739
dram[1]:        875       886       878       915       898       912       894       911       891       913       874       904       885       895       874       898
dram[2]:       1815      1990      1828      2011      1825      2027      1839      2045      1837      2043      1822      2036      1840      2043      1819      2048
dram[3]:        949       933       949       950       948       954       969       960       949       952       933       939       935       930       936       955
dram[4]:        705       697       722       707       711       709       713       704       716       700       700       678       688       694       688       697
dram[5]:        708       732       734       751       733       749       732       729       731       748       744       726       727       736       732       743
dram[6]:       1865      1708      1889      1727      1899      1746      1920      1734      1930      1757      1908      1737      1888      1731      1901      1722
dram[7]:       1423      1417      1446      1450      1461      1443      1455      1471      1471      1480      1433      1452      1437      1437      1428      1451
dram[8]:        747       752       748       758       756       767       761       762       758       775       746       748       729       742       742       742
dram[9]:        697       718       715       723       713       727       715       725       720       738       708       705       695       704       697       724
dram[10]:        820       795       845       821       859       820       878       839       858       835       845       810       823       819       823       814
dram[11]:       1059      1149      1060      1159      1091      1178      1099      1169      1102      1172      1085      1172      1090      1159      1080      1169
dram[12]:        811       820       787       818       797       821       806       824       806       844       805       818       804       819       815       820
dram[13]:        758       777       743       783       765       771       747       773       758       787       749       776       739       760       752       762
dram[14]:       1036       978      1048       991      1069       999      1073       997      1076       997      1053       990      1039       971      1057       982
dram[15]:       1155      1221      1141      1219      1153      1241      1178      1239      1185      1247      1184      1266      1175      1246      1172      1249
dram[16]:       1003      1078      1004      1083       998      1098      1006      1096      1011      1111      1017      1098      1003      1068      1003      1079
dram[17]:        765       782       786       777       769       780       795       784       802       807       790       777       777       779       783       771
dram[18]:        730       736       739       749       737       769       776       754       761       767       759       745       743       746       737       727
dram[19]:       1088      1239      1086      1259      1090      1267      1094      1249      1106      1264      1097      1257      1098      1251      1100      1257
dram[20]:       1686      1660      1704      1666      1682      1684      1711      1699      1713      1712      1712      1687      1712      1685      1724      1704
dram[21]:        853       828       866       845       882       844       893       831       873       851       888       836       870       822       866       831
dram[22]:        694       691       709       695       699       716       713       694       709       707       703       694       696       699       698       682
dram[23]:        862       845       853       852       862       864       876       861       885       873       891       874       888       869       878       858
dram[24]:       2205      2099      2232      2101      2249      2137      2286      2162      2307      2200      2302      2169      2285      2168      2270      2146
dram[25]:        773       797       791       792       785       792       808       782       805       783       790       780       791       792       785       789
dram[26]:        680       675       701       692       692       693       681       689       685       694       688       682       686       697       696       694
dram[27]:       1028       982      1033       970      1024       977      1043       993      1047       992      1041       976      1024       971      1036       984
dram[28]:       1377      1589      1415      1583      1424      1614      1432      1630      1449      1637      1430      1610      1428      1604      1434      1593
dram[29]:        756       776       784       786       782       782       791       784       787       795       779       765       766       764       769       764
dram[30]:        774       791       803       801       803       797       811       798       815       806       803       787       790       786       792       784
dram[31]:        878       892       897       894       909       911       894       905       898       899       911       887       912       896       925       908
maximum mf latency per bank:
dram[0]:       2062      2100      1997      2109      2058      2446      1825      2041      1816      1879      1994      2080      2408      2167      2143      1873
dram[1]:       1862      2084      1951      1961      2179      2183      2183      2042      2292      2180      2307      2064      2060      2030      1916      2275
dram[2]:       2934      3033      2895      3296      2963      3041      3099      3133      3201      3125      2825      3408      2993      3252      2841      3187
dram[3]:       2345      2107      1912      2111      2026      2468      2158      2065      2091      1824      1994      2157      2290      2248      2021      2247
dram[4]:       1731      1820      1997      1800      1854      1696      1972      1670      1977      1967      2026      2047      1742      1556      1999      1648
dram[5]:       1597      1717      1708      1730      1782      1828      1795      1874      1800      1951      1835      1837      1613      1830      1761      1707
dram[6]:       2838      2806      2870      2821      3068      2678      3017      2675      3083      2793      2887      2865      2952      2872      3106      3066
dram[7]:       2574      2653      3026      2846      2791      2573      2709      2798      2652      2875      2559      2732      2765      2690      2716      2901
dram[8]:       1829      1829      1877      1886      1929      1865      1976      1813      1907      1909      2223      2238      1924      2101      1779      1823
dram[9]:       1500      1694      1904      1742      1692      1452      1860      1711      1632      1692      1750      1684      1472      1477      1508      1476
dram[10]:       2017      1879      1952      1734      1927      2043      2073      2236      2034      1803      2264      1844      2431      2153      2189      1719
dram[11]:       2199      2314      2221      2395      2311      2667      2152      2643      2325      2573      2496      2494      2428      2337      2204      2754
dram[12]:       1699      1974      1777      1782      1677      1969      1839      1665      1663      1776      1883      1812      1877      1939      1850      1719
dram[13]:       1774      1959      1616      1776      1672      1879      1882      1850      1507      1852      1676      1773      1608      1829      1601      1719
dram[14]:       2487      2163      2590      2323      2498      2207      2333      2569      2588      2316      2418      2340      2767      2344      2507      2198
dram[15]:       2470      2480      2762      2589      2695      2547      2451      2396      2460      2752      2494      2551      2316      2551      2421      2689
dram[16]:       2372      2407      2216      2457      2340      2565      2197      2281      2141      2420      2096      2216      2237      2382      2152      2321
dram[17]:       2054      1843      1885      1954      2015      1838      2126      2175      1759      1921      2041      1823      1984      1869      2026      1976
dram[18]:       1870      1834      1871      1631      1853      2135      1870      1622      1973      2111      1851      2099      2047      2161      1913      1626
dram[19]:       2296      2379      2008      2355      2199      2267      2463      2375      2460      2812      2145      2527      2417      2334      2110      2318
dram[20]:       2636      2535      2897      2736      2536      2672      2681      2673      2726      2985      2540      2849      2767      2719      2752      2683
dram[21]:       1933      1843      2093      1742      2211      1942      2295      2003      2061      2038      2252      1937      2293      2308      1991      1878
dram[22]:       1630      1760      1716      2028      1842      1638      1851      1959      1832      1592      1770      1498      1855      1665      1612      1529
dram[23]:       1762      1846      2213      1906      2069      1793      1823      1951      1733      1711      1896      2020      1957      1913      1969      2140
dram[24]:       3294      3418      3558      3169      3465      3283      3502      3347      3411      3519      3805      3422      3433      3237      3543      3454
dram[25]:       1742      1775      1772      1967      1735      1873      2053      1774      1870      1941      2031      2021      1995      1745      1813      1897
dram[26]:       1578      1610      1949      1745      1628      1625      1636      1648      1664      1677      1576      1606      1762      1814      1747      1411
dram[27]:       2125      2181      2092      2084      2069      2068      2165      2314      1970      2145      2012      2120      2227      2223      2072      2096
dram[28]:       3047      3064      2885      3139      2975      3111      2763      3136      3125      3079      2789      3046      3011      3137      2776      3181
dram[29]:       1900      1729      1754      1609      2111      1753      1737      1754      1876      2006      1780      1773      2315      1686      1684      1909
dram[30]:       1839      1680      2010      1853      2015      1813      1844      1896      2019      2013      1813      1769      1893      1757      1989      1685
dram[31]:       1868      2000      1756      1937      2222      2183      1801      2050      1968      2187      2025      2032      2146      1917      1940      1997
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=98691 n_act=9179 n_pre=9163 n_ref_event=0 n_req=132214 n_rd=108556 n_rd_L2_A=0 n_write=0 n_wr_bk=94632 bw_util=0.6625
n_activity=284901 dram_eff=0.7132
bk0: 6796a 235313i bk1: 6784a 233887i bk2: 6784a 235144i bk3: 6784a 228339i bk4: 6784a 234262i bk5: 6784a 232939i bk6: 6784a 235019i bk7: 6784a 231398i bk8: 6784a 233208i bk9: 6784a 232393i bk10: 6784a 235798i bk11: 6784a 232647i bk12: 6784a 236737i bk13: 6784a 234067i bk14: 6784a 235895i bk15: 6784a 234378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930575
Row_Buffer_Locality_read = 0.959717
Row_Buffer_Locality_write = 0.796855
Bank_Level_Parallism = 4.645338
Bank_Level_Parallism_Col = 4.018831
Bank_Level_Parallism_Ready = 1.793600
write_to_read_ratio_blp_rw_average = 0.542987
GrpLevelPara = 2.784324 

BW Util details:
bwutil = 0.662545 
total_CMD = 306678 
util_bw = 203188 
Wasted_Col = 73345 
Wasted_Row = 2809 
Idle = 27336 

BW Util Bottlenecks: 
RCDc_limit = 14269 
RCDWRc_limit = 11670 
WTRc_limit = 48548 
RTWc_limit = 131438 
CCDLc_limit = 72237 
rwq = 0 
CCDLc_limit_alone = 45058 
WTRc_limit_alone = 38903 
RTWc_limit_alone = 113904 

Commands details: 
total_CMD = 306678 
n_nop = 98691 
Read = 108556 
Write = 0 
L2_Alloc = 0 
L2_WB = 94632 
n_act = 9179 
n_pre = 9163 
n_ref = 0 
n_req = 132214 
total_req = 203188 

Dual Bus Interface Util: 
issued_total_row = 18342 
issued_total_col = 203188 
Row_Bus_Util =  0.059809 
CoL_Bus_Util = 0.662545 
Either_Row_CoL_Bus_Util = 0.678193 
Issued_on_Two_Bus_Simul_Util = 0.044160 
issued_two_Eff = 0.065115 
queue_avg = 35.818760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.8188
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97732 n_act=11074 n_pre=11058 n_ref_event=0 n_req=132207 n_rd=108552 n_rd_L2_A=0 n_write=0 n_wr_bk=94620 bw_util=0.6625
n_activity=284461 dram_eff=0.7142
bk0: 6792a 229284i bk1: 6784a 228721i bk2: 6784a 228956i bk3: 6784a 223619i bk4: 6784a 229201i bk5: 6784a 225328i bk6: 6784a 230176i bk7: 6784a 227059i bk8: 6784a 232293i bk9: 6784a 225820i bk10: 6784a 232149i bk11: 6784a 227672i bk12: 6784a 232524i bk13: 6784a 228634i bk14: 6784a 231128i bk15: 6784a 225909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916237
Row_Buffer_Locality_read = 0.954335
Row_Buffer_Locality_write = 0.741408
Bank_Level_Parallism = 4.952636
Bank_Level_Parallism_Col = 4.178517
Bank_Level_Parallism_Ready = 1.854714
write_to_read_ratio_blp_rw_average = 0.560131
GrpLevelPara = 2.870639 

BW Util details:
bwutil = 0.662493 
total_CMD = 306678 
util_bw = 203172 
Wasted_Col = 73049 
Wasted_Row = 2536 
Idle = 27921 

BW Util Bottlenecks: 
RCDc_limit = 16556 
RCDWRc_limit = 14167 
WTRc_limit = 47040 
RTWc_limit = 143054 
CCDLc_limit = 69478 
rwq = 0 
CCDLc_limit_alone = 42498 
WTRc_limit_alone = 38177 
RTWc_limit_alone = 124937 

Commands details: 
total_CMD = 306678 
n_nop = 97732 
Read = 108552 
Write = 0 
L2_Alloc = 0 
L2_WB = 94620 
n_act = 11074 
n_pre = 11058 
n_ref = 0 
n_req = 132207 
total_req = 203172 

Dual Bus Interface Util: 
issued_total_row = 22132 
issued_total_col = 203172 
Row_Bus_Util =  0.072167 
CoL_Bus_Util = 0.662493 
Either_Row_CoL_Bus_Util = 0.681320 
Issued_on_Two_Bus_Simul_Util = 0.053339 
issued_two_Eff = 0.078288 
queue_avg = 37.655930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.6559
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97700 n_act=10891 n_pre=10875 n_ref_event=0 n_req=132212 n_rd=108556 n_rd_L2_A=0 n_write=0 n_wr_bk=94622 bw_util=0.6625
n_activity=284803 dram_eff=0.7134
bk0: 6796a 230975i bk1: 6784a 227494i bk2: 6784a 229984i bk3: 6784a 224562i bk4: 6784a 229696i bk5: 6784a 226547i bk6: 6784a 230237i bk7: 6784a 226329i bk8: 6784a 230032i bk9: 6784a 226493i bk10: 6784a 233749i bk11: 6784a 227218i bk12: 6784a 232401i bk13: 6784a 227060i bk14: 6784a 232565i bk15: 6784a 228829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917625
Row_Buffer_Locality_read = 0.952550
Row_Buffer_Locality_write = 0.757355
Bank_Level_Parallism = 4.922431
Bank_Level_Parallism_Col = 4.180530
Bank_Level_Parallism_Ready = 1.870463
write_to_read_ratio_blp_rw_average = 0.567134
GrpLevelPara = 2.859615 

BW Util details:
bwutil = 0.662512 
total_CMD = 306678 
util_bw = 203178 
Wasted_Col = 73556 
Wasted_Row = 2577 
Idle = 27367 

BW Util Bottlenecks: 
RCDc_limit = 17661 
RCDWRc_limit = 13728 
WTRc_limit = 44785 
RTWc_limit = 148186 
CCDLc_limit = 70748 
rwq = 0 
CCDLc_limit_alone = 42722 
WTRc_limit_alone = 36448 
RTWc_limit_alone = 128497 

Commands details: 
total_CMD = 306678 
n_nop = 97700 
Read = 108556 
Write = 0 
L2_Alloc = 0 
L2_WB = 94622 
n_act = 10891 
n_pre = 10875 
n_ref = 0 
n_req = 132212 
total_req = 203178 

Dual Bus Interface Util: 
issued_total_row = 21766 
issued_total_col = 203178 
Row_Bus_Util =  0.070973 
CoL_Bus_Util = 0.662512 
Either_Row_CoL_Bus_Util = 0.681425 
Issued_on_Two_Bus_Simul_Util = 0.052061 
issued_two_Eff = 0.076400 
queue_avg = 38.045547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.0455
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97640 n_act=11159 n_pre=11143 n_ref_event=0 n_req=132211 n_rd=108555 n_rd_L2_A=0 n_write=0 n_wr_bk=94624 bw_util=0.6625
n_activity=284714 dram_eff=0.7136
bk0: 6795a 228148i bk1: 6784a 225415i bk2: 6784a 227343i bk3: 6784a 225268i bk4: 6784a 228660i bk5: 6784a 224286i bk6: 6784a 230403i bk7: 6784a 226453i bk8: 6784a 231851i bk9: 6784a 227098i bk10: 6784a 229036i bk11: 6784a 225026i bk12: 6784a 230371i bk13: 6784a 228191i bk14: 6784a 230031i bk15: 6784a 224606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915597
Row_Buffer_Locality_read = 0.951840
Row_Buffer_Locality_write = 0.749281
Bank_Level_Parallism = 5.006677
Bank_Level_Parallism_Col = 4.239826
Bank_Level_Parallism_Ready = 1.871891
write_to_read_ratio_blp_rw_average = 0.562007
GrpLevelPara = 2.863342 

BW Util details:
bwutil = 0.662516 
total_CMD = 306678 
util_bw = 203179 
Wasted_Col = 73055 
Wasted_Row = 2768 
Idle = 27676 

BW Util Bottlenecks: 
RCDc_limit = 17519 
RCDWRc_limit = 13691 
WTRc_limit = 46924 
RTWc_limit = 146882 
CCDLc_limit = 71334 
rwq = 0 
CCDLc_limit_alone = 42677 
WTRc_limit_alone = 37487 
RTWc_limit_alone = 127662 

Commands details: 
total_CMD = 306678 
n_nop = 97640 
Read = 108555 
Write = 0 
L2_Alloc = 0 
L2_WB = 94624 
n_act = 11159 
n_pre = 11143 
n_ref = 0 
n_req = 132211 
total_req = 203179 

Dual Bus Interface Util: 
issued_total_row = 22302 
issued_total_col = 203179 
Row_Bus_Util =  0.072721 
CoL_Bus_Util = 0.662516 
Either_Row_CoL_Bus_Util = 0.681620 
Issued_on_Two_Bus_Simul_Util = 0.053616 
issued_two_Eff = 0.078660 
queue_avg = 37.896019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.896
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=98356 n_act=9638 n_pre=9622 n_ref_event=0 n_req=132211 n_rd=108555 n_rd_L2_A=0 n_write=0 n_wr_bk=94624 bw_util=0.6625
n_activity=284838 dram_eff=0.7133
bk0: 6795a 234016i bk1: 6784a 231253i bk2: 6784a 234841i bk3: 6784a 229945i bk4: 6784a 233907i bk5: 6784a 229589i bk6: 6784a 233927i bk7: 6784a 227478i bk8: 6784a 232785i bk9: 6784a 231489i bk10: 6784a 234400i bk11: 6784a 232076i bk12: 6784a 235567i bk13: 6784a 233118i bk14: 6784a 236807i bk15: 6784a 235103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927101
Row_Buffer_Locality_read = 0.958067
Row_Buffer_Locality_write = 0.785002
Bank_Level_Parallism = 4.697145
Bank_Level_Parallism_Col = 4.041512
Bank_Level_Parallism_Ready = 1.820749
write_to_read_ratio_blp_rw_average = 0.537833
GrpLevelPara = 2.811714 

BW Util details:
bwutil = 0.662516 
total_CMD = 306678 
util_bw = 203179 
Wasted_Col = 73313 
Wasted_Row = 2988 
Idle = 27198 

BW Util Bottlenecks: 
RCDc_limit = 15074 
RCDWRc_limit = 12218 
WTRc_limit = 50131 
RTWc_limit = 130131 
CCDLc_limit = 70757 
rwq = 0 
CCDLc_limit_alone = 44158 
WTRc_limit_alone = 40208 
RTWc_limit_alone = 113455 

Commands details: 
total_CMD = 306678 
n_nop = 98356 
Read = 108555 
Write = 0 
L2_Alloc = 0 
L2_WB = 94624 
n_act = 9638 
n_pre = 9622 
n_ref = 0 
n_req = 132211 
total_req = 203179 

Dual Bus Interface Util: 
issued_total_row = 19260 
issued_total_col = 203179 
Row_Bus_Util =  0.062802 
CoL_Bus_Util = 0.662516 
Either_Row_CoL_Bus_Util = 0.679286 
Issued_on_Two_Bus_Simul_Util = 0.046032 
issued_two_Eff = 0.067765 
queue_avg = 35.698799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.6988
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97831 n_act=11117 n_pre=11101 n_ref_event=0 n_req=132200 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94624 bw_util=0.6625
n_activity=284267 dram_eff=0.7147
bk0: 6784a 228092i bk1: 6784a 228009i bk2: 6784a 227947i bk3: 6784a 225656i bk4: 6784a 228422i bk5: 6784a 226734i bk6: 6784a 231709i bk7: 6784a 229671i bk8: 6784a 229022i bk9: 6784a 224884i bk10: 6784a 230108i bk11: 6784a 228122i bk12: 6784a 228962i bk13: 6784a 230861i bk14: 6784a 231375i bk15: 6784a 227719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915908
Row_Buffer_Locality_read = 0.953245
Row_Buffer_Locality_write = 0.744589
Bank_Level_Parallism = 4.957431
Bank_Level_Parallism_Col = 4.177680
Bank_Level_Parallism_Ready = 1.835899
write_to_read_ratio_blp_rw_average = 0.548389
GrpLevelPara = 2.858475 

BW Util details:
bwutil = 0.662480 
total_CMD = 306678 
util_bw = 203168 
Wasted_Col = 73053 
Wasted_Row = 2503 
Idle = 27954 

BW Util Bottlenecks: 
RCDc_limit = 16517 
RCDWRc_limit = 14109 
WTRc_limit = 50101 
RTWc_limit = 140440 
CCDLc_limit = 70785 
rwq = 0 
CCDLc_limit_alone = 43075 
WTRc_limit_alone = 40295 
RTWc_limit_alone = 122536 

Commands details: 
total_CMD = 306678 
n_nop = 97831 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94624 
n_act = 11117 
n_pre = 11101 
n_ref = 0 
n_req = 132200 
total_req = 203168 

Dual Bus Interface Util: 
issued_total_row = 22218 
issued_total_col = 203168 
Row_Bus_Util =  0.072447 
CoL_Bus_Util = 0.662480 
Either_Row_CoL_Bus_Util = 0.680998 
Issued_on_Two_Bus_Simul_Util = 0.053930 
issued_two_Eff = 0.079192 
queue_avg = 36.591480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.5915
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97302 n_act=11692 n_pre=11676 n_ref_event=0 n_req=132200 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94624 bw_util=0.6625
n_activity=284621 dram_eff=0.7138
bk0: 6784a 229939i bk1: 6784a 225706i bk2: 6784a 226613i bk3: 6784a 225222i bk4: 6784a 226507i bk5: 6784a 223876i bk6: 6784a 226711i bk7: 6784a 225961i bk8: 6784a 228124i bk9: 6784a 225462i bk10: 6784a 227975i bk11: 6784a 226097i bk12: 6784a 229441i bk13: 6784a 228426i bk14: 6784a 230110i bk15: 6784a 227363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911558
Row_Buffer_Locality_read = 0.949827
Row_Buffer_Locality_write = 0.735965
Bank_Level_Parallism = 5.033809
Bank_Level_Parallism_Col = 4.218879
Bank_Level_Parallism_Ready = 1.880547
write_to_read_ratio_blp_rw_average = 0.561371
GrpLevelPara = 2.875105 

BW Util details:
bwutil = 0.662480 
total_CMD = 306678 
util_bw = 203168 
Wasted_Col = 73569 
Wasted_Row = 2478 
Idle = 27463 

BW Util Bottlenecks: 
RCDc_limit = 18214 
RCDWRc_limit = 14930 
WTRc_limit = 45783 
RTWc_limit = 149386 
CCDLc_limit = 69939 
rwq = 0 
CCDLc_limit_alone = 42678 
WTRc_limit_alone = 37202 
RTWc_limit_alone = 130706 

Commands details: 
total_CMD = 306678 
n_nop = 97302 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94624 
n_act = 11692 
n_pre = 11676 
n_ref = 0 
n_req = 132200 
total_req = 203168 

Dual Bus Interface Util: 
issued_total_row = 23368 
issued_total_col = 203168 
Row_Bus_Util =  0.076197 
CoL_Bus_Util = 0.662480 
Either_Row_CoL_Bus_Util = 0.682723 
Issued_on_Two_Bus_Simul_Util = 0.055954 
issued_two_Eff = 0.081958 
queue_avg = 38.094372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.0944
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97357 n_act=11467 n_pre=11451 n_ref_event=0 n_req=132201 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94628 bw_util=0.6625
n_activity=284786 dram_eff=0.7134
bk0: 6784a 226566i bk1: 6784a 225609i bk2: 6784a 224596i bk3: 6784a 225760i bk4: 6784a 224589i bk5: 6784a 223547i bk6: 6784a 226780i bk7: 6784a 226354i bk8: 6784a 225259i bk9: 6784a 224585i bk10: 6784a 226053i bk11: 6784a 225904i bk12: 6784a 227669i bk13: 6784a 228320i bk14: 6784a 225084i bk15: 6784a 228051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913261
Row_Buffer_Locality_read = 0.949947
Row_Buffer_Locality_write = 0.744938
Bank_Level_Parallism = 5.099179
Bank_Level_Parallism_Col = 4.330129
Bank_Level_Parallism_Ready = 1.934435
write_to_read_ratio_blp_rw_average = 0.569868
GrpLevelPara = 2.879905 

BW Util details:
bwutil = 0.662493 
total_CMD = 306678 
util_bw = 203172 
Wasted_Col = 73145 
Wasted_Row = 3007 
Idle = 27354 

BW Util Bottlenecks: 
RCDc_limit = 18658 
RCDWRc_limit = 14400 
WTRc_limit = 44274 
RTWc_limit = 154785 
CCDLc_limit = 71527 
rwq = 0 
CCDLc_limit_alone = 42411 
WTRc_limit_alone = 35898 
RTWc_limit_alone = 134045 

Commands details: 
total_CMD = 306678 
n_nop = 97357 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94628 
n_act = 11467 
n_pre = 11451 
n_ref = 0 
n_req = 132201 
total_req = 203172 

Dual Bus Interface Util: 
issued_total_row = 22918 
issued_total_col = 203172 
Row_Bus_Util =  0.074730 
CoL_Bus_Util = 0.662493 
Either_Row_CoL_Bus_Util = 0.682543 
Issued_on_Two_Bus_Simul_Util = 0.054680 
issued_two_Eff = 0.080111 
queue_avg = 38.028572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.0286
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97506 n_act=10853 n_pre=10837 n_ref_event=0 n_req=132201 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94628 bw_util=0.6625
n_activity=285267 dram_eff=0.7122
bk0: 6784a 229630i bk1: 6784a 225108i bk2: 6784a 229282i bk3: 6784a 225522i bk4: 6784a 227722i bk5: 6784a 226042i bk6: 6784a 228401i bk7: 6784a 226118i bk8: 6784a 228475i bk9: 6784a 225177i bk10: 6784a 230340i bk11: 6784a 226937i bk12: 6784a 229335i bk13: 6784a 228146i bk14: 6784a 229104i bk15: 6784a 227579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917905
Row_Buffer_Locality_read = 0.949117
Row_Buffer_Locality_write = 0.774697
Bank_Level_Parallism = 4.985381
Bank_Level_Parallism_Col = 4.266493
Bank_Level_Parallism_Ready = 1.930512
write_to_read_ratio_blp_rw_average = 0.555894
GrpLevelPara = 2.854185 

BW Util details:
bwutil = 0.662493 
total_CMD = 306678 
util_bw = 203172 
Wasted_Col = 73792 
Wasted_Row = 3081 
Idle = 26633 

BW Util Bottlenecks: 
RCDc_limit = 18483 
RCDWRc_limit = 13395 
WTRc_limit = 47442 
RTWc_limit = 149027 
CCDLc_limit = 71268 
rwq = 0 
CCDLc_limit_alone = 42410 
WTRc_limit_alone = 38658 
RTWc_limit_alone = 128953 

Commands details: 
total_CMD = 306678 
n_nop = 97506 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94628 
n_act = 10853 
n_pre = 10837 
n_ref = 0 
n_req = 132201 
total_req = 203172 

Dual Bus Interface Util: 
issued_total_row = 21690 
issued_total_col = 203172 
Row_Bus_Util =  0.070726 
CoL_Bus_Util = 0.662493 
Either_Row_CoL_Bus_Util = 0.682057 
Issued_on_Two_Bus_Simul_Util = 0.051161 
issued_two_Eff = 0.075010 
queue_avg = 36.402733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4027
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97658 n_act=10712 n_pre=10696 n_ref_event=0 n_req=132200 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94624 bw_util=0.6625
n_activity=285093 dram_eff=0.7126
bk0: 6784a 231129i bk1: 6784a 228890i bk2: 6784a 230857i bk3: 6784a 228921i bk4: 6784a 231534i bk5: 6784a 227952i bk6: 6784a 228420i bk7: 6784a 228133i bk8: 6784a 228930i bk9: 6784a 228640i bk10: 6784a 231173i bk11: 6784a 229476i bk12: 6784a 230756i bk13: 6784a 230867i bk14: 6784a 231814i bk15: 6784a 229876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918971
Row_Buffer_Locality_read = 0.951246
Row_Buffer_Locality_write = 0.770883
Bank_Level_Parallism = 4.868324
Bank_Level_Parallism_Col = 4.148832
Bank_Level_Parallism_Ready = 1.899620
write_to_read_ratio_blp_rw_average = 0.552333
GrpLevelPara = 2.843440 

BW Util details:
bwutil = 0.662480 
total_CMD = 306678 
util_bw = 203168 
Wasted_Col = 73462 
Wasted_Row = 3072 
Idle = 26976 

BW Util Bottlenecks: 
RCDc_limit = 17553 
RCDWRc_limit = 13753 
WTRc_limit = 48297 
RTWc_limit = 139928 
CCDLc_limit = 70913 
rwq = 0 
CCDLc_limit_alone = 43307 
WTRc_limit_alone = 39062 
RTWc_limit_alone = 121557 

Commands details: 
total_CMD = 306678 
n_nop = 97658 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94624 
n_act = 10712 
n_pre = 10696 
n_ref = 0 
n_req = 132200 
total_req = 203168 

Dual Bus Interface Util: 
issued_total_row = 21408 
issued_total_col = 203168 
Row_Bus_Util =  0.069806 
CoL_Bus_Util = 0.662480 
Either_Row_CoL_Bus_Util = 0.681562 
Issued_on_Two_Bus_Simul_Util = 0.050724 
issued_two_Eff = 0.074423 
queue_avg = 36.190510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.1905
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97317 n_act=11499 n_pre=11483 n_ref_event=0 n_req=132202 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94632 bw_util=0.6625
n_activity=285331 dram_eff=0.7121
bk0: 6784a 231953i bk1: 6784a 228087i bk2: 6784a 231043i bk3: 6784a 226182i bk4: 6784a 230028i bk5: 6784a 227810i bk6: 6784a 230883i bk7: 6784a 226862i bk8: 6784a 229394i bk9: 6784a 225974i bk10: 6784a 230018i bk11: 6784a 228655i bk12: 6784a 230300i bk13: 6784a 228194i bk14: 6784a 230214i bk15: 6784a 228788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913019
Row_Buffer_Locality_read = 0.950306
Row_Buffer_Locality_write = 0.741948
Bank_Level_Parallism = 4.910307
Bank_Level_Parallism_Col = 4.128325
Bank_Level_Parallism_Ready = 1.866259
write_to_read_ratio_blp_rw_average = 0.557239
GrpLevelPara = 2.844135 

BW Util details:
bwutil = 0.662506 
total_CMD = 306678 
util_bw = 203176 
Wasted_Col = 73713 
Wasted_Row = 3066 
Idle = 26723 

BW Util Bottlenecks: 
RCDc_limit = 18887 
RCDWRc_limit = 14309 
WTRc_limit = 46088 
RTWc_limit = 140809 
CCDLc_limit = 70488 
rwq = 0 
CCDLc_limit_alone = 42882 
WTRc_limit_alone = 37250 
RTWc_limit_alone = 122041 

Commands details: 
total_CMD = 306678 
n_nop = 97317 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94632 
n_act = 11499 
n_pre = 11483 
n_ref = 0 
n_req = 132202 
total_req = 203176 

Dual Bus Interface Util: 
issued_total_row = 22982 
issued_total_col = 203176 
Row_Bus_Util =  0.074939 
CoL_Bus_Util = 0.662506 
Either_Row_CoL_Bus_Util = 0.682674 
Issued_on_Two_Bus_Simul_Util = 0.054771 
issued_two_Eff = 0.080230 
queue_avg = 37.519539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.5195
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97619 n_act=11101 n_pre=11085 n_ref_event=0 n_req=132201 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94628 bw_util=0.6625
n_activity=284308 dram_eff=0.7146
bk0: 6784a 232404i bk1: 6784a 230656i bk2: 6784a 231517i bk3: 6784a 227883i bk4: 6784a 230419i bk5: 6784a 228099i bk6: 6784a 231165i bk7: 6784a 231002i bk8: 6784a 231030i bk9: 6784a 229436i bk10: 6784a 231167i bk11: 6784a 230567i bk12: 6784a 231465i bk13: 6784a 230366i bk14: 6784a 232562i bk15: 6784a 229830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916029
Row_Buffer_Locality_read = 0.951697
Row_Buffer_Locality_write = 0.752378
Bank_Level_Parallism = 4.838011
Bank_Level_Parallism_Col = 4.087636
Bank_Level_Parallism_Ready = 1.858337
write_to_read_ratio_blp_rw_average = 0.557209
GrpLevelPara = 2.842345 

BW Util details:
bwutil = 0.662493 
total_CMD = 306678 
util_bw = 203172 
Wasted_Col = 72776 
Wasted_Row = 2985 
Idle = 27745 

BW Util Bottlenecks: 
RCDc_limit = 17915 
RCDWRc_limit = 13923 
WTRc_limit = 45139 
RTWc_limit = 136827 
CCDLc_limit = 69181 
rwq = 0 
CCDLc_limit_alone = 42582 
WTRc_limit_alone = 36604 
RTWc_limit_alone = 118763 

Commands details: 
total_CMD = 306678 
n_nop = 97619 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94628 
n_act = 11101 
n_pre = 11085 
n_ref = 0 
n_req = 132201 
total_req = 203172 

Dual Bus Interface Util: 
issued_total_row = 22186 
issued_total_col = 203172 
Row_Bus_Util =  0.072343 
CoL_Bus_Util = 0.662493 
Either_Row_CoL_Bus_Util = 0.681689 
Issued_on_Two_Bus_Simul_Util = 0.053147 
issued_two_Eff = 0.077964 
queue_avg = 37.996300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.9963
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97696 n_act=10960 n_pre=10944 n_ref_event=0 n_req=132201 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94628 bw_util=0.6625
n_activity=284356 dram_eff=0.7145
bk0: 6784a 228472i bk1: 6784a 228603i bk2: 6784a 230353i bk3: 6784a 229243i bk4: 6784a 232043i bk5: 6784a 228418i bk6: 6784a 231077i bk7: 6784a 229040i bk8: 6784a 228459i bk9: 6784a 228638i bk10: 6784a 231035i bk11: 6784a 230597i bk12: 6784a 233339i bk13: 6784a 231198i bk14: 6784a 231197i bk15: 6784a 230903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917096
Row_Buffer_Locality_read = 0.952462
Row_Buffer_Locality_write = 0.754829
Bank_Level_Parallism = 4.862485
Bank_Level_Parallism_Col = 4.108325
Bank_Level_Parallism_Ready = 1.849541
write_to_read_ratio_blp_rw_average = 0.558511
GrpLevelPara = 2.851259 

BW Util details:
bwutil = 0.662493 
total_CMD = 306678 
util_bw = 203172 
Wasted_Col = 72820 
Wasted_Row = 2967 
Idle = 27719 

BW Util Bottlenecks: 
RCDc_limit = 17247 
RCDWRc_limit = 13871 
WTRc_limit = 44670 
RTWc_limit = 138839 
CCDLc_limit = 68642 
rwq = 0 
CCDLc_limit_alone = 42328 
WTRc_limit_alone = 36266 
RTWc_limit_alone = 120929 

Commands details: 
total_CMD = 306678 
n_nop = 97696 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94628 
n_act = 10960 
n_pre = 10944 
n_ref = 0 
n_req = 132201 
total_req = 203172 

Dual Bus Interface Util: 
issued_total_row = 21904 
issued_total_col = 203172 
Row_Bus_Util =  0.071423 
CoL_Bus_Util = 0.662493 
Either_Row_CoL_Bus_Util = 0.681438 
Issued_on_Two_Bus_Simul_Util = 0.052478 
issued_two_Eff = 0.077011 
queue_avg = 37.488857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.4889
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97870 n_act=10505 n_pre=10489 n_ref_event=0 n_req=132200 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94624 bw_util=0.6625
n_activity=284028 dram_eff=0.7153
bk0: 6784a 231115i bk1: 6784a 231319i bk2: 6784a 230202i bk3: 6784a 231399i bk4: 6784a 229951i bk5: 6784a 230402i bk6: 6784a 231128i bk7: 6784a 233829i bk8: 6784a 229560i bk9: 6784a 231298i bk10: 6784a 231174i bk11: 6784a 233264i bk12: 6784a 232042i bk13: 6784a 233024i bk14: 6784a 233253i bk15: 6784a 232280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920537
Row_Buffer_Locality_read = 0.953945
Row_Buffer_Locality_write = 0.767247
Bank_Level_Parallism = 4.786249
Bank_Level_Parallism_Col = 4.067703
Bank_Level_Parallism_Ready = 1.826498
write_to_read_ratio_blp_rw_average = 0.551066
GrpLevelPara = 2.850052 

BW Util details:
bwutil = 0.662480 
total_CMD = 306678 
util_bw = 203168 
Wasted_Col = 72556 
Wasted_Row = 2951 
Idle = 28003 

BW Util Bottlenecks: 
RCDc_limit = 16770 
RCDWRc_limit = 13187 
WTRc_limit = 46284 
RTWc_limit = 135531 
CCDLc_limit = 69134 
rwq = 0 
CCDLc_limit_alone = 42345 
WTRc_limit_alone = 37379 
RTWc_limit_alone = 117647 

Commands details: 
total_CMD = 306678 
n_nop = 97870 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94624 
n_act = 10505 
n_pre = 10489 
n_ref = 0 
n_req = 132200 
total_req = 203168 

Dual Bus Interface Util: 
issued_total_row = 20994 
issued_total_col = 203168 
Row_Bus_Util =  0.068456 
CoL_Bus_Util = 0.662480 
Either_Row_CoL_Bus_Util = 0.680870 
Issued_on_Two_Bus_Simul_Util = 0.050066 
issued_two_Eff = 0.073532 
queue_avg = 36.545166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.5452
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97817 n_act=10734 n_pre=10718 n_ref_event=0 n_req=132200 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94624 bw_util=0.6625
n_activity=284284 dram_eff=0.7147
bk0: 6784a 231644i bk1: 6784a 229993i bk2: 6784a 232018i bk3: 6784a 228817i bk4: 6784a 231465i bk5: 6784a 227270i bk6: 6784a 231129i bk7: 6784a 229408i bk8: 6784a 230475i bk9: 6784a 228192i bk10: 6784a 232031i bk11: 6784a 230261i bk12: 6784a 234782i bk13: 6784a 232506i bk14: 6784a 231339i bk15: 6784a 231501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918805
Row_Buffer_Locality_read = 0.954507
Row_Buffer_Locality_write = 0.754988
Bank_Level_Parallism = 4.823421
Bank_Level_Parallism_Col = 4.087883
Bank_Level_Parallism_Ready = 1.835988
write_to_read_ratio_blp_rw_average = 0.555989
GrpLevelPara = 2.862603 

BW Util details:
bwutil = 0.662480 
total_CMD = 306678 
util_bw = 203168 
Wasted_Col = 72775 
Wasted_Row = 3157 
Idle = 27578 

BW Util Bottlenecks: 
RCDc_limit = 16646 
RCDWRc_limit = 13562 
WTRc_limit = 45169 
RTWc_limit = 136592 
CCDLc_limit = 68416 
rwq = 0 
CCDLc_limit_alone = 42773 
WTRc_limit_alone = 36421 
RTWc_limit_alone = 119697 

Commands details: 
total_CMD = 306678 
n_nop = 97817 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94624 
n_act = 10734 
n_pre = 10718 
n_ref = 0 
n_req = 132200 
total_req = 203168 

Dual Bus Interface Util: 
issued_total_row = 21452 
issued_total_col = 203168 
Row_Bus_Util =  0.069950 
CoL_Bus_Util = 0.662480 
Either_Row_CoL_Bus_Util = 0.681043 
Issued_on_Two_Bus_Simul_Util = 0.051386 
issued_two_Eff = 0.075452 
queue_avg = 37.750465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.7505
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97848 n_act=10583 n_pre=10567 n_ref_event=0 n_req=132200 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94624 bw_util=0.6625
n_activity=283966 dram_eff=0.7155
bk0: 6784a 231020i bk1: 6784a 231282i bk2: 6784a 231870i bk3: 6784a 229243i bk4: 6784a 230762i bk5: 6784a 231036i bk6: 6784a 232115i bk7: 6784a 233272i bk8: 6784a 231219i bk9: 6784a 230712i bk10: 6784a 230731i bk11: 6784a 232562i bk12: 6784a 235692i bk13: 6784a 234430i bk14: 6784a 233060i bk15: 6784a 230315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919947
Row_Buffer_Locality_read = 0.954184
Row_Buffer_Locality_write = 0.762851
Bank_Level_Parallism = 4.767448
Bank_Level_Parallism_Col = 4.050029
Bank_Level_Parallism_Ready = 1.821655
write_to_read_ratio_blp_rw_average = 0.558627
GrpLevelPara = 2.837031 

BW Util details:
bwutil = 0.662480 
total_CMD = 306678 
util_bw = 203168 
Wasted_Col = 72903 
Wasted_Row = 2847 
Idle = 27760 

BW Util Bottlenecks: 
RCDc_limit = 17223 
RCDWRc_limit = 13413 
WTRc_limit = 45597 
RTWc_limit = 133858 
CCDLc_limit = 68767 
rwq = 0 
CCDLc_limit_alone = 42529 
WTRc_limit_alone = 37083 
RTWc_limit_alone = 116134 

Commands details: 
total_CMD = 306678 
n_nop = 97848 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94624 
n_act = 10583 
n_pre = 10567 
n_ref = 0 
n_req = 132200 
total_req = 203168 

Dual Bus Interface Util: 
issued_total_row = 21150 
issued_total_col = 203168 
Row_Bus_Util =  0.068965 
CoL_Bus_Util = 0.662480 
Either_Row_CoL_Bus_Util = 0.680942 
Issued_on_Two_Bus_Simul_Util = 0.050502 
issued_two_Eff = 0.074166 
queue_avg = 38.016243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.0162
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97898 n_act=10378 n_pre=10362 n_ref_event=0 n_req=132202 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94632 bw_util=0.6625
n_activity=284433 dram_eff=0.7143
bk0: 6784a 233134i bk1: 6784a 230098i bk2: 6784a 232156i bk3: 6784a 231130i bk4: 6784a 233568i bk5: 6784a 230298i bk6: 6784a 232475i bk7: 6784a 230732i bk8: 6784a 234180i bk9: 6784a 230102i bk10: 6784a 233093i bk11: 6784a 230742i bk12: 6784a 235574i bk13: 6784a 232331i bk14: 6784a 235225i bk15: 6784a 231515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921499
Row_Buffer_Locality_read = 0.953761
Row_Buffer_Locality_write = 0.773480
Bank_Level_Parallism = 4.739388
Bank_Level_Parallism_Col = 4.044517
Bank_Level_Parallism_Ready = 1.831978
write_to_read_ratio_blp_rw_average = 0.551573
GrpLevelPara = 2.831276 

BW Util details:
bwutil = 0.662506 
total_CMD = 306678 
util_bw = 203176 
Wasted_Col = 73016 
Wasted_Row = 2894 
Idle = 27592 

BW Util Bottlenecks: 
RCDc_limit = 16982 
RCDWRc_limit = 13183 
WTRc_limit = 45910 
RTWc_limit = 132897 
CCDLc_limit = 68869 
rwq = 0 
CCDLc_limit_alone = 42458 
WTRc_limit_alone = 37455 
RTWc_limit_alone = 114941 

Commands details: 
total_CMD = 306678 
n_nop = 97898 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94632 
n_act = 10378 
n_pre = 10362 
n_ref = 0 
n_req = 132202 
total_req = 203176 

Dual Bus Interface Util: 
issued_total_row = 20740 
issued_total_col = 203176 
Row_Bus_Util =  0.067628 
CoL_Bus_Util = 0.662506 
Either_Row_CoL_Bus_Util = 0.680779 
Issued_on_Two_Bus_Simul_Util = 0.049355 
issued_two_Eff = 0.072497 
queue_avg = 37.767307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.7673
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=98027 n_act=10184 n_pre=10168 n_ref_event=0 n_req=132202 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94632 bw_util=0.6625
n_activity=284433 dram_eff=0.7143
bk0: 6784a 235807i bk1: 6784a 235607i bk2: 6784a 230977i bk3: 6784a 232005i bk4: 6784a 231403i bk5: 6784a 231770i bk6: 6784a 230804i bk7: 6784a 233866i bk8: 6784a 230464i bk9: 6784a 230986i bk10: 6784a 230170i bk11: 6784a 232658i bk12: 6784a 232984i bk13: 6784a 232983i bk14: 6784a 233850i bk15: 6784a 234220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922966
Row_Buffer_Locality_read = 0.954820
Row_Buffer_Locality_write = 0.776820
Bank_Level_Parallism = 4.725674
Bank_Level_Parallism_Col = 4.027556
Bank_Level_Parallism_Ready = 1.808880
write_to_read_ratio_blp_rw_average = 0.547898
GrpLevelPara = 2.831212 

BW Util details:
bwutil = 0.662506 
total_CMD = 306678 
util_bw = 203176 
Wasted_Col = 73072 
Wasted_Row = 2759 
Idle = 27671 

BW Util Bottlenecks: 
RCDc_limit = 16424 
RCDWRc_limit = 12881 
WTRc_limit = 47796 
RTWc_limit = 133434 
CCDLc_limit = 69024 
rwq = 0 
CCDLc_limit_alone = 42399 
WTRc_limit_alone = 38546 
RTWc_limit_alone = 116059 

Commands details: 
total_CMD = 306678 
n_nop = 98027 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94632 
n_act = 10184 
n_pre = 10168 
n_ref = 0 
n_req = 132202 
total_req = 203176 

Dual Bus Interface Util: 
issued_total_row = 20352 
issued_total_col = 203176 
Row_Bus_Util =  0.066363 
CoL_Bus_Util = 0.662506 
Either_Row_CoL_Bus_Util = 0.680359 
Issued_on_Two_Bus_Simul_Util = 0.048510 
issued_two_Eff = 0.071301 
queue_avg = 36.345848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.3458
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=98352 n_act=9691 n_pre=9675 n_ref_event=0 n_req=132201 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94628 bw_util=0.6625
n_activity=284601 dram_eff=0.7139
bk0: 6784a 236010i bk1: 6784a 232698i bk2: 6784a 234335i bk3: 6784a 233943i bk4: 6784a 233583i bk5: 6784a 233038i bk6: 6784a 232817i bk7: 6784a 234842i bk8: 6784a 234929i bk9: 6784a 233268i bk10: 6784a 234399i bk11: 6784a 234921i bk12: 6784a 235398i bk13: 6784a 233323i bk14: 6784a 235766i bk15: 6784a 234690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926695
Row_Buffer_Locality_read = 0.958901
Row_Buffer_Locality_write = 0.778924
Bank_Level_Parallism = 4.624940
Bank_Level_Parallism_Col = 3.952403
Bank_Level_Parallism_Ready = 1.769752
write_to_read_ratio_blp_rw_average = 0.544941
GrpLevelPara = 2.792390 

BW Util details:
bwutil = 0.662493 
total_CMD = 306678 
util_bw = 203172 
Wasted_Col = 73246 
Wasted_Row = 2740 
Idle = 27520 

BW Util Bottlenecks: 
RCDc_limit = 14943 
RCDWRc_limit = 12458 
WTRc_limit = 48301 
RTWc_limit = 127506 
CCDLc_limit = 70540 
rwq = 0 
CCDLc_limit_alone = 44365 
WTRc_limit_alone = 38582 
RTWc_limit_alone = 111050 

Commands details: 
total_CMD = 306678 
n_nop = 98352 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94628 
n_act = 9691 
n_pre = 9675 
n_ref = 0 
n_req = 132201 
total_req = 203172 

Dual Bus Interface Util: 
issued_total_row = 19366 
issued_total_col = 203172 
Row_Bus_Util =  0.063148 
CoL_Bus_Util = 0.662493 
Either_Row_CoL_Bus_Util = 0.679299 
Issued_on_Two_Bus_Simul_Util = 0.046342 
issued_two_Eff = 0.068220 
queue_avg = 36.681503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.6815
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97870 n_act=10653 n_pre=10637 n_ref_event=0 n_req=132202 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94632 bw_util=0.6625
n_activity=284037 dram_eff=0.7153
bk0: 6784a 232968i bk1: 6784a 232292i bk2: 6784a 232383i bk3: 6784a 229185i bk4: 6784a 230259i bk5: 6784a 228835i bk6: 6784a 232442i bk7: 6784a 232125i bk8: 6784a 232606i bk9: 6784a 229041i bk10: 6784a 232711i bk11: 6784a 231379i bk12: 6784a 233569i bk13: 6784a 230187i bk14: 6784a 233328i bk15: 6784a 231192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919419
Row_Buffer_Locality_read = 0.954986
Row_Buffer_Locality_write = 0.756235
Bank_Level_Parallism = 4.786603
Bank_Level_Parallism_Col = 4.051330
Bank_Level_Parallism_Ready = 1.821391
write_to_read_ratio_blp_rw_average = 0.559321
GrpLevelPara = 2.841300 

BW Util details:
bwutil = 0.662506 
total_CMD = 306678 
util_bw = 203176 
Wasted_Col = 72874 
Wasted_Row = 2759 
Idle = 27869 

BW Util Bottlenecks: 
RCDc_limit = 16893 
RCDWRc_limit = 13606 
WTRc_limit = 45499 
RTWc_limit = 135605 
CCDLc_limit = 68315 
rwq = 0 
CCDLc_limit_alone = 42127 
WTRc_limit_alone = 36573 
RTWc_limit_alone = 118343 

Commands details: 
total_CMD = 306678 
n_nop = 97870 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94632 
n_act = 10653 
n_pre = 10637 
n_ref = 0 
n_req = 132202 
total_req = 203176 

Dual Bus Interface Util: 
issued_total_row = 21290 
issued_total_col = 203176 
Row_Bus_Util =  0.069421 
CoL_Bus_Util = 0.662506 
Either_Row_CoL_Bus_Util = 0.680870 
Issued_on_Two_Bus_Simul_Util = 0.051057 
issued_two_Eff = 0.074988 
queue_avg = 37.993412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.9934
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97982 n_act=10364 n_pre=10348 n_ref_event=0 n_req=132200 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94624 bw_util=0.6625
n_activity=284963 dram_eff=0.713
bk0: 6784a 233899i bk1: 6784a 229895i bk2: 6784a 233207i bk3: 6784a 230184i bk4: 6784a 231636i bk5: 6784a 228739i bk6: 6784a 235033i bk7: 6784a 229454i bk8: 6784a 234174i bk9: 6784a 228812i bk10: 6784a 235046i bk11: 6784a 229887i bk12: 6784a 234769i bk13: 6784a 231349i bk14: 6784a 234805i bk15: 6784a 229184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921604
Row_Buffer_Locality_read = 0.954009
Row_Buffer_Locality_write = 0.772912
Bank_Level_Parallism = 4.750394
Bank_Level_Parallism_Col = 4.057031
Bank_Level_Parallism_Ready = 1.820562
write_to_read_ratio_blp_rw_average = 0.558169
GrpLevelPara = 2.833852 

BW Util details:
bwutil = 0.662480 
total_CMD = 306678 
util_bw = 203168 
Wasted_Col = 73851 
Wasted_Row = 2742 
Idle = 26917 

BW Util Bottlenecks: 
RCDc_limit = 17411 
RCDWRc_limit = 13179 
WTRc_limit = 44752 
RTWc_limit = 138336 
CCDLc_limit = 69481 
rwq = 0 
CCDLc_limit_alone = 42807 
WTRc_limit_alone = 36535 
RTWc_limit_alone = 119879 

Commands details: 
total_CMD = 306678 
n_nop = 97982 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94624 
n_act = 10364 
n_pre = 10348 
n_ref = 0 
n_req = 132200 
total_req = 203168 

Dual Bus Interface Util: 
issued_total_row = 20712 
issued_total_col = 203168 
Row_Bus_Util =  0.067537 
CoL_Bus_Util = 0.662480 
Either_Row_CoL_Bus_Util = 0.680505 
Issued_on_Two_Bus_Simul_Util = 0.049511 
issued_two_Eff = 0.072757 
queue_avg = 38.119228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.1192
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97712 n_act=11022 n_pre=11006 n_ref_event=0 n_req=132200 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94624 bw_util=0.6625
n_activity=284251 dram_eff=0.7147
bk0: 6784a 230895i bk1: 6784a 229711i bk2: 6784a 230721i bk3: 6784a 229112i bk4: 6784a 229546i bk5: 6784a 229735i bk6: 6784a 227791i bk7: 6784a 229798i bk8: 6784a 231293i bk9: 6784a 228280i bk10: 6784a 225891i bk11: 6784a 228645i bk12: 6784a 229425i bk13: 6784a 231288i bk14: 6784a 231624i bk15: 6784a 227596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916626
Row_Buffer_Locality_read = 0.953226
Row_Buffer_Locality_write = 0.748690
Bank_Level_Parallism = 4.905041
Bank_Level_Parallism_Col = 4.150350
Bank_Level_Parallism_Ready = 1.848328
write_to_read_ratio_blp_rw_average = 0.557573
GrpLevelPara = 2.855993 

BW Util details:
bwutil = 0.662480 
total_CMD = 306678 
util_bw = 203168 
Wasted_Col = 72796 
Wasted_Row = 2871 
Idle = 27843 

BW Util Bottlenecks: 
RCDc_limit = 16849 
RCDWRc_limit = 13948 
WTRc_limit = 45693 
RTWc_limit = 140964 
CCDLc_limit = 69033 
rwq = 0 
CCDLc_limit_alone = 41899 
WTRc_limit_alone = 36760 
RTWc_limit_alone = 122763 

Commands details: 
total_CMD = 306678 
n_nop = 97712 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94624 
n_act = 11022 
n_pre = 11006 
n_ref = 0 
n_req = 132200 
total_req = 203168 

Dual Bus Interface Util: 
issued_total_row = 22028 
issued_total_col = 203168 
Row_Bus_Util =  0.071828 
CoL_Bus_Util = 0.662480 
Either_Row_CoL_Bus_Util = 0.681386 
Issued_on_Two_Bus_Simul_Util = 0.052922 
issued_two_Eff = 0.077668 
queue_avg = 37.507900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.5079
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=98507 n_act=9382 n_pre=9366 n_ref_event=0 n_req=132200 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94624 bw_util=0.6625
n_activity=285059 dram_eff=0.7127
bk0: 6784a 233899i bk1: 6784a 233845i bk2: 6784a 234612i bk3: 6784a 231764i bk4: 6784a 234676i bk5: 6784a 231781i bk6: 6784a 233695i bk7: 6784a 233665i bk8: 6784a 235009i bk9: 6784a 233450i bk10: 6784a 235317i bk11: 6784a 233784i bk12: 6784a 236933i bk13: 6784a 235071i bk14: 6784a 237575i bk15: 6784a 234917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929032
Row_Buffer_Locality_read = 0.960431
Row_Buffer_Locality_write = 0.784959
Bank_Level_Parallism = 4.606153
Bank_Level_Parallism_Col = 3.962677
Bank_Level_Parallism_Ready = 1.779384
write_to_read_ratio_blp_rw_average = 0.538879
GrpLevelPara = 2.781978 

BW Util details:
bwutil = 0.662480 
total_CMD = 306678 
util_bw = 203168 
Wasted_Col = 73688 
Wasted_Row = 2999 
Idle = 26823 

BW Util Bottlenecks: 
RCDc_limit = 14414 
RCDWRc_limit = 12619 
WTRc_limit = 48492 
RTWc_limit = 127298 
CCDLc_limit = 72075 
rwq = 0 
CCDLc_limit_alone = 44891 
WTRc_limit_alone = 38310 
RTWc_limit_alone = 110296 

Commands details: 
total_CMD = 306678 
n_nop = 98507 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94624 
n_act = 9382 
n_pre = 9366 
n_ref = 0 
n_req = 132200 
total_req = 203168 

Dual Bus Interface Util: 
issued_total_row = 18748 
issued_total_col = 203168 
Row_Bus_Util =  0.061133 
CoL_Bus_Util = 0.662480 
Either_Row_CoL_Bus_Util = 0.678793 
Issued_on_Two_Bus_Simul_Util = 0.044819 
issued_two_Eff = 0.066027 
queue_avg = 35.395954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.396
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97556 n_act=11172 n_pre=11156 n_ref_event=0 n_req=132200 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94624 bw_util=0.6625
n_activity=284365 dram_eff=0.7145
bk0: 6784a 230290i bk1: 6784a 226717i bk2: 6784a 230101i bk3: 6784a 227073i bk4: 6784a 228331i bk5: 6784a 227314i bk6: 6784a 228449i bk7: 6784a 229143i bk8: 6784a 228790i bk9: 6784a 225575i bk10: 6784a 225519i bk11: 6784a 227916i bk12: 6784a 228374i bk13: 6784a 228503i bk14: 6784a 228095i bk15: 6784a 227039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915492
Row_Buffer_Locality_read = 0.952775
Row_Buffer_Locality_write = 0.744420
Bank_Level_Parallism = 4.985204
Bank_Level_Parallism_Col = 4.222900
Bank_Level_Parallism_Ready = 1.855258
write_to_read_ratio_blp_rw_average = 0.558665
GrpLevelPara = 2.868881 

BW Util details:
bwutil = 0.662480 
total_CMD = 306678 
util_bw = 203168 
Wasted_Col = 73007 
Wasted_Row = 3015 
Idle = 27488 

BW Util Bottlenecks: 
RCDc_limit = 17506 
RCDWRc_limit = 14424 
WTRc_limit = 47695 
RTWc_limit = 144349 
CCDLc_limit = 71176 
rwq = 0 
CCDLc_limit_alone = 42620 
WTRc_limit_alone = 38461 
RTWc_limit_alone = 125027 

Commands details: 
total_CMD = 306678 
n_nop = 97556 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94624 
n_act = 11172 
n_pre = 11156 
n_ref = 0 
n_req = 132200 
total_req = 203168 

Dual Bus Interface Util: 
issued_total_row = 22328 
issued_total_col = 203168 
Row_Bus_Util =  0.072806 
CoL_Bus_Util = 0.662480 
Either_Row_CoL_Bus_Util = 0.681894 
Issued_on_Two_Bus_Simul_Util = 0.053392 
issued_two_Eff = 0.078299 
queue_avg = 37.564827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.5648
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97650 n_act=10728 n_pre=10712 n_ref_event=0 n_req=132200 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94624 bw_util=0.6625
n_activity=285461 dram_eff=0.7117
bk0: 6784a 232764i bk1: 6784a 230047i bk2: 6784a 230752i bk3: 6784a 229731i bk4: 6784a 229819i bk5: 6784a 230296i bk6: 6784a 231063i bk7: 6784a 231232i bk8: 6784a 231873i bk9: 6784a 230567i bk10: 6784a 230702i bk11: 6784a 230703i bk12: 6784a 234601i bk13: 6784a 230373i bk14: 6784a 232806i bk15: 6784a 232889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918850
Row_Buffer_Locality_read = 0.954442
Row_Buffer_Locality_write = 0.755538
Bank_Level_Parallism = 4.774630
Bank_Level_Parallism_Col = 4.050774
Bank_Level_Parallism_Ready = 1.815498
write_to_read_ratio_blp_rw_average = 0.560376
GrpLevelPara = 2.836933 

BW Util details:
bwutil = 0.662480 
total_CMD = 306678 
util_bw = 203168 
Wasted_Col = 74252 
Wasted_Row = 2985 
Idle = 26273 

BW Util Bottlenecks: 
RCDc_limit = 17462 
RCDWRc_limit = 13773 
WTRc_limit = 45442 
RTWc_limit = 138791 
CCDLc_limit = 70129 
rwq = 0 
CCDLc_limit_alone = 43267 
WTRc_limit_alone = 37082 
RTWc_limit_alone = 120289 

Commands details: 
total_CMD = 306678 
n_nop = 97650 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94624 
n_act = 10728 
n_pre = 10712 
n_ref = 0 
n_req = 132200 
total_req = 203168 

Dual Bus Interface Util: 
issued_total_row = 21440 
issued_total_col = 203168 
Row_Bus_Util =  0.069910 
CoL_Bus_Util = 0.662480 
Either_Row_CoL_Bus_Util = 0.681588 
Issued_on_Two_Bus_Simul_Util = 0.050802 
issued_two_Eff = 0.074535 
queue_avg = 38.268753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2688
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97920 n_act=10357 n_pre=10341 n_ref_event=0 n_req=132200 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94624 bw_util=0.6625
n_activity=284405 dram_eff=0.7144
bk0: 6784a 231156i bk1: 6784a 230095i bk2: 6784a 230145i bk3: 6784a 229628i bk4: 6784a 230280i bk5: 6784a 231251i bk6: 6784a 229113i bk7: 6784a 232798i bk8: 6784a 231461i bk9: 6784a 231279i bk10: 6784a 231293i bk11: 6784a 230616i bk12: 6784a 233010i bk13: 6784a 230979i bk14: 6784a 232254i bk15: 6784a 230151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921657
Row_Buffer_Locality_read = 0.956267
Row_Buffer_Locality_write = 0.762851
Bank_Level_Parallism = 4.812723
Bank_Level_Parallism_Col = 4.103067
Bank_Level_Parallism_Ready = 1.830480
write_to_read_ratio_blp_rw_average = 0.560899
GrpLevelPara = 2.846039 

BW Util details:
bwutil = 0.662480 
total_CMD = 306678 
util_bw = 203168 
Wasted_Col = 73129 
Wasted_Row = 2867 
Idle = 27514 

BW Util Bottlenecks: 
RCDc_limit = 15803 
RCDWRc_limit = 13608 
WTRc_limit = 44179 
RTWc_limit = 141431 
CCDLc_limit = 69809 
rwq = 0 
CCDLc_limit_alone = 42674 
WTRc_limit_alone = 35434 
RTWc_limit_alone = 123041 

Commands details: 
total_CMD = 306678 
n_nop = 97920 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94624 
n_act = 10357 
n_pre = 10341 
n_ref = 0 
n_req = 132200 
total_req = 203168 

Dual Bus Interface Util: 
issued_total_row = 20698 
issued_total_col = 203168 
Row_Bus_Util =  0.067491 
CoL_Bus_Util = 0.662480 
Either_Row_CoL_Bus_Util = 0.680707 
Issued_on_Two_Bus_Simul_Util = 0.049263 
issued_two_Eff = 0.072371 
queue_avg = 37.345413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.3454
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=98427 n_act=9331 n_pre=9315 n_ref_event=0 n_req=132200 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94624 bw_util=0.6625
n_activity=284075 dram_eff=0.7152
bk0: 6784a 235707i bk1: 6784a 235888i bk2: 6784a 230948i bk3: 6784a 234009i bk4: 6784a 231944i bk5: 6784a 234755i bk6: 6784a 234151i bk7: 6784a 235757i bk8: 6784a 232636i bk9: 6784a 237512i bk10: 6784a 234684i bk11: 6784a 236708i bk12: 6784a 234325i bk13: 6784a 237331i bk14: 6784a 234551i bk15: 6784a 236868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929418
Row_Buffer_Locality_read = 0.957695
Row_Buffer_Locality_write = 0.799670
Bank_Level_Parallism = 4.589649
Bank_Level_Parallism_Col = 3.960532
Bank_Level_Parallism_Ready = 1.802124
write_to_read_ratio_blp_rw_average = 0.542897
GrpLevelPara = 2.781071 

BW Util details:
bwutil = 0.662480 
total_CMD = 306678 
util_bw = 203168 
Wasted_Col = 73309 
Wasted_Row = 2689 
Idle = 27512 

BW Util Bottlenecks: 
RCDc_limit = 15214 
RCDWRc_limit = 11865 
WTRc_limit = 47073 
RTWc_limit = 129399 
CCDLc_limit = 70611 
rwq = 0 
CCDLc_limit_alone = 44055 
WTRc_limit_alone = 37976 
RTWc_limit_alone = 111940 

Commands details: 
total_CMD = 306678 
n_nop = 98427 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94624 
n_act = 9331 
n_pre = 9315 
n_ref = 0 
n_req = 132200 
total_req = 203168 

Dual Bus Interface Util: 
issued_total_row = 18646 
issued_total_col = 203168 
Row_Bus_Util =  0.060800 
CoL_Bus_Util = 0.662480 
Either_Row_CoL_Bus_Util = 0.679054 
Issued_on_Two_Bus_Simul_Util = 0.044226 
issued_two_Eff = 0.065128 
queue_avg = 35.219185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.2192
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97700 n_act=10824 n_pre=10808 n_ref_event=0 n_req=132201 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94628 bw_util=0.6625
n_activity=284011 dram_eff=0.7154
bk0: 6784a 228892i bk1: 6784a 230220i bk2: 6784a 225422i bk3: 6784a 228110i bk4: 6784a 228416i bk5: 6784a 231252i bk6: 6784a 226526i bk7: 6784a 231220i bk8: 6784a 227453i bk9: 6784a 230497i bk10: 6784a 229457i bk11: 6784a 232380i bk12: 6784a 230748i bk13: 6784a 232208i bk14: 6784a 229242i bk15: 6784a 232646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918125
Row_Buffer_Locality_read = 0.952425
Row_Buffer_Locality_write = 0.760747
Bank_Level_Parallism = 4.891862
Bank_Level_Parallism_Col = 4.149616
Bank_Level_Parallism_Ready = 1.842385
write_to_read_ratio_blp_rw_average = 0.560319
GrpLevelPara = 2.862123 

BW Util details:
bwutil = 0.662493 
total_CMD = 306678 
util_bw = 203172 
Wasted_Col = 73043 
Wasted_Row = 2689 
Idle = 27774 

BW Util Bottlenecks: 
RCDc_limit = 17778 
RCDWRc_limit = 13552 
WTRc_limit = 45552 
RTWc_limit = 140956 
CCDLc_limit = 70198 
rwq = 0 
CCDLc_limit_alone = 42719 
WTRc_limit_alone = 36828 
RTWc_limit_alone = 122201 

Commands details: 
total_CMD = 306678 
n_nop = 97700 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94628 
n_act = 10824 
n_pre = 10808 
n_ref = 0 
n_req = 132201 
total_req = 203172 

Dual Bus Interface Util: 
issued_total_row = 21632 
issued_total_col = 203172 
Row_Bus_Util =  0.070537 
CoL_Bus_Util = 0.662493 
Either_Row_CoL_Bus_Util = 0.681425 
Issued_on_Two_Bus_Simul_Util = 0.051605 
issued_two_Eff = 0.075730 
queue_avg = 37.797188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.7972
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97770 n_act=10551 n_pre=10535 n_ref_event=0 n_req=132201 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94628 bw_util=0.6625
n_activity=284395 dram_eff=0.7144
bk0: 6784a 231397i bk1: 6784a 233365i bk2: 6784a 229259i bk3: 6784a 231800i bk4: 6784a 228038i bk5: 6784a 231978i bk6: 6784a 230790i bk7: 6784a 233175i bk8: 6784a 231276i bk9: 6784a 230686i bk10: 6784a 230102i bk11: 6784a 232675i bk12: 6784a 230982i bk13: 6784a 234742i bk14: 6784a 230988i bk15: 6784a 234065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920190
Row_Buffer_Locality_read = 0.955179
Row_Buffer_Locality_write = 0.759648
Bank_Level_Parallism = 4.776888
Bank_Level_Parallism_Col = 4.053971
Bank_Level_Parallism_Ready = 1.817224
write_to_read_ratio_blp_rw_average = 0.564599
GrpLevelPara = 2.848425 

BW Util details:
bwutil = 0.662493 
total_CMD = 306678 
util_bw = 203172 
Wasted_Col = 73189 
Wasted_Row = 2844 
Idle = 27473 

BW Util Bottlenecks: 
RCDc_limit = 17065 
RCDWRc_limit = 13526 
WTRc_limit = 44380 
RTWc_limit = 139197 
CCDLc_limit = 68884 
rwq = 0 
CCDLc_limit_alone = 42573 
WTRc_limit_alone = 36160 
RTWc_limit_alone = 121106 

Commands details: 
total_CMD = 306678 
n_nop = 97770 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94628 
n_act = 10551 
n_pre = 10535 
n_ref = 0 
n_req = 132201 
total_req = 203172 

Dual Bus Interface Util: 
issued_total_row = 21086 
issued_total_col = 203172 
Row_Bus_Util =  0.068756 
CoL_Bus_Util = 0.662493 
Either_Row_CoL_Bus_Util = 0.681197 
Issued_on_Two_Bus_Simul_Util = 0.050052 
issued_two_Eff = 0.073477 
queue_avg = 38.028454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.0285
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=98036 n_act=10177 n_pre=10161 n_ref_event=0 n_req=132204 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94640 bw_util=0.6625
n_activity=284352 dram_eff=0.7146
bk0: 6784a 232972i bk1: 6784a 232847i bk2: 6784a 229512i bk3: 6784a 231404i bk4: 6784a 230344i bk5: 6784a 231295i bk6: 6784a 231545i bk7: 6784a 232861i bk8: 6784a 231233i bk9: 6784a 233194i bk10: 6784a 229932i bk11: 6784a 233277i bk12: 6784a 233741i bk13: 6784a 235765i bk14: 6784a 232995i bk15: 6784a 234964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923020
Row_Buffer_Locality_read = 0.956036
Row_Buffer_Locality_write = 0.771555
Bank_Level_Parallism = 4.731649
Bank_Level_Parallism_Col = 4.042175
Bank_Level_Parallism_Ready = 1.822427
write_to_read_ratio_blp_rw_average = 0.562169
GrpLevelPara = 2.832438 

BW Util details:
bwutil = 0.662532 
total_CMD = 306678 
util_bw = 203184 
Wasted_Col = 73055 
Wasted_Row = 2981 
Idle = 27458 

BW Util Bottlenecks: 
RCDc_limit = 16241 
RCDWRc_limit = 12765 
WTRc_limit = 42289 
RTWc_limit = 138713 
CCDLc_limit = 68994 
rwq = 0 
CCDLc_limit_alone = 42644 
WTRc_limit_alone = 34266 
RTWc_limit_alone = 120386 

Commands details: 
total_CMD = 306678 
n_nop = 98036 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94640 
n_act = 10177 
n_pre = 10161 
n_ref = 0 
n_req = 132204 
total_req = 203184 

Dual Bus Interface Util: 
issued_total_row = 20338 
issued_total_col = 203184 
Row_Bus_Util =  0.066317 
CoL_Bus_Util = 0.662532 
Either_Row_CoL_Bus_Util = 0.680329 
Issued_on_Two_Bus_Simul_Util = 0.048520 
issued_two_Eff = 0.071318 
queue_avg = 37.059757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.0598
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=98205 n_act=9647 n_pre=9631 n_ref_event=0 n_req=132204 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94640 bw_util=0.6625
n_activity=283869 dram_eff=0.7158
bk0: 6784a 234493i bk1: 6784a 232781i bk2: 6784a 232456i bk3: 6784a 232789i bk4: 6784a 230325i bk5: 6784a 232149i bk6: 6784a 232908i bk7: 6784a 234796i bk8: 6784a 231535i bk9: 6784a 234272i bk10: 6784a 232565i bk11: 6784a 235022i bk12: 6784a 235227i bk13: 6784a 236045i bk14: 6784a 234750i bk15: 6784a 235434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927029
Row_Buffer_Locality_read = 0.954673
Row_Buffer_Locality_write = 0.800211
Bank_Level_Parallism = 4.672814
Bank_Level_Parallism_Col = 4.035378
Bank_Level_Parallism_Ready = 1.833840
write_to_read_ratio_blp_rw_average = 0.550691
GrpLevelPara = 2.816836 

BW Util details:
bwutil = 0.662532 
total_CMD = 306678 
util_bw = 203184 
Wasted_Col = 72522 
Wasted_Row = 2821 
Idle = 28151 

BW Util Bottlenecks: 
RCDc_limit = 17016 
RCDWRc_limit = 11627 
WTRc_limit = 46365 
RTWc_limit = 132939 
CCDLc_limit = 69324 
rwq = 0 
CCDLc_limit_alone = 42470 
WTRc_limit_alone = 37721 
RTWc_limit_alone = 114729 

Commands details: 
total_CMD = 306678 
n_nop = 98205 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94640 
n_act = 9647 
n_pre = 9631 
n_ref = 0 
n_req = 132204 
total_req = 203184 

Dual Bus Interface Util: 
issued_total_row = 19278 
issued_total_col = 203184 
Row_Bus_Util =  0.062861 
CoL_Bus_Util = 0.662532 
Either_Row_CoL_Bus_Util = 0.679778 
Issued_on_Two_Bus_Simul_Util = 0.045615 
issued_two_Eff = 0.067102 
queue_avg = 37.271923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.2719
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=306678 n_nop=97636 n_act=11185 n_pre=11169 n_ref_event=0 n_req=132204 n_rd=108544 n_rd_L2_A=0 n_write=0 n_wr_bk=94640 bw_util=0.6625
n_activity=284029 dram_eff=0.7154
bk0: 6784a 229315i bk1: 6784a 229771i bk2: 6784a 227054i bk3: 6784a 229774i bk4: 6784a 225591i bk5: 6784a 227476i bk6: 6784a 229135i bk7: 6784a 229021i bk8: 6784a 228313i bk9: 6784a 229889i bk10: 6784a 226747i bk11: 6784a 232047i bk12: 6784a 230465i bk13: 6784a 232144i bk14: 6784a 227344i bk15: 6784a 231524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915396
Row_Buffer_Locality_read = 0.954092
Row_Buffer_Locality_write = 0.737870
Bank_Level_Parallism = 4.927924
Bank_Level_Parallism_Col = 4.146737
Bank_Level_Parallism_Ready = 1.833845
write_to_read_ratio_blp_rw_average = 0.560686
GrpLevelPara = 2.866703 

BW Util details:
bwutil = 0.662532 
total_CMD = 306678 
util_bw = 203184 
Wasted_Col = 72847 
Wasted_Row = 2675 
Idle = 27972 

BW Util Bottlenecks: 
RCDc_limit = 17078 
RCDWRc_limit = 13919 
WTRc_limit = 46332 
RTWc_limit = 142029 
CCDLc_limit = 69304 
rwq = 0 
CCDLc_limit_alone = 42402 
WTRc_limit_alone = 37517 
RTWc_limit_alone = 123942 

Commands details: 
total_CMD = 306678 
n_nop = 97636 
Read = 108544 
Write = 0 
L2_Alloc = 0 
L2_WB = 94640 
n_act = 11185 
n_pre = 11169 
n_ref = 0 
n_req = 132204 
total_req = 203184 

Dual Bus Interface Util: 
issued_total_row = 22354 
issued_total_col = 203184 
Row_Bus_Util =  0.072891 
CoL_Bus_Util = 0.662532 
Either_Row_CoL_Bus_Util = 0.681634 
Issued_on_Two_Bus_Simul_Util = 0.053789 
issued_two_Eff = 0.078912 
queue_avg = 37.880375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.8804

========= L2 cache stats =========
L2_cache_bank[0]: Access = 125102, Miss = 58380, Miss_rate = 0.467, Pending_hits = 2356, Reservation_fails = 459
L2_cache_bank[1]: Access = 124267, Miss = 58368, Miss_rate = 0.470, Pending_hits = 2305, Reservation_fails = 0
L2_cache_bank[2]: Access = 125150, Miss = 58376, Miss_rate = 0.466, Pending_hits = 2192, Reservation_fails = 469
L2_cache_bank[3]: Access = 124698, Miss = 58368, Miss_rate = 0.468, Pending_hits = 2175, Reservation_fails = 0
L2_cache_bank[4]: Access = 124437, Miss = 58380, Miss_rate = 0.469, Pending_hits = 2307, Reservation_fails = 251
L2_cache_bank[5]: Access = 123735, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2323, Reservation_fails = 0
L2_cache_bank[6]: Access = 126209, Miss = 58379, Miss_rate = 0.463, Pending_hits = 2164, Reservation_fails = 676
L2_cache_bank[7]: Access = 125281, Miss = 58368, Miss_rate = 0.466, Pending_hits = 2201, Reservation_fails = 0
L2_cache_bank[8]: Access = 124094, Miss = 58379, Miss_rate = 0.470, Pending_hits = 2272, Reservation_fails = 0
L2_cache_bank[9]: Access = 123453, Miss = 58368, Miss_rate = 0.473, Pending_hits = 2278, Reservation_fails = 0
L2_cache_bank[10]: Access = 125088, Miss = 58368, Miss_rate = 0.467, Pending_hits = 2193, Reservation_fails = 0
L2_cache_bank[11]: Access = 124972, Miss = 58368, Miss_rate = 0.467, Pending_hits = 2203, Reservation_fails = 0
L2_cache_bank[12]: Access = 123841, Miss = 58368, Miss_rate = 0.471, Pending_hits = 2245, Reservation_fails = 0
L2_cache_bank[13]: Access = 123972, Miss = 58368, Miss_rate = 0.471, Pending_hits = 2211, Reservation_fails = 0
L2_cache_bank[14]: Access = 124386, Miss = 58368, Miss_rate = 0.469, Pending_hits = 2260, Reservation_fails = 0
L2_cache_bank[15]: Access = 124297, Miss = 58368, Miss_rate = 0.470, Pending_hits = 2255, Reservation_fails = 0
L2_cache_bank[16]: Access = 123889, Miss = 58368, Miss_rate = 0.471, Pending_hits = 2240, Reservation_fails = 0
L2_cache_bank[17]: Access = 124088, Miss = 58368, Miss_rate = 0.470, Pending_hits = 2210, Reservation_fails = 0
L2_cache_bank[18]: Access = 123858, Miss = 58368, Miss_rate = 0.471, Pending_hits = 2244, Reservation_fails = 0
L2_cache_bank[19]: Access = 123759, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2278, Reservation_fails = 0
L2_cache_bank[20]: Access = 124510, Miss = 58368, Miss_rate = 0.469, Pending_hits = 2238, Reservation_fails = 0
L2_cache_bank[21]: Access = 124650, Miss = 58368, Miss_rate = 0.468, Pending_hits = 2210, Reservation_fails = 0
L2_cache_bank[22]: Access = 123802, Miss = 58368, Miss_rate = 0.471, Pending_hits = 2216, Reservation_fails = 0
L2_cache_bank[23]: Access = 123621, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2245, Reservation_fails = 0
L2_cache_bank[24]: Access = 124405, Miss = 58368, Miss_rate = 0.469, Pending_hits = 2185, Reservation_fails = 0
L2_cache_bank[25]: Access = 124625, Miss = 58368, Miss_rate = 0.468, Pending_hits = 2210, Reservation_fails = 0
L2_cache_bank[26]: Access = 123919, Miss = 58368, Miss_rate = 0.471, Pending_hits = 2184, Reservation_fails = 0
L2_cache_bank[27]: Access = 123696, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2178, Reservation_fails = 0
L2_cache_bank[28]: Access = 124299, Miss = 58368, Miss_rate = 0.470, Pending_hits = 2278, Reservation_fails = 0
L2_cache_bank[29]: Access = 124464, Miss = 58368, Miss_rate = 0.469, Pending_hits = 2255, Reservation_fails = 0
L2_cache_bank[30]: Access = 124269, Miss = 58368, Miss_rate = 0.470, Pending_hits = 2241, Reservation_fails = 0
L2_cache_bank[31]: Access = 124197, Miss = 58368, Miss_rate = 0.470, Pending_hits = 2229, Reservation_fails = 0
L2_cache_bank[32]: Access = 124023, Miss = 58368, Miss_rate = 0.471, Pending_hits = 2266, Reservation_fails = 0
L2_cache_bank[33]: Access = 124188, Miss = 58368, Miss_rate = 0.470, Pending_hits = 2224, Reservation_fails = 0
L2_cache_bank[34]: Access = 124270, Miss = 58368, Miss_rate = 0.470, Pending_hits = 2148, Reservation_fails = 0
L2_cache_bank[35]: Access = 124135, Miss = 58368, Miss_rate = 0.470, Pending_hits = 2187, Reservation_fails = 0
L2_cache_bank[36]: Access = 124091, Miss = 58368, Miss_rate = 0.470, Pending_hits = 2290, Reservation_fails = 0
L2_cache_bank[37]: Access = 124111, Miss = 58368, Miss_rate = 0.470, Pending_hits = 2310, Reservation_fails = 0
L2_cache_bank[38]: Access = 124553, Miss = 58368, Miss_rate = 0.469, Pending_hits = 2220, Reservation_fails = 0
L2_cache_bank[39]: Access = 124378, Miss = 58368, Miss_rate = 0.469, Pending_hits = 2220, Reservation_fails = 0
L2_cache_bank[40]: Access = 123808, Miss = 58368, Miss_rate = 0.471, Pending_hits = 2315, Reservation_fails = 0
L2_cache_bank[41]: Access = 123899, Miss = 58368, Miss_rate = 0.471, Pending_hits = 2307, Reservation_fails = 0
L2_cache_bank[42]: Access = 125427, Miss = 58368, Miss_rate = 0.465, Pending_hits = 2058, Reservation_fails = 0
L2_cache_bank[43]: Access = 125288, Miss = 58368, Miss_rate = 0.466, Pending_hits = 2055, Reservation_fails = 0
L2_cache_bank[44]: Access = 123572, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2313, Reservation_fails = 0
L2_cache_bank[45]: Access = 123512, Miss = 58368, Miss_rate = 0.473, Pending_hits = 2330, Reservation_fails = 0
L2_cache_bank[46]: Access = 125500, Miss = 58368, Miss_rate = 0.465, Pending_hits = 2062, Reservation_fails = 0
L2_cache_bank[47]: Access = 125518, Miss = 58368, Miss_rate = 0.465, Pending_hits = 2061, Reservation_fails = 0
L2_cache_bank[48]: Access = 123807, Miss = 58368, Miss_rate = 0.471, Pending_hits = 2341, Reservation_fails = 0
L2_cache_bank[49]: Access = 123758, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2314, Reservation_fails = 0
L2_cache_bank[50]: Access = 124940, Miss = 58368, Miss_rate = 0.467, Pending_hits = 2226, Reservation_fails = 0
L2_cache_bank[51]: Access = 125088, Miss = 58368, Miss_rate = 0.467, Pending_hits = 2212, Reservation_fails = 0
L2_cache_bank[52]: Access = 123589, Miss = 58368, Miss_rate = 0.472, Pending_hits = 2297, Reservation_fails = 0
L2_cache_bank[53]: Access = 123518, Miss = 58368, Miss_rate = 0.473, Pending_hits = 2285, Reservation_fails = 0
L2_cache_bank[54]: Access = 124565, Miss = 58368, Miss_rate = 0.469, Pending_hits = 2238, Reservation_fails = 0
L2_cache_bank[55]: Access = 124816, Miss = 58368, Miss_rate = 0.468, Pending_hits = 2162, Reservation_fails = 0
L2_cache_bank[56]: Access = 124131, Miss = 58368, Miss_rate = 0.470, Pending_hits = 2354, Reservation_fails = 0
L2_cache_bank[57]: Access = 124002, Miss = 58368, Miss_rate = 0.471, Pending_hits = 2336, Reservation_fails = 0
L2_cache_bank[58]: Access = 124338, Miss = 58368, Miss_rate = 0.469, Pending_hits = 2319, Reservation_fails = 0
L2_cache_bank[59]: Access = 124542, Miss = 58368, Miss_rate = 0.469, Pending_hits = 2316, Reservation_fails = 0
L2_cache_bank[60]: Access = 123518, Miss = 58368, Miss_rate = 0.473, Pending_hits = 2238, Reservation_fails = 0
L2_cache_bank[61]: Access = 123397, Miss = 58368, Miss_rate = 0.473, Pending_hits = 2270, Reservation_fails = 0
L2_cache_bank[62]: Access = 124799, Miss = 58368, Miss_rate = 0.468, Pending_hits = 2179, Reservation_fails = 0
L2_cache_bank[63]: Access = 124598, Miss = 58368, Miss_rate = 0.468, Pending_hits = 2200, Reservation_fails = 0
L2_total_cache_accesses = 7956712
L2_total_cache_misses = 3735606
L2_total_cache_miss_rate = 0.4695
L2_total_cache_pending_hits = 143234
L2_total_cache_reservation_fails = 1855
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 143124
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 868358
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2605062
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 163
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3932166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 245760
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3056
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 104
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1530
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3759042
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4194310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3200
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 163
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1530
L2_cache_data_port_util = 0.122
L2_cache_fill_port_util = 0.103

icnt_total_pkts_mem_to_simt=7956712
icnt_total_pkts_simt_to_mem=7954232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 39.5909
	minimum = 5
	maximum = 1151
Network latency average = 32.8053
	minimum = 5
	maximum = 1146
Slowest packet = 15737498
Flit latency average = 32.8053
	minimum = 5
	maximum = 1146
Slowest flit = 15737744
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.331016
	minimum = 0.26598 (at node 101)
	maximum = 0.437953 (at node 7)
Accepted packet rate average = 0.331016
	minimum = 0.26598 (at node 101)
	maximum = 0.438033 (at node 7)
Injected flit rate average = 0.331016
	minimum = 0.26598 (at node 101)
	maximum = 0.437953 (at node 7)
Accepted flit rate average= 0.331016
	minimum = 0.26598 (at node 101)
	maximum = 0.438033 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.6087 (2 samples)
	minimum = 5 (2 samples)
	maximum = 859.5 (2 samples)
Network latency average = 24.4982 (2 samples)
	minimum = 5 (2 samples)
	maximum = 760 (2 samples)
Flit latency average = 24.4982 (2 samples)
	minimum = 5 (2 samples)
	maximum = 760 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.285141 (2 samples)
	minimum = 0.230122 (2 samples)
	maximum = 0.375222 (2 samples)
Accepted packet rate average = 0.285141 (2 samples)
	minimum = 0.230122 (2 samples)
	maximum = 0.375346 (2 samples)
Injected flit rate average = 0.285141 (2 samples)
	minimum = 0.230122 (2 samples)
	maximum = 0.375222 (2 samples)
Accepted flit rate average = 0.285141 (2 samples)
	minimum = 0.230122 (2 samples)
	maximum = 0.375346 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 56 min, 32 sec (10592 sec)
gpgpu_simulation_rate = 122013 (inst/sec)
gpgpu_simulation_rate = 49 (cycle/sec)
Training done
GPGPU-Sim: *** exit detected ***
