--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.487 ns
From           : B2
To             : sm_top:sm_top|sm_metafilter:f1|data[0]
From Clock     : --
To Clock       : CLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 21.246 ns
From           : sm_top:sm_top|sm_cpu:sm_cpu|ram_2port:ram_2port|altsyncram:altsyncram_component|altsyncram_b2a2:auto_generated|ram_block1a0~portb_address_reg3
To             : IND_1C
From Clock     : CLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.001 ns
From           : B1
To             : sm_top:sm_top|sm_cpu:sm_cpu|ram_2port:ram_2port|altsyncram:altsyncram_component|altsyncram_b2a2:auto_generated|ram_block1a0~portb_address_reg3
From Clock     : --
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Setup: 'CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 148.96 MHz ( period = 6.713 ns )
From           : sm_top:sm_top|sm_cpu:sm_cpu|ram_2port:ram_2port|altsyncram:altsyncram_component|altsyncram_b2a2:auto_generated|ram_block1a0~portb_address_reg3
To             : sm_top:sm_top|sm_cpu:sm_cpu|ram_2port:ram_2port|altsyncram:altsyncram_component|altsyncram_b2a2:auto_generated|ram_block1a0~portb_datain_reg3
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

