// Seed: 3201856203
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wor id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_12 = -1'b0 ? id_4 : 1;
  wor id_18 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input logic [7:0] id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_14,
      id_14,
      id_9,
      id_14,
      id_14,
      id_14,
      id_4,
      id_5,
      id_14,
      id_3,
      id_9,
      id_14,
      id_12,
      id_4,
      id_6
  );
  logic id_15;
  ;
  assign id_10 = id_5;
  id_16 :
  assert property (@(posedge 1) id_4 ? id_11 : 1 ? -1 : "" + id_8)
  else $unsigned(67);
  ;
  wire id_17;
endmodule
