Vivado Simulator 2018.1
Time resolution is 1 ps
 Time Clk Rstb Valid Ready Last Data
       0.0ns 0 0 0 1 0 00000000000000000000000000000000
      50.0ns 1 0 0 1 0 00000000000000000000000000000000
     100.0ns 0 0 0 1 0 00000000000000000000000000000000
     150.0ns 1 0 0 1 0 00000000000000000000000000000000
     200.0ns 0 0 0 1 0 00000000000000000000000000000000
     250.0ns 1 0 0 1 0 00000000000000000000000000000000
     300.0ns 0 0 0 1 0 00000000000000000000000000000000
     350.0ns 1 0 0 1 0 00000000000000000000000000000000
     400.0ns 0 0 0 1 0 00000000000000000000000000000000
     450.0ns 1 0 0 1 0 00000000000000000000000000000000
     500.0ns 0 0 0 1 0 00000000000000000000000000000000
     550.0ns 1 0 0 1 0 00000000000000000000000000000000
     600.0ns 0 0 0 1 0 00000000000000000000000000000000
     650.0ns 1 0 0 1 0 00000000000000000000000000000000
     700.0ns 0 0 0 1 0 00000000000000000000000000000000
     750.0ns 1 0 0 1 0 00000000000000000000000000000000
     800.0ns 0 0 0 1 0 00000000000000000000000000000000
     850.0ns 1 0 0 1 0 00000000000000000000000000000000
     900.0ns 0 0 0 1 0 00000000000000000000000000000000
     950.0ns 1 0 0 1 0 00000000000000000000000000000000
    1000.0ns 0 0 0 1 0 00000000000000000000000000000000
    1050.0ns 1 0 0 1 0 00000000000000000000000000000000
    1100.0ns 0 0 0 1 0 00000000000000000000000000000000
    1150.0ns 1 0 0 1 0 00000000000000000000000000000000
    1200.0ns 0 0 0 1 0 00000000000000000000000000000000
    1250.0ns 1 0 0 1 0 00000000000000000000000000000000
    1300.0ns 0 0 0 1 0 00000000000000000000000000000000
    1350.0ns 1 0 0 1 0 00000000000000000000000000000000
    1400.0ns 0 0 0 1 0 00000000000000000000000000000000
    1450.0ns 1 0 0 1 0 00000000000000000000000000000000
    1500.0ns 0 0 0 1 0 00000000000000000000000000000000
    1550.0ns 1 0 0 1 0 00000000000000000000000000000000
    1600.0ns 0 0 0 1 0 00000000000000000000000000000000
    1650.0ns 1 0 0 1 0 00000000000000000000000000000000
    1700.0ns 0 0 0 1 0 00000000000000000000000000000000
    1750.0ns 1 0 0 1 0 00000000000000000000000000000000
    1800.0ns 0 0 0 1 0 00000000000000000000000000000000
    1850.0ns 1 0 0 1 0 00000000000000000000000000000000
    1900.0ns 0 0 0 1 0 00000000000000000000000000000000
    1950.0ns 1 0 0 1 0 00000000000000000000000000000000
    2000.0ns 0 1 0 1 0 00000000000000000000000000000000
    2050.0ns 1 1 0 1 0 00000000000000000000000000000000
    2100.0ns 0 1 0 1 0 00000000000000000000000000000000
    2150.0ns 1 1 0 1 0 00000000000000000000000000000000
    2200.0ns 0 1 0 1 0 00000000000000000000000000000000
    2250.0ns 1 1 0 1 0 00000000000000000000000000000000
    2300.0ns 0 1 0 1 0 00000000000000000000000000000000
    2350.0ns 1 1 0 1 0 00000000000000000000000000000000
    2400.0ns 0 1 0 1 0 00000000000000000000000000000000
    2450.0ns 1 1 0 1 0 00000000000000000000000000000000
    2500.0ns 0 1 0 1 0 00000000000000000000000000000000
    2550.0ns 1 1 0 1 0 00000000000000000000000000000000
    2600.0ns 0 1 0 1 0 00000000000000000000000000000000
    2650.0ns 1 1 0 1 0 00000000000000000000000000000000
    2700.0ns 0 1 0 1 0 00000000000000000000000000000000
    2750.0ns 1 1 0 1 0 00000000000000000000000000000000
    2800.0ns 0 1 0 1 0 00000000000000000000000000000000
    2850.0ns 1 1 0 1 0 00000000000000000000000000000000
    2900.0ns 0 1 0 1 0 00000000000000000000000000000000
    2950.0ns 1 1 0 1 0 00000000000000000000000000000000
    3000.0ns 0 1 0 1 0 00000000000000000000000000000000
    3050.0ns 1 1 0 1 0 00000000000000000000000000000000
    3100.0ns 0 1 0 1 0 00000000000000000000000000000000
    3150.0ns 1 1 0 1 0 00000000000000000000000000000000
    3200.0ns 0 1 0 1 0 00000000000000000000000000000000
    3250.0ns 1 1 0 1 0 00000000000000000000000000000000
    3300.0ns 0 1 0 1 0 00000000000000000000000000000000
    3350.0ns 1 1 0 1 0 00000000000000000000000000000000
    3400.0ns 0 1 0 1 0 00000000000000000000000000000000
    3450.0ns 1 1 0 1 0 00000000000000000000000000000000
    3500.0ns 0 1 0 1 0 00000000000000000000000000000000
    3550.0ns 1 1 0 1 0 00000000000000000000000000000000
    3600.0ns 0 1 0 1 0 00000000000000000000000000000000
    3650.0ns 1 1 0 1 0 00000000000000000000000000000000
    3700.0ns 0 1 0 1 0 00000000000000000000000000000000
    3750.0ns 1 1 0 1 0 00000000000000000000000000000000
    3800.0ns 0 1 0 1 0 00000000000000000000000000000000
    3850.0ns 1 1 0 1 0 00000000000000000000000000000000
    3900.0ns 0 1 0 1 0 00000000000000000000000000000000
    3950.0ns 1 1 0 1 0 00000000000000000000000000000000
    4000.0ns 0 1 0 1 0 00000000000000000000000000000000
    4025.0ns 0 1 1 1 0 00000000000000000000000000000000
    4050.0ns 1 1 1 1 0 00000000000000000000000000000000
    4100.0ns 0 1 1 1 0 00000000000000000000000000000001
    4150.0ns 1 1 1 1 0 00000000000000000000000000000001
    4200.0ns 0 1 1 1 0 00000000000000000000000000000010
    4250.0ns 1 1 1 1 0 00000000000000000000000000000010
    4300.0ns 0 1 1 1 0 00000000000000000000000000000011
    4350.0ns 1 1 1 1 0 00000000000000000000000000000011
    4400.0ns 0 1 1 1 0 00000000000000000000000000000100
    4450.0ns 1 1 1 1 0 00000000000000000000000000000100
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3512_62231 at time 4452695 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    4500.0ns 0 1 1 1 0 00000000000000000000000000000101
    4550.0ns 1 1 1 1 0 00000000000000000000000000000101
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3475_62194 at time 4552695 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    4600.0ns 0 1 1 1 0 00000000000000000000000000000110
    4650.0ns 1 1 1 1 0 00000000000000000000000000000110
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3512_62231 at time 4652695 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    4700.0ns 0 1 1 1 0 00000000000000000000000000000111
    4750.0ns 1 1 1 1 0 00000000000000000000000000000111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3475_62194 at time 4752695 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    4800.0ns 0 1 1 1 0 00000000000000000000000000001000
    4850.0ns 1 1 1 1 0 00000000000000000000000000001000
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3512_62231 at time 4852695 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    4900.0ns 0 1 1 1 0 00000000000000000000000000001001
    4950.0ns 1 1 1 1 0 00000000000000000000000000001001
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3475_62194 at time 4952695 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5000.0ns 0 1 1 1 0 00000000000000000000000000001010
    5050.0ns 1 1 1 1 0 00000000000000000000000000001010
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3512_62231 at time 5052695 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5100.0ns 0 1 1 1 0 00000000000000000000000000001011
    5150.0ns 1 1 1 1 0 00000000000000000000000000001011
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3475_62194 at time 5152695 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5200.0ns 0 1 1 1 0 00000000000000000000000000001100
    5250.0ns 1 1 1 1 0 00000000000000000000000000001100
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3512_62231 at time 5252695 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5300.0ns 0 1 1 1 0 00000000000000000000000000001101
    5350.0ns 1 1 1 1 0 00000000000000000000000000001101
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3475_62194 at time 5352695 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5400.0ns 0 1 1 1 0 00000000000000000000000000001110
    5450.0ns 1 1 1 1 0 00000000000000000000000000001110
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3512_62231 at time 5452695 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5500.0ns 0 1 1 1 0 00000000000000000000000000001111
    5550.0ns 1 1 1 1 0 00000000000000000000000000001111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3475_62194 at time 5552695 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5600.0ns 0 1 1 1 0 00000000000000000000000000010000
    5650.0ns 1 1 1 1 0 00000000000000000000000000010000
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3512_62231 at time 5652695 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5700.0ns 0 1 1 1 0 00000000000000000000000000010001
    5750.0ns 1 1 1 1 0 00000000000000000000000000010001
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3475_62194 at time 5752695 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5800.0ns 0 1 1 1 0 00000000000000000000000000010010
    5850.0ns 1 1 1 1 0 00000000000000000000000000010010
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3512_62231 at time 5852695 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5900.0ns 0 1 1 1 0 00000000000000000000000000010011
    5950.0ns 1 1 1 1 0 00000000000000000000000000010011
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3475_62194 at time 5952695 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    6000.0ns 0 1 1 1 0 00000000000000000000000000010100
    6050.0ns 1 1 1 1 0 00000000000000000000000000010100
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3512_62231 at time 6052695 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    6100.0ns 0 1 1 1 0 00000000000000000000000000010101
    6150.0ns 1 1 1 1 0 00000000000000000000000000010101
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3475_62194 at time 6152695 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    6200.0ns 0 1 1 1 0 00000000000000000000000000010110
    6250.0ns 1 1 1 1 0 00000000000000000000000000010110
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3512_62231 at time 6252695 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    6300.0ns 0 1 1 1 0 00000000000000000000000000010111
    6350.0ns 1 1 1 1 0 00000000000000000000000000010111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3475_62194 at time 6352695 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    6400.0ns 0 1 1 1 0 00000000000000000000000000011000
    6450.0ns 1 1 1 1 0 00000000000000000000000000011000
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3512_62231 at time 6452695 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    6500.0ns 0 1 1 1 0 00000000000000000000000000011001
    6550.0ns 1 1 1 1 0 00000000000000000000000000011001
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3475_62194 at time 6552695 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    6600.0ns 0 1 1 1 0 00000000000000000000000000011010
    6650.0ns 1 1 1 1 0 00000000000000000000000000011010
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3512_62231 at time 6652695 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    6700.0ns 0 1 1 1 0 00000000000000000000000000011011
    6750.0ns 1 1 1 1 0 00000000000000000000000000011011
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3475_62194 at time 6752695 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    6800.0ns 0 1 1 1 0 00000000000000000000000000011100
    6850.0ns 1 1 1 1 0 00000000000000000000000000011100
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3512_62231 at time 6852695 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    6900.0ns 0 1 1 1 0 00000000000000000000000000011101
    6950.0ns 1 1 1 1 0 00000000000000000000000000011101
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3475_62194 at time 6952695 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    7000.0ns 0 1 1 1 0 00000000000000000000000000011110
    7050.0ns 1 1 1 1 0 00000000000000000000000000011110
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3512_62231 at time 7052695 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    7100.0ns 0 1 1 1 0 00000000000000000000000000011111
    7125.0ns 0 1 1 1 1 00000000000000000000000000011111
    7150.0ns 1 1 1 1 1 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3475_62194 at time 7152695 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    7200.0ns 0 1 0 1 0 00000000000000000000000000011111
    7250.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3512_62231 at time 7252695 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    7300.0ns 0 1 0 1 0 00000000000000000000000000011111
    7350.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3475_62194 at time 7352695 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    7400.0ns 0 1 0 1 0 00000000000000000000000000011111
    7450.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3512_62231 at time 7452695 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    7500.0ns 0 1 0 1 0 00000000000000000000000000011111
    7550.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/TChk3475_62194 at time 7552695 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    7600.0ns 0 1 0 1 0 00000000000000000000000000011111
    7650.0ns 1 1 0 1 0 00000000000000000000000000011111
    7700.0ns 0 0 0 1 0 00000000000000000000000000011111
    7750.0ns 1 0 0 1 0 00000000000000000000000000011111
    7800.0ns 0 0 0 1 0 00000000000000000000000000011111
    7850.0ns 1 0 0 1 0 00000000000000000000000000011111
    7900.0ns 0 0 0 1 0 00000000000000000000000000011111
    7950.0ns 1 0 0 1 0 00000000000000000000000000011111
    8000.0ns 0 0 0 1 0 00000000000000000000000000011111
    8050.0ns 1 0 0 1 0 00000000000000000000000000011111
    8100.0ns 0 0 0 1 0 00000000000000000000000000011111
    8150.0ns 1 0 0 1 0 00000000000000000000000000011111
    8200.0ns 0 0 0 1 0 00000000000000000000000000011111
    8250.0ns 1 0 0 1 0 00000000000000000000000000011111
    8300.0ns 0 0 0 1 0 00000000000000000000000000011111
    8350.0ns 1 0 0 1 0 00000000000000000000000000011111
    8400.0ns 0 0 0 1 0 00000000000000000000000000011111
    8450.0ns 1 0 0 1 0 00000000000000000000000000011111
    8500.0ns 0 0 0 1 0 00000000000000000000000000011111
    8550.0ns 1 0 0 1 0 00000000000000000000000000011111
    8600.0ns 0 0 0 1 0 00000000000000000000000000011111
    8650.0ns 1 0 0 1 0 00000000000000000000000000011111
    8700.0ns 0 0 0 1 0 00000000000000000000000000011111
    8750.0ns 1 0 0 1 0 00000000000000000000000000011111
    8800.0ns 0 0 0 1 0 00000000000000000000000000011111
    8850.0ns 1 0 0 1 0 00000000000000000000000000011111
    8900.0ns 0 0 0 1 0 00000000000000000000000000011111
    8950.0ns 1 0 0 1 0 00000000000000000000000000011111
    9000.0ns 0 0 0 1 0 00000000000000000000000000011111
    9050.0ns 1 0 0 1 0 00000000000000000000000000011111
    9100.0ns 0 0 0 1 0 00000000000000000000000000011111
    9150.0ns 1 0 0 1 0 00000000000000000000000000011111
    9200.0ns 0 0 0 1 0 00000000000000000000000000011111
    9250.0ns 1 0 0 1 0 00000000000000000000000000011111
    9300.0ns 0 0 0 1 0 00000000000000000000000000011111
    9350.0ns 1 0 0 1 0 00000000000000000000000000011111
    9400.0ns 0 0 0 1 0 00000000000000000000000000011111
    9450.0ns 1 0 0 1 0 00000000000000000000000000011111
    9500.0ns 0 0 0 1 0 00000000000000000000000000011111
    9550.0ns 1 0 0 1 0 00000000000000000000000000011111
    9600.0ns 0 0 0 1 0 00000000000000000000000000011111
    9650.0ns 1 0 0 1 0 00000000000000000000000000011111
    9700.0ns 0 1 0 1 0 00000000000000000000000000011111
    9750.0ns 1 1 0 1 0 00000000000000000000000000011111
    9800.0ns 0 1 0 1 0 00000000000000000000000000011111
    9850.0ns 1 1 0 1 0 00000000000000000000000000011111
    9900.0ns 0 1 0 1 0 00000000000000000000000000011111
    9950.0ns 1 1 0 1 0 00000000000000000000000000011111
   10000.0ns 0 1 0 1 0 00000000000000000000000000011111
   10050.0ns 1 1 0 1 0 00000000000000000000000000011111
   10100.0ns 0 1 0 1 0 00000000000000000000000000011111
   10150.0ns 1 1 0 1 0 00000000000000000000000000011111
   10200.0ns 0 1 0 1 0 00000000000000000000000000011111
   10250.0ns 1 1 0 1 0 00000000000000000000000000011111
   10300.0ns 0 1 0 1 0 00000000000000000000000000011111
   10350.0ns 1 1 0 1 0 00000000000000000000000000011111
   10400.0ns 0 1 0 1 0 00000000000000000000000000011111
   10450.0ns 1 1 0 1 0 00000000000000000000000000011111
   10500.0ns 0 1 0 1 0 00000000000000000000000000011111
   10550.0ns 1 1 0 1 0 00000000000000000000000000011111
   10600.0ns 0 1 0 1 0 00000000000000000000000000011111
   10650.0ns 1 1 0 1 0 00000000000000000000000000011111
   10700.0ns 0 1 0 1 0 00000000000000000000000000011111
   10750.0ns 1 1 0 1 0 00000000000000000000000000011111
   10800.0ns 0 1 0 1 0 00000000000000000000000000011111
   10850.0ns 1 1 0 1 0 00000000000000000000000000011111
   10900.0ns 0 1 0 1 0 00000000000000000000000000011111
   10950.0ns 1 1 0 1 0 00000000000000000000000000011111
   11000.0ns 0 1 0 1 0 00000000000000000000000000011111
   11050.0ns 1 1 0 1 0 00000000000000000000000000011111
   11100.0ns 0 1 0 1 0 00000000000000000000000000011111
   11150.0ns 1 1 0 1 0 00000000000000000000000000011111
   11200.0ns 0 1 0 1 0 00000000000000000000000000011111
   11250.0ns 1 1 0 1 0 00000000000000000000000000011111
   11300.0ns 0 1 0 1 0 00000000000000000000000000011111
   11350.0ns 1 1 0 1 0 00000000000000000000000000011111
   11400.0ns 0 1 0 1 0 00000000000000000000000000011111
   11450.0ns 1 1 0 1 0 00000000000000000000000000011111
   11500.0ns 0 1 0 1 0 00000000000000000000000000011111
   11550.0ns 1 1 0 1 0 00000000000000000000000000011111
   11600.0ns 0 1 0 1 0 00000000000000000000000000011111
   11650.0ns 1 1 0 1 0 00000000000000000000000000011111
   11700.0ns 0 1 0 1 0 00000000000000000000000000011111
   11750.0ns 1 1 0 1 0 00000000000000000000000000011111
   11800.0ns 0 1 0 1 0 00000000000000000000000000011111
   11850.0ns 1 1 0 1 0 00000000000000000000000000011111
   11900.0ns 0 1 0 1 0 00000000000000000000000000011111
   11950.0ns 1 1 0 1 0 00000000000000000000000000011111
   12000.0ns 0 1 0 1 0 00000000000000000000000000011111
   12050.0ns 1 1 0 1 0 00000000000000000000000000011111
   12100.0ns 0 1 0 1 0 00000000000000000000000000011111
   12150.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/cnt_reg[0]/TChk156_24267 at time 12153182 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/cnt_reg[1]/TChk156_24267 at time 12153182 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/cnt_reg[0]/TChk156_24267 at time 12153221 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/cnt_reg[1]/TChk156_24267 at time 12153221 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/cnt_reg[0]/TChk156_24267 at time 12153344 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/cnt_reg[1]/TChk156_24267 at time 12153344 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
   12200.0ns 0 1 0 1 0 00000000000000000000000000011111
   12250.0ns 1 1 0 1 0 00000000000000000000000000011111
   12300.0ns 0 1 0 1 0 00000000000000000000000000011111
   12350.0ns 1 1 0 1 0 00000000000000000000000000011111
   12400.0ns 0 1 0 1 0 00000000000000000000000000011111
   12450.0ns 1 1 0 1 0 00000000000000000000000000011111
   12500.0ns 0 1 0 1 0 00000000000000000000000000011111
   12550.0ns 1 1 0 1 0 00000000000000000000000000011111
   12600.0ns 0 1 0 1 0 00000000000000000000000000011111
   12650.0ns 1 1 0 1 0 00000000000000000000000000011111
   12700.0ns 0 1 0 1 0 00000000000000000000000000011111
   12750.0ns 1 1 0 1 0 00000000000000000000000000011111
   12800.0ns 0 1 0 1 0 00000000000000000000000000011111
   12850.0ns 1 1 0 1 0 00000000000000000000000000011111
   12900.0ns 0 1 0 1 0 00000000000000000000000000011111
   12950.0ns 1 1 0 1 0 00000000000000000000000000011111
   13000.0ns 0 1 0 1 0 00000000000000000000000000011111
   13050.0ns 1 1 0 1 0 00000000000000000000000000011111
   13100.0ns 0 1 0 1 0 00000000000000000000000000011111
   13150.0ns 1 1 0 1 0 00000000000000000000000000011111
   13200.0ns 0 1 0 1 0 00000000000000000000000000011111
   13250.0ns 1 1 0 1 0 00000000000000000000000000011111
   13300.0ns 0 1 0 1 0 00000000000000000000000000011111
   13350.0ns 1 1 0 1 0 00000000000000000000000000011111
   13400.0ns 0 1 0 1 0 00000000000000000000000000011111
   13450.0ns 1 1 0 1 0 00000000000000000000000000011111
   13500.0ns 0 1 0 1 0 00000000000000000000000000011111
   13550.0ns 1 1 0 1 0 00000000000000000000000000011111
   13600.0ns 0 1 0 1 0 00000000000000000000000000011111
   13650.0ns 1 1 0 1 0 00000000000000000000000000011111
   13700.0ns 0 1 0 1 0 00000000000000000000000000011111
   13750.0ns 1 1 0 1 0 00000000000000000000000000011111
   13800.0ns 0 1 0 1 0 00000000000000000000000000011111
   13850.0ns 1 1 0 1 0 00000000000000000000000000011111
   13900.0ns 0 1 0 1 0 00000000000000000000000000011111
   13950.0ns 1 1 0 1 0 00000000000000000000000000011111
   14000.0ns 0 1 0 1 0 00000000000000000000000000011111
