// Seed: 2039799232
module module_0 (
    input supply0 id_0
    , id_11,
    input tri id_1,
    input uwire id_2,
    input tri id_3,
    input tri1 id_4
    , id_12,
    input uwire id_5,
    input tri1 id_6,
    input tri id_7,
    output tri0 id_8,
    output supply1 id_9
);
  assign id_12 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input wor id_2,
    input tri0 id_3,
    input tri0 id_4,
    input wand id_5,
    input tri0 id_6,
    input wand id_7,
    input wor id_8,
    input wor id_9,
    input supply0 id_10,
    input wor id_11,
    input wor id_12,
    output supply0 id_13
    , id_25,
    input tri1 id_14,
    output supply1 id_15,
    output tri0 id_16,
    input uwire id_17,
    output wire id_18,
    output tri id_19,
    input wor id_20,
    input tri1 id_21,
    output supply0 id_22,
    input tri0 id_23
);
  logic id_26 = id_12 - id_21, id_27;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_10,
      id_11,
      id_12,
      id_4,
      id_11,
      id_14,
      id_15,
      id_13
  );
  assign modCall_1.id_6 = 0;
  assign id_25 = -1'd0;
  wire id_28;
  logic id_29, id_30, id_31, id_32;
endmodule
