verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/34f8/hdl" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/25b7/hdl/verilog" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/896c/hdl/verilog" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/d0f7" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/sim/bd_919a.v" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_919a_one_0.v" \

sv xil_defaultlib --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/34f8/hdl" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/25b7/hdl/verilog" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/896c/hdl/verilog" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/d0f7" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_919a_s00mmu_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_919a_s00tr_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_919a_s00sic_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_919a_s00a2s_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_919a_sarn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_919a_srn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_919a_sawn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_919a_swn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_919a_sbn_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_919a_m00s2a_0.sv" \
"../../../bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_919a_m00e_0.sv" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/34f8/hdl" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/25b7/hdl/verilog" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/896c/hdl/verilog" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/d0f7" \
"../../../bd/system/ip/system_smartconnect_0_0/sim/system_smartconnect_0_0.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \

verilog blk_mem_gen_v8_4_4 --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/34f8/hdl" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/25b7/hdl/verilog" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/896c/hdl/verilog" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/d0f7" \
"../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ip/system_axi_Z7_ProcHDMI_0_0/src/mem2p_1728_10/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/34f8/hdl" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/25b7/hdl/verilog" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/896c/hdl/verilog" --include "../../../../Z7_ProcHDMI_axi_20.srcs/sources_1/bd/system/ipshared/d0f7" \
"../../../bd/system/ip/system_axi_Z7_ProcHDMI_0_0/src/mem2p_1728_10/sim/mem2p_1728_10.v" \
"../../../bd/system/ip/system_axi_Z7_ProcHDMI_0_0/src/mem2p_10_10/sim/mem2p_10_10.v" \

verilog xil_defaultlib "glbl.v"

nosort
