
---------- Begin Simulation Statistics ----------
final_tick                                17349772000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192488                       # Simulator instruction rate (inst/s)
host_mem_usage                                 734608                       # Number of bytes of host memory used
host_op_rate                                   211099                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    51.95                       # Real time elapsed on the host
host_tick_rate                              333957643                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10966938                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017350                       # Number of seconds simulated
sim_ticks                                 17349772000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.583640                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  786133                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1365202                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             12339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1451359                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27113                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           43520                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            16407                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1842542                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  108812                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          117                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10966938                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.734977                       # CPI: cycles per instruction
system.cpu.discardedOps                         63366                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4750647                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1962285                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1065195                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4691589                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.576376                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         17349772                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 6896073     62.88%     62.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                 100107      0.91%     63.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.79% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                  27020      0.25%     64.04% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.04% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                  16372      0.15%     64.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                  13510      0.12%     64.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  5414      0.05%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc            19031      0.17%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.54% # Class of committed instruction
system.cpu.op_class_0::MemRead                2330243     21.25%     85.78% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1559168     14.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10966938                       # Class of committed instruction
system.cpu.tickCycles                        12658183                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         61817                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119814                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       248952                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  17349772000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12825                       # Transaction distribution
system.membus.trans_dist::ReadExReq             48992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            48992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12825                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       123634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 123634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       989072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  989072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61817                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61817    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61817                       # Request fanout histogram
system.membus.respLayer1.occupancy          143749750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            61817000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17349772000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             80150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        52104                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        65243                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            48992                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           48992                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         66383                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13767                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       198009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       180085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                378094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2106016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1837808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3943824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           129142                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000147                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012129                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 129123     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     19      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             129142                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          366299000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         125520997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         132766999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  17349772000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                65113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2208                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67321                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               65113                       # number of overall hits
system.l2.overall_hits::.cpu.data                2208                       # number of overall hits
system.l2.overall_hits::total                   67321                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1270                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              60551                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61821                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1270                       # number of overall misses
system.l2.overall_misses::.cpu.data             60551                       # number of overall misses
system.l2.overall_misses::total                 61821                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    121607000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5806985000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5928592000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    121607000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5806985000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5928592000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            66383                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            62759                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               129142                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           66383                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           62759                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              129142                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.019131                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.964818                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.478706                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.019131                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.964818                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.478706                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95753.543307                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95902.379812                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95899.322237                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95753.543307                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95902.379812                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95899.322237                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         60548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61817                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        60548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61817                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     96145000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4595785000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4691930000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     96145000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4595785000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4691930000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.019116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.964770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.478675                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.019116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.964770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.478675                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75764.381403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75903.167735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75900.318683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75764.381403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75903.167735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75900.318683                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        52104                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            52104                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        52104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        52104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        65236                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            65236                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        65236                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        65236                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           48992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               48992                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4707491000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4707491000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         48992                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             48992                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96086.932560                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96086.932560                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        48992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          48992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3727651000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3727651000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76086.932560                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76086.932560                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          65113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              65113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1270                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1270                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    121607000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    121607000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        66383                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          66383                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.019131                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.019131                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95753.543307                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95753.543307                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1269                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1269                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     96145000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     96145000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.019116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.019116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75764.381403                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75764.381403                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2208                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2208                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        11559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1099494000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1099494000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13767                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13767                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.839616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.839616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 95120.166104                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95120.166104                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        11556                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11556                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    868134000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    868134000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.839399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.839399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75124.091381                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75124.091381                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17349772000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31879.082115                       # Cycle average of tags in use
system.l2.tags.total_refs                      248933                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     61817                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.026934                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1259.728324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30619.353790                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.004805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.116804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.121609                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         61817                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        31089                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        27340                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.235813                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1057565                       # Number of tag accesses
system.l2.tags.data_accesses                  1057565                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17349772000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          20304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         968768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             989072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        20304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20304                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           60548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               61817                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1170275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          55837506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              57007781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1170275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1170275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1170275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         55837506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             57007781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     60548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000641500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              128050                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61817                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61817                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    360078500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  309085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1519147250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5824.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24574.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    51963                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                 61817                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    401.490562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   299.997668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.371258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          960      9.74%      9.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2027     20.57%     30.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2427     24.63%     54.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1713     17.38%     72.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          729      7.40%     79.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      0.37%     80.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          865      8.78%     88.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          212      2.15%     91.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          885      8.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9854                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                3956288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  989072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       228.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     57.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17347624000                       # Total gap between requests
system.mem_ctrls.avgGap                     280628.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        20304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       968768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1170274.744820854161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 55837506.106708496809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1269                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        60548                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     31058250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1488089000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24474.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24577.01                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    84.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             34321980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             18242565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           218476860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1369417920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6569057340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1130474880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         9339991545                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.335117                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2869123250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    579280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13901368750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             36035580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             19153365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           222896520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1369417920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6756747510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        972420000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         9376670895                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        540.449229                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2460218000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    579280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  14310274000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     17349772000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  17349772000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3448574                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3448574                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3448574                       # number of overall hits
system.cpu.icache.overall_hits::total         3448574                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        66383                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          66383                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        66383                       # number of overall misses
system.cpu.icache.overall_misses::total         66383                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1820915000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1820915000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1820915000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1820915000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3514957                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3514957                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3514957                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3514957                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018886                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018886                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018886                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018886                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27430.441529                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27430.441529                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27430.441529                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27430.441529                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        65243                       # number of writebacks
system.cpu.icache.writebacks::total             65243                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        66383                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        66383                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        66383                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66383                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1688149000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1688149000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1688149000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1688149000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018886                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018886                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018886                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018886                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25430.441529                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25430.441529                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25430.441529                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25430.441529                       # average overall mshr miss latency
system.cpu.icache.replacements                  65243                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3448574                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3448574                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        66383                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         66383                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1820915000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1820915000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3514957                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3514957                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018886                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018886                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27430.441529                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27430.441529                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        66383                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        66383                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1688149000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1688149000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25430.441529                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25430.441529                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  17349772000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1131.314396                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3514957                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66383                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.949656                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1131.314396                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.552400                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.552400                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1140                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1113                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7096297                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7096297                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17349772000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17349772000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  17349772000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3889204                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3889204                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3889230                       # number of overall hits
system.cpu.dcache.overall_hits::total         3889230                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        68333                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68333                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        68362                       # number of overall misses
system.cpu.dcache.overall_misses::total         68362                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6683975000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6683975000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6683975000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6683975000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3957537                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3957537                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3957592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3957592                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017267                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017267                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017274                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017274                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 97814.745438                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 97814.745438                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 97773.251221                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 97773.251221                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        52104                       # number of writebacks
system.cpu.dcache.writebacks::total             52104                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5606                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5606                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5606                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5606                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        62727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        62727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        62756                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        62756                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6039884000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6039884000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6042801000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6042801000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015850                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015850                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015857                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015857                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 96288.424442                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96288.424442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 96290.410479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96290.410479                       # average overall mshr miss latency
system.cpu.dcache.replacements                  54567                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2404884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2404884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13741                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13741                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1213398000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1213398000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2418625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2418625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005681                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005681                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 88304.926861                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88304.926861                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13735                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13735                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1185413000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1185413000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005679                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005679                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86306.006553                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86306.006553                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1484320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1484320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54592                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54592                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5470577000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5470577000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1538912                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1538912                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035474                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035474                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100208.400498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100208.400498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5600                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5600                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        48992                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        48992                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4854471000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4854471000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031835                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031835                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99087.014206                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99087.014206                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           26                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            26                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           29                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           29                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.527273                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.527273                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           29                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           29                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2917000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2917000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.527273                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.527273                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100586.206897                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100586.206897                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10855                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10855                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       287000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       287000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        10858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        10858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000276                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000276                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 95666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 95666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       281000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       281000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000276                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000276                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 93666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 93666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        10858                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        10858                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        10858                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        10858                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17349772000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          7543.306768                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3973702                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             62759                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.316847                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            337000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  7543.306768                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.920814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.920814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         4610                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8021375                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8021375                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  17349772000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17349772000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
