#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000b80bf0 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000bea560_0 .net/s "A_O", 31 0, L_0000000000bf0330;  1 drivers
v0000000000be97a0_0 .var "Address", 31 0;
v0000000000be9980_0 .net "C_U_out", 8 0, L_0000000000bf0f10;  1 drivers
v0000000000bea6a0_0 .net "Carry", 0 0, v0000000000be9660_0;  1 drivers
v0000000000be8120_0 .net "DO", 31 0, v0000000000bd7920_0;  1 drivers
v0000000000be8260_0 .net "DO_CU", 31 0, v0000000000bcd4c0_0;  1 drivers
v0000000000be9a20_0 .net "Data_RAM_Out", 31 0, v0000000000bd2980_0;  1 drivers
v0000000000be9ac0_0 .net "EX_ALU_OP", 3 0, v0000000000b2f370_0;  1 drivers
v0000000000be84e0_0 .net "EX_B_instr", 0 0, v0000000000bcde20_0;  1 drivers
v0000000000be8580_0 .net "EX_Bit11_0", 31 0, v0000000000b2f910_0;  1 drivers
v0000000000be8620_0 .net "EX_Bit15_12", 3 0, v0000000000b2f410_0;  1 drivers
v0000000000be8940_0 .net "EX_Bit31_28", 3 0, v0000000000b2f730_0;  1 drivers
v0000000000be8a80_0 .net/s "EX_MUX_2X1_OUT", 31 0, L_0000000000b0b390;  1 drivers
v0000000000beb140_0 .net "EX_RF_Enable", 0 0, v0000000000b2f9b0_0;  1 drivers
v0000000000bebb40_0 .net "EX_S_M", 0 0, v0000000000bcec80_0;  1 drivers
v0000000000beaba0_0 .net "EX_Shift_imm", 0 0, v0000000000b2faf0_0;  1 drivers
v0000000000beb1e0_0 .net "EX_addresing_modes", 7 0, v0000000000b2fc30_0;  1 drivers
v0000000000beb0a0_0 .net "EX_load_instr", 0 0, v0000000000b2fcd0_0;  1 drivers
v0000000000beb3c0_0 .net "EX_mem_read_write", 0 0, v0000000000a55840_0;  1 drivers
v0000000000beab00_0 .net "EX_mem_size", 0 0, v0000000000a55700_0;  1 drivers
v0000000000beae20_0 .net "ID_B_instr", 0 0, L_0000000000b09f70;  1 drivers
v0000000000beac40_0 .net "ID_Bit15_12", 3 0, v0000000000bcd7e0_0;  1 drivers
v0000000000beb8c0_0 .net "ID_Bit19_16", 3 0, v0000000000bce820_0;  1 drivers
v0000000000beb5a0_0 .net "ID_Bit23_0", 23 0, v0000000000bce140_0;  1 drivers
v0000000000beb280_0 .net "ID_Bit31_28", 3 0, v0000000000bced20_0;  1 drivers
v0000000000bebf00_0 .net "ID_Bit3_0", 3 0, v0000000000bcdb00_0;  1 drivers
v0000000000bebdc0_0 .net "ID_CU", 9 0, v0000000000bd3270_0;  1 drivers
o0000000000b81ab8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000bebbe0_0 .net "ID_addresing_modes", 7 0, o0000000000b81ab8;  0 drivers
v0000000000bea9c0_0 .net "IF_ID_Load", 0 0, v0000000000bd1260_0;  1 drivers
v0000000000beb640_0 .net "MEM_A_O", 31 0, v0000000000b30a80_0;  1 drivers
v0000000000beb780_0 .net "MEM_Bit15_12", 3 0, v0000000000b2e510_0;  1 drivers
v0000000000bea880_0 .net "MEM_MUX3", 31 0, v0000000000b2ea10_0;  1 drivers
v0000000000beb820_0 .net "MEM_RF_Enable", 0 0, v0000000000b2f7d0_0;  1 drivers
v0000000000beaec0_0 .net "MEM_load_instr", 0 0, v0000000000b2ec90_0;  1 drivers
v0000000000beaf60_0 .net "MEM_mem_read_write", 0 0, v0000000000b2f870_0;  1 drivers
v0000000000beb460_0 .net "MEM_mem_size", 0 0, v0000000000b2e150_0;  1 drivers
v0000000000beb320_0 .net "MOV", 31 0, L_0000000000b0a210;  1 drivers
v0000000000beb500_0 .net "MUX1_signal", 1 0, v0000000000bd27a0_0;  1 drivers
v0000000000beb6e0_0 .net "MUX2_signal", 1 0, v0000000000bd1300_0;  1 drivers
v0000000000beb960_0 .net "MUX3_signal", 1 0, v0000000000bd13a0_0;  1 drivers
v0000000000bebaa0_0 .net "MUXControlUnit_signal", 0 0, v0000000000bd16c0_0;  1 drivers
v0000000000beace0_0 .net/s "M_O", 31 0, L_0000000000b0b240;  1 drivers
v0000000000beba00_0 .net "Next_PC", 31 0, v0000000000bcd9c0_0;  1 drivers
v0000000000beb000_0 .net "PA", 31 0, v0000000000be4720_0;  1 drivers
v0000000000bebc80_0 .net "PB", 31 0, v0000000000be5c60_0;  1 drivers
v0000000000bebd20_0 .net "PC4", 31 0, L_0000000000bf24f0;  1 drivers
v0000000000bebe60_0 .net "PCIN", 31 0, L_0000000000b09f00;  1 drivers
v0000000000bea920_0 .net "PCO", 31 0, L_0000000000b0b160;  1 drivers
v0000000000beaa60_0 .net "PC_RF_ld", 0 0, v0000000000bd1620_0;  1 drivers
v0000000000bead80_0 .net "PD", 31 0, v0000000000be5760_0;  1 drivers
v0000000000bf2e50_0 .net/s "PW", 31 0, L_0000000000b0a910;  1 drivers
v0000000000bf2f90_0 .net "RF_rm", 31 0, L_0000000000b0b2b0;  1 drivers
v0000000000bf3ad0_0 .var "Reset", 0 0;
v0000000000bf3170_0 .net "S", 0 0, L_0000000000b0a4b0;  1 drivers
v0000000000bf3b70_0 .net "SEx4_out", 31 0, v0000000000bea1a0_0;  1 drivers
v0000000000bf37b0_0 .net/s "SSE_out", 31 0, v0000000000bea060_0;  1 drivers
v0000000000bf2ef0_0 .net "S_M", 0 0, L_0000000000b0ae50;  1 drivers
v0000000000bf30d0_0 .net "TA", 31 0, L_0000000000bf01f0;  1 drivers
v0000000000bf2a90_0 .net "TA_PP", 0 0, v0000000000bcd600_0;  1 drivers
v0000000000bf2b30_0 .net "WB_A_O", 31 0, v0000000000bcd1a0_0;  1 drivers
v0000000000bf3030_0 .net "WB_Bit15_12", 3 0, v0000000000bcdf60_0;  1 drivers
v0000000000bf3e90_0 .net "WB_Data_RAM_Out", 31 0, v0000000000bcdd80_0;  1 drivers
v0000000000bf2950_0 .net "WB_RF_Enable", 0 0, v0000000000bcee60_0;  1 drivers
v0000000000bf3850_0 .net "WB_load_instr", 0 0, v0000000000bcd060_0;  1 drivers
v0000000000bf3990_0 .var/2u *"_ivl_12", 31 0; Local signal
v0000000000bf3c10_0 .var/2u *"_ivl_13", 31 0; Local signal
v0000000000bf3cb0_0 .net "asserted", 0 0, L_0000000000b0b470;  1 drivers
v0000000000bf2d10_0 .net "bl", 0 0, L_0000000000b0a3d0;  1 drivers
v0000000000bf3530_0 .net "cc_alu_1", 3 0, L_0000000000bf1190;  1 drivers
v0000000000bf29f0_0 .net "cc_alu_2", 3 0, L_0000000000bf2270;  1 drivers
v0000000000bf2bd0_0 .net "cc_main_alu_out", 3 0, L_0000000000bf0470;  1 drivers
v0000000000bf2c70_0 .net "cc_out", 3 0, v0000000000bcd240_0;  1 drivers
v0000000000bf38f0_0 .net "choose_ta_r_nop", 0 0, v0000000000b31660_0;  1 drivers
v0000000000bf2db0_0 .var "clk", 0 0;
v0000000000bf3210_0 .var/i "code", 31 0;
v0000000000bf28b0_0 .var "data", 31 0;
v0000000000bf3d50_0 .net "ex_asserted", 0 0, v0000000000bce5a0_0;  1 drivers
v0000000000bf35d0_0 .net "ex_bl", 0 0, v0000000000b2f230_0;  1 drivers
v0000000000bf3350_0 .var/i "file", 31 0;
v0000000000bf3710_0 .net "mem_bl", 0 0, v0000000000b30940_0;  1 drivers
v0000000000bf32b0_0 .net "mux_out_1", 31 0, L_0000000000b0b1d0;  1 drivers
v0000000000bf33f0_0 .net/s "mux_out_1_A", 31 0, v0000000000bce3c0_0;  1 drivers
v0000000000bf3490_0 .net "mux_out_2", 31 0, L_0000000000b0b320;  1 drivers
v0000000000bf3a30_0 .net/s "mux_out_2_B", 31 0, v0000000000bcd2e0_0;  1 drivers
v0000000000bf3df0_0 .net "mux_out_3", 31 0, L_0000000000b0b400;  1 drivers
v0000000000bf3670_0 .net/s "mux_out_3_C", 31 0, v0000000000bce780_0;  1 drivers
v0000000000bf3f30_0 .net "wb_bl", 0 0, v0000000000bce320_0;  1 drivers
v0000000000bf0c90_0 .var/i "x", 31 0;
L_0000000000bf03d0 .part v0000000000bd3270_0, 6, 1;
S_0000000000b80d80 .scope module, "Cond_Is_Assert2" "Cond_Is_Asserted" 2 211, 3 222 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
L_0000000000b0b470 .functor BUFZ 1, v0000000000b31020_0, C4<0>, C4<0>, C4<0>;
v0000000000b303a0_0 .net "asserted", 0 0, L_0000000000b0b470;  alias, 1 drivers
v0000000000b31020_0 .var "assrt", 0 0;
v0000000000b30da0_0 .var/i "c", 31 0;
v0000000000b30800_0 .net "cc_in", 3 0, v0000000000bcd240_0;  alias, 1 drivers
v0000000000b31160_0 .net "instr_condition", 3 0, v0000000000b2f730_0;  alias, 1 drivers
v0000000000b306c0_0 .var/i "n", 31 0;
v0000000000b31980_0 .var/i "v", 31 0;
v0000000000b30580_0 .var/i "z", 31 0;
E_0000000000b4ede0/0 .event edge, v0000000000b30800_0, v0000000000b31160_0, v0000000000b30580_0, v0000000000b30da0_0;
E_0000000000b4ede0/1 .event edge, v0000000000b306c0_0, v0000000000b31980_0;
E_0000000000b4ede0 .event/or E_0000000000b4ede0/0, E_0000000000b4ede0/1;
S_0000000000a173d0 .scope module, "Condition_Hand" "Condition_Handler" 2 214, 3 383 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000b313e0_0 .net "asserted", 0 0, L_0000000000b0b470;  alias, 1 drivers
v0000000000b312a0_0 .net "b_instr", 0 0, L_0000000000b09f70;  alias, 1 drivers
v0000000000b31660_0 .var "choose_ta_r_nop", 0 0;
E_0000000000b4eea0 .event edge, v0000000000b303a0_0, v0000000000b312a0_0;
S_0000000000a17560 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 221, 3 537 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "EXBL";
    .port_info 10 /OUTPUT 32 "MEM_A_O";
    .port_info 11 /OUTPUT 32 "MEM_MUX3";
    .port_info 12 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 13 /OUTPUT 1 "MEM_load_instr";
    .port_info 14 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 15 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 16 /OUTPUT 1 "MEM_mem_size";
    .port_info 17 /INPUT 1 "Reset";
    .port_info 18 /OUTPUT 1 "MEMBL";
v0000000000b318e0_0 .net "A_O", 31 0, L_0000000000bf0330;  alias, 1 drivers
v0000000000b31fc0_0 .net "EXBL", 0 0, v0000000000b2f230_0;  alias, 1 drivers
v0000000000b31e80_0 .net "EX_Bit15_12", 3 0, v0000000000b2f410_0;  alias, 1 drivers
v0000000000b31de0_0 .net "EX_RF_instr", 0 0, v0000000000b2f9b0_0;  alias, 1 drivers
v0000000000b30620_0 .net "EX_load_instr", 0 0, v0000000000b2fcd0_0;  alias, 1 drivers
v0000000000b30760_0 .net "EX_mem_read_write", 0 0, v0000000000a55840_0;  alias, 1 drivers
v0000000000b321a0_0 .net "EX_mem_size", 0 0, v0000000000a55700_0;  alias, 1 drivers
v0000000000b30940_0 .var "MEMBL", 0 0;
v0000000000b30a80_0 .var "MEM_A_O", 31 0;
v0000000000b2e510_0 .var "MEM_Bit15_12", 3 0;
v0000000000b2ea10_0 .var "MEM_MUX3", 31 0;
v0000000000b2f7d0_0 .var "MEM_RF_Enable", 0 0;
v0000000000b2ec90_0 .var "MEM_load_instr", 0 0;
v0000000000b2f870_0 .var "MEM_mem_read_write", 0 0;
v0000000000b2e150_0 .var "MEM_mem_size", 0 0;
v0000000000b2f690_0 .net "Reset", 0 0, v0000000000bf3ad0_0;  1 drivers
v0000000000b2edd0_0 .net "cc_main_alu_out", 3 0, L_0000000000bf0470;  alias, 1 drivers
v0000000000b2e3d0_0 .net "clk", 0 0, v0000000000bf2db0_0;  1 drivers
v0000000000b2f050_0 .net "mux_out_3_C", 31 0, v0000000000bce780_0;  alias, 1 drivers
E_0000000000b4e8a0 .event posedge, v0000000000b2f690_0, v0000000000b2e3d0_0;
S_0000000000a176f0 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 190, 3 463 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 4 "EX_Bit31_28";
    .port_info 5 /OUTPUT 1 "EX_Shift_imm";
    .port_info 6 /OUTPUT 4 "EX_ALU_OP";
    .port_info 7 /OUTPUT 1 "EX_load_instr";
    .port_info 8 /OUTPUT 1 "EX_RF_instr";
    .port_info 9 /OUTPUT 32 "EX_Bit11_0";
    .port_info 10 /OUTPUT 8 "EX_addresing_modes";
    .port_info 11 /OUTPUT 1 "EX_mem_size";
    .port_info 12 /OUTPUT 1 "EX_mem_read_write";
    .port_info 13 /OUTPUT 1 "EXBL";
    .port_info 14 /OUTPUT 1 "ex_S_M";
    .port_info 15 /OUTPUT 1 "ex_asserted";
    .port_info 16 /OUTPUT 1 "ex_b_instr";
    .port_info 17 /INPUT 32 "mux_out_1";
    .port_info 18 /INPUT 32 "mux_out_2";
    .port_info 19 /INPUT 32 "mux_out_3";
    .port_info 20 /INPUT 4 "ID_Bit15_12";
    .port_info 21 /INPUT 4 "ID_Bit31_28";
    .port_info 22 /INPUT 10 "ID_CU";
    .port_info 23 /INPUT 32 "ID_Bit11_0";
    .port_info 24 /INPUT 8 "ID_addresing_modes";
    .port_info 25 /INPUT 1 "clk";
    .port_info 26 /INPUT 1 "Reset";
    .port_info 27 /INPUT 1 "s_M";
    .port_info 28 /INPUT 1 "asserted";
    .port_info 29 /INPUT 1 "b_instr";
v0000000000b2f230_0 .var "EXBL", 0 0;
v0000000000b2f370_0 .var "EX_ALU_OP", 3 0;
v0000000000b2f910_0 .var "EX_Bit11_0", 31 0;
v0000000000b2f410_0 .var "EX_Bit15_12", 3 0;
v0000000000b2f730_0 .var "EX_Bit31_28", 3 0;
v0000000000b2f9b0_0 .var "EX_RF_instr", 0 0;
v0000000000b2faf0_0 .var "EX_Shift_imm", 0 0;
v0000000000b2fc30_0 .var "EX_addresing_modes", 7 0;
v0000000000b2fcd0_0 .var "EX_load_instr", 0 0;
v0000000000a55840_0 .var "EX_mem_read_write", 0 0;
v0000000000a55700_0 .var "EX_mem_size", 0 0;
v0000000000a54ee0_0 .net "ID_Bit11_0", 31 0, v0000000000bcd4c0_0;  alias, 1 drivers
v0000000000b31700_0 .net "ID_Bit15_12", 3 0, v0000000000bcd7e0_0;  alias, 1 drivers
v0000000000b12850_0 .net "ID_Bit31_28", 3 0, v0000000000bced20_0;  alias, 1 drivers
v0000000000bcd380_0 .net "ID_CU", 9 0, v0000000000bd3270_0;  alias, 1 drivers
v0000000000bceaa0_0 .net "ID_addresing_modes", 7 0, o0000000000b81ab8;  alias, 0 drivers
v0000000000bcd6a0_0 .net "Reset", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
v0000000000bce460_0 .net "asserted", 0 0, L_0000000000b0b470;  alias, 1 drivers
v0000000000bce500_0 .net "b_instr", 0 0, L_0000000000b09f70;  alias, 1 drivers
v0000000000bcea00_0 .net "clk", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000bcec80_0 .var "ex_S_M", 0 0;
v0000000000bce5a0_0 .var "ex_asserted", 0 0;
v0000000000bcde20_0 .var "ex_b_instr", 0 0;
v0000000000bcd560_0 .net "mux_out_1", 31 0, L_0000000000b0b1d0;  alias, 1 drivers
v0000000000bce3c0_0 .var "mux_out_1_A", 31 0;
v0000000000bce960_0 .net "mux_out_2", 31 0, L_0000000000b0b320;  alias, 1 drivers
v0000000000bcd2e0_0 .var "mux_out_2_B", 31 0;
v0000000000bcd420_0 .net "mux_out_3", 31 0, L_0000000000b0b400;  alias, 1 drivers
v0000000000bce780_0 .var "mux_out_3_C", 31 0;
v0000000000bce640_0 .net "s_M", 0 0, L_0000000000b0ae50;  alias, 1 drivers
S_0000000000a1fb60 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 128, 3 396 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 4 "ID_Bit15_12";
    .port_info 6 /OUTPUT 32 "ID_Bit31_0";
    .port_info 7 /INPUT 1 "choose_ta_r_nop";
    .port_info 8 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 1 "Reset";
    .port_info 11 /INPUT 1 "asserted";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
    .port_info 14 /OUTPUT 1 "TA_PP";
v0000000000bceb40_0 .net "DataOut", 31 0, v0000000000bd7920_0;  alias, 1 drivers
v0000000000bcebe0_0 .net "Hazard_Unit_Ld", 0 0, v0000000000bd1260_0;  alias, 1 drivers
v0000000000bcd7e0_0 .var "ID_Bit15_12", 3 0;
v0000000000bce820_0 .var "ID_Bit19_16", 3 0;
v0000000000bce140_0 .var "ID_Bit23_0", 23 0;
v0000000000bcd4c0_0 .var "ID_Bit31_0", 31 0;
v0000000000bced20_0 .var "ID_Bit31_28", 3 0;
v0000000000bcdb00_0 .var "ID_Bit3_0", 3 0;
v0000000000bcd9c0_0 .var "ID_Next_PC", 31 0;
v0000000000bce1e0_0 .net "PC4", 31 0, L_0000000000bf24f0;  alias, 1 drivers
v0000000000bce8c0_0 .net "Reset", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
v0000000000bcd600_0 .var "TA_PP", 0 0;
v0000000000bcdc40_0 .net "asserted", 0 0, L_0000000000b0b470;  alias, 1 drivers
v0000000000bcedc0_0 .net "choose_ta_r_nop", 0 0, v0000000000b31660_0;  alias, 1 drivers
v0000000000bcd740_0 .net "clk", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
S_0000000000a199c0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 233, 3 574 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "MEMBL";
    .port_info 7 /OUTPUT 32 "wb_alu_out";
    .port_info 8 /OUTPUT 32 "wb_data_r_out";
    .port_info 9 /OUTPUT 4 "wb_bit15_12";
    .port_info 10 /OUTPUT 1 "WB_load_instr";
    .port_info 11 /OUTPUT 1 "WB_RF_Enable";
    .port_info 12 /INPUT 1 "Reset";
    .port_info 13 /OUTPUT 1 "WBBL";
v0000000000bcd880_0 .net "MEMBL", 0 0, v0000000000b30940_0;  alias, 1 drivers
v0000000000bccfc0_0 .net "MEM_RF_Enable", 0 0, v0000000000b2f7d0_0;  alias, 1 drivers
v0000000000bce6e0_0 .net "MEM_load_instr", 0 0, v0000000000b2ec90_0;  alias, 1 drivers
v0000000000bcd920_0 .net "Reset", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
v0000000000bce320_0 .var "WBBL", 0 0;
v0000000000bcee60_0 .var "WB_RF_Enable", 0 0;
v0000000000bcd060_0 .var "WB_load_instr", 0 0;
v0000000000bcd100_0 .net "alu_out", 31 0, v0000000000b30a80_0;  alias, 1 drivers
v0000000000bcda60_0 .net "bit15_12", 3 0, v0000000000b2e510_0;  alias, 1 drivers
v0000000000bcdce0_0 .net "clk", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000bcdba0_0 .net "data_r_out", 31 0, v0000000000bd2980_0;  alias, 1 drivers
v0000000000bcd1a0_0 .var "wb_alu_out", 31 0;
v0000000000bcdf60_0 .var "wb_bit15_12", 3 0;
v0000000000bcdd80_0 .var "wb_data_r_out", 31 0;
S_0000000000a19c40 .scope module, "Status_register" "Status_register" 2 143, 3 203 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
v0000000000bcdec0_0 .net "Reset", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
v0000000000bce000_0 .net "S", 0 0, v0000000000bcec80_0;  alias, 1 drivers
v0000000000bce0a0_0 .net "cc_in", 3 0, L_0000000000bf0470;  alias, 1 drivers
v0000000000bcd240_0 .var "cc_out", 3 0;
v0000000000bce280_0 .net "clk", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
E_0000000000b4e6a0 .event posedge, v0000000000b2e3d0_0;
S_0000000000a13510 .scope module, "alu_1" "alu" 2 116, 3 1302 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 4 "ccCin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bcf070_0 .net/s "A", 31 0, L_0000000000b0b160;  alias, 1 drivers
v0000000000bd06f0_0 .net "Alu_Out", 3 0, L_0000000000bf1190;  alias, 1 drivers
L_0000000000bf4068 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000bd0d30_0 .net/s "B", 31 0, L_0000000000bf4068;  1 drivers
v0000000000bd0a10_0 .var/i "Cin", 31 0;
L_0000000000bf40b0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000bcfbb0_0 .net "OPS", 3 0, L_0000000000bf40b0;  1 drivers
v0000000000bcf110_0 .var/s "OPS_result", 32 0;
v0000000000bd0970_0 .net/s "S", 31 0, L_0000000000bf24f0;  alias, 1 drivers
v0000000000bcf1b0_0 .net *"_ivl_11", 0 0, L_0000000000bf0ab0;  1 drivers
v0000000000bcf250_0 .net *"_ivl_16", 0 0, L_0000000000bf26d0;  1 drivers
v0000000000bcf2f0_0 .net *"_ivl_3", 0 0, L_0000000000bf1910;  1 drivers
v0000000000bd0ab0_0 .net *"_ivl_7", 0 0, L_0000000000bf06f0;  1 drivers
L_0000000000bf40f8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000000bcfed0_0 .net "ccCin", 3 0, L_0000000000bf40f8;  1 drivers
v0000000000bcf4d0_0 .var/i "ol", 31 0;
v0000000000bd03d0_0 .var/i "tc", 31 0;
v0000000000bcf390_0 .var/i "tn", 31 0;
v0000000000bd0790_0 .var/i "tv", 31 0;
v0000000000bcf930_0 .var/i "tz", 31 0;
E_0000000000b4e6e0/0 .event edge, v0000000000bcfed0_0, v0000000000bcfbb0_0, v0000000000bcf070_0, v0000000000bd0d30_0;
E_0000000000b4e6e0/1 .event edge, v0000000000bcf110_0, v0000000000bd0a10_0;
E_0000000000b4e6e0 .event/or E_0000000000b4e6e0/0, E_0000000000b4e6e0/1;
L_0000000000bf1910 .part v0000000000bcf390_0, 0, 1;
L_0000000000bf06f0 .part v0000000000bcf930_0, 0, 1;
L_0000000000bf0ab0 .part v0000000000bd03d0_0, 0, 1;
L_0000000000bf1190 .concat8 [ 1 1 1 1], L_0000000000bf26d0, L_0000000000bf0ab0, L_0000000000bf06f0, L_0000000000bf1910;
L_0000000000bf26d0 .part v0000000000bd0790_0, 0, 1;
L_0000000000bf24f0 .part v0000000000bcf110_0, 0, 32;
S_0000000000a136a0 .scope module, "alu_2" "alu" 2 151, 3 1302 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 4 "ccCin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bcefd0_0 .net/s "A", 31 0, v0000000000bea1a0_0;  alias, 1 drivers
v0000000000bcfb10_0 .net "Alu_Out", 3 0, L_0000000000bf2270;  alias, 1 drivers
v0000000000bd0470_0 .net/s "B", 31 0, v0000000000bcd9c0_0;  alias, 1 drivers
v0000000000bd00b0_0 .var/i "Cin", 31 0;
L_0000000000bf4140 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000bd0650_0 .net "OPS", 3 0, L_0000000000bf4140;  1 drivers
v0000000000bcfc50_0 .var/s "OPS_result", 32 0;
v0000000000bcff70_0 .net/s "S", 31 0, L_0000000000bf01f0;  alias, 1 drivers
v0000000000bcfa70_0 .net *"_ivl_11", 0 0, L_0000000000bf1230;  1 drivers
v0000000000bd0150_0 .net *"_ivl_16", 0 0, L_0000000000bf2310;  1 drivers
v0000000000bd0830_0 .net *"_ivl_3", 0 0, L_0000000000bf2450;  1 drivers
v0000000000bd05b0_0 .net *"_ivl_7", 0 0, L_0000000000bf0830;  1 drivers
L_0000000000bf4188 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000000bcf430_0 .net "ccCin", 3 0, L_0000000000bf4188;  1 drivers
v0000000000bd0bf0_0 .var/i "ol", 31 0;
v0000000000bd08d0_0 .var/i "tc", 31 0;
v0000000000bcf9d0_0 .var/i "tn", 31 0;
v0000000000bcfcf0_0 .var/i "tv", 31 0;
v0000000000bd0b50_0 .var/i "tz", 31 0;
E_0000000000b4e7a0/0 .event edge, v0000000000bcf430_0, v0000000000bd0650_0, v0000000000bcefd0_0, v0000000000bcd9c0_0;
E_0000000000b4e7a0/1 .event edge, v0000000000bcfc50_0, v0000000000bd00b0_0;
E_0000000000b4e7a0 .event/or E_0000000000b4e7a0/0, E_0000000000b4e7a0/1;
L_0000000000bf2450 .part v0000000000bcf9d0_0, 0, 1;
L_0000000000bf0830 .part v0000000000bd0b50_0, 0, 1;
L_0000000000bf1230 .part v0000000000bd08d0_0, 0, 1;
L_0000000000bf2270 .concat8 [ 1 1 1 1], L_0000000000bf2310, L_0000000000bf1230, L_0000000000bf0830, L_0000000000bf2450;
L_0000000000bf2310 .part v0000000000bcfcf0_0, 0, 1;
L_0000000000bf01f0 .part v0000000000bcfc50_0, 0, 32;
S_0000000000a13830 .scope module, "alu_main" "alu" 2 200, 3 1302 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 4 "ccCin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bcf610_0 .net/s "A", 31 0, v0000000000bce3c0_0;  alias, 1 drivers
v0000000000bd0c90_0 .net "Alu_Out", 3 0, L_0000000000bf0470;  alias, 1 drivers
v0000000000bcfd90_0 .net/s "B", 31 0, L_0000000000b0b390;  alias, 1 drivers
v0000000000bcf570_0 .var/i "Cin", 31 0;
v0000000000bd0dd0_0 .net "OPS", 3 0, v0000000000b2f370_0;  alias, 1 drivers
v0000000000bd0330_0 .var/s "OPS_result", 32 0;
v0000000000bcf6b0_0 .net/s "S", 31 0, L_0000000000bf0330;  alias, 1 drivers
v0000000000bcfe30_0 .net *"_ivl_11", 0 0, L_0000000000bf0e70;  1 drivers
v0000000000bd0e70_0 .net *"_ivl_16", 0 0, L_0000000000bf1870;  1 drivers
v0000000000bd0010_0 .net *"_ivl_3", 0 0, L_0000000000bf12d0;  1 drivers
v0000000000bd01f0_0 .net *"_ivl_7", 0 0, L_0000000000bf1370;  1 drivers
v0000000000bd0290_0 .net "ccCin", 3 0, v0000000000bcd240_0;  alias, 1 drivers
v0000000000bcf750_0 .var/i "ol", 31 0;
v0000000000bd0510_0 .var/i "tc", 31 0;
v0000000000bcf7f0_0 .var/i "tn", 31 0;
v0000000000bcf890_0 .var/i "tv", 31 0;
v0000000000bd1440_0 .var/i "tz", 31 0;
E_0000000000b4e8e0/0 .event edge, v0000000000b30800_0, v0000000000b2f370_0, v0000000000bce3c0_0, v0000000000bcfd90_0;
E_0000000000b4e8e0/1 .event edge, v0000000000bd0330_0, v0000000000bcf570_0;
E_0000000000b4e8e0 .event/or E_0000000000b4e8e0/0, E_0000000000b4e8e0/1;
L_0000000000bf12d0 .part v0000000000bcf7f0_0, 0, 1;
L_0000000000bf1370 .part v0000000000bd1440_0, 0, 1;
L_0000000000bf0e70 .part v0000000000bd0510_0, 0, 1;
L_0000000000bf0470 .concat8 [ 1 1 1 1], L_0000000000bf1870, L_0000000000bf0e70, L_0000000000bf1370, L_0000000000bf12d0;
L_0000000000bf1870 .part v0000000000bcf890_0, 0, 1;
L_0000000000bf0330 .part v0000000000bd0330_0, 0, 32;
S_0000000000a293d0 .scope module, "control_unit1" "control_unit" 2 136, 3 7 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "BL";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 9 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
L_0000000000b09f70 .functor BUFZ 1, v0000000000bd2d40_0, C4<0>, C4<0>, C4<0>;
L_0000000000b0a3d0 .functor BUFZ 1, v0000000000bd1ee0_0, C4<0>, C4<0>, C4<0>;
L_0000000000b0a4b0 .functor BUFZ 1, v0000000000bd2de0_0, C4<0>, C4<0>, C4<0>;
v0000000000bd2ca0_0 .net "A", 31 0, v0000000000bcd4c0_0;  alias, 1 drivers
v0000000000bd2520_0 .net "BL", 0 0, L_0000000000b0a3d0;  alias, 1 drivers
v0000000000bd2e80_0 .net "C_U_out", 8 0, L_0000000000bf0f10;  alias, 1 drivers
v0000000000bd2c00_0 .net "ID_B_instr", 0 0, L_0000000000b09f70;  alias, 1 drivers
v0000000000bd1da0_0 .net "Reset", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
v0000000000bd2020_0 .net "S", 0 0, L_0000000000b0a4b0;  alias, 1 drivers
v0000000000bd14e0_0 .net *"_ivl_11", 0 0, v0000000000bd2160_0;  1 drivers
v0000000000bd1d00_0 .net *"_ivl_17", 3 0, v0000000000bd1b20_0;  1 drivers
v0000000000bd2700_0 .net *"_ivl_21", 0 0, v0000000000bd1080_0;  1 drivers
v0000000000bd2b60_0 .net *"_ivl_26", 0 0, v0000000000bd2200_0;  1 drivers
v0000000000bd20c0_0 .net *"_ivl_3", 0 0, v0000000000bd2660_0;  1 drivers
v0000000000bd0fe0_0 .net *"_ivl_7", 0 0, v0000000000bd1120_0;  1 drivers
v0000000000bd1b20_0 .var "alu_op", 3 0;
v0000000000bd2ac0_0 .net "asserted", 0 0, L_0000000000b0b470;  alias, 1 drivers
v0000000000bd1ee0_0 .var "b_bl", 0 0;
v0000000000bd2d40_0 .var "b_instr", 0 0;
v0000000000bd2de0_0 .var "change", 0 0;
v0000000000bd25c0_0 .net "clk", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000bd1f80_0 .var "instr", 2 0;
v0000000000bd2160_0 .var "l_instr", 0 0;
v0000000000bd1080_0 .var "m_rw", 0 0;
v0000000000bd2200_0 .var "m_size", 0 0;
v0000000000bd1e40_0 .var "r_sr_off", 0 0;
v0000000000bd1120_0 .var "rf_instr", 0 0;
v0000000000bd2660_0 .var "s_imm", 0 0;
E_0000000000b4e860/0 .event edge, v0000000000b2f690_0, v0000000000a54ee0_0, v0000000000b303a0_0, v0000000000bd1f80_0;
E_0000000000b4e860/1 .event edge, v0000000000bd2160_0, v0000000000bd1ee0_0;
E_0000000000b4e860 .event/or E_0000000000b4e860/0, E_0000000000b4e860/1;
LS_0000000000bf0f10_0_0 .concat8 [ 1 1 4 1], v0000000000bd1120_0, v0000000000bd2160_0, v0000000000bd1b20_0, v0000000000bd2660_0;
LS_0000000000bf0f10_0_4 .concat8 [ 1 1 0 0], v0000000000bd1080_0, v0000000000bd2200_0;
L_0000000000bf0f10 .concat8 [ 7 2 0 0], LS_0000000000bf0f10_0_0, LS_0000000000bf0f10_0_4;
S_0000000000a29560 .scope module, "data_ram" "data_ram256x8" 2 225, 3 636 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000bd19e0_0 .net "Address", 31 0, v0000000000b30a80_0;  alias, 1 drivers
v0000000000bd1c60_0 .net "DataIn", 31 0, v0000000000b2ea10_0;  alias, 1 drivers
v0000000000bd2980_0 .var "DataOut", 31 0;
v0000000000bd1bc0 .array "Mem", 255 0, 7 0;
v0000000000bd18a0_0 .net "ReadWrite", 0 0, v0000000000b2f870_0;  alias, 1 drivers
v0000000000bd22a0_0 .net "Size", 0 0, v0000000000b2e150_0;  alias, 1 drivers
E_0000000000b4fee0/0 .event edge, v0000000000b2e150_0, v0000000000b2ea10_0, v0000000000b30a80_0, v0000000000b2f870_0;
E_0000000000b4fee0/1 .event edge, v0000000000bcdba0_0;
E_0000000000b4fee0 .event/or E_0000000000b4fee0/0, E_0000000000b4fee0/1;
S_0000000000a296f0 .scope module, "h_u" "hazard_unit" 2 247, 3 800 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "ID_shift_imm";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 4 "EX_Bit15_12";
    .port_info 13 /INPUT 4 "MEM_Bit15_12";
    .port_info 14 /INPUT 4 "WB_Bit15_12";
    .port_info 15 /INPUT 4 "ID_Bit3_0";
    .port_info 16 /INPUT 4 "ID_Bit19_16";
v0000000000bd11c0_0 .net "EX_Bit15_12", 3 0, v0000000000b2f410_0;  alias, 1 drivers
v0000000000bd2340_0 .net "EX_RF_Enable", 0 0, v0000000000b2f9b0_0;  alias, 1 drivers
v0000000000bd1800_0 .net "EX_load_instr", 0 0, v0000000000b2fcd0_0;  alias, 1 drivers
v0000000000bd1a80_0 .net "ID_Bit19_16", 3 0, v0000000000bce820_0;  alias, 1 drivers
v0000000000bd1580_0 .net "ID_Bit3_0", 3 0, v0000000000bcdb00_0;  alias, 1 drivers
v0000000000bd23e0_0 .net "ID_shift_imm", 0 0, L_0000000000bf03d0;  1 drivers
v0000000000bd1260_0 .var "IF_ID_load", 0 0;
v0000000000bd1940_0 .net "MEM_Bit15_12", 3 0, v0000000000b2e510_0;  alias, 1 drivers
v0000000000bd2480_0 .net "MEM_RF_Enable", 0 0, v0000000000b2f7d0_0;  alias, 1 drivers
v0000000000bd27a0_0 .var "MUX1_signal", 1 0;
v0000000000bd1300_0 .var "MUX2_signal", 1 0;
v0000000000bd13a0_0 .var "MUX3_signal", 1 0;
v0000000000bd16c0_0 .var "MUXControlUnit_signal", 0 0;
v0000000000bd1620_0 .var "PC_RF_load", 0 0;
v0000000000bd1760_0 .net "WB_Bit15_12", 3 0, v0000000000bcdf60_0;  alias, 1 drivers
v0000000000bd2840_0 .net "WB_RF_Enable", 0 0, v0000000000bcee60_0;  alias, 1 drivers
v0000000000bd28e0_0 .net "clk", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
E_0000000000b4f8e0/0 .event edge, v0000000000b30620_0, v0000000000bcdb00_0, v0000000000b31e80_0, v0000000000bd23e0_0;
E_0000000000b4f8e0/1 .event edge, v0000000000bce820_0, v0000000000bcee60_0, v0000000000bcdf60_0, v0000000000b2f7d0_0;
E_0000000000b4f8e0/2 .event edge, v0000000000b2e510_0, v0000000000b31de0_0;
E_0000000000b4f8e0 .event/or E_0000000000b4f8e0/0, E_0000000000b4f8e0/1, E_0000000000b4f8e0/2;
S_0000000000a14e70 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 139, 3 709 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "C_U";
    .port_info 1 /INPUT 1 "BL";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "HF_U";
    .port_info 4 /OUTPUT 10 "MUX_Out";
    .port_info 5 /OUTPUT 1 "S_M";
L_0000000000b0ae50 .functor BUFZ 1, v0000000000bd4670_0, C4<0>, C4<0>, C4<0>;
v0000000000bd2a20_0 .net "BL", 0 0, L_0000000000b0a3d0;  alias, 1 drivers
v0000000000bd3630_0 .net "C_U", 8 0, L_0000000000bf0f10;  alias, 1 drivers
v0000000000bd3bd0_0 .net "HF_U", 0 0, v0000000000bd16c0_0;  alias, 1 drivers
v0000000000bd3ef0_0 .net "MUX_Out", 9 0, v0000000000bd3270_0;  alias, 1 drivers
v0000000000bd4cb0_0 .net "S", 0 0, L_0000000000b0a4b0;  alias, 1 drivers
v0000000000bd3450_0 .net "S_M", 0 0, L_0000000000b0ae50;  alias, 1 drivers
v0000000000bd4670_0 .var "change", 0 0;
v0000000000bd3270_0 .var "salida", 9 0;
E_0000000000b4f660 .event edge, v0000000000bd16c0_0, v0000000000bd2520_0, v0000000000bd2e80_0, v0000000000bd2020_0;
S_0000000000a15000 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 118, 3 740 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b09f00 .functor BUFZ 32, v0000000000bd4030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bd36d0_0 .net "A", 31 0, L_0000000000bf24f0;  alias, 1 drivers
v0000000000bd4e90_0 .net "B", 31 0, L_0000000000b0a210;  alias, 1 drivers
v0000000000bd4c10_0 .net "MUX_Out", 31 0, L_0000000000b09f00;  alias, 1 drivers
v0000000000bd4030_0 .var "salida", 31 0;
v0000000000bd4d50_0 .net "sig", 0 0, v0000000000b31660_0;  alias, 1 drivers
E_0000000000b4fde0 .event edge, v0000000000b31660_0, v0000000000bce1e0_0, v0000000000bd4e90_0;
S_0000000000a15190 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 206, 3 740 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b0b390 .functor BUFZ 32, v0000000000bd40d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bd4df0_0 .net "A", 31 0, v0000000000bcd2e0_0;  alias, 1 drivers
v0000000000bd3a90_0 .net "B", 31 0, v0000000000bea060_0;  alias, 1 drivers
v0000000000bd3c70_0 .net "MUX_Out", 31 0, L_0000000000b0b390;  alias, 1 drivers
v0000000000bd40d0_0 .var "salida", 31 0;
v0000000000bd4a30_0 .net "sig", 0 0, v0000000000b2faf0_0;  alias, 1 drivers
E_0000000000b4f920 .event edge, v0000000000b2faf0_0, v0000000000bcd2e0_0, v0000000000bd3a90_0;
S_0000000000bd5320 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 229, 3 740 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b0b240 .functor BUFZ 32, v0000000000bd3590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bd34f0_0 .net "A", 31 0, v0000000000b30a80_0;  alias, 1 drivers
v0000000000bd3130_0 .net "B", 31 0, v0000000000bd2980_0;  alias, 1 drivers
v0000000000bd2ff0_0 .net "MUX_Out", 31 0, L_0000000000b0b240;  alias, 1 drivers
v0000000000bd3590_0 .var "salida", 31 0;
v0000000000bd4990_0 .net "sig", 0 0, v0000000000b2ec90_0;  alias, 1 drivers
E_0000000000b4faa0 .event edge, v0000000000b2ec90_0, v0000000000b30a80_0, v0000000000bcdba0_0;
S_0000000000bd54b0 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 237, 3 740 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b0a910 .functor BUFZ 32, v0000000000bd4ad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bd4210_0 .net "A", 31 0, v0000000000bcd1a0_0;  alias, 1 drivers
v0000000000bd39f0_0 .net "B", 31 0, v0000000000bcdd80_0;  alias, 1 drivers
v0000000000bd3770_0 .net "MUX_Out", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000bd4ad0_0 .var "salida", 31 0;
v0000000000bd3310_0 .net "sig", 0 0, v0000000000bcd060_0;  alias, 1 drivers
E_0000000000b4fae0 .event edge, v0000000000bcd060_0, v0000000000bcd1a0_0, v0000000000bcdd80_0;
S_0000000000bd5000 .scope module, "mux_2x1_stages_8" "mux_2x1_Stages" 2 121, 3 740 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b0a210 .functor BUFZ 32, v0000000000bd3810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bd4170_0 .net "A", 31 0, L_0000000000bf01f0;  alias, 1 drivers
v0000000000bd45d0_0 .net "B", 31 0, L_0000000000b0b2b0;  alias, 1 drivers
v0000000000bd42b0_0 .net "MUX_Out", 31 0, L_0000000000b0a210;  alias, 1 drivers
v0000000000bd3810_0 .var "salida", 31 0;
v0000000000bd3f90_0 .net "sig", 0 0, v0000000000bcd600_0;  alias, 1 drivers
E_0000000000b4f6a0 .event edge, v0000000000bcd600_0, v0000000000bcff70_0, v0000000000bd45d0_0;
S_0000000000bd5190 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 167, 3 684 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b0b1d0 .functor BUFZ 32, v0000000000bd3d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bd4530_0 .net "A_O", 31 0, L_0000000000bf0330;  alias, 1 drivers
v0000000000bd4b70_0 .net "HF_U", 1 0, v0000000000bd27a0_0;  alias, 1 drivers
v0000000000bd4350_0 .net "MUX_Out", 31 0, L_0000000000b0b1d0;  alias, 1 drivers
v0000000000bd38b0_0 .net "M_O", 31 0, L_0000000000b0b240;  alias, 1 drivers
v0000000000bd3b30_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000bd43f0_0 .net "X", 31 0, v0000000000be4720_0;  alias, 1 drivers
v0000000000bd3d10_0 .var "salida", 31 0;
E_0000000000b4fe20/0 .event edge, v0000000000bd27a0_0, v0000000000bd43f0_0, v0000000000b318e0_0, v0000000000bd2ff0_0;
E_0000000000b4fe20/1 .event edge, v0000000000bd3770_0;
E_0000000000b4fe20 .event/or E_0000000000b4fe20/0, E_0000000000b4fe20/1;
S_0000000000bd5640 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 170, 3 684 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b0b320 .functor BUFZ 32, v0000000000bd4850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bd4710_0 .net "A_O", 31 0, L_0000000000bf0330;  alias, 1 drivers
v0000000000bd3950_0 .net "HF_U", 1 0, v0000000000bd1300_0;  alias, 1 drivers
v0000000000bd3db0_0 .net "MUX_Out", 31 0, L_0000000000b0b320;  alias, 1 drivers
v0000000000bd3e50_0 .net "M_O", 31 0, L_0000000000b0b240;  alias, 1 drivers
v0000000000bd4490_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000bd47b0_0 .net "X", 31 0, v0000000000be5c60_0;  alias, 1 drivers
v0000000000bd4850_0 .var "salida", 31 0;
E_0000000000b4f960/0 .event edge, v0000000000bd1300_0, v0000000000bd47b0_0, v0000000000b318e0_0, v0000000000bd2ff0_0;
E_0000000000b4f960/1 .event edge, v0000000000bd3770_0;
E_0000000000b4f960 .event/or E_0000000000b4f960/0, E_0000000000b4f960/1;
S_0000000000bd5af0 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 173, 3 684 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b0b400 .functor BUFZ 32, v0000000000bd6520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bd3090_0 .net "A_O", 31 0, L_0000000000bf0330;  alias, 1 drivers
v0000000000bd48f0_0 .net "HF_U", 1 0, v0000000000bd13a0_0;  alias, 1 drivers
v0000000000bd31d0_0 .net "MUX_Out", 31 0, L_0000000000b0b400;  alias, 1 drivers
v0000000000bd33b0_0 .net "M_O", 31 0, L_0000000000b0b240;  alias, 1 drivers
v0000000000bd79c0_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000bd7060_0 .net "X", 31 0, v0000000000be5760_0;  alias, 1 drivers
v0000000000bd6520_0 .var "salida", 31 0;
E_0000000000b4f9a0/0 .event edge, v0000000000bd13a0_0, v0000000000bd7060_0, v0000000000b318e0_0, v0000000000bd2ff0_0;
E_0000000000b4f9a0/1 .event edge, v0000000000bd3770_0;
E_0000000000b4f9a0 .event/or E_0000000000b4f9a0/0, E_0000000000b4f9a0/1;
S_0000000000bd57d0 .scope module, "ram1" "inst_ram256x8" 2 81, 3 604 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000bd7e20_0 .net "Address", 31 0, L_0000000000b0b160;  alias, 1 drivers
v0000000000bd7920_0 .var "DataOut", 31 0;
v0000000000bd65c0 .array "Mem", 255 0, 7 0;
E_0000000000b4efa0 .event edge, v0000000000bcf070_0, v0000000000bceb40_0;
S_0000000000bd5960 .scope module, "register_file_1" "register_file" 2 163, 3 1109 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /OUTPUT 32 "R14out";
    .port_info 7 /INPUT 4 "C";
    .port_info 8 /INPUT 4 "SA";
    .port_info 9 /INPUT 4 "SB";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "HZPCld";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_0000000000b0b160 .functor BUFZ 32, v0000000000bd6de0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000b0b2b0 .functor BUFZ 32, v0000000000bd72e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000be5e40_0 .net "C", 3 0, v0000000000bcdf60_0;  alias, 1 drivers
v0000000000be90c0_0 .net "CLK", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000be9200_0 .net "E", 15 0, v0000000000be30a0_0;  1 drivers
v0000000000bea240_0 .net "HZPCld", 0 0, v0000000000bd1620_0;  alias, 1 drivers
v0000000000be9340_0 .net "MO", 31 0, v0000000000be2100_0;  1 drivers
v0000000000bea600_0 .net "PA", 31 0, v0000000000be4720_0;  alias, 1 drivers
v0000000000be9c00_0 .net "PB", 31 0, v0000000000be5c60_0;  alias, 1 drivers
v0000000000be81c0_0 .net "PCin", 31 0, L_0000000000b09f00;  alias, 1 drivers
v0000000000be8080_0 .net "PCout", 31 0, L_0000000000b0b160;  alias, 1 drivers
v0000000000be9ca0_0 .net "PD", 31 0, v0000000000be5760_0;  alias, 1 drivers
v0000000000be9d40_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000be8ee0_0 .net "Q0", 31 0, v0000000000bd6020_0;  1 drivers
v0000000000be8da0_0 .net "Q1", 31 0, v0000000000bd63e0_0;  1 drivers
v0000000000be8f80_0 .net "Q10", 31 0, v0000000000bd7740_0;  1 drivers
v0000000000bea100_0 .net "Q11", 31 0, v0000000000bd6660_0;  1 drivers
v0000000000be8300_0 .net "Q12", 31 0, v0000000000bd6fc0_0;  1 drivers
v0000000000bea2e0_0 .net "Q13", 31 0, v0000000000bd7240_0;  1 drivers
v0000000000be93e0_0 .net "Q14", 31 0, v0000000000bd72e0_0;  1 drivers
v0000000000be8b20_0 .net "Q15", 31 0, v0000000000bd6de0_0;  1 drivers
v0000000000be8e40_0 .net "Q2", 31 0, v0000000000bd7600_0;  1 drivers
v0000000000be86c0_0 .net "Q3", 31 0, v0000000000be40e0_0;  1 drivers
v0000000000be9520_0 .net "Q4", 31 0, v0000000000be3960_0;  1 drivers
v0000000000be92a0_0 .net "Q5", 31 0, v0000000000be2740_0;  1 drivers
v0000000000be8760_0 .net "Q6", 31 0, v0000000000be3000_0;  1 drivers
v0000000000be83a0_0 .net "Q7", 31 0, v0000000000be2ec0_0;  1 drivers
v0000000000be8d00_0 .net "Q8", 31 0, v0000000000be3f00_0;  1 drivers
v0000000000be98e0_0 .net "Q9", 31 0, v0000000000be2ba0_0;  1 drivers
v0000000000be9b60_0 .net "R14out", 31 0, L_0000000000b0b2b0;  alias, 1 drivers
o0000000000b86e88 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000be8800_0 .net "R15MO", 1 0, o0000000000b86e88;  0 drivers
v0000000000be89e0_0 .net "RFLd", 0 0, v0000000000bcee60_0;  alias, 1 drivers
v0000000000be8bc0_0 .net "RST", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
v0000000000be9de0_0 .net "SA", 3 0, v0000000000bce820_0;  alias, 1 drivers
v0000000000be95c0_0 .net "SB", 3 0, v0000000000bcdb00_0;  alias, 1 drivers
L_0000000000bf0d30 .part v0000000000be30a0_0, 15, 1;
L_0000000000bf1d70 .part v0000000000be30a0_0, 0, 1;
L_0000000000bf2770 .part v0000000000be30a0_0, 1, 1;
L_0000000000bf0290 .part v0000000000be30a0_0, 2, 1;
L_0000000000bf2630 .part v0000000000be30a0_0, 3, 1;
L_0000000000bf1b90 .part v0000000000be30a0_0, 4, 1;
L_0000000000bf10f0 .part v0000000000be30a0_0, 5, 1;
L_0000000000bf0fb0 .part v0000000000be30a0_0, 6, 1;
L_0000000000bf0510 .part v0000000000be30a0_0, 7, 1;
L_0000000000bf0790 .part v0000000000be30a0_0, 8, 1;
L_0000000000bf1cd0 .part v0000000000be30a0_0, 9, 1;
L_0000000000bf1730 .part v0000000000be30a0_0, 10, 1;
L_0000000000bf1050 .part v0000000000be30a0_0, 11, 1;
L_0000000000bf2810 .part v0000000000be30a0_0, 12, 1;
L_0000000000bf2590 .part v0000000000be30a0_0, 13, 1;
L_0000000000bf2130 .part v0000000000be30a0_0, 14, 1;
S_0000000000bd5c80 .scope module, "R0" "register" 3 1140, 3 1265 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bd60c0_0 .net "CLK", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000bd6840_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000bd6020_0 .var "Q", 31 0;
v0000000000bd76a0_0 .net "RFLd", 0 0, L_0000000000bf1d70;  1 drivers
v0000000000bd6340_0 .net "RST", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
S_0000000000bd5e10 .scope module, "R1" "register" 3 1141, 3 1265 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bd74c0_0 .net "CLK", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000bd71a0_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000bd63e0_0 .var "Q", 31 0;
v0000000000bd6ac0_0 .net "RFLd", 0 0, L_0000000000bf2770;  1 drivers
v0000000000bd7ce0_0 .net "RST", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
S_0000000000be0810 .scope module, "R10" "register" 3 1150, 3 1265 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bd6160_0 .net "CLK", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000bd6480_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000bd7740_0 .var "Q", 31 0;
v0000000000bd7a60_0 .net "RFLd", 0 0, L_0000000000bf1730;  1 drivers
v0000000000bd7ec0_0 .net "RST", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
S_0000000000be1ad0 .scope module, "R11" "register" 3 1151, 3 1265 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bd6980_0 .net "CLK", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000bd6200_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000bd6660_0 .var "Q", 31 0;
v0000000000bd77e0_0 .net "RFLd", 0 0, L_0000000000bf1050;  1 drivers
v0000000000bd7880_0 .net "RST", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
S_0000000000be0e50 .scope module, "R12" "register" 3 1152, 3 1265 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bd62a0_0 .net "CLK", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000bd6700_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000bd6fc0_0 .var "Q", 31 0;
v0000000000bd7c40_0 .net "RFLd", 0 0, L_0000000000bf2810;  1 drivers
v0000000000bd67a0_0 .net "RST", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
S_0000000000be0fe0 .scope module, "R13" "register" 3 1153, 3 1265 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bd7560_0 .net "CLK", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000bd7b00_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000bd7240_0 .var "Q", 31 0;
v0000000000bd68e0_0 .net "RFLd", 0 0, L_0000000000bf2590;  1 drivers
v0000000000bd6f20_0 .net "RST", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
S_0000000000be09a0 .scope module, "R14" "register" 3 1154, 3 1265 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bd7ba0_0 .net "CLK", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000bd7d80_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000bd72e0_0 .var "Q", 31 0;
v0000000000bd6a20_0 .net "RFLd", 0 0, L_0000000000bf2130;  1 drivers
v0000000000bd6b60_0 .net "RST", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
S_0000000000be1170 .scope module, "R15" "PCregister" 3 1155, 3 1279 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bd6c00_0 .net "CLK", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000bd6ca0_0 .net "HZPCld", 0 0, v0000000000bd1620_0;  alias, 1 drivers
v0000000000bd6d40_0 .net "MOin", 31 0, v0000000000be2100_0;  alias, 1 drivers
v0000000000bd6de0_0 .var "Q", 31 0;
v0000000000bd7100_0 .net "RST", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
S_0000000000be0680 .scope module, "R2" "register" 3 1142, 3 1265 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bd7420_0 .net "CLK", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000bd6e80_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000bd7600_0 .var "Q", 31 0;
v0000000000bd7380_0 .net "RFLd", 0 0, L_0000000000bf0290;  1 drivers
v0000000000be38c0_0 .net "RST", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
S_0000000000be0040 .scope module, "R3" "register" 3 1143, 3 1265 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be3be0_0 .net "CLK", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000be22e0_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000be40e0_0 .var "Q", 31 0;
v0000000000be35a0_0 .net "RFLd", 0 0, L_0000000000bf2630;  1 drivers
v0000000000be33c0_0 .net "RST", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
S_0000000000be17b0 .scope module, "R4" "register" 3 1144, 3 1265 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be4180_0 .net "CLK", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000be2c40_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000be3960_0 .var "Q", 31 0;
v0000000000be26a0_0 .net "RFLd", 0 0, L_0000000000bf1b90;  1 drivers
v0000000000be3640_0 .net "RST", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
S_0000000000be1300 .scope module, "R5" "register" 3 1145, 3 1265 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be3c80_0 .net "CLK", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000be4680_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000be2740_0 .var "Q", 31 0;
v0000000000be4220_0 .net "RFLd", 0 0, L_0000000000bf10f0;  1 drivers
v0000000000be3e60_0 .net "RST", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
S_0000000000be0b30 .scope module, "R6" "register" 3 1146, 3 1265 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be3a00_0 .net "CLK", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000be2060_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000be3000_0 .var "Q", 31 0;
v0000000000be36e0_0 .net "RFLd", 0 0, L_0000000000bf0fb0;  1 drivers
v0000000000be2b00_0 .net "RST", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
S_0000000000be01d0 .scope module, "R7" "register" 3 1147, 3 1265 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be3d20_0 .net "CLK", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000be3500_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000be2ec0_0 .var "Q", 31 0;
v0000000000be2240_0 .net "RFLd", 0 0, L_0000000000bf0510;  1 drivers
v0000000000be3dc0_0 .net "RST", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
S_0000000000be1490 .scope module, "R8" "register" 3 1148, 3 1265 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be2f60_0 .net "CLK", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000be3320_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000be3f00_0 .var "Q", 31 0;
v0000000000be4400_0 .net "RFLd", 0 0, L_0000000000bf0790;  1 drivers
v0000000000be3aa0_0 .net "RST", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
S_0000000000be0360 .scope module, "R9" "register" 3 1149, 3 1265 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000be3460_0 .net "CLK", 0 0, v0000000000bf2db0_0;  alias, 1 drivers
v0000000000be42c0_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000be2ba0_0 .var "Q", 31 0;
v0000000000be4040_0 .net "RFLd", 0 0, L_0000000000bf1cd0;  1 drivers
v0000000000be3780_0 .net "RST", 0 0, v0000000000bf3ad0_0;  alias, 1 drivers
S_0000000000be1620 .scope module, "bc" "binary_decoder" 3 1123, 3 1161 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000be3820_0 .net "C", 3 0, v0000000000bcdf60_0;  alias, 1 drivers
v0000000000be30a0_0 .var "E", 15 0;
v0000000000be2380_0 .net "Ld", 0 0, v0000000000bcee60_0;  alias, 1 drivers
E_0000000000b4f460 .event edge, v0000000000bcee60_0, v0000000000bcdf60_0;
S_0000000000be1940 .scope module, "muxA" "multiplexer" 3 1126, 3 1193 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000be2e20_0 .net "I0", 31 0, v0000000000bd6020_0;  alias, 1 drivers
v0000000000be3b40_0 .net "I1", 31 0, v0000000000bd63e0_0;  alias, 1 drivers
v0000000000be2ce0_0 .net "I10", 31 0, v0000000000bd7740_0;  alias, 1 drivers
v0000000000be2880_0 .net "I11", 31 0, v0000000000bd6660_0;  alias, 1 drivers
v0000000000be2420_0 .net "I12", 31 0, v0000000000bd6fc0_0;  alias, 1 drivers
v0000000000be24c0_0 .net "I13", 31 0, v0000000000bd7240_0;  alias, 1 drivers
v0000000000be2560_0 .net "I14", 31 0, v0000000000bd72e0_0;  alias, 1 drivers
v0000000000be3fa0_0 .net "I15", 31 0, v0000000000bd6de0_0;  alias, 1 drivers
v0000000000be47c0_0 .net "I2", 31 0, v0000000000bd7600_0;  alias, 1 drivers
v0000000000be4360_0 .net "I3", 31 0, v0000000000be40e0_0;  alias, 1 drivers
v0000000000be3140_0 .net "I4", 31 0, v0000000000be3960_0;  alias, 1 drivers
v0000000000be31e0_0 .net "I5", 31 0, v0000000000be2740_0;  alias, 1 drivers
v0000000000be44a0_0 .net "I6", 31 0, v0000000000be3000_0;  alias, 1 drivers
v0000000000be4540_0 .net "I7", 31 0, v0000000000be2ec0_0;  alias, 1 drivers
v0000000000be45e0_0 .net "I8", 31 0, v0000000000be3f00_0;  alias, 1 drivers
v0000000000be2600_0 .net "I9", 31 0, v0000000000be2ba0_0;  alias, 1 drivers
v0000000000be4720_0 .var "P", 31 0;
v0000000000be2d80_0 .net "S", 3 0, v0000000000bce820_0;  alias, 1 drivers
E_0000000000b4f360/0 .event edge, v0000000000bd6de0_0, v0000000000bd72e0_0, v0000000000bd7240_0, v0000000000bd6fc0_0;
E_0000000000b4f360/1 .event edge, v0000000000bd6660_0, v0000000000bd7740_0, v0000000000be2ba0_0, v0000000000be3f00_0;
E_0000000000b4f360/2 .event edge, v0000000000be2ec0_0, v0000000000be3000_0, v0000000000be2740_0, v0000000000be3960_0;
E_0000000000b4f360/3 .event edge, v0000000000be40e0_0, v0000000000bd7600_0, v0000000000bd63e0_0, v0000000000bd6020_0;
E_0000000000b4f360/4 .event edge, v0000000000bce820_0;
E_0000000000b4f360 .event/or E_0000000000b4f360/0, E_0000000000b4f360/1, E_0000000000b4f360/2, E_0000000000b4f360/3, E_0000000000b4f360/4;
S_0000000000be1c60 .scope module, "muxB" "multiplexer" 3 1127, 3 1193 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000be21a0_0 .net "I0", 31 0, v0000000000bd6020_0;  alias, 1 drivers
v0000000000be27e0_0 .net "I1", 31 0, v0000000000bd63e0_0;  alias, 1 drivers
v0000000000be2920_0 .net "I10", 31 0, v0000000000bd7740_0;  alias, 1 drivers
v0000000000be29c0_0 .net "I11", 31 0, v0000000000bd6660_0;  alias, 1 drivers
v0000000000be2a60_0 .net "I12", 31 0, v0000000000bd6fc0_0;  alias, 1 drivers
v0000000000be4cc0_0 .net "I13", 31 0, v0000000000bd7240_0;  alias, 1 drivers
v0000000000be5ee0_0 .net "I14", 31 0, v0000000000bd72e0_0;  alias, 1 drivers
v0000000000be5bc0_0 .net "I15", 31 0, v0000000000bd6de0_0;  alias, 1 drivers
v0000000000be5120_0 .net "I2", 31 0, v0000000000bd7600_0;  alias, 1 drivers
v0000000000be49a0_0 .net "I3", 31 0, v0000000000be40e0_0;  alias, 1 drivers
v0000000000be5080_0 .net "I4", 31 0, v0000000000be3960_0;  alias, 1 drivers
v0000000000be4d60_0 .net "I5", 31 0, v0000000000be2740_0;  alias, 1 drivers
v0000000000be4a40_0 .net "I6", 31 0, v0000000000be3000_0;  alias, 1 drivers
v0000000000be4860_0 .net "I7", 31 0, v0000000000be2ec0_0;  alias, 1 drivers
v0000000000be4b80_0 .net "I8", 31 0, v0000000000be3f00_0;  alias, 1 drivers
v0000000000be4ae0_0 .net "I9", 31 0, v0000000000be2ba0_0;  alias, 1 drivers
v0000000000be5c60_0 .var "P", 31 0;
v0000000000be54e0_0 .net "S", 3 0, v0000000000bcdb00_0;  alias, 1 drivers
E_0000000000b4fd20/0 .event edge, v0000000000bd6de0_0, v0000000000bd72e0_0, v0000000000bd7240_0, v0000000000bd6fc0_0;
E_0000000000b4fd20/1 .event edge, v0000000000bd6660_0, v0000000000bd7740_0, v0000000000be2ba0_0, v0000000000be3f00_0;
E_0000000000b4fd20/2 .event edge, v0000000000be2ec0_0, v0000000000be3000_0, v0000000000be2740_0, v0000000000be3960_0;
E_0000000000b4fd20/3 .event edge, v0000000000be40e0_0, v0000000000bd7600_0, v0000000000bd63e0_0, v0000000000bd6020_0;
E_0000000000b4fd20/4 .event edge, v0000000000bcdb00_0;
E_0000000000b4fd20 .event/or E_0000000000b4fd20/0, E_0000000000b4fd20/1, E_0000000000b4fd20/2, E_0000000000b4fd20/3, E_0000000000b4fd20/4;
S_0000000000be1df0 .scope module, "muxD" "multiplexer" 3 1128, 3 1193 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000be4c20_0 .net "I0", 31 0, v0000000000bd6020_0;  alias, 1 drivers
v0000000000be5260_0 .net "I1", 31 0, v0000000000bd63e0_0;  alias, 1 drivers
v0000000000be4e00_0 .net "I10", 31 0, v0000000000bd7740_0;  alias, 1 drivers
v0000000000be58a0_0 .net "I11", 31 0, v0000000000bd6660_0;  alias, 1 drivers
v0000000000be4900_0 .net "I12", 31 0, v0000000000bd6fc0_0;  alias, 1 drivers
v0000000000be5300_0 .net "I13", 31 0, v0000000000bd7240_0;  alias, 1 drivers
v0000000000be5440_0 .net "I14", 31 0, v0000000000bd72e0_0;  alias, 1 drivers
v0000000000be5620_0 .net "I15", 31 0, v0000000000bd6de0_0;  alias, 1 drivers
v0000000000be4ea0_0 .net "I2", 31 0, v0000000000bd7600_0;  alias, 1 drivers
v0000000000be5940_0 .net "I3", 31 0, v0000000000be40e0_0;  alias, 1 drivers
v0000000000be51c0_0 .net "I4", 31 0, v0000000000be3960_0;  alias, 1 drivers
v0000000000be4fe0_0 .net "I5", 31 0, v0000000000be2740_0;  alias, 1 drivers
v0000000000be4f40_0 .net "I6", 31 0, v0000000000be3000_0;  alias, 1 drivers
v0000000000be53a0_0 .net "I7", 31 0, v0000000000be2ec0_0;  alias, 1 drivers
v0000000000be5580_0 .net "I8", 31 0, v0000000000be3f00_0;  alias, 1 drivers
v0000000000be56c0_0 .net "I9", 31 0, v0000000000be2ba0_0;  alias, 1 drivers
v0000000000be5760_0 .var "P", 31 0;
v0000000000be59e0_0 .net "S", 3 0, v0000000000bcdf60_0;  alias, 1 drivers
E_0000000000b4f7e0/0 .event edge, v0000000000bd6de0_0, v0000000000bd72e0_0, v0000000000bd7240_0, v0000000000bd6fc0_0;
E_0000000000b4f7e0/1 .event edge, v0000000000bd6660_0, v0000000000bd7740_0, v0000000000be2ba0_0, v0000000000be3f00_0;
E_0000000000b4f7e0/2 .event edge, v0000000000be2ec0_0, v0000000000be3000_0, v0000000000be2740_0, v0000000000be3960_0;
E_0000000000b4f7e0/3 .event edge, v0000000000be40e0_0, v0000000000bd7600_0, v0000000000bd63e0_0, v0000000000bd6020_0;
E_0000000000b4f7e0/4 .event edge, v0000000000bcdf60_0;
E_0000000000b4f7e0 .event/or E_0000000000b4f7e0/0, E_0000000000b4f7e0/1, E_0000000000b4f7e0/2, E_0000000000b4f7e0/3, E_0000000000b4f7e0/4;
S_0000000000be0cc0 .scope module, "r15mux" "twoToOneMultiplexer" 3 1136, 3 1224 0, S_0000000000bd5960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000be2100_0 .var "MO", 31 0;
v0000000000be5a80_0 .net "PC", 31 0, L_0000000000b09f00;  alias, 1 drivers
v0000000000be5b20_0 .net "PW", 31 0, L_0000000000b0a910;  alias, 1 drivers
v0000000000be5da0_0 .net "PWLd", 0 0, L_0000000000bf0d30;  1 drivers
E_0000000000b4ef20 .event edge, v0000000000be5da0_0, v0000000000bd4c10_0, v0000000000bd3770_0;
S_0000000000be04f0 .scope module, "se" "SExtender" 2 147, 3 760 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
v0000000000be9840_0 .var/i "i", 31 0;
v0000000000bea380_0 .net "in", 23 0, v0000000000bce140_0;  alias, 1 drivers
v0000000000be8c60_0 .var "in1", 31 0;
v0000000000bea1a0_0 .var/s "out1", 31 0;
v0000000000be9e80_0 .var/s "temp_reg", 31 0;
v0000000000bea420_0 .var/s "twoscomp", 31 0;
E_0000000000b4f2e0 .event edge, v0000000000bce140_0, v0000000000be8c60_0, v0000000000be9e80_0;
S_0000000000bef4e0 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 203, 3 875 0, S_0000000000b80bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "Cin_1";
    .port_info 3 /OUTPUT 32 "shift_result";
    .port_info 4 /OUTPUT 1 "C";
v0000000000be9f20_0 .net "A", 31 0, v0000000000bcd2e0_0;  alias, 1 drivers
v0000000000bea740_0 .net "B", 31 0, v0000000000b2f910_0;  alias, 1 drivers
v0000000000be9660_0 .var "C", 0 0;
v0000000000be9fc0_0 .var "Cin", 0 0;
v0000000000be88a0_0 .net "Cin_1", 3 0, v0000000000bcd240_0;  alias, 1 drivers
v0000000000bea7e0_0 .var "by_imm_shift", 1 0;
v0000000000bea4c0_0 .var/i "i", 31 0;
v0000000000be9020_0 .var/i "num_of_rot", 31 0;
v0000000000be9700_0 .var "relleno", 0 0;
v0000000000be8440_0 .var "shift", 1 0;
v0000000000bea060_0 .var "shift_result", 31 0;
v0000000000be9160_0 .var "shifter_op", 2 0;
v0000000000be9480_0 .var "temp_reg", 31 0;
E_0000000000b4f0a0/0 .event edge, v0000000000b2f910_0, v0000000000bcd2e0_0, v0000000000b30800_0, v0000000000be9160_0;
E_0000000000b4f0a0/1 .event edge, v0000000000bea7e0_0, v0000000000be9020_0, v0000000000be9480_0, v0000000000be9fc0_0;
E_0000000000b4f0a0/2 .event edge, v0000000000be9700_0, v0000000000be8440_0;
E_0000000000b4f0a0 .event/or E_0000000000b4f0a0/0, E_0000000000b4f0a0/1, E_0000000000b4f0a0/2;
    .scope S_0000000000bd57d0;
T_0 ;
    %wait E_0000000000b4efa0;
    %load/vec4 v0000000000bd7e20_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000bd7e20_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bd65c0, 4;
    %load/vec4 v0000000000bd7e20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bd65c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bd7e20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bd65c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bd7e20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bd65c0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bd7920_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v0000000000bd7e20_0;
    %load/vec4a v0000000000bd65c0, 4;
    %pad/u 32;
    %store/vec4 v0000000000bd7920_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000a13510;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcf390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcf930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd03d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcf4d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd0a10_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000000a13510;
T_2 ;
    %wait E_0000000000b4e6e0;
    %load/vec4 v0000000000bcfed0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000bd0a10_0, 0, 32;
    %load/vec4 v0000000000bcfbb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000bcf070_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0d30_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000bcf110_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000bcf070_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0d30_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000bcf110_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000bcf070_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0d30_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000bcf110_0, 0, 33;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.17, 4;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bcf110_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
    %jmp T_2.20;
T_2.19 ;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bcf110_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
T_2.22 ;
T_2.20 ;
T_2.17 ;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000bd0d30_0;
    %pad/s 33;
    %load/vec4 v0000000000bcf070_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000bcf110_0, 0, 33;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bcf110_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.25, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bcf110_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.27, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
    %jmp T_2.28;
T_2.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
T_2.28 ;
T_2.26 ;
T_2.23 ;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000bcf110_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000bcf110_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %or;
    %store/vec4 v0000000000bd0790_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000bcf070_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0d30_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000bcf110_0, 0, 33;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcf110_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
T_2.30 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000bcf070_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0d30_0;
    %pad/s 33;
    %add;
    %load/vec4 v0000000000bd0a10_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000bcf110_0, 0, 33;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcf110_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
T_2.36 ;
    %jmp T_2.34;
T_2.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
T_2.34 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000bcf070_0;
    %pad/u 33;
    %load/vec4 v0000000000bd0d30_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000bd0a10_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bcf110_0, 0, 33;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bcf110_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
    %jmp T_2.40;
T_2.39 ;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bcf110_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.41, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
    %jmp T_2.42;
T_2.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
T_2.42 ;
T_2.40 ;
T_2.37 ;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000bd0d30_0;
    %pad/u 33;
    %load/vec4 v0000000000bcf070_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000bd0a10_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bcf110_0, 0, 33;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.43, 4;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bcf110_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
    %jmp T_2.46;
T_2.45 ;
    %load/vec4 v0000000000bd0d30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bcf110_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcf070_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
    %jmp T_2.48;
T_2.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
T_2.48 ;
T_2.46 ;
T_2.43 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000bcf070_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0d30_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000bcf110_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000bcf070_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0d30_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000bcf110_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000bcf070_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0d30_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000bcf110_0, 0, 33;
    %load/vec4 v0000000000bcf110_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000bcf070_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0d30_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000bcf110_0, 0, 33;
    %load/vec4 v0000000000bcf110_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bd0790_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000bcf070_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0d30_0;
    %pad/s 33;
    %or;
    %store/vec4 v0000000000bcf110_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000bd0d30_0;
    %pad/s 33;
    %store/vec4 v0000000000bcf110_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000bcf070_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0d30_0;
    %pad/s 33;
    %inv;
    %and;
    %store/vec4 v0000000000bcf110_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000bd0d30_0;
    %pad/s 33;
    %inv;
    %store/vec4 v0000000000bcf110_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bcf110_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.50, 8;
T_2.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.50, 8;
 ; End of false expr.
    %blend;
T_2.50;
    %store/vec4 v0000000000bcf930_0, 0, 32;
    %load/vec4 v0000000000bcf110_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.51, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.52, 8;
T_2.51 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.52, 8;
 ; End of false expr.
    %blend;
T_2.52;
    %store/vec4 v0000000000bcf390_0, 0, 32;
    %load/vec4 v0000000000bcf110_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bd03d0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000a15000;
T_3 ;
    %wait E_0000000000b4fde0;
    %load/vec4 v0000000000bd4d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000bd36d0_0;
    %store/vec4 v0000000000bd4030_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000bd4e90_0;
    %store/vec4 v0000000000bd4030_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000bd5000;
T_4 ;
    %wait E_0000000000b4f6a0;
    %load/vec4 v0000000000bd3f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0000000000bd4170_0;
    %store/vec4 v0000000000bd3810_0, 0, 32;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0000000000bd45d0_0;
    %store/vec4 v0000000000bd3810_0, 0, 32;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000a1fb60;
T_5 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000bce8c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bcd4c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bcd9c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bcdb00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bced20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bce820_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bcd7e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000bce140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcd600_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000bceb40_0;
    %parti/s 4, 24, 6;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcdc40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000000bceb40_0;
    %assign/vec4 v0000000000bcd4c0_0, 0;
    %load/vec4 v0000000000bce1e0_0;
    %assign/vec4 v0000000000bcd9c0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000000bcdb00_0, 0;
    %load/vec4 v0000000000bceb40_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000bced20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bce820_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0000000000bcd7e0_0, 0;
    %load/vec4 v0000000000bceb40_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000bce140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcd600_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000000000bceb40_0;
    %parti/s 4, 12, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bcd600_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000000000bcebe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bcdc40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bcedc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0000000000bceb40_0;
    %assign/vec4 v0000000000bcd4c0_0, 0;
    %load/vec4 v0000000000bce1e0_0;
    %assign/vec4 v0000000000bcd9c0_0, 0;
    %load/vec4 v0000000000bceb40_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000bcdb00_0, 0;
    %load/vec4 v0000000000bceb40_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000bced20_0, 0;
    %load/vec4 v0000000000bceb40_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000bce820_0, 0;
    %load/vec4 v0000000000bceb40_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000bcd7e0_0, 0;
    %load/vec4 v0000000000bceb40_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000bce140_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bcd4c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bcd9c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bcdb00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bced20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bce820_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bcd7e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000bce140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcd600_0, 0;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000a293d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1ee0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000000000a293d0;
T_7 ;
    %wait E_0000000000b4e860;
    %load/vec4 v0000000000bd1da0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bd2ca0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bd2ac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2200_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000bd1b20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1ee0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000000bd2ca0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000bd1f80_0, 0, 3;
    %load/vec4 v0000000000bd1f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0000000000bd2ca0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000bd2de0_0, 0, 1;
    %load/vec4 v0000000000bd2ca0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd2660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd1120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2d40_0, 0, 1;
    %load/vec4 v0000000000bd2ca0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000bd1b20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1080_0, 0, 1;
T_7.8 ;
    %load/vec4 v0000000000bd2ca0_0;
    %parti/s 5, 7, 4;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd1120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2d40_0, 0, 1;
    %load/vec4 v0000000000bd2ca0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000bd1b20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1080_0, 0, 1;
T_7.10 ;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0000000000bd2ca0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000bd2de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd2660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd1120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2d40_0, 0, 1;
    %load/vec4 v0000000000bd2ca0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000bd1b20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1080_0, 0, 1;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd2660_0, 0, 1;
    %load/vec4 v0000000000bd2ca0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000bd2160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2d40_0, 0, 1;
    %load/vec4 v0000000000bd2ca0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000bd2200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1ee0_0, 0, 1;
    %load/vec4 v0000000000bd2160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd1080_0, 0, 1;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd1120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1080_0, 0, 1;
T_7.13 ;
    %load/vec4 v0000000000bd2ca0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bd1b20_0, 0, 4;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bd1b20_0, 0, 4;
T_7.15 ;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2de0_0, 0, 1;
    %load/vec4 v0000000000bd2ca0_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.16, 4;
    %load/vec4 v0000000000bd2ca0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000bd2160_0, 0, 1;
    %load/vec4 v0000000000bd2ca0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000bd2200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1ee0_0, 0, 1;
    %load/vec4 v0000000000bd2ca0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bd1b20_0, 0, 4;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bd1b20_0, 0, 4;
T_7.19 ;
    %load/vec4 v0000000000bd2160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd1080_0, 0, 1;
    %jmp T_7.21;
T_7.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd1120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1080_0, 0, 1;
T_7.21 ;
    %load/vec4 v0000000000bd2ca0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_7.22, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1e40_0, 0, 1;
    %jmp T_7.23;
T_7.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd1e40_0, 0, 1;
T_7.23 ;
T_7.16 ;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd2d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2de0_0, 0, 1;
    %load/vec4 v0000000000bd2ca0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000bd1ee0_0, 0, 1;
    %load/vec4 v0000000000bd1ee0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.24, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2160_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bd1b20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2200_0, 0, 1;
    %jmp T_7.25;
T_7.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd1120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2160_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bd1b20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd2200_0, 0, 1;
T_7.25 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000a14e70;
T_8 ;
    %wait E_0000000000b4f660;
    %load/vec4 v0000000000bd3bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000000000bd3270_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd4670_0, 0, 1;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0000000000bd2a20_0;
    %load/vec4 v0000000000bd3630_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bd3270_0, 0, 10;
    %load/vec4 v0000000000bd4cb0_0;
    %store/vec4 v0000000000bd4670_0, 0, 1;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000a19c40;
T_9 ;
    %wait E_0000000000b4e6a0;
    %load/vec4 v0000000000bcdec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bcd240_0, 0;
T_9.0 ;
    %load/vec4 v0000000000bce000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000000000bce0a0_0;
    %assign/vec4 v0000000000bcd240_0, 0;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000be04f0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be9840_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0000000000be04f0;
T_11 ;
    %wait E_0000000000b4f2e0;
    %load/vec4 v0000000000bea380_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000000000bea380_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be8c60_0, 0, 32;
    %load/vec4 v0000000000be8c60_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea420_0, 0, 32;
    %load/vec4 v0000000000be8c60_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000be9e80_0, 0, 32;
    %load/vec4 v0000000000be9e80_0;
    %store/vec4 v0000000000bea1a0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000bea380_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be8c60_0, 0, 32;
    %load/vec4 v0000000000be8c60_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000bea1a0_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000a136a0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcf9d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd0b50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd08d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd0bf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd00b0_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0000000000a136a0;
T_13 ;
    %wait E_0000000000b4e7a0;
    %load/vec4 v0000000000bcf430_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000bd00b0_0, 0, 32;
    %load/vec4 v0000000000bd0650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000bcefd0_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0470_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000bcfc50_0, 0, 33;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000bcefd0_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0470_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000bcfc50_0, 0, 33;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000bcefd0_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0470_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000bcfc50_0, 0, 33;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.17, 4;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bcfc50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
    %jmp T_13.20;
T_13.19 ;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bcfc50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.21, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
T_13.22 ;
T_13.20 ;
T_13.17 ;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000bd0470_0;
    %pad/s 33;
    %load/vec4 v0000000000bcefd0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000bcfc50_0, 0, 33;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.23, 4;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bcfc50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.25, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
    %jmp T_13.26;
T_13.25 ;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bcfc50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
    %jmp T_13.28;
T_13.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
T_13.28 ;
T_13.26 ;
T_13.23 ;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000bcfc50_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000bcfc50_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %or;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000bcefd0_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0470_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000bcfc50_0, 0, 33;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_13.29, 4;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcfc50_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
    %jmp T_13.32;
T_13.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
T_13.32 ;
    %jmp T_13.30;
T_13.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
T_13.30 ;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000bcefd0_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0470_0;
    %pad/s 33;
    %add;
    %load/vec4 v0000000000bd00b0_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000bcfc50_0, 0, 33;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_13.33, 4;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcfc50_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
    %jmp T_13.36;
T_13.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
T_13.36 ;
    %jmp T_13.34;
T_13.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
T_13.34 ;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000bcefd0_0;
    %pad/u 33;
    %load/vec4 v0000000000bd0470_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000bd00b0_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bcfc50_0, 0, 33;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.37, 4;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bcfc50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.39, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
    %jmp T_13.40;
T_13.39 ;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bcfc50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.41, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
    %jmp T_13.42;
T_13.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
T_13.42 ;
T_13.40 ;
T_13.37 ;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000bd0470_0;
    %pad/u 33;
    %load/vec4 v0000000000bcefd0_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000bd00b0_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bcfc50_0, 0, 33;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.43, 4;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bcfc50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.45, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
    %jmp T_13.46;
T_13.45 ;
    %load/vec4 v0000000000bd0470_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bcfc50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcefd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
    %jmp T_13.48;
T_13.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
T_13.48 ;
T_13.46 ;
T_13.43 ;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000bcefd0_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0470_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000bcfc50_0, 0, 33;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000bcefd0_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0470_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000bcfc50_0, 0, 33;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000bcefd0_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0470_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000bcfc50_0, 0, 33;
    %load/vec4 v0000000000bcfc50_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000bcefd0_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0470_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000bcfc50_0, 0, 33;
    %load/vec4 v0000000000bcfc50_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bcfcf0_0, 0, 32;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000bcefd0_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0470_0;
    %pad/s 33;
    %or;
    %store/vec4 v0000000000bcfc50_0, 0, 33;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000bd0470_0;
    %pad/s 33;
    %store/vec4 v0000000000bcfc50_0, 0, 33;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000bcefd0_0;
    %pad/s 33;
    %load/vec4 v0000000000bd0470_0;
    %pad/s 33;
    %inv;
    %and;
    %store/vec4 v0000000000bcfc50_0, 0, 33;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000bd0470_0;
    %pad/s 33;
    %inv;
    %store/vec4 v0000000000bcfc50_0, 0, 33;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bcfc50_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_13.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.50, 8;
T_13.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.50, 8;
 ; End of false expr.
    %blend;
T_13.50;
    %store/vec4 v0000000000bd0b50_0, 0, 32;
    %load/vec4 v0000000000bcfc50_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_13.51, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.52, 8;
T_13.51 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.52, 8;
 ; End of false expr.
    %blend;
T_13.52;
    %store/vec4 v0000000000bcf9d0_0, 0, 32;
    %load/vec4 v0000000000bcfc50_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bd08d0_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000be1620;
T_14 ;
    %wait E_0000000000b4f460;
    %load/vec4 v0000000000be2380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000000000be3820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %jmp T_14.18;
T_14.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000be30a0_0, 0;
    %jmp T_14.18;
T_14.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000be30a0_0, 0;
    %jmp T_14.18;
T_14.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000be30a0_0, 0;
    %jmp T_14.18;
T_14.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000be30a0_0, 0;
    %jmp T_14.18;
T_14.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000be30a0_0, 0;
    %jmp T_14.18;
T_14.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000be30a0_0, 0;
    %jmp T_14.18;
T_14.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000be30a0_0, 0;
    %jmp T_14.18;
T_14.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000be30a0_0, 0;
    %jmp T_14.18;
T_14.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000be30a0_0, 0;
    %jmp T_14.18;
T_14.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000be30a0_0, 0;
    %jmp T_14.18;
T_14.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000be30a0_0, 0;
    %jmp T_14.18;
T_14.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000be30a0_0, 0;
    %jmp T_14.18;
T_14.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000be30a0_0, 0;
    %jmp T_14.18;
T_14.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000be30a0_0, 0;
    %jmp T_14.18;
T_14.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000be30a0_0, 0;
    %jmp T_14.18;
T_14.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000be30a0_0, 0;
    %jmp T_14.18;
T_14.18 ;
    %pop/vec4 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000be30a0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000be1940;
T_15 ;
    %wait E_0000000000b4f360;
    %load/vec4 v0000000000be2d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000be2e20_0;
    %assign/vec4 v0000000000be4720_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000be3b40_0;
    %assign/vec4 v0000000000be4720_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000be47c0_0;
    %assign/vec4 v0000000000be4720_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000be4360_0;
    %assign/vec4 v0000000000be4720_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000be3140_0;
    %assign/vec4 v0000000000be4720_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000be31e0_0;
    %assign/vec4 v0000000000be4720_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000be44a0_0;
    %assign/vec4 v0000000000be4720_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000be4540_0;
    %assign/vec4 v0000000000be4720_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000be45e0_0;
    %assign/vec4 v0000000000be4720_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000be2600_0;
    %assign/vec4 v0000000000be4720_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000be2ce0_0;
    %assign/vec4 v0000000000be4720_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000be2880_0;
    %assign/vec4 v0000000000be4720_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000be2420_0;
    %assign/vec4 v0000000000be4720_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000be24c0_0;
    %assign/vec4 v0000000000be4720_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000be2560_0;
    %assign/vec4 v0000000000be4720_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000be3fa0_0;
    %assign/vec4 v0000000000be4720_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000be1c60;
T_16 ;
    %wait E_0000000000b4fd20;
    %load/vec4 v0000000000be54e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %jmp T_16.16;
T_16.0 ;
    %load/vec4 v0000000000be21a0_0;
    %assign/vec4 v0000000000be5c60_0, 0;
    %jmp T_16.16;
T_16.1 ;
    %load/vec4 v0000000000be27e0_0;
    %assign/vec4 v0000000000be5c60_0, 0;
    %jmp T_16.16;
T_16.2 ;
    %load/vec4 v0000000000be5120_0;
    %assign/vec4 v0000000000be5c60_0, 0;
    %jmp T_16.16;
T_16.3 ;
    %load/vec4 v0000000000be49a0_0;
    %assign/vec4 v0000000000be5c60_0, 0;
    %jmp T_16.16;
T_16.4 ;
    %load/vec4 v0000000000be5080_0;
    %assign/vec4 v0000000000be5c60_0, 0;
    %jmp T_16.16;
T_16.5 ;
    %load/vec4 v0000000000be4d60_0;
    %assign/vec4 v0000000000be5c60_0, 0;
    %jmp T_16.16;
T_16.6 ;
    %load/vec4 v0000000000be4a40_0;
    %assign/vec4 v0000000000be5c60_0, 0;
    %jmp T_16.16;
T_16.7 ;
    %load/vec4 v0000000000be4860_0;
    %assign/vec4 v0000000000be5c60_0, 0;
    %jmp T_16.16;
T_16.8 ;
    %load/vec4 v0000000000be4b80_0;
    %assign/vec4 v0000000000be5c60_0, 0;
    %jmp T_16.16;
T_16.9 ;
    %load/vec4 v0000000000be4ae0_0;
    %assign/vec4 v0000000000be5c60_0, 0;
    %jmp T_16.16;
T_16.10 ;
    %load/vec4 v0000000000be2920_0;
    %assign/vec4 v0000000000be5c60_0, 0;
    %jmp T_16.16;
T_16.11 ;
    %load/vec4 v0000000000be29c0_0;
    %assign/vec4 v0000000000be5c60_0, 0;
    %jmp T_16.16;
T_16.12 ;
    %load/vec4 v0000000000be2a60_0;
    %assign/vec4 v0000000000be5c60_0, 0;
    %jmp T_16.16;
T_16.13 ;
    %load/vec4 v0000000000be4cc0_0;
    %assign/vec4 v0000000000be5c60_0, 0;
    %jmp T_16.16;
T_16.14 ;
    %load/vec4 v0000000000be5ee0_0;
    %assign/vec4 v0000000000be5c60_0, 0;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0000000000be5bc0_0;
    %assign/vec4 v0000000000be5c60_0, 0;
    %jmp T_16.16;
T_16.16 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000be1df0;
T_17 ;
    %wait E_0000000000b4f7e0;
    %load/vec4 v0000000000be59e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %jmp T_17.16;
T_17.0 ;
    %load/vec4 v0000000000be4c20_0;
    %assign/vec4 v0000000000be5760_0, 0;
    %jmp T_17.16;
T_17.1 ;
    %load/vec4 v0000000000be5260_0;
    %assign/vec4 v0000000000be5760_0, 0;
    %jmp T_17.16;
T_17.2 ;
    %load/vec4 v0000000000be4ea0_0;
    %assign/vec4 v0000000000be5760_0, 0;
    %jmp T_17.16;
T_17.3 ;
    %load/vec4 v0000000000be5940_0;
    %assign/vec4 v0000000000be5760_0, 0;
    %jmp T_17.16;
T_17.4 ;
    %load/vec4 v0000000000be51c0_0;
    %assign/vec4 v0000000000be5760_0, 0;
    %jmp T_17.16;
T_17.5 ;
    %load/vec4 v0000000000be4fe0_0;
    %assign/vec4 v0000000000be5760_0, 0;
    %jmp T_17.16;
T_17.6 ;
    %load/vec4 v0000000000be4f40_0;
    %assign/vec4 v0000000000be5760_0, 0;
    %jmp T_17.16;
T_17.7 ;
    %load/vec4 v0000000000be53a0_0;
    %assign/vec4 v0000000000be5760_0, 0;
    %jmp T_17.16;
T_17.8 ;
    %load/vec4 v0000000000be5580_0;
    %assign/vec4 v0000000000be5760_0, 0;
    %jmp T_17.16;
T_17.9 ;
    %load/vec4 v0000000000be56c0_0;
    %assign/vec4 v0000000000be5760_0, 0;
    %jmp T_17.16;
T_17.10 ;
    %load/vec4 v0000000000be4e00_0;
    %assign/vec4 v0000000000be5760_0, 0;
    %jmp T_17.16;
T_17.11 ;
    %load/vec4 v0000000000be58a0_0;
    %assign/vec4 v0000000000be5760_0, 0;
    %jmp T_17.16;
T_17.12 ;
    %load/vec4 v0000000000be4900_0;
    %assign/vec4 v0000000000be5760_0, 0;
    %jmp T_17.16;
T_17.13 ;
    %load/vec4 v0000000000be5300_0;
    %assign/vec4 v0000000000be5760_0, 0;
    %jmp T_17.16;
T_17.14 ;
    %load/vec4 v0000000000be5440_0;
    %assign/vec4 v0000000000be5760_0, 0;
    %jmp T_17.16;
T_17.15 ;
    %load/vec4 v0000000000be5620_0;
    %assign/vec4 v0000000000be5760_0, 0;
    %jmp T_17.16;
T_17.16 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000be0cc0;
T_18 ;
    %wait E_0000000000b4ef20;
    %load/vec4 v0000000000be5da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000be5b20_0;
    %assign/vec4 v0000000000be2100_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000be5a80_0;
    %assign/vec4 v0000000000be2100_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000000000bd5c80;
T_19 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000bd6340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bd6020_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000000bd76a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000bd6840_0;
    %assign/vec4 v0000000000bd6020_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000bd5e10;
T_20 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000bd7ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bd63e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000000bd6ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000bd71a0_0;
    %assign/vec4 v0000000000bd63e0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000be0680;
T_21 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000be38c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bd7600_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000bd7380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000bd6e80_0;
    %assign/vec4 v0000000000bd7600_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000be0040;
T_22 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000be33c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be40e0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000be35a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000be22e0_0;
    %assign/vec4 v0000000000be40e0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000be17b0;
T_23 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000be3640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be3960_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000be26a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000be2c40_0;
    %assign/vec4 v0000000000be3960_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000be1300;
T_24 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000be3e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be2740_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000000be4220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000be4680_0;
    %assign/vec4 v0000000000be2740_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000be0b30;
T_25 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000be2b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be3000_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000000be36e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000be2060_0;
    %assign/vec4 v0000000000be3000_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000be01d0;
T_26 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000be3dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be2ec0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000000be2240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000be3500_0;
    %assign/vec4 v0000000000be2ec0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000be1490;
T_27 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000be3aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be3f00_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000000be4400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000be3320_0;
    %assign/vec4 v0000000000be3f00_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000be0360;
T_28 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000be3780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be2ba0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000000be4040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000be42c0_0;
    %assign/vec4 v0000000000be2ba0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000be0810;
T_29 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000bd7ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bd7740_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000bd7a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000bd6480_0;
    %assign/vec4 v0000000000bd7740_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000be1ad0;
T_30 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000bd7880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bd6660_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000bd77e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000bd6200_0;
    %assign/vec4 v0000000000bd6660_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000be0e50;
T_31 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000bd67a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bd6fc0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000000bd7c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000000000bd6700_0;
    %assign/vec4 v0000000000bd6fc0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000be0fe0;
T_32 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000bd6f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bd7240_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000000bd68e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000000000bd7b00_0;
    %assign/vec4 v0000000000bd7240_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000be09a0;
T_33 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000bd6b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bd72e0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000000000bd6a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000000000bd7d80_0;
    %assign/vec4 v0000000000bd72e0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000be1170;
T_34 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000bd7100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bd6de0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000000000bd6ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000000000bd6d40_0;
    %assign/vec4 v0000000000bd6de0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000000000bd5190;
T_35 ;
    %wait E_0000000000b4fe20;
    %load/vec4 v0000000000bd4b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000bd43f0_0;
    %store/vec4 v0000000000bd3d10_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000bd4530_0;
    %store/vec4 v0000000000bd3d10_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000bd38b0_0;
    %store/vec4 v0000000000bd3d10_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000bd3b30_0;
    %store/vec4 v0000000000bd3d10_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000bd5640;
T_36 ;
    %wait E_0000000000b4f960;
    %load/vec4 v0000000000bd3950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0000000000bd47b0_0;
    %store/vec4 v0000000000bd4850_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000000000bd4710_0;
    %store/vec4 v0000000000bd4850_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000000000bd3e50_0;
    %store/vec4 v0000000000bd4850_0, 0, 32;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000000000bd4490_0;
    %store/vec4 v0000000000bd4850_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000000000bd5af0;
T_37 ;
    %wait E_0000000000b4f9a0;
    %load/vec4 v0000000000bd48f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %jmp T_37.4;
T_37.0 ;
    %load/vec4 v0000000000bd7060_0;
    %store/vec4 v0000000000bd6520_0, 0, 32;
    %jmp T_37.4;
T_37.1 ;
    %load/vec4 v0000000000bd3090_0;
    %store/vec4 v0000000000bd6520_0, 0, 32;
    %jmp T_37.4;
T_37.2 ;
    %load/vec4 v0000000000bd33b0_0;
    %store/vec4 v0000000000bd6520_0, 0, 32;
    %jmp T_37.4;
T_37.3 ;
    %load/vec4 v0000000000bd79c0_0;
    %store/vec4 v0000000000bd6520_0, 0, 32;
    %jmp T_37.4;
T_37.4 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000000a176f0;
T_38 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000bcd6a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2faf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b2f370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2fcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2f9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000a55700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000a55840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bce3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bcd2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bce780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b2f410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b2f910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000b2fc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2f230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcec80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bce5a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b2f730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcde20_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000000000bcd380_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000b2faf0_0, 0;
    %load/vec4 v0000000000bcd380_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000b2f370_0, 0;
    %load/vec4 v0000000000bcd380_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000b2fcd0_0, 0;
    %load/vec4 v0000000000bcd380_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000b2f9b0_0, 0;
    %load/vec4 v0000000000bcd380_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0000000000a55700_0, 0;
    %load/vec4 v0000000000bcd380_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000000a55840_0, 0;
    %load/vec4 v0000000000bcd560_0;
    %assign/vec4 v0000000000bce3c0_0, 0;
    %load/vec4 v0000000000bce960_0;
    %assign/vec4 v0000000000bcd2e0_0, 0;
    %load/vec4 v0000000000bcd420_0;
    %assign/vec4 v0000000000bce780_0, 0;
    %load/vec4 v0000000000b31700_0;
    %assign/vec4 v0000000000b2f410_0, 0;
    %load/vec4 v0000000000a54ee0_0;
    %assign/vec4 v0000000000b2f910_0, 0;
    %load/vec4 v0000000000bceaa0_0;
    %assign/vec4 v0000000000b2fc30_0, 0;
    %load/vec4 v0000000000bcd380_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0000000000b2f230_0, 0;
    %load/vec4 v0000000000bce640_0;
    %assign/vec4 v0000000000bcec80_0, 0;
    %load/vec4 v0000000000bce460_0;
    %assign/vec4 v0000000000bce5a0_0, 0;
    %load/vec4 v0000000000b12850_0;
    %assign/vec4 v0000000000b2f730_0, 0;
    %load/vec4 v0000000000bce500_0;
    %assign/vec4 v0000000000bcde20_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000000000a13830;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcf7f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd1440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd0510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcf750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcf570_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_0000000000a13830;
T_40 ;
    %wait E_0000000000b4e8e0;
    %load/vec4 v0000000000bd0290_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000bcf570_0, 0, 32;
    %load/vec4 v0000000000bd0dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_40.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_40.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_40.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_40.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_40.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_40.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_40.15, 6;
    %jmp T_40.16;
T_40.0 ;
    %load/vec4 v0000000000bcf610_0;
    %pad/s 33;
    %load/vec4 v0000000000bcfd90_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000bd0330_0, 0, 33;
    %jmp T_40.16;
T_40.1 ;
    %load/vec4 v0000000000bcf610_0;
    %pad/s 33;
    %load/vec4 v0000000000bcfd90_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000bd0330_0, 0, 33;
    %jmp T_40.16;
T_40.2 ;
    %load/vec4 v0000000000bcf610_0;
    %pad/s 33;
    %load/vec4 v0000000000bcfd90_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000bd0330_0, 0, 33;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.17, 4;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bd0330_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.19, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
    %jmp T_40.20;
T_40.19 ;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bd0330_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.21, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
    %jmp T_40.22;
T_40.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
T_40.22 ;
T_40.20 ;
T_40.17 ;
    %jmp T_40.16;
T_40.3 ;
    %load/vec4 v0000000000bcfd90_0;
    %pad/s 33;
    %load/vec4 v0000000000bcf610_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000bd0330_0, 0, 33;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.23, 4;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bd0330_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.25, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
    %jmp T_40.26;
T_40.25 ;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bd0330_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.27, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
    %jmp T_40.28;
T_40.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
T_40.28 ;
T_40.26 ;
T_40.23 ;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000bd0330_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000bd0330_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %or;
    %store/vec4 v0000000000bcf890_0, 0, 32;
    %jmp T_40.16;
T_40.4 ;
    %load/vec4 v0000000000bcf610_0;
    %pad/s 33;
    %load/vec4 v0000000000bcfd90_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000bd0330_0, 0, 33;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.29, 4;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0330_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
    %jmp T_40.32;
T_40.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
T_40.32 ;
    %jmp T_40.30;
T_40.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
T_40.30 ;
    %jmp T_40.16;
T_40.5 ;
    %load/vec4 v0000000000bcf610_0;
    %pad/s 33;
    %load/vec4 v0000000000bcfd90_0;
    %pad/s 33;
    %add;
    %load/vec4 v0000000000bcf570_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000bd0330_0, 0, 33;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_40.33, 4;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bd0330_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
    %jmp T_40.36;
T_40.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
T_40.36 ;
    %jmp T_40.34;
T_40.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
T_40.34 ;
    %jmp T_40.16;
T_40.6 ;
    %load/vec4 v0000000000bcf610_0;
    %pad/u 33;
    %load/vec4 v0000000000bcfd90_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000bcf570_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bd0330_0, 0, 33;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.37, 4;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bd0330_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.39, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
    %jmp T_40.40;
T_40.39 ;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bd0330_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.41, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
    %jmp T_40.42;
T_40.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
T_40.42 ;
T_40.40 ;
T_40.37 ;
    %jmp T_40.16;
T_40.7 ;
    %load/vec4 v0000000000bcfd90_0;
    %pad/u 33;
    %load/vec4 v0000000000bcf610_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000bcf570_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bd0330_0, 0, 33;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_40.43, 4;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bd0330_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.45, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
    %jmp T_40.46;
T_40.45 ;
    %load/vec4 v0000000000bcfd90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000bd0330_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bcf610_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
    %jmp T_40.48;
T_40.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
T_40.48 ;
T_40.46 ;
T_40.43 ;
    %jmp T_40.16;
T_40.8 ;
    %load/vec4 v0000000000bcf610_0;
    %pad/s 33;
    %load/vec4 v0000000000bcfd90_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000bd0330_0, 0, 33;
    %jmp T_40.16;
T_40.9 ;
    %load/vec4 v0000000000bcf610_0;
    %pad/s 33;
    %load/vec4 v0000000000bcfd90_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000bd0330_0, 0, 33;
    %jmp T_40.16;
T_40.10 ;
    %load/vec4 v0000000000bcf610_0;
    %pad/s 33;
    %load/vec4 v0000000000bcfd90_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000bd0330_0, 0, 33;
    %load/vec4 v0000000000bd0330_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
    %jmp T_40.16;
T_40.11 ;
    %load/vec4 v0000000000bcf610_0;
    %pad/s 33;
    %load/vec4 v0000000000bcfd90_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000bd0330_0, 0, 33;
    %load/vec4 v0000000000bd0330_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bcf890_0, 0, 32;
    %jmp T_40.16;
T_40.12 ;
    %load/vec4 v0000000000bcf610_0;
    %pad/s 33;
    %load/vec4 v0000000000bcfd90_0;
    %pad/s 33;
    %or;
    %store/vec4 v0000000000bd0330_0, 0, 33;
    %jmp T_40.16;
T_40.13 ;
    %load/vec4 v0000000000bcfd90_0;
    %pad/s 33;
    %store/vec4 v0000000000bd0330_0, 0, 33;
    %jmp T_40.16;
T_40.14 ;
    %load/vec4 v0000000000bcf610_0;
    %pad/s 33;
    %load/vec4 v0000000000bcfd90_0;
    %pad/s 33;
    %inv;
    %and;
    %store/vec4 v0000000000bd0330_0, 0, 33;
    %jmp T_40.16;
T_40.15 ;
    %load/vec4 v0000000000bcfd90_0;
    %pad/s 33;
    %inv;
    %store/vec4 v0000000000bd0330_0, 0, 33;
    %jmp T_40.16;
T_40.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bd0330_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_40.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_40.50, 8;
T_40.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.50, 8;
 ; End of false expr.
    %blend;
T_40.50;
    %store/vec4 v0000000000bd1440_0, 0, 32;
    %load/vec4 v0000000000bd0330_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_40.51, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_40.52, 8;
T_40.51 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_40.52, 8;
 ; End of false expr.
    %blend;
T_40.52;
    %store/vec4 v0000000000bcf7f0_0, 0, 32;
    %load/vec4 v0000000000bd0330_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bd0510_0, 0, 32;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000000000bef4e0;
T_41 ;
    %wait E_0000000000b4f0a0;
    %load/vec4 v0000000000bea740_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000be9160_0, 0, 3;
    %load/vec4 v0000000000bea740_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000bea7e0_0, 0, 2;
    %load/vec4 v0000000000be9f20_0;
    %store/vec4 v0000000000be9480_0, 0, 32;
    %load/vec4 v0000000000be88a0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000000be9fc0_0, 0, 1;
    %load/vec4 v0000000000be9160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %jmp T_41.4;
T_41.0 ;
    %load/vec4 v0000000000bea740_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000be9020_0, 0, 32;
    %load/vec4 v0000000000bea7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %jmp T_41.9;
T_41.5 ;
    %load/vec4 v0000000000be9020_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.10, 4;
    %load/vec4 v0000000000be9480_0;
    %store/vec4 v0000000000bea060_0, 0, 32;
    %load/vec4 v0000000000be9fc0_0;
    %store/vec4 v0000000000be9660_0, 0, 1;
    %jmp T_41.11;
T_41.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea4c0_0, 0, 32;
T_41.12 ;
    %load/vec4 v0000000000bea4c0_0;
    %load/vec4 v0000000000be9020_0;
    %cmp/s;
    %jmp/0xz T_41.13, 5;
    %load/vec4 v0000000000be9480_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000be9480_0, 0, 32;
    %load/vec4 v0000000000bea4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea4c0_0, 0, 32;
    %jmp T_41.12;
T_41.13 ;
    %load/vec4 v0000000000be9480_0;
    %store/vec4 v0000000000bea060_0, 0, 32;
    %load/vec4 v0000000000be9f20_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000be9020_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000000000be9660_0, 0, 1;
T_41.11 ;
    %jmp T_41.9;
T_41.6 ;
    %load/vec4 v0000000000be9020_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea060_0, 0, 32;
    %load/vec4 v0000000000be9f20_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000be9660_0, 0, 1;
    %jmp T_41.15;
T_41.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea4c0_0, 0, 32;
T_41.16 ;
    %load/vec4 v0000000000bea4c0_0;
    %load/vec4 v0000000000be9020_0;
    %cmp/s;
    %jmp/0xz T_41.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000be9480_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be9480_0, 0, 32;
    %load/vec4 v0000000000bea4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea4c0_0, 0, 32;
    %jmp T_41.16;
T_41.17 ;
    %load/vec4 v0000000000be9480_0;
    %store/vec4 v0000000000bea060_0, 0, 32;
    %load/vec4 v0000000000be9f20_0;
    %load/vec4 v0000000000be9020_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000be9660_0, 0, 1;
T_41.15 ;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0000000000be9020_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.18, 4;
    %load/vec4 v0000000000be9480_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_41.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea060_0, 0, 32;
    %load/vec4 v0000000000be9f20_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000be9660_0, 0, 1;
    %jmp T_41.21;
T_41.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000bea060_0, 0, 32;
    %load/vec4 v0000000000be9f20_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000be9660_0, 0, 1;
T_41.21 ;
    %jmp T_41.19;
T_41.18 ;
    %load/vec4 v0000000000be9f20_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000be9700_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea4c0_0, 0, 32;
T_41.22 ;
    %load/vec4 v0000000000bea4c0_0;
    %load/vec4 v0000000000be9020_0;
    %cmp/s;
    %jmp/0xz T_41.23, 5;
    %load/vec4 v0000000000be9700_0;
    %load/vec4 v0000000000be9480_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be9480_0, 0, 32;
    %load/vec4 v0000000000bea4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea4c0_0, 0, 32;
    %jmp T_41.22;
T_41.23 ;
    %load/vec4 v0000000000be9480_0;
    %store/vec4 v0000000000bea060_0, 0, 32;
    %load/vec4 v0000000000be9f20_0;
    %load/vec4 v0000000000be9020_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000be9660_0, 0, 1;
T_41.19 ;
    %jmp T_41.9;
T_41.8 ;
    %load/vec4 v0000000000be9020_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.24, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000be9480_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bea060_0, 0, 32;
    %load/vec4 v0000000000be9f20_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000be9660_0, 0, 1;
    %jmp T_41.25;
T_41.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea4c0_0, 0, 32;
T_41.26 ;
    %load/vec4 v0000000000bea4c0_0;
    %load/vec4 v0000000000be9020_0;
    %cmp/s;
    %jmp/0xz T_41.27, 5;
    %load/vec4 v0000000000be9480_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000be9480_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be9480_0, 0, 32;
    %load/vec4 v0000000000bea4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea4c0_0, 0, 32;
    %jmp T_41.26;
T_41.27 ;
    %load/vec4 v0000000000be9480_0;
    %store/vec4 v0000000000bea060_0, 0, 32;
    %load/vec4 v0000000000be9f20_0;
    %load/vec4 v0000000000be9020_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000be9660_0, 0, 1;
T_41.25 ;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41.4;
T_41.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000bea740_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be9480_0, 0, 32;
    %load/vec4 v0000000000bea740_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000be9020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea4c0_0, 0, 32;
T_41.28 ;
    %load/vec4 v0000000000bea4c0_0;
    %load/vec4 v0000000000be9020_0;
    %cmp/s;
    %jmp/0xz T_41.29, 5;
    %load/vec4 v0000000000be9480_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000be9480_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be9480_0, 0, 32;
    %load/vec4 v0000000000bea4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea4c0_0, 0, 32;
    %jmp T_41.28;
T_41.29 ;
    %load/vec4 v0000000000be9480_0;
    %store/vec4 v0000000000bea060_0, 0, 32;
    %load/vec4 v0000000000bea740_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_41.30, 4;
    %load/vec4 v0000000000be9f20_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000be9660_0, 0, 1;
T_41.30 ;
    %jmp T_41.4;
T_41.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000bea740_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bea060_0, 0, 32;
    %jmp T_41.4;
T_41.3 ;
    %load/vec4 v0000000000bea740_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_41.32, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000bea740_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bea060_0, 0, 32;
    %jmp T_41.33;
T_41.32 ;
    %load/vec4 v0000000000bea740_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000be8440_0, 0, 2;
    %load/vec4 v0000000000be8440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.37, 6;
    %jmp T_41.38;
T_41.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea4c0_0, 0, 32;
T_41.39 ;
    %load/vec4 v0000000000bea4c0_0;
    %load/vec4 v0000000000be9020_0;
    %cmp/s;
    %jmp/0xz T_41.40, 5;
    %load/vec4 v0000000000be9480_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000be9480_0, 0, 32;
    %load/vec4 v0000000000bea4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea4c0_0, 0, 32;
    %jmp T_41.39;
T_41.40 ;
    %load/vec4 v0000000000be9480_0;
    %store/vec4 v0000000000bea060_0, 0, 32;
    %jmp T_41.38;
T_41.35 ;
    %load/vec4 v0000000000be9020_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.41, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be9480_0, 0, 32;
    %jmp T_41.42;
T_41.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea4c0_0, 0, 32;
T_41.43 ;
    %load/vec4 v0000000000bea4c0_0;
    %load/vec4 v0000000000be9020_0;
    %cmp/s;
    %jmp/0xz T_41.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000be9480_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be9480_0, 0, 32;
    %load/vec4 v0000000000bea4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea4c0_0, 0, 32;
    %jmp T_41.43;
T_41.44 ;
T_41.42 ;
    %load/vec4 v0000000000be9480_0;
    %store/vec4 v0000000000bea060_0, 0, 32;
    %jmp T_41.38;
T_41.36 ;
    %load/vec4 v0000000000be9020_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.45, 4;
    %load/vec4 v0000000000be9f20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.47, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000be9480_0, 0, 32;
    %jmp T_41.48;
T_41.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be9480_0, 0, 32;
T_41.48 ;
    %jmp T_41.46;
T_41.45 ;
    %load/vec4 v0000000000be9f20_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000be9700_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea4c0_0, 0, 32;
T_41.49 ;
    %load/vec4 v0000000000bea4c0_0;
    %load/vec4 v0000000000be9020_0;
    %cmp/s;
    %jmp/0xz T_41.50, 5;
    %load/vec4 v0000000000be9700_0;
    %load/vec4 v0000000000be9480_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be9480_0, 0, 32;
    %load/vec4 v0000000000bea4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea4c0_0, 0, 32;
    %jmp T_41.49;
T_41.50 ;
T_41.46 ;
    %load/vec4 v0000000000be9480_0;
    %store/vec4 v0000000000bea060_0, 0, 32;
    %jmp T_41.38;
T_41.37 ;
    %load/vec4 v0000000000be9020_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.51, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000be9f20_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be9480_0, 0, 32;
    %jmp T_41.52;
T_41.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bea4c0_0, 0, 32;
T_41.53 ;
    %load/vec4 v0000000000bea4c0_0;
    %load/vec4 v0000000000be9020_0;
    %cmp/s;
    %jmp/0xz T_41.54, 5;
    %load/vec4 v0000000000be9480_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000be9480_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be9480_0, 0, 32;
    %load/vec4 v0000000000bea4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bea4c0_0, 0, 32;
    %jmp T_41.53;
T_41.54 ;
T_41.52 ;
    %load/vec4 v0000000000be9480_0;
    %store/vec4 v0000000000bea060_0, 0, 32;
    %jmp T_41.38;
T_41.38 ;
    %pop/vec4 1;
T_41.33 ;
    %jmp T_41.4;
T_41.4 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000a15190;
T_42 ;
    %wait E_0000000000b4f920;
    %load/vec4 v0000000000bd4a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %jmp T_42.2;
T_42.0 ;
    %load/vec4 v0000000000bd4df0_0;
    %store/vec4 v0000000000bd40d0_0, 0, 32;
    %jmp T_42.2;
T_42.1 ;
    %load/vec4 v0000000000bd3a90_0;
    %store/vec4 v0000000000bd40d0_0, 0, 32;
    %jmp T_42.2;
T_42.2 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000b80d80;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b306c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b30580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b30da0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b31980_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0000000000b80d80;
T_44 ;
    %wait E_0000000000b4ede0;
    %load/vec4 v0000000000b30800_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000b306c0_0, 0, 32;
    %load/vec4 v0000000000b30800_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000b30580_0, 0, 32;
    %load/vec4 v0000000000b30800_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000b30da0_0, 0, 32;
    %load/vec4 v0000000000b30800_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000b31980_0, 0, 32;
    %load/vec4 v0000000000b31160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_44.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_44.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_44.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_44.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_44.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_44.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_44.15, 6;
    %jmp T_44.16;
T_44.0 ;
    %load/vec4 v0000000000b30580_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
    %jmp T_44.18;
T_44.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
T_44.18 ;
    %jmp T_44.16;
T_44.1 ;
    %load/vec4 v0000000000b30580_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
    %jmp T_44.20;
T_44.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
T_44.20 ;
    %jmp T_44.16;
T_44.2 ;
    %load/vec4 v0000000000b30da0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
    %jmp T_44.22;
T_44.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
T_44.22 ;
    %jmp T_44.16;
T_44.3 ;
    %load/vec4 v0000000000b30da0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
    %jmp T_44.24;
T_44.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
T_44.24 ;
    %jmp T_44.16;
T_44.4 ;
    %load/vec4 v0000000000b306c0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
    %jmp T_44.26;
T_44.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
T_44.26 ;
    %jmp T_44.16;
T_44.5 ;
    %load/vec4 v0000000000b306c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
    %jmp T_44.28;
T_44.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
T_44.28 ;
    %jmp T_44.16;
T_44.6 ;
    %load/vec4 v0000000000b31980_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
    %jmp T_44.30;
T_44.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
T_44.30 ;
    %jmp T_44.16;
T_44.7 ;
    %load/vec4 v0000000000b31980_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
    %jmp T_44.32;
T_44.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
T_44.32 ;
    %jmp T_44.16;
T_44.8 ;
    %load/vec4 v0000000000b30da0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b30580_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
    %jmp T_44.34;
T_44.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
T_44.34 ;
    %jmp T_44.16;
T_44.9 ;
    %load/vec4 v0000000000b30da0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b30580_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_44.35, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
    %jmp T_44.36;
T_44.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
T_44.36 ;
    %jmp T_44.16;
T_44.10 ;
    %load/vec4 v0000000000b31980_0;
    %load/vec4 v0000000000b306c0_0;
    %cmp/e;
    %jmp/0xz  T_44.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
    %jmp T_44.38;
T_44.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
T_44.38 ;
    %jmp T_44.16;
T_44.11 ;
    %load/vec4 v0000000000b31980_0;
    %load/vec4 v0000000000b306c0_0;
    %cmp/ne;
    %jmp/0xz  T_44.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
    %jmp T_44.40;
T_44.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
T_44.40 ;
    %jmp T_44.16;
T_44.12 ;
    %load/vec4 v0000000000b30580_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b306c0_0;
    %load/vec4 v0000000000b31980_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_44.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
    %jmp T_44.42;
T_44.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
T_44.42 ;
    %jmp T_44.16;
T_44.13 ;
    %load/vec4 v0000000000b30580_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b306c0_0;
    %load/vec4 v0000000000b31980_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_44.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
    %jmp T_44.44;
T_44.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
T_44.44 ;
    %jmp T_44.16;
T_44.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
    %jmp T_44.16;
T_44.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b31020_0, 0, 1;
    %jmp T_44.16;
T_44.16 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000000000a173d0;
T_45 ;
    %wait E_0000000000b4eea0;
    %load/vec4 v0000000000b313e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b312a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b31660_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b31660_0, 0, 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000000000a17560;
T_46 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000b2f690_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b30a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b2ea10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b2e510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2ec90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2f7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2f870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2e150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b30940_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0000000000b318e0_0;
    %assign/vec4 v0000000000b30a80_0, 0;
    %load/vec4 v0000000000b2f050_0;
    %assign/vec4 v0000000000b2ea10_0, 0;
    %load/vec4 v0000000000b31e80_0;
    %assign/vec4 v0000000000b2e510_0, 0;
    %load/vec4 v0000000000b30620_0;
    %assign/vec4 v0000000000b2ec90_0, 0;
    %load/vec4 v0000000000b31de0_0;
    %assign/vec4 v0000000000b2f7d0_0, 0;
    %load/vec4 v0000000000b30760_0;
    %assign/vec4 v0000000000b2f870_0, 0;
    %load/vec4 v0000000000b321a0_0;
    %assign/vec4 v0000000000b2e150_0, 0;
    %load/vec4 v0000000000b31fc0_0;
    %assign/vec4 v0000000000b30940_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000000000a29560;
T_47 ;
    %wait E_0000000000b4fee0;
    %load/vec4 v0000000000bd22a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_47.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_47.1, 4;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000bd18a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.3, 8;
    %load/vec4 v0000000000bd1c60_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bd19e0_0;
    %store/vec4a v0000000000bd1bc0, 4, 0;
    %jmp T_47.4;
T_47.3 ;
    %ix/getv 4, v0000000000bd19e0_0;
    %load/vec4a v0000000000bd1bc0, 4;
    %pad/u 32;
    %store/vec4 v0000000000bd2980_0, 0, 32;
T_47.4 ;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000bd18a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.5, 8;
    %load/vec4 v0000000000bd1c60_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000bd19e0_0;
    %store/vec4a v0000000000bd1bc0, 4, 0;
    %load/vec4 v0000000000bd1c60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000bd19e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bd1bc0, 4, 0;
    %load/vec4 v0000000000bd1c60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000bd19e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bd1bc0, 4, 0;
    %load/vec4 v0000000000bd1c60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000bd19e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bd1bc0, 4, 0;
    %jmp T_47.6;
T_47.5 ;
    %load/vec4 v0000000000bd19e0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bd1bc0, 4;
    %load/vec4 v0000000000bd19e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bd1bc0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bd19e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bd1bc0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bd19e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bd1bc0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bd2980_0, 0, 32;
T_47.6 ;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000bd5320;
T_48 ;
    %wait E_0000000000b4faa0;
    %load/vec4 v0000000000bd4990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000bd34f0_0;
    %store/vec4 v0000000000bd3590_0, 0, 32;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000bd3130_0;
    %store/vec4 v0000000000bd3590_0, 0, 32;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000a199c0;
T_49 ;
    %wait E_0000000000b4e8a0;
    %load/vec4 v0000000000bcd920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bcd1a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bcdd80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bcdf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcd060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcee60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bce320_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000000000bcd100_0;
    %assign/vec4 v0000000000bcd1a0_0, 0;
    %load/vec4 v0000000000bcdba0_0;
    %assign/vec4 v0000000000bcdd80_0, 0;
    %load/vec4 v0000000000bcda60_0;
    %assign/vec4 v0000000000bcdf60_0, 0;
    %load/vec4 v0000000000bce6e0_0;
    %assign/vec4 v0000000000bcd060_0, 0;
    %load/vec4 v0000000000bccfc0_0;
    %assign/vec4 v0000000000bcee60_0, 0;
    %load/vec4 v0000000000bcd880_0;
    %assign/vec4 v0000000000bce320_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000000000bd54b0;
T_50 ;
    %wait E_0000000000b4fae0;
    %load/vec4 v0000000000bd3310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %jmp T_50.2;
T_50.0 ;
    %load/vec4 v0000000000bd4210_0;
    %store/vec4 v0000000000bd4ad0_0, 0, 32;
    %jmp T_50.2;
T_50.1 ;
    %load/vec4 v0000000000bd39f0_0;
    %store/vec4 v0000000000bd4ad0_0, 0, 32;
    %jmp T_50.2;
T_50.2 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000a296f0;
T_51 ;
    %wait E_0000000000b4f8e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd1260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd1620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd16c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bd27a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bd1300_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bd13a0_0, 0, 2;
    %load/vec4 v0000000000bd1800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0000000000bd1580_0;
    %load/vec4 v0000000000bd11c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bd23e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd16c0_0, 0, 1;
T_51.2 ;
    %load/vec4 v0000000000bd1a80_0;
    %load/vec4 v0000000000bd11c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bd23e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd1620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bd16c0_0, 0, 1;
    %jmp T_51.5;
T_51.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bd16c0_0, 0, 1;
T_51.5 ;
T_51.0 ;
    %load/vec4 v0000000000bd2840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %load/vec4 v0000000000bd1a80_0;
    %load/vec4 v0000000000bd1760_0;
    %cmp/e;
    %jmp/0xz  T_51.8, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bd27a0_0, 0, 2;
T_51.8 ;
    %load/vec4 v0000000000bd1580_0;
    %load/vec4 v0000000000bd1760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bd23e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bd1300_0, 0, 2;
T_51.10 ;
T_51.6 ;
    %load/vec4 v0000000000bd2480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.12, 8;
    %load/vec4 v0000000000bd1a80_0;
    %load/vec4 v0000000000bd1940_0;
    %cmp/e;
    %jmp/0xz  T_51.14, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bd27a0_0, 0, 2;
T_51.14 ;
    %load/vec4 v0000000000bd1580_0;
    %load/vec4 v0000000000bd1940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bd23e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.16, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bd1300_0, 0, 2;
T_51.16 ;
T_51.12 ;
    %load/vec4 v0000000000bd2340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.18, 8;
    %load/vec4 v0000000000bd1a80_0;
    %load/vec4 v0000000000bd11c0_0;
    %cmp/e;
    %jmp/0xz  T_51.20, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bd27a0_0, 0, 2;
T_51.20 ;
    %load/vec4 v0000000000bd1580_0;
    %load/vec4 v0000000000bd11c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bd23e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.22, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bd1300_0, 0, 2;
T_51.22 ;
T_51.18 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000b80bf0;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf0c90_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0000000000b80bf0;
T_53 ;
    %vpi_func 2 85 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000bf3350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be97a0_0, 0, 32;
T_53.0 ;
    %vpi_func 2 87 "$feof" 32, v0000000000bf3350_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_53.1, 8;
    %vpi_func 2 88 "$fscanf" 32, v0000000000bf3350_0, "%b", v0000000000bf28b0_0 {0 0 0};
    %store/vec4 v0000000000bf3210_0, 0, 32;
    %load/vec4 v0000000000bf28b0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000be97a0_0;
    %store/vec4a v0000000000bd65c0, 4, 0;
    %load/vec4 v0000000000be97a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000be97a0_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %vpi_call 2 93 "$fclose", v0000000000bf3350_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf3990_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000bf3990_0;
    %store/vec4 v0000000000be97a0_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0000000000b80bf0;
T_54 ;
    %vpi_func 2 101 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000bf3350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be97a0_0, 0, 32;
T_54.0 ;
    %vpi_func 2 103 "$feof" 32, v0000000000bf3350_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_54.1, 8;
    %vpi_func 2 104 "$fscanf" 32, v0000000000bf3350_0, "%b", v0000000000bf28b0_0 {0 0 0};
    %store/vec4 v0000000000bf3210_0, 0, 32;
    %load/vec4 v0000000000bf28b0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000be97a0_0;
    %store/vec4a v0000000000bd1bc0, 4, 0;
    %load/vec4 v0000000000be97a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000be97a0_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 2 109 "$fclose", v0000000000bf3350_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf3c10_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000bf3c10_0;
    %store/vec4 v0000000000be97a0_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_0000000000b80bf0;
T_55 ;
    %delay 110, 0;
    %vpi_call 2 258 "$finish" {0 0 0};
    %end;
    .thread T_55;
    .scope S_0000000000b80bf0;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf2db0_0, 0, 1;
T_56.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000bf2db0_0;
    %inv;
    %store/vec4 v0000000000bf2db0_0, 0, 1;
    %jmp T_56.0;
    %end;
    .thread T_56;
    .scope S_0000000000b80bf0;
T_57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf3ad0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf3ad0_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0000000000b80bf0;
T_58 ;
    %vpi_call 2 396 "$monitor", "PC: %d | TA: %d | RF_rm: %d  |  TA_PP: %b |  MOV: %d;", v0000000000bea920_0, v0000000000bf30d0_0, v0000000000bf2f90_0, v0000000000bf2a90_0, v0000000000beb320_0 {0 0 0};
    %end;
    .thread T_58;
    .scope S_0000000000b80bf0;
T_59 ;
    %delay 108, 0;
    %vpi_call 2 403 "$display", "\012\012--------------------------------------  Data Ram Content After Simulation  --------------------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf0c90_0, 0, 32;
T_59.0 ;
    %load/vec4 v0000000000bf0c90_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_59.1, 5;
    %vpi_call 2 407 "$display", "Data en Address %0d = %b at time: %0d", v0000000000bf0c90_0, &A<v0000000000bd1bc0, v0000000000bf0c90_0 >, $time {0 0 0};
    %load/vec4 v0000000000bf0c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bf0c90_0, 0, 32;
    %jmp T_59.0;
T_59.1 ;
    %end;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
