===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.0393 seconds

  ----Wall Time----  ----Name----
    4.4012 ( 12.2%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    3.6717 ( 10.2%)    Parse modules
    0.6982 (  1.9%)    Verify circuit
   27.2073 ( 75.5%)  'firrtl.circuit' Pipeline
    0.6831 (  1.9%)    LowerFIRRTLAnnotations
    2.3565 (  6.5%)    'firrtl.module' Pipeline
    0.7735 (  2.1%)      DropName
    1.5829 (  4.4%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0740 (  0.2%)    'firrtl.module' Pipeline
    0.0740 (  0.2%)      LowerCHIRRTLPass
    0.1185 (  0.3%)    InferWidths
    0.6605 (  1.8%)    MemToRegOfVec
    0.8964 (  2.5%)    InferResets
    0.0604 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0933 (  0.3%)    WireDFT
    0.5792 (  1.6%)    'firrtl.module' Pipeline
    0.5792 (  1.6%)      FlattenMemory
    0.8232 (  2.3%)    LowerFIRRTLTypes
    0.8694 (  2.4%)    'firrtl.module' Pipeline
    0.8345 (  2.3%)      ExpandWhens
    0.0349 (  0.1%)      SFCCompat
    0.7932 (  2.2%)    Inliner
    0.9017 (  2.5%)    'firrtl.module' Pipeline
    0.9017 (  2.5%)      RandomizeRegisterInit
    0.4362 (  1.2%)    CheckCombCycles
    0.0603 (  0.2%)      (A) circt::firrtl::InstanceGraph
    7.7313 ( 21.5%)    'firrtl.module' Pipeline
    7.3009 ( 20.3%)      Canonicalizer
    0.4304 (  1.2%)      InferReadWrite
    0.1627 (  0.5%)    PrefixModules
    0.0660 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.3407 (  3.7%)    IMConstProp
    0.0651 (  0.2%)    AddSeqMemPorts
    0.0651 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4588 (  1.3%)    CreateSiFiveMetadata
    0.0349 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0460 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.6380 (  1.8%)    SymbolDCE
    0.0639 (  0.2%)    BlackBoxReader
    0.0639 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.6154 ( 15.6%)    'firrtl.module' Pipeline
    0.3678 (  1.0%)      DropName
    5.2475 ( 14.6%)      Canonicalizer
    0.6008 (  1.7%)    IMDeadCodeElim
    0.0677 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0334 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1974 (  0.5%)    LowerXMR
    0.0248 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.5926 (  1.6%)  LowerFIRRTLToHW
    0.0218 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.9636 (  2.7%)  'hw.module' Pipeline
    0.1387 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2485 (  0.7%)    Canonicalizer
    0.1343 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.4422 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.8670 (  2.4%)  'hw.module' Pipeline
    0.2555 (  0.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3010 (  0.8%)    Canonicalizer
    0.1378 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1727 (  0.5%)    HWCleanup
    0.2167 (  0.6%)  'hw.module' Pipeline
    0.0231 (  0.1%)    HWLegalizeModules
    0.1935 (  0.5%)    PrettifyVerilog
    0.1779 (  0.5%)  StripDebugInfoWithPred
    1.5289 (  4.2%)  ExportVerilog
    0.4287 (  1.2%)  'builtin.module' Pipeline
    0.3933 (  1.1%)    'hw.module' Pipeline
    0.3933 (  1.1%)      PrepareForEmission
   -0.4250 ( -1.2%)  Rest
   36.0393 (100.0%)  Total

{
  totalTime: 36.077,
  maxMemory: 608358400
}
