Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct  8 12:34:59 2024
| Host         : BB_Idea3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    12          
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: Count_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.481        0.000                      0                   54        0.238        0.000                      0                   54        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               7.481        0.000                      0                   54        0.238        0.000                      0                   54        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        7.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.481ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.632     5.153    clock_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.090    Count_reg_n_0_[1]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.764 r  Count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.764    Count_reg[0]_i_1__0_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  Count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.878    Count_reg[4]_i_1__0_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  Count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    Count_reg[8]_i_1__0_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  Count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.106    Count_reg[12]_i_1__0_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.220    Count_reg[16]_i_1__0_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    Count_reg[20]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.668 r  Count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.668    Count_reg[24]_i_1_n_6
    SLICE_X59Y20         FDRE                                         r  Count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  Count_reg[25]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDRE (Setup_fdre_C_D)        0.062    15.149    Count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  7.481    

Slack (MET) :             7.576ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.632     5.153    clock_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.090    Count_reg_n_0_[1]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.764 r  Count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.764    Count_reg[0]_i_1__0_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  Count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.878    Count_reg[4]_i_1__0_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  Count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    Count_reg[8]_i_1__0_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  Count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.106    Count_reg[12]_i_1__0_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.220    Count_reg[16]_i_1__0_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    Count_reg[20]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.573 r  Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.573    Count_reg[24]_i_1_n_5
    SLICE_X59Y20         FDRE                                         r  Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  Count_reg[26]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDRE (Setup_fdre_C_D)        0.062    15.149    Count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  7.576    

Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.632     5.153    clock_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.090    Count_reg_n_0_[1]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.764 r  Count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.764    Count_reg[0]_i_1__0_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  Count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.878    Count_reg[4]_i_1__0_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  Count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    Count_reg[8]_i_1__0_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  Count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.106    Count_reg[12]_i_1__0_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.220    Count_reg[16]_i_1__0_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    Count_reg[20]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.557 r  Count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.557    Count_reg[24]_i_1_n_7
    SLICE_X59Y20         FDRE                                         r  Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  Count_reg[24]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDRE (Setup_fdre_C_D)        0.062    15.149    Count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.595ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.632     5.153    clock_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.090    Count_reg_n_0_[1]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.764 r  Count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.764    Count_reg[0]_i_1__0_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  Count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.878    Count_reg[4]_i_1__0_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  Count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    Count_reg[8]_i_1__0_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  Count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.106    Count_reg[12]_i_1__0_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.220    Count_reg[16]_i_1__0_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.554 r  Count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.554    Count_reg[20]_i_1_n_6
    SLICE_X59Y19         FDRE                                         r  Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  Count_reg[21]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y19         FDRE (Setup_fdre_C_D)        0.062    15.149    Count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                  7.595    

Slack (MET) :             7.616ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.632     5.153    clock_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.090    Count_reg_n_0_[1]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.764 r  Count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.764    Count_reg[0]_i_1__0_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  Count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.878    Count_reg[4]_i_1__0_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  Count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    Count_reg[8]_i_1__0_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  Count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.106    Count_reg[12]_i_1__0_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.220    Count_reg[16]_i_1__0_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.533 r  Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.533    Count_reg[20]_i_1_n_4
    SLICE_X59Y19         FDRE                                         r  Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  Count_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y19         FDRE (Setup_fdre_C_D)        0.062    15.149    Count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  7.616    

Slack (MET) :             7.631ns  (required time - arrival time)
  Source:                 o0/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o0/Count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 1.806ns (76.725%)  route 0.548ns (23.275%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.624     5.145    o0/CLK
    SLICE_X62Y21         FDRE                                         r  o0/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  o0/Count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.140    o0/Count_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.814 r  o0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    o0/Count_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  o0/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    o0/Count_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  o0/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    o0/Count_reg[8]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  o0/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.165    o0/Count_reg[12]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.499 r  o0/Count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.499    o0/Count_reg[16]_i_1_n_6
    SLICE_X62Y25         FDRE                                         r  o0/Count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.502    14.843    o0/CLK
    SLICE_X62Y25         FDRE                                         r  o0/Count_reg[17]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)        0.062    15.130    o0/Count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  7.631    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 o0/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o0/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 1.785ns (76.515%)  route 0.548ns (23.485%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.624     5.145    o0/CLK
    SLICE_X62Y21         FDRE                                         r  o0/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  o0/Count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.140    o0/Count_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.814 r  o0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    o0/Count_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  o0/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    o0/Count_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  o0/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    o0/Count_reg[8]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  o0/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.165    o0/Count_reg[12]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.478 r  o0/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.478    o0/Count_reg[16]_i_1_n_4
    SLICE_X62Y25         FDRE                                         r  o0/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.502    14.843    o0/CLK
    SLICE_X62Y25         FDRE                                         r  o0/Count_reg[19]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)        0.062    15.130    o0/Count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.690ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.632     5.153    clock_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.090    Count_reg_n_0_[1]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.764 r  Count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.764    Count_reg[0]_i_1__0_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  Count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.878    Count_reg[4]_i_1__0_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  Count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    Count_reg[8]_i_1__0_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  Count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.106    Count_reg[12]_i_1__0_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.220    Count_reg[16]_i_1__0_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.459 r  Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.459    Count_reg[20]_i_1_n_5
    SLICE_X59Y19         FDRE                                         r  Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  Count_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y19         FDRE (Setup_fdre_C_D)        0.062    15.149    Count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  7.690    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.632     5.153    clock_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.090    Count_reg_n_0_[1]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.764 r  Count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.764    Count_reg[0]_i_1__0_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  Count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.878    Count_reg[4]_i_1__0_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  Count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    Count_reg[8]_i_1__0_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  Count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.106    Count_reg[12]_i_1__0_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.220    Count_reg[16]_i_1__0_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.443 r  Count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.443    Count_reg[20]_i_1_n_7
    SLICE_X59Y19         FDRE                                         r  Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.507    14.848    clock_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  Count_reg[20]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y19         FDRE (Setup_fdre_C_D)        0.062    15.149    Count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.632     5.153    clock_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  Count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.090    Count_reg_n_0_[1]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.764 r  Count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.764    Count_reg[0]_i_1__0_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  Count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.878    Count_reg[4]_i_1__0_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  Count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.992    Count_reg[8]_i_1__0_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  Count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.106    Count_reg[12]_i_1__0_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.440 r  Count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.440    Count_reg[16]_i_1__0_n_6
    SLICE_X59Y18         FDRE                                         r  Count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.508    14.849    clock_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  Count_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y18         FDRE (Setup_fdre_C_D)        0.062    15.150    Count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                  7.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 o0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o0/Now_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.328%)  route 0.176ns (48.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.582     1.465    o0/CLK
    SLICE_X62Y25         FDRE                                         r  o0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  o0/Count_reg[18]/Q
                         net (fo=8, routed)           0.176     1.783    o0/p_0_in[0]
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.828 r  o0/Now[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    o0/Now[2]_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.848     1.975    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[2]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.092     1.589    o0/Now_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.589     1.472    clock_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.721    Count_reg_n_0_[11]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  Count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.829    Count_reg[8]_i_1__0_n_4
    SLICE_X59Y16         FDRE                                         r  Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.857     1.984    clock_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  Count_reg[11]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X59Y16         FDRE (Hold_fdre_C_D)         0.105     1.577    Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.588     1.471    clock_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.720    Count_reg_n_0_[15]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  Count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.828    Count_reg[12]_i_1__0_n_4
    SLICE_X59Y17         FDRE                                         r  Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.856     1.983    clock_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  Count_reg[15]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.719    Count_reg_n_0_[19]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  Count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.827    Count_reg[16]_i_1__0_n_4
    SLICE_X59Y18         FDRE                                         r  Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.855     1.982    clock_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  Count_reg[19]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.105     1.575    Count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.586     1.469    clock_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.718    Count_reg_n_0_[23]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    Count_reg[20]_i_1_n_4
    SLICE_X59Y19         FDRE                                         r  Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.854     1.981    clock_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  Count_reg[23]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.105     1.574    Count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.722    Count_reg_n_0_[7]
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  Count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.830    Count_reg[4]_i_1__0_n_4
    SLICE_X59Y15         FDRE                                         r  Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.858     1.985    clock_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  Count_reg[7]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X59Y15         FDRE (Hold_fdre_C_D)         0.105     1.578    Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.722    Count_reg_n_0_[3]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  Count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.830    Count_reg[0]_i_1__0_n_4
    SLICE_X59Y14         FDRE                                         r  Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  Count_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X59Y14         FDRE (Hold_fdre_C_D)         0.105     1.578    Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.589     1.472    clock_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.718    Count_reg_n_0_[8]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  Count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.833    Count_reg[8]_i_1__0_n_7
    SLICE_X59Y16         FDRE                                         r  Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.857     1.984    clock_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  Count_reg[8]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X59Y16         FDRE (Hold_fdre_C_D)         0.105     1.577    Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.588     1.471    clock_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.717    Count_reg_n_0_[12]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  Count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.832    Count_reg[12]_i_1__0_n_7
    SLICE_X59Y17         FDRE                                         r  Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.856     1.983    clock_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  Count_reg[12]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    Count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  Count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.716    Count_reg_n_0_[16]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  Count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.831    Count_reg[16]_i_1__0_n_7
    SLICE_X59Y18         FDRE                                         r  Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.855     1.982    clock_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  Count_reg[16]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.105     1.575    Count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y14   Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y16   Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y16   Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y14   Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y14   Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y14   Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y14   Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   Count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.670ns  (logic 0.966ns (20.683%)  route 3.704ns (79.317%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  num_reg[9]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  num_reg[9]/Q
                         net (fo=7, routed)           1.032     1.451    p_2_in[1]
    SLICE_X63Y23         LUT3 (Prop_lut3_I1_O)        0.299     1.750 f  num[14]_i_15/O
                         net (fo=4, routed)           0.882     2.632    num[14]_i_15_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I0_O)        0.124     2.756 r  num[14]_i_6/O
                         net (fo=8, routed)           1.021     3.777    num[14]_i_6_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.901 r  num[14]_i_1/O
                         net (fo=12, routed)          0.770     4.670    num[14]_i_1_n_0
    SLICE_X58Y22         FDRE                                         r  num_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.481ns  (logic 0.966ns (21.557%)  route 3.515ns (78.443%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  num_reg[9]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  num_reg[9]/Q
                         net (fo=7, routed)           1.032     1.451    p_2_in[1]
    SLICE_X63Y23         LUT3 (Prop_lut3_I1_O)        0.299     1.750 f  num[14]_i_15/O
                         net (fo=4, routed)           0.882     2.632    num[14]_i_15_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I0_O)        0.124     2.756 r  num[14]_i_6/O
                         net (fo=8, routed)           1.021     3.777    num[14]_i_6_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.901 r  num[14]_i_1/O
                         net (fo=12, routed)          0.581     4.481    num[14]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  num_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.481ns  (logic 0.966ns (21.557%)  route 3.515ns (78.443%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  num_reg[9]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  num_reg[9]/Q
                         net (fo=7, routed)           1.032     1.451    p_2_in[1]
    SLICE_X63Y23         LUT3 (Prop_lut3_I1_O)        0.299     1.750 f  num[14]_i_15/O
                         net (fo=4, routed)           0.882     2.632    num[14]_i_15_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I0_O)        0.124     2.756 r  num[14]_i_6/O
                         net (fo=8, routed)           1.021     3.777    num[14]_i_6_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.901 r  num[14]_i_1/O
                         net (fo=12, routed)          0.581     4.481    num[14]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  num_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.481ns  (logic 0.966ns (21.557%)  route 3.515ns (78.443%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  num_reg[9]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  num_reg[9]/Q
                         net (fo=7, routed)           1.032     1.451    p_2_in[1]
    SLICE_X63Y23         LUT3 (Prop_lut3_I1_O)        0.299     1.750 f  num[14]_i_15/O
                         net (fo=4, routed)           0.882     2.632    num[14]_i_15_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I0_O)        0.124     2.756 r  num[14]_i_6/O
                         net (fo=8, routed)           1.021     3.777    num[14]_i_6_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.901 r  num[14]_i_1/O
                         net (fo=12, routed)          0.581     4.481    num[14]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  num_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.481ns  (logic 0.966ns (21.557%)  route 3.515ns (78.443%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  num_reg[9]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  num_reg[9]/Q
                         net (fo=7, routed)           1.032     1.451    p_2_in[1]
    SLICE_X63Y23         LUT3 (Prop_lut3_I1_O)        0.299     1.750 f  num[14]_i_15/O
                         net (fo=4, routed)           0.882     2.632    num[14]_i_15_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I0_O)        0.124     2.756 r  num[14]_i_6/O
                         net (fo=8, routed)           1.021     3.777    num[14]_i_6_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.901 r  num[14]_i_1/O
                         net (fo=12, routed)          0.581     4.481    num[14]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  num_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.481ns  (logic 0.966ns (21.557%)  route 3.515ns (78.443%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  num_reg[9]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  num_reg[9]/Q
                         net (fo=7, routed)           1.032     1.451    p_2_in[1]
    SLICE_X63Y23         LUT3 (Prop_lut3_I1_O)        0.299     1.750 f  num[14]_i_15/O
                         net (fo=4, routed)           0.882     2.632    num[14]_i_15_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I0_O)        0.124     2.756 r  num[14]_i_6/O
                         net (fo=8, routed)           1.021     3.777    num[14]_i_6_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.901 r  num[14]_i_1/O
                         net (fo=12, routed)          0.581     4.481    num[14]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  num_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.473ns  (logic 0.966ns (21.595%)  route 3.507ns (78.405%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  num_reg[9]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  num_reg[9]/Q
                         net (fo=7, routed)           1.032     1.451    p_2_in[1]
    SLICE_X63Y23         LUT3 (Prop_lut3_I1_O)        0.299     1.750 f  num[14]_i_15/O
                         net (fo=4, routed)           0.882     2.632    num[14]_i_15_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I0_O)        0.124     2.756 r  num[14]_i_6/O
                         net (fo=8, routed)           1.021     3.777    num[14]_i_6_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.901 r  num[14]_i_1/O
                         net (fo=12, routed)          0.573     4.473    num[14]_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  num_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.473ns  (logic 0.966ns (21.595%)  route 3.507ns (78.405%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  num_reg[9]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  num_reg[9]/Q
                         net (fo=7, routed)           1.032     1.451    p_2_in[1]
    SLICE_X63Y23         LUT3 (Prop_lut3_I1_O)        0.299     1.750 f  num[14]_i_15/O
                         net (fo=4, routed)           0.882     2.632    num[14]_i_15_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I0_O)        0.124     2.756 r  num[14]_i_6/O
                         net (fo=8, routed)           1.021     3.777    num[14]_i_6_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.901 r  num[14]_i_1/O
                         net (fo=12, routed)          0.573     4.473    num[14]_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  num_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.473ns  (logic 0.966ns (21.595%)  route 3.507ns (78.405%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  num_reg[9]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  num_reg[9]/Q
                         net (fo=7, routed)           1.032     1.451    p_2_in[1]
    SLICE_X63Y23         LUT3 (Prop_lut3_I1_O)        0.299     1.750 f  num[14]_i_15/O
                         net (fo=4, routed)           0.882     2.632    num[14]_i_15_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I0_O)        0.124     2.756 r  num[14]_i_6/O
                         net (fo=8, routed)           1.021     3.777    num[14]_i_6_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I3_O)        0.124     3.901 r  num[14]_i_1/O
                         net (fo=12, routed)          0.573     4.473    num[14]_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  num_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.420ns  (logic 1.202ns (27.192%)  route 3.218ns (72.808%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE                         0.000     0.000 r  num_reg[2]/C
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  num_reg[2]/Q
                         net (fo=12, routed)          1.500     1.919    num_reg_n_0_[2]
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.327     2.246 r  num[14]_i_14/O
                         net (fo=4, routed)           0.698     2.945    num[14]_i_14_n_0
    SLICE_X58Y22         LUT5 (Prop_lut5_I0_O)        0.332     3.277 f  num[13]_i_5/O
                         net (fo=6, routed)           1.020     4.296    num[13]_i_5_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.420 r  num[13]_i_1/O
                         net (fo=1, routed)           0.000     4.420    p_2_in__0[13]
    SLICE_X59Y24         FDRE                                         r  num_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.231ns (40.809%)  route 0.335ns (59.191%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE                         0.000     0.000 r  num_reg[5]/C
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_reg[5]/Q
                         net (fo=10, routed)          0.175     0.316    p_1_in[1]
    SLICE_X58Y22         LUT5 (Prop_lut5_I1_O)        0.045     0.361 f  num[13]_i_5/O
                         net (fo=6, routed)           0.160     0.521    num[13]_i_5_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.566 r  num[8]_i_1/O
                         net (fo=1, routed)           0.000     0.566    p_2_in__0[8]
    SLICE_X59Y23         FDRE                                         r  num_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.272ns (46.582%)  route 0.312ns (53.418%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE                         0.000     0.000 r  num_reg[2]/C
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  num_reg[2]/Q
                         net (fo=12, routed)          0.186     0.314    num_reg_n_0_[2]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.099     0.413 f  num[13]_i_3/O
                         net (fo=6, routed)           0.126     0.539    num[13]_i_3_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.584 r  num[5]_i_1/O
                         net (fo=1, routed)           0.000     0.584    p_2_in__0[5]
    SLICE_X59Y22         FDRE                                         r  num_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.231ns (39.419%)  route 0.355ns (60.581%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE                         0.000     0.000 r  num_reg[5]/C
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_reg[5]/Q
                         net (fo=10, routed)          0.175     0.316    p_1_in[1]
    SLICE_X58Y22         LUT5 (Prop_lut5_I1_O)        0.045     0.361 f  num[13]_i_5/O
                         net (fo=6, routed)           0.180     0.541    num[13]_i_5_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.586 r  num[4]_i_1/O
                         net (fo=1, routed)           0.000     0.586    p_2_in__0[4]
    SLICE_X59Y22         FDRE                                         r  num_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.231ns (39.244%)  route 0.358ns (60.756%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  num_reg[13]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_reg[13]/Q
                         net (fo=10, routed)          0.295     0.436    p_0_in[1]
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.045     0.481 f  num[14]_i_6/O
                         net (fo=8, routed)           0.063     0.544    num[14]_i_6_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.045     0.589 r  num[13]_i_1/O
                         net (fo=1, routed)           0.000     0.589    p_2_in__0[13]
    SLICE_X59Y24         FDRE                                         r  num_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.231ns (37.803%)  route 0.380ns (62.197%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  num_reg[12]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  num_reg[12]/Q
                         net (fo=10, routed)          0.234     0.375    p_0_in[0]
    SLICE_X58Y23         LUT5 (Prop_lut5_I1_O)        0.045     0.420 f  num[14]_i_8/O
                         net (fo=6, routed)           0.146     0.566    num[14]_i_8_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I0_O)        0.045     0.611 r  num[14]_i_2/O
                         net (fo=1, routed)           0.000     0.611    p_2_in__0[14]
    SLICE_X59Y23         FDRE                                         r  num_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.670ns  (logic 0.272ns (40.602%)  route 0.398ns (59.398%))
  Logic Levels:           3  (FDRE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE                         0.000     0.000 r  num_reg[2]/C
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  num_reg[2]/Q
                         net (fo=12, routed)          0.186     0.314    num_reg_n_0_[2]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.099     0.413 r  num[13]_i_3/O
                         net (fo=6, routed)           0.212     0.625    num[13]_i_3_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.045     0.670 r  num[0]_i_1/O
                         net (fo=1, routed)           0.000     0.670    p_2_in__0[0]
    SLICE_X59Y22         FDRE                                         r  num_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.678ns  (logic 0.231ns (34.087%)  route 0.447ns (65.913%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE                         0.000     0.000 r  num_reg[4]/C
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  num_reg[4]/Q
                         net (fo=10, routed)          0.172     0.313    p_1_in[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.045     0.358 f  num[6]_i_3/O
                         net (fo=2, routed)           0.069     0.428    num[6]_i_3_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I3_O)        0.045     0.473 r  num[6]_i_1/O
                         net (fo=2, routed)           0.205     0.678    p_2_in__0[6]
    SLICE_X58Y22         FDRE                                         r  num_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.231ns (33.289%)  route 0.463ns (66.711%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  num_reg[13]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_reg[13]/Q
                         net (fo=10, routed)          0.261     0.402    p_0_in[1]
    SLICE_X58Y23         LUT6 (Prop_lut6_I3_O)        0.045     0.447 f  num[14]_i_5/O
                         net (fo=7, routed)           0.202     0.649    num[14]_i_5_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I3_O)        0.045     0.694 r  num[10]_i_1/O
                         net (fo=1, routed)           0.000     0.694    p_2_in__0[10]
    SLICE_X59Y23         FDRE                                         r  num_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.758ns  (logic 0.228ns (30.098%)  route 0.530ns (69.902%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  num_reg[13]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  num_reg[13]/Q
                         net (fo=10, routed)          0.295     0.436    p_0_in[1]
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.045     0.481 r  num[14]_i_6/O
                         net (fo=8, routed)           0.235     0.716    num[14]_i_6_n_0
    SLICE_X59Y24         LUT3 (Prop_lut3_I1_O)        0.042     0.758 r  num[9]_i_1/O
                         net (fo=1, routed)           0.000     0.758    p_2_in__0[9]
    SLICE_X59Y24         FDRE                                         r  num_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.802ns  (logic 0.231ns (28.810%)  route 0.571ns (71.190%))
  Logic Levels:           3  (FDRE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  num_reg[12]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  num_reg[12]/Q
                         net (fo=10, routed)          0.234     0.375    p_0_in[0]
    SLICE_X58Y23         LUT5 (Prop_lut5_I1_O)        0.045     0.420 f  num[14]_i_8/O
                         net (fo=6, routed)           0.337     0.757    num[14]_i_8_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.045     0.802 r  num[1]_i_1/O
                         net (fo=1, routed)           0.000     0.802    num[1]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  num_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o0/Now_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.543ns  (logic 4.347ns (57.634%)  route 3.196ns (42.366%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  o0/Now_reg[0]/Q
                         net (fo=7, routed)           1.138     6.732    o0/Now_reg_n_0_[0]
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.152     6.884 r  o0/C_LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.058     8.942    C_LED_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739    12.681 r  C_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.681    C_LED[0]
    U7                                                                r  C_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o0/Now_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.179ns  (logic 4.345ns (60.530%)  route 2.833ns (39.470%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  o0/Now_reg[0]/Q
                         net (fo=7, routed)           1.136     6.730    o0/Now_reg_n_0_[0]
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.152     6.882 r  o0/C_LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.698     8.580    C_LED_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.737    12.317 r  C_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.317    C_LED[4]
    U8                                                                r  C_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o0/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.132ns  (logic 4.321ns (60.585%)  route 2.811ns (39.415%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  o0/Now_reg[1]/Q
                         net (fo=7, routed)           0.970     6.565    o0/Now_reg_n_0_[1]
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.152     6.717 r  o0/C_LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.841     8.557    C_LED_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713    12.270 r  C_LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.270    C_LED[6]
    W7                                                                r  C_LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o0/Now_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.954ns  (logic 4.100ns (58.956%)  route 2.854ns (41.044%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  o0/Now_reg[0]/Q
                         net (fo=7, routed)           1.138     6.732    o0/Now_reg_n_0_[0]
    SLICE_X63Y21         LUT3 (Prop_lut3_I2_O)        0.124     6.856 r  o0/C_LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.717     8.573    C_LED_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.092 r  C_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.092    C_LED[2]
    U5                                                                r  C_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o0/Now_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.926ns  (logic 4.084ns (58.976%)  route 2.841ns (41.024%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  o0/Now_reg[0]/Q
                         net (fo=7, routed)           1.136     6.730    o0/Now_reg_n_0_[0]
    SLICE_X63Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.854 r  o0/C_LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.706     8.559    C_LED_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.064 r  C_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.064    C_LED[1]
    V5                                                                r  C_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o0/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.779ns  (logic 4.116ns (60.712%)  route 2.663ns (39.288%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  o0/Now_reg[1]/Q
                         net (fo=7, routed)           0.970     6.565    o0/Now_reg_n_0_[1]
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.689 r  o0/C_LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.693     8.382    C_LED_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.917 r  C_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.917    C_LED[3]
    V8                                                                r  C_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o0/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.628ns  (logic 4.109ns (61.992%)  route 2.519ns (38.008%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  o0/Now_reg[2]/Q
                         net (fo=7, routed)           0.828     6.422    o0/Now_reg_n_0_[2]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.546 r  o0/C_LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.691     8.238    C_LED_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.767 r  C_LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.767    C_LED[5]
    W6                                                                r  C_LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o0/An_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.958ns  (logic 4.093ns (68.703%)  route 1.865ns (31.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.618     5.139    o0/CLK
    SLICE_X63Y25         FDRE                                         r  o0/An_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  o0/An_reg[1]/Q
                         net (fo=1, routed)           1.865     7.423    An_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.674    11.097 r  An_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.097    An[1]
    U4                                                                r  An[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o0/An_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.898ns  (logic 4.101ns (69.535%)  route 1.797ns (30.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.618     5.139    o0/CLK
    SLICE_X63Y25         FDRE                                         r  o0/An_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  o0/An_reg[3]/Q
                         net (fo=1, routed)           1.797     7.355    An_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.682    11.037 r  An_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.037    An[3]
    W4                                                                r  An[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o0/An_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.814ns  (logic 3.959ns (68.088%)  route 1.855ns (31.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.618     5.139    o0/CLK
    SLICE_X63Y25         FDRE                                         r  o0/An_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  o0/An_reg[0]/Q
                         net (fo=1, routed)           1.855     7.451    An_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    10.954 r  An_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.954    An[0]
    U2                                                                r  An[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o0/An_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.365ns (79.683%)  route 0.348ns (20.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.582     1.465    o0/CLK
    SLICE_X63Y25         FDRE                                         r  o0/An_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  o0/An_reg[2]/Q
                         net (fo=1, routed)           0.348     1.954    An_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.178 r  An_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.178    An[2]
    V4                                                                r  An[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o0/An_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.345ns (76.663%)  route 0.409ns (23.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.582     1.465    o0/CLK
    SLICE_X63Y25         FDRE                                         r  o0/An_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  o0/An_reg[0]/Q
                         net (fo=1, routed)           0.409     2.016    An_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.220 r  An_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.220    An[0]
    U2                                                                r  An[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o0/An_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.392ns (78.564%)  route 0.380ns (21.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.582     1.465    o0/CLK
    SLICE_X63Y25         FDRE                                         r  o0/An_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  o0/An_reg[3]/Q
                         net (fo=1, routed)           0.380     1.973    An_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.264     3.237 r  An_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.237    An[3]
    W4                                                                r  An[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o0/An_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.382ns (77.444%)  route 0.403ns (22.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.582     1.465    o0/CLK
    SLICE_X63Y25         FDRE                                         r  o0/An_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  o0/An_reg[1]/Q
                         net (fo=1, routed)           0.403     1.996    An_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.254     3.250 r  An_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.250    An[1]
    U4                                                                r  An[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o0/Now_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.416ns (75.505%)  route 0.459ns (24.495%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.581     1.464    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  o0/Now_reg[0]/Q
                         net (fo=7, routed)           0.120     1.725    o0/Now_reg_n_0_[0]
    SLICE_X63Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.770 r  o0/C_LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.339     2.110    C_LED_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.340 r  C_LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.340    C_LED[5]
    W6                                                                r  C_LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o0/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.422ns (70.023%)  route 0.609ns (29.977%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.581     1.464    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  o0/Now_reg[2]/Q
                         net (fo=7, routed)           0.266     1.871    o0/Now_reg_n_0_[2]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.916 r  o0/C_LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.343     2.259    C_LED_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.495 r  C_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.495    C_LED[3]
    V8                                                                r  C_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o0/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.392ns (65.560%)  route 0.731ns (34.440%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.581     1.464    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  o0/Now_reg[1]/Q
                         net (fo=7, routed)           0.383     1.989    o0/Now_reg_n_0_[1]
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.045     2.034 r  o0/C_LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.381    C_LED_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.587 r  C_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.587    C_LED[1]
    V5                                                                r  C_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o0/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.461ns (68.536%)  route 0.671ns (31.464%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.581     1.464    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  o0/Now_reg[2]/Q
                         net (fo=7, routed)           0.266     1.871    o0/Now_reg_n_0_[2]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.046     1.917 r  o0/C_LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.322    C_LED_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.596 r  C_LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.596    C_LED[6]
    W7                                                                r  C_LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o0/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.407ns (65.867%)  route 0.729ns (34.133%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.581     1.464    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  o0/Now_reg[1]/Q
                         net (fo=7, routed)           0.383     1.989    o0/Now_reg_n_0_[1]
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.045     2.034 r  o0/C_LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.346     2.379    C_LED_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.600 r  C_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.600    C_LED[2]
    U5                                                                r  C_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o0/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.485ns (67.006%)  route 0.731ns (32.994%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.581     1.464    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  o0/Now_reg[1]/Q
                         net (fo=7, routed)           0.383     1.989    o0/Now_reg_n_0_[1]
    SLICE_X63Y21         LUT3 (Prop_lut3_I1_O)        0.046     2.035 r  o0/C_LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.382    C_LED_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.298     3.680 r  C_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.680    C_LED[4]
    U8                                                                r  C_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o0/Now_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.978ns  (logic 0.580ns (29.326%)  route 1.398ns (70.674%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  num_reg[14]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  num_reg[14]/Q
                         net (fo=10, routed)          1.398     1.854    o0/Q[11]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.978 r  o0/Now[2]_i_1/O
                         net (fo=1, routed)           0.000     1.978    o0/Now[2]_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.501     4.842    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[2]/C

Slack:                    inf
  Source:                 num_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o0/Now_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.708ns  (logic 0.580ns (33.958%)  route 1.128ns (66.042%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE                         0.000     0.000 r  num_reg[5]/C
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  num_reg[5]/Q
                         net (fo=10, routed)          1.128     1.584    o0/Q[4]
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.708 r  o0/Now[1]_i_1/O
                         net (fo=1, routed)           0.000     1.708    o0/Now[1]_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.501     4.842    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[1]/C

Slack:                    inf
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o0/Now_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.580ns  (logic 0.580ns (36.719%)  route 1.000ns (63.281%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE                         0.000     0.000 r  num_reg[0]/C
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  num_reg[0]/Q
                         net (fo=11, routed)          1.000     1.456    o0/Q[0]
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     1.580 r  o0/Now[0]_i_1/O
                         net (fo=1, routed)           0.000     1.580    o0/Now[0]_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.501     4.842    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o0/Now_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.348%)  route 0.207ns (52.652%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE                         0.000     0.000 r  num_reg[1]/C
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_reg[1]/Q
                         net (fo=11, routed)          0.207     0.348    o0/Q[1]
    SLICE_X61Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.393 r  o0/Now[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    o0/Now[1]_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.848     1.975    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[1]/C

Slack:                    inf
  Source:                 num_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o0/Now_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.909%)  route 0.228ns (55.091%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE                         0.000     0.000 r  num_reg[4]/C
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_reg[4]/Q
                         net (fo=10, routed)          0.228     0.369    o0/Q[3]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.045     0.414 r  o0/Now[0]_i_1/O
                         net (fo=1, routed)           0.000     0.414    o0/Now[0]_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.848     1.975    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[0]/C

Slack:                    inf
  Source:                 num_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o0/Now_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.075%)  route 0.303ns (61.925%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  num_reg[10]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num_reg[10]/Q
                         net (fo=7, routed)           0.303     0.444    o0/Q[8]
    SLICE_X61Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.489 r  o0/Now[2]_i_1/O
                         net (fo=1, routed)           0.000     0.489    o0/Now[2]_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.848     1.975    o0/CLK
    SLICE_X61Y24         FDRE                                         r  o0/Now_reg[2]/C





