Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr  3 19:12:47 2024
| Host         : DESKTOP-GVNP8VL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fsm_timing_summary_routed.rpt -pb fsm_timing_summary_routed.pb -rpx fsm_timing_summary_routed.rpx -warn_on_violation
| Design       : fsm
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (17)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: ssd/state_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.400        0.000                      0                  407        0.185        0.000                      0                  407        4.500        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.400        0.000                      0                  407        0.185        0.000                      0                  407        4.500        0.000                       0                   233  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 generate_score.s_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_score.s_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 2.378ns (42.436%)  route 3.226ns (57.563%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  generate_score.s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  generate_score.s_reg[25]/Q
                         net (fo=2, routed)           0.961     6.568    generate_score.s_reg_n_0_[25]
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.692 r  generate_score.m[31]_i_17/O
                         net (fo=1, routed)           1.030     7.722    generate_score.m[31]_i_17_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  generate_score.m[31]_i_4/O
                         net (fo=34, routed)          1.235     9.081    generate_score.m[31]_i_4_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.205 r  generate_score.s[0]_i_7/O
                         net (fo=1, routed)           0.000     9.205    generate_score.s[0]_i_7_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.737 r  generate_score.s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.737    generate_score.s_reg[0]_i_2_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  generate_score.s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    generate_score.s_reg[4]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  generate_score.s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    generate_score.s_reg[8]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  generate_score.s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    generate_score.s_reg[12]_i_1_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  generate_score.s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    generate_score.s_reg[16]_i_1_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.307 r  generate_score.s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    generate_score.s_reg[20]_i_1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.421 r  generate_score.s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    generate_score.s_reg[24]_i_1_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.755 r  generate_score.s_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.755    generate_score.s_reg[28]_i_1_n_6
    SLICE_X63Y34         FDCE                                         r  generate_score.s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  generate_score.s_reg[29]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y34         FDCE (Setup_fdce_C_D)        0.062    15.155    generate_score.s_reg[29]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 generate_score.s_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_score.s_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 2.357ns (42.220%)  route 3.226ns (57.780%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  generate_score.s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  generate_score.s_reg[25]/Q
                         net (fo=2, routed)           0.961     6.568    generate_score.s_reg_n_0_[25]
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.692 r  generate_score.m[31]_i_17/O
                         net (fo=1, routed)           1.030     7.722    generate_score.m[31]_i_17_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  generate_score.m[31]_i_4/O
                         net (fo=34, routed)          1.235     9.081    generate_score.m[31]_i_4_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.205 r  generate_score.s[0]_i_7/O
                         net (fo=1, routed)           0.000     9.205    generate_score.s[0]_i_7_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.737 r  generate_score.s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.737    generate_score.s_reg[0]_i_2_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  generate_score.s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    generate_score.s_reg[4]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  generate_score.s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    generate_score.s_reg[8]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  generate_score.s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    generate_score.s_reg[12]_i_1_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  generate_score.s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    generate_score.s_reg[16]_i_1_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.307 r  generate_score.s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    generate_score.s_reg[20]_i_1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.421 r  generate_score.s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    generate_score.s_reg[24]_i_1_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.734 r  generate_score.s_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.734    generate_score.s_reg[28]_i_1_n_4
    SLICE_X63Y34         FDCE                                         r  generate_score.s_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  generate_score.s_reg[31]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y34         FDCE (Setup_fdce_C_D)        0.062    15.155    generate_score.s_reg[31]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 generate_score.s_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_score.s_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 2.283ns (41.444%)  route 3.226ns (58.556%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  generate_score.s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  generate_score.s_reg[25]/Q
                         net (fo=2, routed)           0.961     6.568    generate_score.s_reg_n_0_[25]
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.692 r  generate_score.m[31]_i_17/O
                         net (fo=1, routed)           1.030     7.722    generate_score.m[31]_i_17_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  generate_score.m[31]_i_4/O
                         net (fo=34, routed)          1.235     9.081    generate_score.m[31]_i_4_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.205 r  generate_score.s[0]_i_7/O
                         net (fo=1, routed)           0.000     9.205    generate_score.s[0]_i_7_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.737 r  generate_score.s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.737    generate_score.s_reg[0]_i_2_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  generate_score.s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    generate_score.s_reg[4]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  generate_score.s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    generate_score.s_reg[8]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  generate_score.s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    generate_score.s_reg[12]_i_1_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  generate_score.s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    generate_score.s_reg[16]_i_1_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.307 r  generate_score.s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    generate_score.s_reg[20]_i_1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.421 r  generate_score.s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    generate_score.s_reg[24]_i_1_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.660 r  generate_score.s_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.660    generate_score.s_reg[28]_i_1_n_5
    SLICE_X63Y34         FDCE                                         r  generate_score.s_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  generate_score.s_reg[30]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y34         FDCE (Setup_fdce_C_D)        0.062    15.155    generate_score.s_reg[30]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  4.495    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 generate_score.s_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_score.s_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 2.267ns (41.273%)  route 3.226ns (58.727%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  generate_score.s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  generate_score.s_reg[25]/Q
                         net (fo=2, routed)           0.961     6.568    generate_score.s_reg_n_0_[25]
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.692 r  generate_score.m[31]_i_17/O
                         net (fo=1, routed)           1.030     7.722    generate_score.m[31]_i_17_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  generate_score.m[31]_i_4/O
                         net (fo=34, routed)          1.235     9.081    generate_score.m[31]_i_4_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.205 r  generate_score.s[0]_i_7/O
                         net (fo=1, routed)           0.000     9.205    generate_score.s[0]_i_7_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.737 r  generate_score.s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.737    generate_score.s_reg[0]_i_2_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  generate_score.s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    generate_score.s_reg[4]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  generate_score.s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    generate_score.s_reg[8]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  generate_score.s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    generate_score.s_reg[12]_i_1_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  generate_score.s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    generate_score.s_reg[16]_i_1_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.307 r  generate_score.s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    generate_score.s_reg[20]_i_1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.421 r  generate_score.s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.421    generate_score.s_reg[24]_i_1_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.644 r  generate_score.s_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.644    generate_score.s_reg[28]_i_1_n_7
    SLICE_X63Y34         FDCE                                         r  generate_score.s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  generate_score.s_reg[28]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y34         FDCE (Setup_fdce_C_D)        0.062    15.155    generate_score.s_reg[28]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 generate_score.s_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_score.s_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 2.264ns (41.241%)  route 3.226ns (58.759%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  generate_score.s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  generate_score.s_reg[25]/Q
                         net (fo=2, routed)           0.961     6.568    generate_score.s_reg_n_0_[25]
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.692 r  generate_score.m[31]_i_17/O
                         net (fo=1, routed)           1.030     7.722    generate_score.m[31]_i_17_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  generate_score.m[31]_i_4/O
                         net (fo=34, routed)          1.235     9.081    generate_score.m[31]_i_4_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.205 r  generate_score.s[0]_i_7/O
                         net (fo=1, routed)           0.000     9.205    generate_score.s[0]_i_7_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.737 r  generate_score.s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.737    generate_score.s_reg[0]_i_2_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  generate_score.s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    generate_score.s_reg[4]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  generate_score.s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    generate_score.s_reg[8]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  generate_score.s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    generate_score.s_reg[12]_i_1_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  generate_score.s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    generate_score.s_reg[16]_i_1_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.307 r  generate_score.s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    generate_score.s_reg[20]_i_1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.641 r  generate_score.s_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.641    generate_score.s_reg[24]_i_1_n_6
    SLICE_X63Y33         FDCE                                         r  generate_score.s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  generate_score.s_reg[25]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X63Y33         FDCE (Setup_fdce_C_D)        0.062    15.178    generate_score.s_reg[25]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 generate_score.s_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_score.s_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 2.243ns (41.015%)  route 3.226ns (58.984%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  generate_score.s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  generate_score.s_reg[25]/Q
                         net (fo=2, routed)           0.961     6.568    generate_score.s_reg_n_0_[25]
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.692 r  generate_score.m[31]_i_17/O
                         net (fo=1, routed)           1.030     7.722    generate_score.m[31]_i_17_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  generate_score.m[31]_i_4/O
                         net (fo=34, routed)          1.235     9.081    generate_score.m[31]_i_4_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.205 r  generate_score.s[0]_i_7/O
                         net (fo=1, routed)           0.000     9.205    generate_score.s[0]_i_7_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.737 r  generate_score.s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.737    generate_score.s_reg[0]_i_2_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  generate_score.s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    generate_score.s_reg[4]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  generate_score.s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    generate_score.s_reg[8]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  generate_score.s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    generate_score.s_reg[12]_i_1_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  generate_score.s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    generate_score.s_reg[16]_i_1_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.307 r  generate_score.s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    generate_score.s_reg[20]_i_1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.620 r  generate_score.s_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.620    generate_score.s_reg[24]_i_1_n_4
    SLICE_X63Y33         FDCE                                         r  generate_score.s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  generate_score.s_reg[27]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X63Y33         FDCE (Setup_fdce_C_D)        0.062    15.178    generate_score.s_reg[27]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 generate_score.s_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_score.s_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 2.150ns (39.995%)  route 3.226ns (60.005%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  generate_score.s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  generate_score.s_reg[25]/Q
                         net (fo=2, routed)           0.961     6.568    generate_score.s_reg_n_0_[25]
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.692 r  generate_score.m[31]_i_17/O
                         net (fo=1, routed)           1.030     7.722    generate_score.m[31]_i_17_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  generate_score.m[31]_i_4/O
                         net (fo=34, routed)          1.235     9.081    generate_score.m[31]_i_4_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.205 r  generate_score.s[0]_i_7/O
                         net (fo=1, routed)           0.000     9.205    generate_score.s[0]_i_7_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.737 r  generate_score.s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.737    generate_score.s_reg[0]_i_2_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  generate_score.s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    generate_score.s_reg[4]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  generate_score.s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    generate_score.s_reg[8]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  generate_score.s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    generate_score.s_reg[12]_i_1_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  generate_score.s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    generate_score.s_reg[16]_i_1_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.527 r  generate_score.s_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.527    generate_score.s_reg[20]_i_1_n_6
    SLICE_X63Y32         FDCE                                         r  generate_score.s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X63Y32         FDCE                                         r  generate_score.s_reg[21]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y32         FDCE (Setup_fdce_C_D)        0.062    15.153    generate_score.s_reg[21]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 generate_score.s_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_score.s_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 2.169ns (40.206%)  route 3.226ns (59.794%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  generate_score.s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  generate_score.s_reg[25]/Q
                         net (fo=2, routed)           0.961     6.568    generate_score.s_reg_n_0_[25]
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.692 r  generate_score.m[31]_i_17/O
                         net (fo=1, routed)           1.030     7.722    generate_score.m[31]_i_17_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  generate_score.m[31]_i_4/O
                         net (fo=34, routed)          1.235     9.081    generate_score.m[31]_i_4_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.205 r  generate_score.s[0]_i_7/O
                         net (fo=1, routed)           0.000     9.205    generate_score.s[0]_i_7_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.737 r  generate_score.s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.737    generate_score.s_reg[0]_i_2_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  generate_score.s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    generate_score.s_reg[4]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  generate_score.s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    generate_score.s_reg[8]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  generate_score.s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    generate_score.s_reg[12]_i_1_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  generate_score.s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    generate_score.s_reg[16]_i_1_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.307 r  generate_score.s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    generate_score.s_reg[20]_i_1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.546 r  generate_score.s_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.546    generate_score.s_reg[24]_i_1_n_5
    SLICE_X63Y33         FDCE                                         r  generate_score.s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  generate_score.s_reg[26]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X63Y33         FDCE (Setup_fdce_C_D)        0.062    15.178    generate_score.s_reg[26]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 generate_score.s_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_score.s_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 2.129ns (39.760%)  route 3.226ns (60.240%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  generate_score.s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  generate_score.s_reg[25]/Q
                         net (fo=2, routed)           0.961     6.568    generate_score.s_reg_n_0_[25]
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.692 r  generate_score.m[31]_i_17/O
                         net (fo=1, routed)           1.030     7.722    generate_score.m[31]_i_17_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  generate_score.m[31]_i_4/O
                         net (fo=34, routed)          1.235     9.081    generate_score.m[31]_i_4_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.205 r  generate_score.s[0]_i_7/O
                         net (fo=1, routed)           0.000     9.205    generate_score.s[0]_i_7_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.737 r  generate_score.s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.737    generate_score.s_reg[0]_i_2_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  generate_score.s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    generate_score.s_reg[4]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  generate_score.s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    generate_score.s_reg[8]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  generate_score.s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    generate_score.s_reg[12]_i_1_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  generate_score.s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    generate_score.s_reg[16]_i_1_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.506 r  generate_score.s_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.506    generate_score.s_reg[20]_i_1_n_4
    SLICE_X63Y32         FDCE                                         r  generate_score.s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X63Y32         FDCE                                         r  generate_score.s_reg[23]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y32         FDCE (Setup_fdce_C_D)        0.062    15.153    generate_score.s_reg[23]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 generate_score.s_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_score.s_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 2.153ns (40.028%)  route 3.226ns (59.971%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  generate_score.s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  generate_score.s_reg[25]/Q
                         net (fo=2, routed)           0.961     6.568    generate_score.s_reg_n_0_[25]
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.692 r  generate_score.m[31]_i_17/O
                         net (fo=1, routed)           1.030     7.722    generate_score.m[31]_i_17_n_0
    SLICE_X62Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  generate_score.m[31]_i_4/O
                         net (fo=34, routed)          1.235     9.081    generate_score.m[31]_i_4_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.205 r  generate_score.s[0]_i_7/O
                         net (fo=1, routed)           0.000     9.205    generate_score.s[0]_i_7_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.737 r  generate_score.s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.737    generate_score.s_reg[0]_i_2_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  generate_score.s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.851    generate_score.s_reg[4]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.965 r  generate_score.s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.965    generate_score.s_reg[8]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.079 r  generate_score.s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    generate_score.s_reg[12]_i_1_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.193 r  generate_score.s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.193    generate_score.s_reg[16]_i_1_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.307 r  generate_score.s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.307    generate_score.s_reg[20]_i_1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.530 r  generate_score.s_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.530    generate_score.s_reg[24]_i_1_n_7
    SLICE_X63Y33         FDCE                                         r  generate_score.s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  generate_score.s_reg[24]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X63Y33         FDCE (Setup_fdce_C_D)        0.062    15.178    generate_score.s_reg[24]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  4.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X56Y32         FDPE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDPE (Prop_fdpe_C_Q)         0.148     1.593 r  FSM_onehot_current_state_reg[0]/Q
                         net (fo=1, routed)           0.059     1.652    FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X56Y32         LUT2 (Prop_lut2_I0_O)        0.098     1.750 r  FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.750    FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X56Y32         FDCE                                         r  FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X56Y32         FDCE                                         r  FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X56Y32         FDCE (Hold_fdce_C_D)         0.120     1.565    FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  FSM_onehot_current_state_reg[4]/Q
                         net (fo=2, routed)           0.071     1.658    FSM_onehot_current_state_reg_n_0_[4]
    SLICE_X56Y26         LUT2 (Prop_lut2_I0_O)        0.098     1.756 r  FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.756    FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.121     1.560    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 generate_score.s_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_score.s_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X63Y32         FDCE                                         r  generate_score.s_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  generate_score.s_reg[23]/Q
                         net (fo=2, routed)           0.117     1.730    generate_score.s_reg_n_0_[23]
    SLICE_X63Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.775 r  generate_score.s[20]_i_2/O
                         net (fo=1, routed)           0.000     1.775    generate_score.s[20]_i_2_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.838 r  generate_score.s_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    generate_score.s_reg[20]_i_1_n_4
    SLICE_X63Y32         FDCE                                         r  generate_score.s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X63Y32         FDCE                                         r  generate_score.s_reg[23]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y32         FDCE (Hold_fdce_C_D)         0.105     1.577    generate_score.s_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 generate_score.z_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generate_score.z_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y32         FDCE                                         r  generate_score.z_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  generate_score.z_reg[23]/Q
                         net (fo=2, routed)           0.117     1.730    generate_score.z_reg_n_0_[23]
    SLICE_X65Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.775 r  generate_score.z[20]_i_2/O
                         net (fo=1, routed)           0.000     1.775    generate_score.z[20]_i_2_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.838 r  generate_score.z_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    generate_score.z_reg[20]_i_1_n_4
    SLICE_X65Y32         FDCE                                         r  generate_score.z_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X65Y32         FDCE                                         r  generate_score.z_reg[23]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y32         FDCE (Hold_fdce_C_D)         0.105     1.577    generate_score.z_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ssd/state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/state_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.249ns (63.560%)  route 0.143ns (36.440%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.585     1.468    ssd/CLK
    SLICE_X62Y22         FDCE                                         r  ssd/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  ssd/state_reg[6]/Q
                         net (fo=3, routed)           0.143     1.752    ssd/state_reg_n_0_[6]
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.797 r  ssd/state[12]_i_2/O
                         net (fo=1, routed)           0.000     1.797    ssd/state[12]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.860 r  ssd/state_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    ssd/state_reg[12]_i_1_n_4
    SLICE_X62Y24         FDCE                                         r  ssd/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.850     1.977    ssd/CLK
    SLICE_X62Y24         FDCE                                         r  ssd/state_reg[15]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.105     1.583    ssd/state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ssd/state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/state_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.582     1.465    ssd/CLK
    SLICE_X62Y24         FDCE                                         r  ssd/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  ssd/state_reg[14]/Q
                         net (fo=3, routed)           0.133     1.739    ssd/state_reg_n_0_[14]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  ssd/state_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    ssd/state_reg[12]_i_1_n_5
    SLICE_X62Y24         FDCE                                         r  ssd/state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.850     1.977    ssd/CLK
    SLICE_X62Y24         FDCE                                         r  ssd/state_reg[14]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.105     1.570    ssd/state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ssd/state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.585     1.468    ssd/CLK
    SLICE_X62Y22         FDCE                                         r  ssd/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  ssd/state_reg[6]/Q
                         net (fo=3, routed)           0.134     1.743    ssd/state_reg_n_0_[6]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  ssd/state_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    ssd/state_reg[4]_i_1_n_5
    SLICE_X62Y22         FDCE                                         r  ssd/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.853     1.980    ssd/CLK
    SLICE_X62Y22         FDCE                                         r  ssd/state_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.105     1.573    ssd/state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.513%)  route 0.181ns (52.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  FSM_onehot_current_state_reg[5]/Q
                         net (fo=2, routed)           0.181     1.784    FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.063     1.502    FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.249ns (60.184%)  route 0.165ns (39.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  FSM_onehot_current_state_reg[4]/Q
                         net (fo=2, routed)           0.165     1.752    FSM_onehot_current_state_reg_n_0_[4]
    SLICE_X56Y26         LUT3 (Prop_lut3_I2_O)        0.101     1.853 r  FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.853    FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.131     1.570    FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.002%)  route 0.167ns (52.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=18, routed)          0.167     1.754    FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X57Y27         FDCE                                         r  led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X57Y27         FDCE                                         r  led_reg[14]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X57Y27         FDCE (Hold_fdce_C_D)         0.016     1.470    led_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X56Y32   FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y32   FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   generate_i.cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y30   generate_i.cnt_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y32   FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y32   FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y32   FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y32   FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   FSM_onehot_current_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   FSM_onehot_current_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y32   FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y32   FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y32   FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y32   FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   FSM_onehot_current_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   FSM_onehot_current_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   FSM_onehot_current_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.466ns  (logic 4.609ns (54.444%)  route 3.857ns (45.556%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[1]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ssd/addr_reg[1]/Q
                         net (fo=9, routed)           0.704     1.123    ssd/addr[1]
    SLICE_X62Y26         LUT6 (Prop_lut6_I3_O)        0.299     1.422 r  ssd/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.007     2.429    ssd/sel0[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.153     2.582 r  ssd/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.145     4.728    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738     8.466 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.466    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.382ns  (logic 4.614ns (55.046%)  route 3.768ns (44.954%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[1]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ssd/addr_reg[1]/Q
                         net (fo=9, routed)           0.704     1.123    ssd/addr[1]
    SLICE_X62Y26         LUT6 (Prop_lut6_I3_O)        0.299     1.422 f  ssd/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.022     2.444    ssd/sel0[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.152     2.596 r  ssd/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.042     4.638    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744     8.382 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.382    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.155ns  (logic 4.346ns (53.296%)  route 3.809ns (46.704%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[1]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ssd/addr_reg[1]/Q
                         net (fo=9, routed)           0.704     1.123    ssd/addr[1]
    SLICE_X62Y26         LUT6 (Prop_lut6_I3_O)        0.299     1.422 r  ssd/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.007     2.429    ssd/sel0[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.124     2.553 r  ssd/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.097     4.651    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.155 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.155    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.021ns  (logic 4.599ns (57.336%)  route 3.422ns (42.664%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[1]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ssd/addr_reg[1]/Q
                         net (fo=9, routed)           0.706     1.125    ssd/addr[1]
    SLICE_X62Y26         LUT6 (Prop_lut6_I3_O)        0.299     1.424 r  ssd/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.870     2.294    ssd/sel0[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.148     2.442 r  ssd/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.846     4.288    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733     8.021 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.021    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.854ns  (logic 4.378ns (55.735%)  route 3.477ns (44.265%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[1]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ssd/addr_reg[1]/Q
                         net (fo=9, routed)           0.704     1.123    ssd/addr[1]
    SLICE_X62Y26         LUT6 (Prop_lut6_I3_O)        0.299     1.422 f  ssd/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.022     2.444    ssd/sel0[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.124     2.568 r  ssd/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.750     4.319    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.854 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.854    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.794ns  (logic 4.353ns (55.848%)  route 3.441ns (44.152%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[1]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ssd/addr_reg[1]/Q
                         net (fo=9, routed)           0.758     1.177    ssd/addr[1]
    SLICE_X62Y26         LUT6 (Prop_lut6_I3_O)        0.299     1.476 r  ssd/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.850     2.326    ssd/sel0[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.124     2.450 r  ssd/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.833     4.283    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.794 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.794    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.703ns  (logic 4.377ns (56.827%)  route 3.325ns (43.173%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[1]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ssd/addr_reg[1]/Q
                         net (fo=9, routed)           0.706     1.125    ssd/addr[1]
    SLICE_X62Y26         LUT6 (Prop_lut6_I3_O)        0.299     1.424 r  ssd/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.870     2.294    ssd/sel0[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     2.418 r  ssd/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.749     4.167    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.703 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.703    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.172ns  (logic 4.443ns (61.948%)  route 2.729ns (38.052%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[1]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ssd/addr_reg[1]/Q
                         net (fo=9, routed)           1.056     1.475    ssd/addr[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.321     1.796 r  ssd/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.469    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703     7.172 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.172    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.221ns (59.139%)  route 2.916ns (40.861%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[1]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ssd/addr_reg[1]/Q
                         net (fo=9, routed)           1.056     1.475    ssd/addr[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.299     1.774 r  ssd/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.861     3.634    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     7.137 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.137    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 4.478ns (64.526%)  route 2.462ns (35.474%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[1]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ssd/addr_reg[1]/Q
                         net (fo=9, routed)           0.654     1.073    ssd/addr[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.325     1.398 r  ssd/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     3.206    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734     6.940 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.940    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.183ns (46.125%)  route 0.214ns (53.875%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[0]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/addr_reg[0]/Q
                         net (fo=10, routed)          0.214     0.355    ssd/addr[0]
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.042     0.397 r  ssd/addr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.397    ssd/plusOp[1]
    SLICE_X63Y26         FDRE                                         r  ssd/addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.186ns (46.529%)  route 0.214ns (53.471%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[0]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ssd/addr_reg[0]/Q
                         net (fo=10, routed)          0.214     0.355    ssd/addr[0]
    SLICE_X63Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.400 r  ssd/addr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.400    ssd/plusOp[0]
    SLICE_X63Y26         FDRE                                         r  ssd/addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.410ns (71.845%)  route 0.553ns (28.155%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[0]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ssd/addr_reg[0]/Q
                         net (fo=10, routed)          0.272     0.413    ssd/addr[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.458 r  ssd/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.280     0.739    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.963 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.963    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.450ns (70.740%)  route 0.600ns (29.260%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[0]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/addr_reg[0]/Q
                         net (fo=10, routed)          0.272     0.413    ssd/addr[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.043     0.456 r  ssd/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     0.784    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.266     2.050 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.050    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.390ns (66.956%)  route 0.686ns (33.044%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[0]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ssd/addr_reg[0]/Q
                         net (fo=10, routed)          0.272     0.413    ssd/addr[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.458 r  ssd/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.414     0.872    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     2.076 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.076    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.443ns (67.792%)  route 0.685ns (32.208%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[0]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/addr_reg[0]/Q
                         net (fo=10, routed)          0.155     0.296    ssd/addr[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.341 r  ssd/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.115     0.456    ssd/sel0[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.501 r  ssd/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.416     0.916    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.128 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.128    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.468ns (68.601%)  route 0.672ns (31.399%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[0]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/addr_reg[0]/Q
                         net (fo=10, routed)          0.272     0.413    ssd/addr[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.043     0.456 r  ssd/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     0.856    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     2.140 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.140    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.467ns (67.514%)  route 0.706ns (32.486%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[0]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/addr_reg[0]/Q
                         net (fo=10, routed)          0.156     0.297    ssd/addr[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.342 r  ssd/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.159     0.501    ssd/sel0[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.045     0.546 r  ssd/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.391     0.937    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.173 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.173    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.467ns (65.184%)  route 0.784ns (34.816%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[0]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/addr_reg[0]/Q
                         net (fo=10, routed)          0.156     0.297    ssd/addr[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.342 r  ssd/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.235     0.577    ssd/sel0[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.045     0.622 r  ssd/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.393     1.015    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.251 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.251    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.530ns (67.770%)  route 0.728ns (32.230%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  ssd/addr_reg[0]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/addr_reg[0]/Q
                         net (fo=10, routed)          0.156     0.297    ssd/addr[0]
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.342 r  ssd/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.159     0.501    ssd/sel0[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.048     0.549 r  ssd/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.413     0.962    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.296     2.258 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.258    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 generate_score.m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.770ns  (logic 4.471ns (50.985%)  route 4.299ns (49.015%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.617     5.138    clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  generate_score.m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  generate_score.m_reg[3]/Q
                         net (fo=3, routed)           1.146     6.740    ssd/Q[3]
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.864 r  ssd/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.007     7.872    ssd/sel0[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.153     8.025 r  ssd/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.145    10.170    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    13.908 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.908    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generate_score.m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.686ns  (logic 4.476ns (51.532%)  route 4.210ns (48.468%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.617     5.138    clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  generate_score.m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  generate_score.m_reg[3]/Q
                         net (fo=3, routed)           1.146     6.740    ssd/Q[3]
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.864 f  ssd/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.022     7.887    ssd/sel0[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.152     8.039 r  ssd/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.042    10.080    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744    13.824 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.824    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generate_score.m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.459ns  (logic 4.208ns (49.751%)  route 4.251ns (50.249%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.617     5.138    clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  generate_score.m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  generate_score.m_reg[3]/Q
                         net (fo=3, routed)           1.146     6.740    ssd/Q[3]
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.864 r  ssd/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.007     7.872    ssd/sel0[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.124     7.996 r  ssd/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.097    10.093    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.597 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.597    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generate_score.m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.198ns  (logic 4.461ns (54.415%)  route 3.737ns (45.585%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.617     5.138    clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  generate_score.m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  generate_score.m_reg[1]/Q
                         net (fo=3, routed)           1.021     6.615    ssd/Q[1]
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.739 r  ssd/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.870     7.609    ssd/sel0[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.148     7.757 r  ssd/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.846     9.603    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    13.337 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.337    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generate_score.m_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.158ns  (logic 4.240ns (51.968%)  route 3.918ns (48.032%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.617     5.138    clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  generate_score.m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  generate_score.m_reg[3]/Q
                         net (fo=3, routed)           1.146     6.740    ssd/Q[3]
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.864 f  ssd/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.022     7.887    ssd/sel0[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.124     8.011 r  ssd/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.750     9.761    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.296 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.296    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generate_score.m_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.907ns  (logic 4.215ns (53.303%)  route 3.692ns (46.697%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.617     5.138    clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  generate_score.m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  generate_score.m_reg[2]/Q
                         net (fo=3, routed)           1.009     6.604    ssd/Q[2]
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.728 r  ssd/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.850     7.578    ssd/sel0[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.124     7.702 r  ssd/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.833     9.535    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.045 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.045    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.944ns  (logic 4.024ns (50.658%)  route 3.920ns (49.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X54Y27         FDCE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  led_reg[6]/Q
                         net (fo=1, routed)           3.920     9.513    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.019 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.019    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generate_score.m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.880ns  (logic 4.239ns (53.799%)  route 3.640ns (46.200%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.617     5.138    clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  generate_score.m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  generate_score.m_reg[1]/Q
                         net (fo=3, routed)           1.021     6.615    ssd/Q[1]
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.739 r  ssd/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.870     7.609    ssd/sel0[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.733 r  ssd/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.749     9.483    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.018 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.018    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.927ns  (logic 3.960ns (49.955%)  route 3.967ns (50.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X55Y24         FDCE                                         r  led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  led_reg[8]/Q
                         net (fo=1, routed)           3.967     9.495    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.999 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.999    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 4.023ns (50.889%)  route 3.882ns (49.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  led_reg[0]/Q
                         net (fo=1, routed)           3.882     9.474    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.979 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.979    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.350ns (72.786%)  route 0.505ns (27.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X58Y29         FDCE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  led_reg[9]/Q
                         net (fo=1, routed)           0.505     2.114    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.323 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.323    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.346ns (70.908%)  route 0.552ns (29.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X57Y29         FDCE                                         r  led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  led_reg[11]/Q
                         net (fo=1, routed)           0.552     2.135    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.340 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.340    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.390ns (70.329%)  route 0.587ns (29.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X56Y27         FDCE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  led_reg[10]/Q
                         net (fo=1, routed)           0.587     2.192    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.418 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.418    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generate_score.s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.443ns (67.045%)  route 0.709ns (32.955%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  generate_score.s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  generate_score.s_reg[0]/Q
                         net (fo=4, routed)           0.137     1.746    ssd/Din__0[8]
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.791 r  ssd/seg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.157     1.948    ssd/sel0[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.045     1.993 r  ssd/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.408    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.620 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.620    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.357ns (61.413%)  route 0.853ns (38.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X57Y27         FDCE                                         r  led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  led_reg[14]/Q
                         net (fo=1, routed)           0.853     2.435    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.651 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.651    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.349ns (61.570%)  route 0.842ns (38.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X58Y27         FDCE                                         r  led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  led_reg[13]/Q
                         net (fo=1, routed)           0.842     2.450    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.659 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.659    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generate_score.z_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.467ns (66.833%)  route 0.728ns (33.167%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  generate_score.z_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  generate_score.z_reg[2]/Q
                         net (fo=3, routed)           0.178     1.787    ssd/Din__0[6]
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  ssd/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.159     1.991    ssd/sel0[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.045     2.036 r  ssd/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.427    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.663 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.663    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generate_score.z_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.467ns (66.806%)  route 0.729ns (33.194%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  generate_score.z_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  generate_score.z_reg[1]/Q
                         net (fo=3, routed)           0.125     1.734    ssd/Din__0[5]
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.779 r  ssd/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.211     1.990    ssd/sel0[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.045     2.035 r  ssd/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.428    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.665 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.665    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generate_score.s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.437ns (63.192%)  route 0.837ns (36.808%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  generate_score.s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  generate_score.s_reg[0]/Q
                         net (fo=4, routed)           0.137     1.746    ssd/Din__0[8]
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.791 r  ssd/seg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.166     1.957    ssd/sel0[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.045     2.002 r  ssd/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.534     2.536    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.741 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.741    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generate_score.z_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.530ns (67.112%)  route 0.750ns (32.888%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  generate_score.z_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  generate_score.z_reg[2]/Q
                         net (fo=3, routed)           0.178     1.787    ssd/Din__0[6]
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  ssd/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.159     1.991    ssd/sel0[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.048     2.039 r  ssd/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.452    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.296     3.748 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.748    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           235 Endpoints
Min Delay           235 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.641ns  (logic 2.266ns (34.120%)  route 4.375ns (65.880%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.519     4.969    sw_IBUF[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.093 r  FSM_onehot_current_state[5]_i_6/O
                         net (fo=1, routed)           0.000     5.093    FSM_onehot_current_state[5]_i_6_n_0
    SLICE_X55Y27         MUXF7 (Prop_muxf7_I1_O)      0.245     5.338 r  FSM_onehot_current_state_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     5.338    FSM_onehot_current_state_reg[5]_i_3_n_0
    SLICE_X55Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     5.442 r  FSM_onehot_current_state_reg[5]_i_2/O
                         net (fo=3, routed)           0.856     6.299    FSM_onehot_current_state_reg[5]_i_2_n_0
    SLICE_X56Y26         LUT3 (Prop_lut3_I1_O)        0.342     6.641 r  FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     6.641    FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.438     4.779    clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.615ns  (logic 2.240ns (33.861%)  route 4.375ns (66.139%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.519     4.969    sw_IBUF[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.093 f  FSM_onehot_current_state[5]_i_6/O
                         net (fo=1, routed)           0.000     5.093    FSM_onehot_current_state[5]_i_6_n_0
    SLICE_X55Y27         MUXF7 (Prop_muxf7_I1_O)      0.245     5.338 f  FSM_onehot_current_state_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     5.338    FSM_onehot_current_state_reg[5]_i_3_n_0
    SLICE_X55Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     5.442 f  FSM_onehot_current_state_reg[5]_i_2/O
                         net (fo=3, routed)           0.856     6.299    FSM_onehot_current_state_reg[5]_i_2_n_0
    SLICE_X56Y26         LUT3 (Prop_lut3_I1_O)        0.316     6.615 r  FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     6.615    FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.438     4.779    clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.605ns  (logic 2.240ns (33.912%)  route 4.365ns (66.088%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.519     4.969    sw_IBUF[4]
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.093 f  FSM_onehot_current_state[5]_i_6/O
                         net (fo=1, routed)           0.000     5.093    FSM_onehot_current_state[5]_i_6_n_0
    SLICE_X55Y27         MUXF7 (Prop_muxf7_I1_O)      0.245     5.338 f  FSM_onehot_current_state_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     5.338    FSM_onehot_current_state_reg[5]_i_3_n_0
    SLICE_X55Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     5.442 f  FSM_onehot_current_state_reg[5]_i_2/O
                         net (fo=3, routed)           0.846     6.289    FSM_onehot_current_state_reg[5]_i_2_n_0
    SLICE_X56Y26         LUT2 (Prop_lut2_I1_O)        0.316     6.605 r  FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     6.605    FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.438     4.779    clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            generate_score.m_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.310ns  (logic 1.441ns (22.840%)  route 4.869ns (77.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=232, routed)         4.869     6.310    rst_IBUF
    SLICE_X62Y28         FDCE                                         f  generate_score.m_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.507     4.848    clk_IBUF_BUFG
    SLICE_X62Y28         FDCE                                         r  generate_score.m_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            generate_score.m_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.310ns  (logic 1.441ns (22.840%)  route 4.869ns (77.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=232, routed)         4.869     6.310    rst_IBUF
    SLICE_X62Y28         FDCE                                         f  generate_score.m_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.507     4.848    clk_IBUF_BUFG
    SLICE_X62Y28         FDCE                                         r  generate_score.m_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            generate_score.s_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.306ns  (logic 1.441ns (22.856%)  route 4.865ns (77.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=232, routed)         4.865     6.306    rst_IBUF
    SLICE_X63Y28         FDCE                                         f  generate_score.s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.507     4.848    clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  generate_score.s_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            generate_score.s_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.306ns  (logic 1.441ns (22.856%)  route 4.865ns (77.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=232, routed)         4.865     6.306    rst_IBUF
    SLICE_X63Y28         FDCE                                         f  generate_score.s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.507     4.848    clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  generate_score.s_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            generate_score.s_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.306ns  (logic 1.441ns (22.856%)  route 4.865ns (77.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=232, routed)         4.865     6.306    rst_IBUF
    SLICE_X63Y28         FDCE                                         f  generate_score.s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.507     4.848    clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  generate_score.s_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            generate_score.s_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.306ns  (logic 1.441ns (22.856%)  route 4.865ns (77.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=232, routed)         4.865     6.306    rst_IBUF
    SLICE_X63Y28         FDCE                                         f  generate_score.s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.507     4.848    clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  generate_score.s_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            generate_score.s_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.272ns  (logic 1.441ns (22.981%)  route 4.830ns (77.019%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=232, routed)         4.830     6.272    rst_IBUF
    SLICE_X63Y34         FDCE                                         f  generate_score.s_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.513     4.854    clk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  generate_score.s_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.459ns  (logic 0.478ns (32.745%)  route 0.981ns (67.255%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           0.685     0.921    sw_IBUF[12]
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.045     0.966 f  FSM_onehot_current_state[5]_i_8/O
                         net (fo=1, routed)           0.000     0.966    FSM_onehot_current_state[5]_i_8_n_0
    SLICE_X55Y27         MUXF7 (Prop_muxf7_I1_O)      0.065     1.031 f  FSM_onehot_current_state_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     1.031    FSM_onehot_current_state_reg[5]_i_4_n_0
    SLICE_X55Y27         MUXF8 (Prop_muxf8_I1_O)      0.019     1.050 f  FSM_onehot_current_state_reg[5]_i_2/O
                         net (fo=3, routed)           0.296     1.347    FSM_onehot_current_state_reg[5]_i_2_n_0
    SLICE_X56Y26         LUT2 (Prop_lut2_I1_O)        0.112     1.459 r  FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.459    FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[5]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.463ns  (logic 0.477ns (32.587%)  route 0.986ns (67.413%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           0.685     0.921    sw_IBUF[12]
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.045     0.966 r  FSM_onehot_current_state[5]_i_8/O
                         net (fo=1, routed)           0.000     0.966    FSM_onehot_current_state[5]_i_8_n_0
    SLICE_X55Y27         MUXF7 (Prop_muxf7_I1_O)      0.065     1.031 r  FSM_onehot_current_state_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     1.031    FSM_onehot_current_state_reg[5]_i_4_n_0
    SLICE_X55Y27         MUXF8 (Prop_muxf8_I1_O)      0.019     1.050 r  FSM_onehot_current_state_reg[5]_i_2/O
                         net (fo=3, routed)           0.301     1.352    FSM_onehot_current_state_reg[5]_i_2_n_0
    SLICE_X56Y26         LUT3 (Prop_lut3_I1_O)        0.111     1.463 r  FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.463    FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.478ns (32.633%)  route 0.986ns (67.367%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           0.685     0.921    sw_IBUF[12]
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.045     0.966 f  FSM_onehot_current_state[5]_i_8/O
                         net (fo=1, routed)           0.000     0.966    FSM_onehot_current_state[5]_i_8_n_0
    SLICE_X55Y27         MUXF7 (Prop_muxf7_I1_O)      0.065     1.031 f  FSM_onehot_current_state_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     1.031    FSM_onehot_current_state_reg[5]_i_4_n_0
    SLICE_X55Y27         MUXF8 (Prop_muxf8_I1_O)      0.019     1.050 f  FSM_onehot_current_state_reg[5]_i_2/O
                         net (fo=3, routed)           0.301     1.352    FSM_onehot_current_state_reg[5]_i_2_n_0
    SLICE_X56Y26         LUT3 (Prop_lut3_I1_O)        0.112     1.464 r  FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.464    FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.210ns (13.271%)  route 1.369ns (86.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=232, routed)         1.369     1.579    rst_IBUF
    SLICE_X54Y25         FDCE                                         f  led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X54Y25         FDCE                                         r  led_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.210ns (13.271%)  route 1.369ns (86.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=232, routed)         1.369     1.579    rst_IBUF
    SLICE_X55Y25         FDCE                                         f  led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X55Y25         FDCE                                         r  led_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.210ns (12.580%)  route 1.456ns (87.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=232, routed)         1.456     1.666    rst_IBUF
    SLICE_X54Y26         FDCE                                         f  led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X54Y26         FDCE                                         r  led_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.210ns (12.580%)  route 1.456ns (87.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=232, routed)         1.456     1.666    rst_IBUF
    SLICE_X55Y26         FDCE                                         f  led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X55Y26         FDCE                                         r  led_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.210ns (12.213%)  route 1.506ns (87.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=232, routed)         1.506     1.716    rst_IBUF
    SLICE_X56Y26         FDCE                                         f  FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.210ns (12.213%)  route 1.506ns (87.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=232, routed)         1.506     1.716    rst_IBUF
    SLICE_X56Y26         FDCE                                         f  FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_current_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.210ns (12.213%)  route 1.506ns (87.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=232, routed)         1.506     1.716    rst_IBUF
    SLICE_X56Y26         FDCE                                         f  FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  FSM_onehot_current_state_reg[4]/C





