timestamp 1384690231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use DCL_PMOS_S_40212493_X6_Y1_1725381639 DCL_PMOS_S_40212493_X6_Y1_1725381639_0 1 0 172 0 -1 1512
use PMOS_S_18257507_X7_Y3_1725381643 PMOS_S_18257507_X7_Y3_1725381643_1 -1 0 1548 0 -1 5376
use DCL_NMOS_S_47956387_X2_Y2_1725381638 DCL_NMOS_S_47956387_X2_Y2_1725381638_0 -1 0 2924 0 -1 2688
use DCL_NMOS_S_13341824_X6_Y2_1725381637 DCL_NMOS_S_13341824_X6_Y2_1725381637_0 1 0 1548 0 -1 5376
use NMOS_S_7151189_X6_Y2_1725381642 NMOS_S_7151189_X6_Y2_1725381642_0 -1 0 4300 0 -1 5376
use NMOS_S_18635307_X2_Y2_1725381641 NMOS_S_18635307_X2_Y2_1725381641_0 1 0 2924 0 -1 2688
use NMOS_4T_40251920_X2_Y2_1725381640 NMOS_4T_40251920_X2_Y2_1725381640_0 1 0 1548 0 -1 2688
use DCL_PMOS_S_40212493_X6_Y1_1725381639 DCL_PMOS_S_40212493_X6_Y1_1725381639_1 -1 0 5676 0 -1 1512
use PMOS_S_18257507_X7_Y3_1725381643 PMOS_S_18257507_X7_Y3_1725381643_0 1 0 4300 0 -1 5376
use NMOS_4T_40251920_X2_Y2_1725381640 NMOS_4T_40251920_X2_Y2_1725381640_1 -1 0 4300 0 -1 2688
node "VINP" 0 0 1892 1176 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VINN" 0 0 3956 1176 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VOUT" 0 0 3698 4704 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "ID" 0 0 2580 1596 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_832_3995#" 2 826.686 832 3995 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12432 780 450880 5956 0 0 0 0 0 0
node "VDD" 10 9688.11 828 56 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16800 824 38416 2044 1812480 23296 2609216 23056 0 0 0 0
node "VSS" 12 8619.99 1774 140 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 123648 5088 1841920 24304 1692592 15760 0 0 0 0
node "m1_2548_1232#" 2 368.146 2548 1232 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42112 1616 7168 480 0 0 0 0 0 0 0 0
node "m1_4010_1484#" 5 832.62 4010 1484 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61376 2304 44800 1936 0 0 0 0 0 0 0 0
node "m1_742_1484#" 5 821.244 742 1484 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61376 2304 44800 1936 0 0 0 0 0 0 0 0
node "m1_1946_1904#" 6 912.759 1946 1904 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 109536 4024 10752 720 0 0 0 0 0 0 0 0
node "m1_3666_4340#" 4 689.848 3666 4340 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 75824 2820 7168 480 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "VSS" "VDD" 1644.2
cap "m1_2548_1232#" "VSS" 34.5893
cap "m1_742_1484#" "VDD" 21.8032
cap "m1_4010_1484#" "VSS" 185.113
cap "m1_1946_1904#" "VDD" 8.26727
cap "m1_3666_4340#" "VDD" 54.5073
cap "m1_1946_1904#" "m1_2548_1232#" 50.0638
cap "m1_742_1484#" "VSS" 218.325
cap "m2_832_3995#" "VDD" 500.453
cap "m1_1946_1904#" "m1_4010_1484#" 2.67778
cap "m1_2548_1232#" "VDD" 3.81997
cap "m1_1946_1904#" "VSS" 222.474
cap "m1_3666_4340#" "VSS" 12.484
cap "m1_4010_1484#" "VDD" 68.2898
cap "m1_1946_1904#" "m1_742_1484#" 2.67778
cap "VSS" "m2_832_3995#" 451.315
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_200_252#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" 8.01724
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" 120.851
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_241_2408#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" 28.2377
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_147_483#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" 1.91594
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_241_2408#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" 1.42561
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" 491.283
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" 214.001
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" 3.85905
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" 1.006
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" 73.0795
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_200_252#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" 58.881
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" 92.6442
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" 2.70148
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" 12.808
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_200_252#" "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" 40.4869
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" 34.1953
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" 8.5492
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" 0.325267
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" 82.9853
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" -6.67249
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" 0.429581
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" 71.6152
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" 75.1736
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 14.1435
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" 38.7735
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" 415.394
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" 5.11838
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" 28.9891
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 2.28916
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" 78.6344
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" 16.3918
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 0.325267
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" 123.737
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 48.6757
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" -6.67249
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" 101.459
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 1.006
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" 29.5683
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 179.467
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" 74.836
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" 53.9576
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 1.58248
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" 3.35746
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" 0.0293905
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" 23.8615
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_147_483#" 0.919241
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" 13.8279
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_241_2408#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" 446.44
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_200_252#" 2.47368
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_241_2408#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" 19.96
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" 786.039
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_147_483#" 0.367998
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" 0.983146
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_241_2408#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" 117.93
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_200_252#" 1.5027
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 1.62729
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" 561.501
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" 147.325
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" 108.117
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" 189.338
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" 2.37685
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_200_252#" 144.661
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" 77.3527
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" 200.931
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" 250.798
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" 28.0388
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" 245.033
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_200_252#" 63.9927
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_200_252#" 14.1824
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" 0.396586
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" 12.297
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" 16.6207
cap "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" 3.07813
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_200_252#" "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" 37.694
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" 7.59039
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_200_252#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" 2.15428
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" 1.68265
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" 2.81483
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" 38.6408
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" 7.14314
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" 10.2555
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" 2.21474
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 140.01
cap "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" 1.67367
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" 0.0340224
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 0.112605
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" 5.7107
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" 720.97
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" 29.8321
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" 5.21514
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" 189.175
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_230_483#" 1.07407
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" 28.3692
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_230_483#" 2.00108
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" 272.133
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" 123.933
cap "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 0.730456
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_230_483#" 1.03697
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" 37.694
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 87.4451
cap "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" 1.64898
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" 123.774
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" 45.2939
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" 0.114811
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" 2.90033
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" 0.401874
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" 0.177122
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" 18.606
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 0.983146
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 117.34
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" 0.787317
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" 0.303488
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" 16.1483
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" 7.91956
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 10.9482
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 52.2171
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 0.139335
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" -0.915517
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" 22.4378
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" 427.668
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 959.977
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" "VSS" 46.7414
cap "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 2.26071
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" "VSS" 1.48535
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" "VSS" 8.12417
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" 275.997
cap "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_147_483#" 0.558698
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_147_483#" 2.54597
cap "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" 249.837
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" 27.973
cap "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_147_483#" 9.83412
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" 2.23815
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_147_483#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" 17.0003
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" "NMOS_S_18635307_X2_Y2_1725381641_0/a_147_483#" 44.6589
cap "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" 345.957
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_147_483#" "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" 27.4892
cap "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_200_252#" 3.84899
cap "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" 5.69723
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" 15.5003
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_147_483#" "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" 332.997
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_200_252#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" 1.82641
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_230_483#" "NMOS_S_18635307_X2_Y2_1725381641_0/a_147_483#" 8.60457
cap "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" 5.36721
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" 0.347836
cap "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" 46.9692
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_147_483#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" 268.345
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" 2.26923
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_147_483#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" 44.9221
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" 36.9906
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_147_483#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" 149.536
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" 1.64929
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 4.93012
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 62.9883
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_147_483#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 232.978
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 3.26246
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_147_483#" "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" 2.35772
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" "NMOS_S_18635307_X2_Y2_1725381641_0/a_147_483#" 6.54871
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 14.7997
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" 1.25371
cap "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 1.60478
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 5.59509
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 258.856
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_147_483#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 31.5281
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" 3.28202
cap "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" 44.5559
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" 1.55182
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_147_483#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 0.279572
cap "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" 137.62
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" 0.0205845
cap "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" 284.092
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" 1.96299
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 0.586524
cap "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 315.866
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" -0.915517
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 1.73342
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" 21.1335
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" 0.177122
cap "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" 29.4626
cap "NMOS_S_18635307_X2_Y2_1725381641_0/a_147_483#" "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" 0.111724
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" 15.9216
cap "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" 16.7932
cap "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" 9.03359
cap "PMOS_S_18257507_X7_Y3_1725381643_1/a_200_252#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" 25.4274
cap "PMOS_S_18257507_X7_Y3_1725381643_1/a_200_252#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_147_483#" 62.5113
cap "PMOS_S_18257507_X7_Y3_1725381643_1/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" 41.2457
cap "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" 20.9929
cap "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_147_483#" 209.953
cap "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_147_483#" 83.7575
cap "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" 39.9945
cap "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" 69.098
cap "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_147_483#" 137.668
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" 84.9359
cap "PMOS_S_18257507_X7_Y3_1725381643_1/a_200_252#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" 17.0529
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" 10.7197
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" 89.2009
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_230_483#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" 14.5096
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" 97.3205
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" 482.83
cap "PMOS_S_18257507_X7_Y3_1725381643_1/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" 0.00734684
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_1/a_200_252#" 48.0135
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 10.5994
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" 271.395
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" -0.0202735
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" 124.376
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" 6.59254
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 0.270694
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_0/a_200_252#" 8.24365
cap "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" 30.2971
cap "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" 0.186675
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" 208.165
cap "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" 11.0221
cap "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 69.5869
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" -33.2708
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 21.4133
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_200_252#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" 29.4626
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 19.5179
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 104.067
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" 278.545
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 214.256
cap "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" 103.892
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_200_252#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" 60.4991
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" 8.27723
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 111.349
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" 2.69549
cap "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" 213.44
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 71.7115
cap "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" "VSS" 10.4721
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 0.00734684
cap "VSS" "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" 15.529
cap "PMOS_S_18257507_X7_Y3_1725381643_0/a_200_252#" "VSS" 4.97568
cap "VSS" "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" 12.2733
merge "PMOS_S_18257507_X7_Y3_1725381643_0/VSUBS" "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/VSUBS" -7131.03 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 -11872 -872 -32640 -728 0 0 0 0 0 0
merge "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/VSUBS" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#"
merge "NMOS_4T_40251920_X2_Y2_1725381640_1/a_241_2408#" "NMOS_S_18635307_X2_Y2_1725381641_0/a_147_483#"
merge "NMOS_S_18635307_X2_Y2_1725381641_0/a_147_483#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#"
merge "NMOS_S_7151189_X6_Y2_1725381642_0/a_147_483#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_241_2408#"
merge "NMOS_4T_40251920_X2_Y2_1725381640_0/a_241_2408#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_147_483#"
merge "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_147_483#" "DCL_NMOS_S_47956387_X2_Y2_1725381638_0/a_147_483#"
merge "DCL_NMOS_S_47956387_X2_Y2_1725381638_0/a_147_483#" "VSS"
merge "VSS" "PMOS_S_18257507_X7_Y3_1725381643_1/VSUBS"
merge "PMOS_S_18257507_X7_Y3_1725381643_1/VSUBS" "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/VSUBS"
merge "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/VSUBS" "VSUBS"
merge "PMOS_S_18257507_X7_Y3_1725381643_0/w_0_0#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" -6590.9 0 0 0 0 0 -5504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11872 -872 0 0 0 0 0 0 0 0
merge "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/w_0_0#" "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#"
merge "PMOS_S_18257507_X7_Y3_1725381643_1/w_0_0#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#"
merge "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/w_0_0#" "VDD"
merge "PMOS_S_18257507_X7_Y3_1725381643_0/a_230_483#" "NMOS_S_7151189_X6_Y2_1725381642_0/a_230_483#" -894.974 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0
merge "NMOS_S_7151189_X6_Y2_1725381642_0/a_230_483#" "VOUT"
merge "VOUT" "m1_3666_4340#"
merge "NMOS_4T_40251920_X2_Y2_1725381640_1/a_147_483#" "NMOS_S_18635307_X2_Y2_1725381641_0/a_230_483#" -1829.42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10752 -720 0 0 0 0 0 0 0 0
merge "NMOS_S_18635307_X2_Y2_1725381641_0/a_230_483#" "NMOS_4T_40251920_X2_Y2_1725381640_0/a_147_483#"
merge "NMOS_4T_40251920_X2_Y2_1725381640_0/a_147_483#" "m1_1946_1904#"
merge "NMOS_S_18635307_X2_Y2_1725381641_0/a_200_252#" "DCL_NMOS_S_47956387_X2_Y2_1725381638_0/a_200_252#" -972.27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0
merge "DCL_NMOS_S_47956387_X2_Y2_1725381638_0/a_200_252#" "m1_2548_1232#"
merge "m1_2548_1232#" "ID"
merge "PMOS_S_18257507_X7_Y3_1725381643_0/a_200_252#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/a_200_252#" -1434.04 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -592 0 0 0 0 0 0 0 0
merge "DCL_PMOS_S_40212493_X6_Y1_1725381639_1/a_200_252#" "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#"
merge "NMOS_4T_40251920_X2_Y2_1725381640_1/a_230_483#" "m1_4010_1484#"
merge "NMOS_S_7151189_X6_Y2_1725381642_0/a_200_252#" "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" -1581.87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12432 -780 0 0 0 0 0 0 0 0
merge "DCL_NMOS_S_13341824_X6_Y2_1725381637_0/a_200_252#" "PMOS_S_18257507_X7_Y3_1725381643_1/a_230_483#"
merge "PMOS_S_18257507_X7_Y3_1725381643_1/a_230_483#" "m2_832_3995#"
merge "NMOS_4T_40251920_X2_Y2_1725381640_0/a_230_483#" "PMOS_S_18257507_X7_Y3_1725381643_1/a_200_252#" -1430.79 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -592 0 0 0 0 0 0 0 0
merge "PMOS_S_18257507_X7_Y3_1725381643_1/a_200_252#" "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/a_200_252#"
merge "DCL_PMOS_S_40212493_X6_Y1_1725381639_0/a_200_252#" "m1_742_1484#"
merge "NMOS_4T_40251920_X2_Y2_1725381640_1/a_200_252#" "VINN" -436.438 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_4T_40251920_X2_Y2_1725381640_0/a_200_252#" "VINP" -424.863 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
