{
  "module_name": "virtual-memory.json",
  "hash_id": "b7d57e327b9958ae21e634ea55264fd7bead237f79b1ff201151cd7f1071577b",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/haswellx/virtual-memory.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Load misses in all DTLB levels that cause page walks\",\n        \"EventCode\": \"0x08\",\n        \"EventName\": \"DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK\",\n        \"PublicDescription\": \"Misses in all TLB levels that cause a page walk of any page size.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"DTLB demand load misses with low part of linear-to-physical address translation missed\",\n        \"EventCode\": \"0x08\",\n        \"EventName\": \"DTLB_LOAD_MISSES.PDE_CACHE_MISS\",\n        \"PublicDescription\": \"DTLB demand load misses with low part of linear-to-physical address translation missed.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Load operations that miss the first DTLB level but hit the second and do not cause page walks\",\n        \"EventCode\": \"0x08\",\n        \"EventName\": \"DTLB_LOAD_MISSES.STLB_HIT\",\n        \"PublicDescription\": \"Number of cache load STLB hits. No page walk.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x60\"\n    },\n    {\n        \"BriefDescription\": \"Load misses that miss the  DTLB and hit the STLB (2M)\",\n        \"EventCode\": \"0x08\",\n        \"EventName\": \"DTLB_LOAD_MISSES.STLB_HIT_2M\",\n        \"PublicDescription\": \"This event counts load operations from a 2M page that miss the first DTLB level but hit the second and do not cause page walks.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Load misses that miss the  DTLB and hit the STLB (4K)\",\n        \"EventCode\": \"0x08\",\n        \"EventName\": \"DTLB_LOAD_MISSES.STLB_HIT_4K\",\n        \"PublicDescription\": \"This event counts load operations from a 4K page that miss the first DTLB level but hit the second and do not cause page walks.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.\",\n        \"EventCode\": \"0x08\",\n        \"EventName\": \"DTLB_LOAD_MISSES.WALK_COMPLETED\",\n        \"PublicDescription\": \"Completed page walks in any TLB of any page size due to demand load misses.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0xe\"\n    },\n    {\n        \"BriefDescription\": \"Load miss in all TLB levels causes a page walk that completes. (1G)\",\n        \"EventCode\": \"0x08\",\n        \"EventName\": \"DTLB_LOAD_MISSES.WALK_COMPLETED_1G\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (2M/4M).\",\n        \"EventCode\": \"0x08\",\n        \"EventName\": \"DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M\",\n        \"PublicDescription\": \"Completed page walks due to demand load misses that caused 2M/4M page walks in any TLB levels.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (4K).\",\n        \"EventCode\": \"0x08\",\n        \"EventName\": \"DTLB_LOAD_MISSES.WALK_COMPLETED_4K\",\n        \"PublicDescription\": \"Completed page walks due to demand load misses that caused 4K page walks in any TLB levels.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when PMH is busy with page walks\",\n        \"EventCode\": \"0x08\",\n        \"EventName\": \"DTLB_LOAD_MISSES.WALK_DURATION\",\n        \"PublicDescription\": \"This event counts cycles when the  page miss handler (PMH) is servicing page walks caused by DTLB load misses.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Store misses in all DTLB levels that cause page walks\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"DTLB_STORE_MISSES.MISS_CAUSES_A_WALK\",\n        \"PublicDescription\": \"Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G).\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"DTLB store misses with low part of linear-to-physical address translation missed\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"DTLB_STORE_MISSES.PDE_CACHE_MISS\",\n        \"PublicDescription\": \"DTLB store misses with low part of linear-to-physical address translation missed.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Store operations that miss the first TLB level but hit the second and do not cause page walks\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"DTLB_STORE_MISSES.STLB_HIT\",\n        \"PublicDescription\": \"Store operations that miss the first TLB level but hit the second and do not cause page walks.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x60\"\n    },\n    {\n        \"BriefDescription\": \"Store misses that miss the  DTLB and hit the STLB (2M)\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"DTLB_STORE_MISSES.STLB_HIT_2M\",\n        \"PublicDescription\": \"This event counts store operations from a 2M page that miss the first DTLB level but hit the second and do not cause page walks.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Store misses that miss the  DTLB and hit the STLB (4K)\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"DTLB_STORE_MISSES.STLB_HIT_4K\",\n        \"PublicDescription\": \"This event counts store operations from a 4K page that miss the first DTLB level but hit the second and do not cause page walks.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Store misses in all DTLB levels that cause completed page walks\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"DTLB_STORE_MISSES.WALK_COMPLETED\",\n        \"PublicDescription\": \"Completed page walks due to store miss in any TLB levels of any page size (4K/2M/4M/1G).\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0xe\"\n    },\n    {\n        \"BriefDescription\": \"Store misses in all DTLB levels that cause completed page walks. (1G)\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"DTLB_STORE_MISSES.WALK_COMPLETED_1G\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Store misses in all DTLB levels that cause completed page walks (2M/4M)\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M\",\n        \"PublicDescription\": \"Completed page walks due to store misses in one or more TLB levels of 2M/4M page structure.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Store miss in all TLB levels causes a page walk that completes. (4K)\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"DTLB_STORE_MISSES.WALK_COMPLETED_4K\",\n        \"PublicDescription\": \"Completed page walks due to store misses in one or more TLB levels of 4K page structure.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when PMH is busy with page walks\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"DTLB_STORE_MISSES.WALK_DURATION\",\n        \"PublicDescription\": \"This event counts cycles when the  page miss handler (PMH) is servicing page walks caused by DTLB store misses.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Cycle count for an Extended Page table walk.\",\n        \"EventCode\": \"0x4f\",\n        \"EventName\": \"EPT.WALK_CYCLES\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.\",\n        \"EventCode\": \"0xae\",\n        \"EventName\": \"ITLB.ITLB_FLUSH\",\n        \"PublicDescription\": \"Counts the number of ITLB flushes, includes 4k/2M/4M pages.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Misses at all ITLB levels that cause page walks\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"ITLB_MISSES.MISS_CAUSES_A_WALK\",\n        \"PublicDescription\": \"Misses in ITLB that causes a page walk of any page size.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Operations that miss the first ITLB level but hit the second and do not cause any page walks\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"ITLB_MISSES.STLB_HIT\",\n        \"PublicDescription\": \"ITLB misses that hit STLB. No page walk.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x60\"\n    },\n    {\n        \"BriefDescription\": \"Code misses that miss the  DTLB and hit the STLB (2M)\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"ITLB_MISSES.STLB_HIT_2M\",\n        \"PublicDescription\": \"ITLB misses that hit STLB (2M).\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Core misses that miss the  DTLB and hit the STLB (4K)\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"ITLB_MISSES.STLB_HIT_4K\",\n        \"PublicDescription\": \"ITLB misses that hit STLB (4K).\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Misses in all ITLB levels that cause completed page walks\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"ITLB_MISSES.WALK_COMPLETED\",\n        \"PublicDescription\": \"Completed page walks in ITLB of any page size.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0xe\"\n    },\n    {\n        \"BriefDescription\": \"Store miss in all TLB levels causes a page walk that completes. (1G)\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"ITLB_MISSES.WALK_COMPLETED_1G\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Code miss in all TLB levels causes a page walk that completes. (2M/4M)\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"ITLB_MISSES.WALK_COMPLETED_2M_4M\",\n        \"PublicDescription\": \"Completed page walks due to misses in ITLB 2M/4M page entries.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Code miss in all TLB levels causes a page walk that completes. (4K)\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"ITLB_MISSES.WALK_COMPLETED_4K\",\n        \"PublicDescription\": \"Completed page walks due to misses in ITLB 4K page entries.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when PMH is busy with page walks\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"ITLB_MISSES.WALK_DURATION\",\n        \"PublicDescription\": \"This event counts cycles when the  page miss handler (PMH) is servicing page walks caused by ITLB misses.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Number of DTLB page walker hits in the L1+FB\",\n        \"EventCode\": \"0xBC\",\n        \"EventName\": \"PAGE_WALKER_LOADS.DTLB_L1\",\n        \"PublicDescription\": \"Number of DTLB page walker loads that hit in the L1+FB.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x11\"\n    },\n    {\n        \"BriefDescription\": \"Number of DTLB page walker hits in the L2\",\n        \"EventCode\": \"0xBC\",\n        \"EventName\": \"PAGE_WALKER_LOADS.DTLB_L2\",\n        \"PublicDescription\": \"Number of DTLB page walker loads that hit in the L2.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x12\"\n    },\n    {\n        \"BriefDescription\": \"Number of DTLB page walker hits in the L3 + XSNP\",\n        \"Errata\": \"HSD25\",\n        \"EventCode\": \"0xBC\",\n        \"EventName\": \"PAGE_WALKER_LOADS.DTLB_L3\",\n        \"PublicDescription\": \"Number of DTLB page walker loads that hit in the L3.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x14\"\n    },\n    {\n        \"BriefDescription\": \"Number of DTLB page walker hits in Memory\",\n        \"Errata\": \"HSD25\",\n        \"EventCode\": \"0xBC\",\n        \"EventName\": \"PAGE_WALKER_LOADS.DTLB_MEMORY\",\n        \"PublicDescription\": \"Number of DTLB page walker loads from memory.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x18\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of Extended Page Table walks from the DTLB that hit in the L1 and FB.\",\n        \"EventCode\": \"0xBC\",\n        \"EventName\": \"PAGE_WALKER_LOADS.EPT_DTLB_L1\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of Extended Page Table walks from the DTLB that hit in the L2.\",\n        \"EventCode\": \"0xBC\",\n        \"EventName\": \"PAGE_WALKER_LOADS.EPT_DTLB_L2\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x42\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of Extended Page Table walks from the DTLB that hit in the L3.\",\n        \"EventCode\": \"0xBC\",\n        \"EventName\": \"PAGE_WALKER_LOADS.EPT_DTLB_L3\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x44\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of Extended Page Table walks from the DTLB that hit in memory.\",\n        \"EventCode\": \"0xBC\",\n        \"EventName\": \"PAGE_WALKER_LOADS.EPT_DTLB_MEMORY\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x48\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of Extended Page Table walks from the ITLB that hit in the L1 and FB.\",\n        \"EventCode\": \"0xBC\",\n        \"EventName\": \"PAGE_WALKER_LOADS.EPT_ITLB_L1\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x81\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of Extended Page Table walks from the ITLB that hit in the L2.\",\n        \"EventCode\": \"0xBC\",\n        \"EventName\": \"PAGE_WALKER_LOADS.EPT_ITLB_L2\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x82\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of Extended Page Table walks from the ITLB that hit in the L2.\",\n        \"EventCode\": \"0xBC\",\n        \"EventName\": \"PAGE_WALKER_LOADS.EPT_ITLB_L3\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x84\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of Extended Page Table walks from the ITLB that hit in memory.\",\n        \"EventCode\": \"0xBC\",\n        \"EventName\": \"PAGE_WALKER_LOADS.EPT_ITLB_MEMORY\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x88\"\n    },\n    {\n        \"BriefDescription\": \"Number of ITLB page walker hits in the L1+FB\",\n        \"EventCode\": \"0xBC\",\n        \"EventName\": \"PAGE_WALKER_LOADS.ITLB_L1\",\n        \"PublicDescription\": \"Number of ITLB page walker loads that hit in the L1+FB.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x21\"\n    },\n    {\n        \"BriefDescription\": \"Number of ITLB page walker hits in the L2\",\n        \"EventCode\": \"0xBC\",\n        \"EventName\": \"PAGE_WALKER_LOADS.ITLB_L2\",\n        \"PublicDescription\": \"Number of ITLB page walker loads that hit in the L2.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x22\"\n    },\n    {\n        \"BriefDescription\": \"Number of ITLB page walker hits in the L3 + XSNP\",\n        \"Errata\": \"HSD25\",\n        \"EventCode\": \"0xBC\",\n        \"EventName\": \"PAGE_WALKER_LOADS.ITLB_L3\",\n        \"PublicDescription\": \"Number of ITLB page walker loads that hit in the L3.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x24\"\n    },\n    {\n        \"BriefDescription\": \"Number of ITLB page walker hits in Memory\",\n        \"Errata\": \"HSD25\",\n        \"EventCode\": \"0xBC\",\n        \"EventName\": \"PAGE_WALKER_LOADS.ITLB_MEMORY\",\n        \"PublicDescription\": \"Number of ITLB page walker loads from memory.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x28\"\n    },\n    {\n        \"BriefDescription\": \"DTLB flush attempts of the thread-specific entries\",\n        \"EventCode\": \"0xBD\",\n        \"EventName\": \"TLB_FLUSH.DTLB_THREAD\",\n        \"PublicDescription\": \"DTLB flush attempts of the thread-specific entries.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"STLB flush attempts\",\n        \"EventCode\": \"0xBD\",\n        \"EventName\": \"TLB_FLUSH.STLB_ANY\",\n        \"PublicDescription\": \"Count number of STLB flush attempts.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x20\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}