# CRT_timer
# 2015-03-10 23:13:15Z

# IO_2@[IOP=(3)][IoId=(2)] is reserved: SWDDebugEnabled
dont_use_io iocell 3 2
# IO_3@[IOP=(3)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 3 3
set_io "A_press(0)" iocell 0 1
set_location "ClockGenBlock" m0s8clockgenblockcell -1 -1 0
set_io "SW2(0)" iocell 0 7
set_io "V_in(0)" iocell 2 3
set_location "\ADC_1:cy_psoc4_sar\" p4sarcell -1 -1 0
set_io "\UART_1:tx(0)\" iocell 0 5
