-o c:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/compile -lc c:/Users/user/Documents/Verilog/PipelineProcessorDesign/library.cfg -fl c:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/projlib.cfg -pli "C:/Aldec/Active-HDL-Student-Edition/bin/systf.dll" -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor c:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/alu/ALU.v c:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/data_memory/DataMemory.v c:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/instruction_memory/InstructionMemory.v c:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/register_file/RegisterFile.v c:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/control_unit/ControlUnit.v c:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/integration/parameter.v c:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/integration/ClockGenerator.v c:/Users/user/Documents/Verilog/PipelineProcessorDesign/PipelineProcessor/src/integration/PipelineProcessor.v 