{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "67500347_a9d08233",
        "filename": "plat/intel/soc/agilex5/soc/agilex5_memory_controller.c",
        "patchSetId": 8
      },
      "lineNbr": 28,
      "author": {
        "id": 1000043
      },
      "writtenOn": "2023-07-04T13:13:33Z",
      "side": 1,
      "message": "I believe this computation is not correct. ARRAY_SIZE(arr) is already:\n\n sizeof(arr) / sizeof(arr[0])\n\nso here I think it should be:\n\n  #define DDR_CONFIG_ELEMENTS\t(ARRAY_SIZE(ddr_config))",
      "range": {
        "startLine": 28,
        "startChar": 29,
        "endLine": 28,
        "endChar": 77
      },
      "revId": "c6b7fb6794797a70fa1d198233e3ab80b565e25d",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}