Classic Timing Analyzer report for 8YIWEIJICUNQI
Thu May 06 21:53:35 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CP'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                      ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.345 ns                                       ; D7                        ; 4yiweijicunqi:inst|inst18 ; --         ; CP       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.316 ns                                       ; 4yiweijicunqi:inst|inst20 ; Y5                        ; CP         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.152 ns                                      ; RM                        ; 4yiweijicunqi:inst|inst19 ; --         ; CP       ; 0            ;
; Clock Setup: 'CP'            ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4yiweijicunqi:inst|inst20 ; 4yiweijicunqi:inst|inst21 ; CP         ; CP       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                           ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+---------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CP'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4yiweijicunqi:inst|inst20  ; 4yiweijicunqi:inst|inst21  ; CP         ; CP       ; None                        ; None                      ; 1.517 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4yiweijicunqi:inst1|inst18 ; 4yiweijicunqi:inst1|inst19 ; CP         ; CP       ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4yiweijicunqi:inst1|inst20 ; 4yiweijicunqi:inst1|inst21 ; CP         ; CP       ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4yiweijicunqi:inst|inst21  ; 4yiweijicunqi:inst1|inst18 ; CP         ; CP       ; None                        ; None                      ; 1.468 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4yiweijicunqi:inst1|inst19 ; 4yiweijicunqi:inst1|inst20 ; CP         ; CP       ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4yiweijicunqi:inst|inst19  ; 4yiweijicunqi:inst|inst20  ; CP         ; CP       ; None                        ; None                      ; 1.348 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4yiweijicunqi:inst|inst18  ; 4yiweijicunqi:inst|inst19  ; CP         ; CP       ; None                        ; None                      ; 1.315 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4yiweijicunqi:inst|inst21  ; 4yiweijicunqi:inst|inst20  ; CP         ; CP       ; None                        ; None                      ; 1.250 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4yiweijicunqi:inst1|inst18 ; 4yiweijicunqi:inst|inst21  ; CP         ; CP       ; None                        ; None                      ; 1.250 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4yiweijicunqi:inst1|inst19 ; 4yiweijicunqi:inst1|inst18 ; CP         ; CP       ; None                        ; None                      ; 1.250 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4yiweijicunqi:inst|inst20  ; 4yiweijicunqi:inst|inst19  ; CP         ; CP       ; None                        ; None                      ; 1.246 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4yiweijicunqi:inst1|inst20 ; 4yiweijicunqi:inst1|inst19 ; CP         ; CP       ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4yiweijicunqi:inst1|inst21 ; 4yiweijicunqi:inst1|inst20 ; CP         ; CP       ; None                        ; None                      ; 1.185 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 4yiweijicunqi:inst|inst19  ; 4yiweijicunqi:inst|inst18  ; CP         ; CP       ; None                        ; None                      ; 0.768 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                         ; To Clock ;
+-------+--------------+------------+------+----------------------------+----------+
; N/A   ; None         ; 6.345 ns   ; D7   ; 4yiweijicunqi:inst|inst18  ; CP       ;
; N/A   ; None         ; 5.940 ns   ; D3   ; 4yiweijicunqi:inst1|inst18 ; CP       ;
; N/A   ; None         ; 5.917 ns   ; D1   ; 4yiweijicunqi:inst1|inst20 ; CP       ;
; N/A   ; None         ; 5.888 ns   ; D2   ; 4yiweijicunqi:inst1|inst19 ; CP       ;
; N/A   ; None         ; 5.888 ns   ; D5   ; 4yiweijicunqi:inst|inst20  ; CP       ;
; N/A   ; None         ; 5.859 ns   ; D6   ; 4yiweijicunqi:inst|inst19  ; CP       ;
; N/A   ; None         ; 5.856 ns   ; D4   ; 4yiweijicunqi:inst|inst21  ; CP       ;
; N/A   ; None         ; 5.837 ns   ; R    ; 4yiweijicunqi:inst|inst18  ; CP       ;
; N/A   ; None         ; 5.201 ns   ; LM   ; 4yiweijicunqi:inst1|inst18 ; CP       ;
; N/A   ; None         ; 5.185 ns   ; D0   ; 4yiweijicunqi:inst1|inst21 ; CP       ;
; N/A   ; None         ; 4.944 ns   ; LM   ; 4yiweijicunqi:inst|inst20  ; CP       ;
; N/A   ; None         ; 4.944 ns   ; LM   ; 4yiweijicunqi:inst1|inst21 ; CP       ;
; N/A   ; None         ; 4.942 ns   ; LM   ; 4yiweijicunqi:inst|inst19  ; CP       ;
; N/A   ; None         ; 4.942 ns   ; LM   ; 4yiweijicunqi:inst1|inst19 ; CP       ;
; N/A   ; None         ; 4.940 ns   ; LM   ; 4yiweijicunqi:inst|inst18  ; CP       ;
; N/A   ; None         ; 4.938 ns   ; LM   ; 4yiweijicunqi:inst|inst21  ; CP       ;
; N/A   ; None         ; 4.938 ns   ; LM   ; 4yiweijicunqi:inst1|inst20 ; CP       ;
; N/A   ; None         ; 4.624 ns   ; L    ; 4yiweijicunqi:inst1|inst21 ; CP       ;
; N/A   ; None         ; 2.201 ns   ; DM   ; 4yiweijicunqi:inst1|inst18 ; CP       ;
; N/A   ; None         ; 2.128 ns   ; DM   ; 4yiweijicunqi:inst|inst18  ; CP       ;
; N/A   ; None         ; 2.081 ns   ; DM   ; 4yiweijicunqi:inst|inst20  ; CP       ;
; N/A   ; None         ; 2.075 ns   ; DM   ; 4yiweijicunqi:inst|inst21  ; CP       ;
; N/A   ; None         ; 2.074 ns   ; DM   ; 4yiweijicunqi:inst|inst19  ; CP       ;
; N/A   ; None         ; 2.074 ns   ; DM   ; 4yiweijicunqi:inst1|inst20 ; CP       ;
; N/A   ; None         ; 2.067 ns   ; DM   ; 4yiweijicunqi:inst1|inst21 ; CP       ;
; N/A   ; None         ; 2.065 ns   ; DM   ; 4yiweijicunqi:inst1|inst19 ; CP       ;
; N/A   ; None         ; 1.901 ns   ; RM   ; 4yiweijicunqi:inst|inst18  ; CP       ;
; N/A   ; None         ; 1.629 ns   ; RM   ; 4yiweijicunqi:inst|inst21  ; CP       ;
; N/A   ; None         ; 1.628 ns   ; RM   ; 4yiweijicunqi:inst1|inst19 ; CP       ;
; N/A   ; None         ; 1.626 ns   ; RM   ; 4yiweijicunqi:inst1|inst21 ; CP       ;
; N/A   ; None         ; 1.545 ns   ; RM   ; 4yiweijicunqi:inst1|inst18 ; CP       ;
; N/A   ; None         ; 1.424 ns   ; RM   ; 4yiweijicunqi:inst|inst20  ; CP       ;
; N/A   ; None         ; 1.421 ns   ; RM   ; 4yiweijicunqi:inst1|inst20 ; CP       ;
; N/A   ; None         ; 1.418 ns   ; RM   ; 4yiweijicunqi:inst|inst19  ; CP       ;
+-------+--------------+------------+------+----------------------------+----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+----------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To ; From Clock ;
+-------+--------------+------------+----------------------------+----+------------+
; N/A   ; None         ; 9.316 ns   ; 4yiweijicunqi:inst|inst20  ; Y5 ; CP         ;
; N/A   ; None         ; 9.300 ns   ; 4yiweijicunqi:inst1|inst21 ; Y0 ; CP         ;
; N/A   ; None         ; 9.276 ns   ; 4yiweijicunqi:inst1|inst20 ; Y1 ; CP         ;
; N/A   ; None         ; 9.209 ns   ; 4yiweijicunqi:inst|inst21  ; Y4 ; CP         ;
; N/A   ; None         ; 8.761 ns   ; 4yiweijicunqi:inst|inst18  ; Y7 ; CP         ;
; N/A   ; None         ; 8.696 ns   ; 4yiweijicunqi:inst1|inst19 ; Y2 ; CP         ;
; N/A   ; None         ; 8.368 ns   ; 4yiweijicunqi:inst1|inst18 ; Y3 ; CP         ;
; N/A   ; None         ; 8.302 ns   ; 4yiweijicunqi:inst|inst19  ; Y6 ; CP         ;
+-------+--------------+------------+----------------------------+----+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                         ; To Clock ;
+---------------+-------------+-----------+------+----------------------------+----------+
; N/A           ; None        ; -1.152 ns ; RM   ; 4yiweijicunqi:inst|inst19  ; CP       ;
; N/A           ; None        ; -1.155 ns ; RM   ; 4yiweijicunqi:inst1|inst20 ; CP       ;
; N/A           ; None        ; -1.158 ns ; RM   ; 4yiweijicunqi:inst|inst20  ; CP       ;
; N/A           ; None        ; -1.279 ns ; RM   ; 4yiweijicunqi:inst1|inst18 ; CP       ;
; N/A           ; None        ; -1.360 ns ; RM   ; 4yiweijicunqi:inst1|inst21 ; CP       ;
; N/A           ; None        ; -1.362 ns ; RM   ; 4yiweijicunqi:inst1|inst19 ; CP       ;
; N/A           ; None        ; -1.363 ns ; RM   ; 4yiweijicunqi:inst|inst21  ; CP       ;
; N/A           ; None        ; -1.635 ns ; RM   ; 4yiweijicunqi:inst|inst18  ; CP       ;
; N/A           ; None        ; -1.799 ns ; DM   ; 4yiweijicunqi:inst1|inst19 ; CP       ;
; N/A           ; None        ; -1.801 ns ; DM   ; 4yiweijicunqi:inst1|inst21 ; CP       ;
; N/A           ; None        ; -1.808 ns ; DM   ; 4yiweijicunqi:inst|inst19  ; CP       ;
; N/A           ; None        ; -1.808 ns ; DM   ; 4yiweijicunqi:inst1|inst20 ; CP       ;
; N/A           ; None        ; -1.809 ns ; DM   ; 4yiweijicunqi:inst|inst21  ; CP       ;
; N/A           ; None        ; -1.815 ns ; DM   ; 4yiweijicunqi:inst|inst20  ; CP       ;
; N/A           ; None        ; -1.862 ns ; DM   ; 4yiweijicunqi:inst|inst18  ; CP       ;
; N/A           ; None        ; -1.935 ns ; DM   ; 4yiweijicunqi:inst1|inst18 ; CP       ;
; N/A           ; None        ; -4.358 ns ; L    ; 4yiweijicunqi:inst1|inst21 ; CP       ;
; N/A           ; None        ; -4.672 ns ; LM   ; 4yiweijicunqi:inst|inst21  ; CP       ;
; N/A           ; None        ; -4.672 ns ; LM   ; 4yiweijicunqi:inst1|inst20 ; CP       ;
; N/A           ; None        ; -4.674 ns ; LM   ; 4yiweijicunqi:inst|inst18  ; CP       ;
; N/A           ; None        ; -4.676 ns ; LM   ; 4yiweijicunqi:inst|inst19  ; CP       ;
; N/A           ; None        ; -4.676 ns ; LM   ; 4yiweijicunqi:inst1|inst19 ; CP       ;
; N/A           ; None        ; -4.678 ns ; LM   ; 4yiweijicunqi:inst|inst20  ; CP       ;
; N/A           ; None        ; -4.678 ns ; LM   ; 4yiweijicunqi:inst1|inst21 ; CP       ;
; N/A           ; None        ; -4.919 ns ; D0   ; 4yiweijicunqi:inst1|inst21 ; CP       ;
; N/A           ; None        ; -4.935 ns ; LM   ; 4yiweijicunqi:inst1|inst18 ; CP       ;
; N/A           ; None        ; -5.571 ns ; R    ; 4yiweijicunqi:inst|inst18  ; CP       ;
; N/A           ; None        ; -5.590 ns ; D4   ; 4yiweijicunqi:inst|inst21  ; CP       ;
; N/A           ; None        ; -5.593 ns ; D6   ; 4yiweijicunqi:inst|inst19  ; CP       ;
; N/A           ; None        ; -5.622 ns ; D2   ; 4yiweijicunqi:inst1|inst19 ; CP       ;
; N/A           ; None        ; -5.622 ns ; D5   ; 4yiweijicunqi:inst|inst20  ; CP       ;
; N/A           ; None        ; -5.651 ns ; D1   ; 4yiweijicunqi:inst1|inst20 ; CP       ;
; N/A           ; None        ; -5.674 ns ; D3   ; 4yiweijicunqi:inst1|inst18 ; CP       ;
; N/A           ; None        ; -6.079 ns ; D7   ; 4yiweijicunqi:inst|inst18  ; CP       ;
+---------------+-------------+-----------+------+----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu May 06 21:53:34 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8YIWEIJICUNQI -c 8YIWEIJICUNQI --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CP" is an undefined clock
Info: Clock "CP" Internal fmax is restricted to 340.02 MHz between source register "4yiweijicunqi:inst|inst20" and destination register "4yiweijicunqi:inst|inst21"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.517 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y3_N21; Fanout = 3; REG Node = '4yiweijicunqi:inst|inst20'
            Info: 2: + IC(0.466 ns) + CELL(0.366 ns) = 0.832 ns; Loc. = LCCOMB_X18_Y3_N30; Fanout = 1; COMB Node = '4yiweijicunqi:inst|inst15~6'
            Info: 3: + IC(0.371 ns) + CELL(0.206 ns) = 1.409 ns; Loc. = LCCOMB_X18_Y3_N6; Fanout = 1; COMB Node = '4yiweijicunqi:inst|inst15'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.517 ns; Loc. = LCFF_X18_Y3_N7; Fanout = 3; REG Node = '4yiweijicunqi:inst|inst21'
            Info: Total cell delay = 0.680 ns ( 44.83 % )
            Info: Total interconnect delay = 0.837 ns ( 55.17 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CP" to destination register is 2.861 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'
                Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.861 ns; Loc. = LCFF_X18_Y3_N7; Fanout = 3; REG Node = '4yiweijicunqi:inst|inst21'
                Info: Total cell delay = 1.816 ns ( 63.47 % )
                Info: Total interconnect delay = 1.045 ns ( 36.53 % )
            Info: - Longest clock path from clock "CP" to source register is 2.861 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'
                Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.861 ns; Loc. = LCFF_X18_Y3_N21; Fanout = 3; REG Node = '4yiweijicunqi:inst|inst20'
                Info: Total cell delay = 1.816 ns ( 63.47 % )
                Info: Total interconnect delay = 1.045 ns ( 36.53 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "4yiweijicunqi:inst|inst18" (data pin = "D7", clock pin = "CP") is 6.345 ns
    Info: + Longest pin to register delay is 9.246 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'D7'
        Info: 2: + IC(6.481 ns) + CELL(0.624 ns) = 8.079 ns; Loc. = LCCOMB_X18_Y3_N24; Fanout = 1; COMB Node = '4yiweijicunqi:inst|inst3~6'
        Info: 3: + IC(0.408 ns) + CELL(0.651 ns) = 9.138 ns; Loc. = LCCOMB_X18_Y3_N0; Fanout = 1; COMB Node = '4yiweijicunqi:inst|inst3'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.246 ns; Loc. = LCFF_X18_Y3_N1; Fanout = 2; REG Node = '4yiweijicunqi:inst|inst18'
        Info: Total cell delay = 2.357 ns ( 25.49 % )
        Info: Total interconnect delay = 6.889 ns ( 74.51 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CP" to destination register is 2.861 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.861 ns; Loc. = LCFF_X18_Y3_N1; Fanout = 2; REG Node = '4yiweijicunqi:inst|inst18'
        Info: Total cell delay = 1.816 ns ( 63.47 % )
        Info: Total interconnect delay = 1.045 ns ( 36.53 % )
Info: tco from clock "CP" to destination pin "Y5" through register "4yiweijicunqi:inst|inst20" is 9.316 ns
    Info: + Longest clock path from clock "CP" to source register is 2.861 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.861 ns; Loc. = LCFF_X18_Y3_N21; Fanout = 3; REG Node = '4yiweijicunqi:inst|inst20'
        Info: Total cell delay = 1.816 ns ( 63.47 % )
        Info: Total interconnect delay = 1.045 ns ( 36.53 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.151 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y3_N21; Fanout = 3; REG Node = '4yiweijicunqi:inst|inst20'
        Info: 2: + IC(3.045 ns) + CELL(3.106 ns) = 6.151 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'Y5'
        Info: Total cell delay = 3.106 ns ( 50.50 % )
        Info: Total interconnect delay = 3.045 ns ( 49.50 % )
Info: th for register "4yiweijicunqi:inst|inst19" (data pin = "RM", clock pin = "CP") is -1.152 ns
    Info: + Longest clock path from clock "CP" to destination register is 2.861 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'
        Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.861 ns; Loc. = LCFF_X18_Y3_N27; Fanout = 3; REG Node = '4yiweijicunqi:inst|inst19'
        Info: Total cell delay = 1.816 ns ( 63.47 % )
        Info: Total interconnect delay = 1.045 ns ( 36.53 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 4.319 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_129; Fanout = 8; PIN Node = 'RM'
        Info: 2: + IC(2.122 ns) + CELL(0.366 ns) = 3.638 ns; Loc. = LCCOMB_X18_Y3_N2; Fanout = 1; COMB Node = '4yiweijicunqi:inst|inst7~6'
        Info: 3: + IC(0.367 ns) + CELL(0.206 ns) = 4.211 ns; Loc. = LCCOMB_X18_Y3_N26; Fanout = 1; COMB Node = '4yiweijicunqi:inst|inst7'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.319 ns; Loc. = LCFF_X18_Y3_N27; Fanout = 3; REG Node = '4yiweijicunqi:inst|inst19'
        Info: Total cell delay = 1.830 ns ( 42.37 % )
        Info: Total interconnect delay = 2.489 ns ( 57.63 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Thu May 06 21:53:35 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


