
*** Running vivado
    with args -log design_1_fir_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fir_0_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_fir_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 553.547 ; gain = 179.594
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/EGRE429/lab2/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/EGRE429/lab2/2023_egre429lab2/ip/zybo_audio_codec/zybo_audio_codec'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_fir_0_0
Command: synth_design -top design_1_fir_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13300
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1398.398 ; gain = 437.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_fir_0_0' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_fir_0_0/synth/design_1_fir_0_0.vhd:81]
	Parameter C_S_AXI_FIR_IO_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_FIR_IO_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fir' declared at 'h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir.vhd:11' bound to instance 'U0' of component 'fir' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_fir_0_0/synth/design_1_fir_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'fir' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir.vhd:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'fir_shift_reg_RAM_AUTO_1R1W' declared at 'h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_shift_reg_RAM_AUTO_1R1W.vhd:11' bound to instance 'shift_reg_U' of component 'fir_shift_reg_RAM_AUTO_1R1W' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir.vhd:242]
INFO: [Synth 8-638] synthesizing module 'fir_shift_reg_RAM_AUTO_1R1W' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_shift_reg_RAM_AUTO_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'fir_shift_reg_RAM_AUTO_1R1W' (0#1) [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_shift_reg_RAM_AUTO_1R1W.vhd:32]
INFO: [Synth 8-3491] module 'fir_fir_Pipeline_loop' declared at 'h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_fir_Pipeline_loop.vhd:11' bound to instance 'grp_fir_Pipeline_loop_fu_78' of component 'fir_fir_Pipeline_loop' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir.vhd:259]
INFO: [Synth 8-638] synthesizing module 'fir_fir_Pipeline_loop' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_fir_Pipeline_loop.vhd:32]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 129 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fir_fir_Pipeline_loop_coeff_ROM_AUTO_1R' declared at 'h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_fir_Pipeline_loop_coeff_ROM_AUTO_1R.vhd:10' bound to instance 'coeff_U' of component 'fir_fir_Pipeline_loop_coeff_ROM_AUTO_1R' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_fir_Pipeline_loop.vhd:145]
INFO: [Synth 8-638] synthesizing module 'fir_fir_Pipeline_loop_coeff_ROM_AUTO_1R' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_fir_Pipeline_loop_coeff_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'fir_fir_Pipeline_loop_coeff_ROM_AUTO_1R' (0#1) [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_fir_Pipeline_loop_coeff_ROM_AUTO_1R.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 34 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'fir_mac_muladd_12s_16s_34s_34_4_1' declared at 'h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mac_muladd_12s_16s_34s_34_4_1.vhd:59' bound to instance 'mac_muladd_12s_16s_34s_34_4_1_U1' of component 'fir_mac_muladd_12s_16s_34s_34_4_1' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_fir_Pipeline_loop.vhd:157]
INFO: [Synth 8-638] synthesizing module 'fir_mac_muladd_12s_16s_34s_34_4_1' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mac_muladd_12s_16s_34s_34_4_1.vhd:77]
INFO: [Synth 8-3491] module 'fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0' declared at 'h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mac_muladd_12s_16s_34s_34_4_1.vhd:12' bound to instance 'fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0_U' of component 'fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mac_muladd_12s_16s_34s_34_4_1.vhd:92]
INFO: [Synth 8-638] synthesizing module 'fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mac_muladd_12s_16s_34s_34_4_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0' (0#1) [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mac_muladd_12s_16s_34s_34_4_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'fir_mac_muladd_12s_16s_34s_34_4_1' (0#1) [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mac_muladd_12s_16s_34s_34_4_1.vhd:77]
INFO: [Synth 8-3491] module 'fir_flow_control_loop_pipe_sequential_init' declared at 'h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'fir_flow_control_loop_pipe_sequential_init' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_fir_Pipeline_loop.vhd:174]
INFO: [Synth 8-638] synthesizing module 'fir_flow_control_loop_pipe_sequential_init' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'fir_flow_control_loop_pipe_sequential_init' (0#1) [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'fir_fir_Pipeline_loop' (0#1) [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_fir_Pipeline_loop.vhd:32]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fir_fir_io_s_axi' declared at 'h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_fir_io_s_axi.vhd:12' bound to instance 'fir_io_s_axi_U' of component 'fir_fir_io_s_axi' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir.vhd:278]
INFO: [Synth 8-638] synthesizing module 'fir_fir_io_s_axi' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_fir_io_s_axi.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'fir_fir_io_s_axi' (0#1) [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_fir_io_s_axi.vhd:82]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'fir_mul_16s_7ns_22_1_1' declared at 'h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mul_16s_7ns_22_1_1.vhd:7' bound to instance 'mul_16s_7ns_22_1_1_U7' of component 'fir_mul_16s_7ns_22_1_1' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir.vhd:312]
INFO: [Synth 8-638] synthesizing module 'fir_mul_16s_7ns_22_1_1' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mul_16s_7ns_22_1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'fir_mul_16s_7ns_22_1_1' (0#1) [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mul_16s_7ns_22_1_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'fir_mac_muladd_16s_6ns_31s_31_4_1' declared at 'h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mac_muladd_16s_6ns_31s_31_4_1.vhd:59' bound to instance 'mac_muladd_16s_6ns_31s_31_4_1_U8' of component 'fir_mac_muladd_16s_6ns_31s_31_4_1' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir.vhd:324]
INFO: [Synth 8-638] synthesizing module 'fir_mac_muladd_16s_6ns_31s_31_4_1' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mac_muladd_16s_6ns_31s_31_4_1.vhd:77]
INFO: [Synth 8-3491] module 'fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1' declared at 'h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mac_muladd_16s_6ns_31s_31_4_1.vhd:12' bound to instance 'fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1_U' of component 'fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mac_muladd_16s_6ns_31s_31_4_1.vhd:92]
INFO: [Synth 8-638] synthesizing module 'fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1' [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mac_muladd_16s_6ns_31s_31_4_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1' (0#1) [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mac_muladd_16s_6ns_31s_31_4_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'fir_mac_muladd_16s_6ns_31s_31_4_1' (0#1) [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mac_muladd_16s_6ns_31s_31_4_1.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'fir' (0#1) [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'design_1_fir_0_0' (0#1) [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_fir_0_0/synth/design_1_fir_0_0.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_fir_io_s_axi.vhd:310]
WARNING: [Synth 8-7129] Port rst in module fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module fir_fir_io_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module fir_flow_control_loop_pipe_sequential_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_fir_Pipeline_loop_coeff_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_shift_reg_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1514.941 ; gain = 554.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1514.941 ; gain = 554.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1514.941 ; gain = 554.348
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1514.941 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_fir_0_0/constraints/fir_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_fir_0_0/constraints/fir_ooc.xdc] for cell 'U0'
Parsing XDC File [H:/EGRE429/lab2/project_1/project_1.runs/design_1_fir_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [H:/EGRE429/lab2/project_1/project_1.runs/design_1_fir_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1599.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1599.664 ; gain = 0.012
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1599.664 ; gain = 639.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1599.664 ; gain = 639.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  H:/EGRE429/lab2/project_1/project_1.runs/design_1_fir_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1599.664 ; gain = 639.070
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '34' bits. [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mac_muladd_12s_16s_34s_34_4_1.vhd:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '34' bits. [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mac_muladd_12s_16s_34s_34_4_1.vhd:40]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_fir_io_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_fir_io_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '31' bits. [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mac_muladd_16s_6ns_31s_31_4_1.vhd:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '31' bits. [h:/EGRE429/lab2/project_1/project_1.gen/sources_1/bd/design_1/ipshared/cd5d/hdl/vhdl/fir_mac_muladd_16s_6ns_31s_31_4_1.vhd:40]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_fir_io_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fir_fir_io_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1599.664 ; gain = 639.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---RAMs : 
	               2K Bit	(128 X 16 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   34 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_ln12_reg_134_reg, operation Mode is: (A2*(B:0x33))'.
DSP Report: register shift_reg_load_reg_129_reg is absorbed into DSP mul_ln12_reg_134_reg.
DSP Report: register mul_ln12_reg_134_reg is absorbed into DSP mul_ln12_reg_134_reg.
DSP Report: operator mul_16s_7ns_22_1_1_U7/tmp_product is absorbed into DSP mul_ln12_reg_134_reg.
DSP Report: Generating DSP grp_fir_Pipeline_loop_fu_78/mac_muladd_12s_16s_34s_34_4_1_U1/fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register grp_fir_Pipeline_loop_fu_78/mac_muladd_12s_16s_34s_34_4_1_U1/fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_fir_Pipeline_loop_fu_78/mac_muladd_12s_16s_34s_34_4_1_U1/fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_fir_Pipeline_loop_fu_78/mac_muladd_12s_16s_34s_34_4_1_U1/fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_fir_Pipeline_loop_fu_78/mac_muladd_12s_16s_34s_34_4_1_U1/fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_fir_Pipeline_loop_fu_78/mac_muladd_12s_16s_34s_34_4_1_U1/fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_fir_Pipeline_loop_fu_78/mac_muladd_12s_16s_34s_34_4_1_U1/fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_fir_Pipeline_loop_fu_78/mac_muladd_12s_16s_34s_34_4_1_U1/fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_fir_Pipeline_loop_fu_78/mac_muladd_12s_16s_34s_34_4_1_U1/fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_fir_Pipeline_loop_fu_78/mac_muladd_12s_16s_34s_34_4_1_U1/fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0_U/p is absorbed into DSP grp_fir_Pipeline_loop_fu_78/mac_muladd_12s_16s_34s_34_4_1_U1/fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_fir_Pipeline_loop_fu_78/mac_muladd_12s_16s_34s_34_4_1_U1/fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0_U/m is absorbed into DSP grp_fir_Pipeline_loop_fu_78/mac_muladd_12s_16s_34s_34_4_1_U1/fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_6ns_31s_31_4_1_U8/fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+((A:0x33)'*B'')')'.
DSP Report: register fir_io_s_axi_U/int_data_in_reg is absorbed into DSP mac_muladd_16s_6ns_31s_31_4_1_U8/fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_6ns_31s_31_4_1_U8/fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_6ns_31s_31_4_1_U8/fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_6ns_31s_31_4_1_U8/fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_6ns_31s_31_4_1_U8/fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register acc_2_loc_fu_54_reg is absorbed into DSP mac_muladd_16s_6ns_31s_31_4_1_U8/fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_6ns_31s_31_4_1_U8/fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_6ns_31s_31_4_1_U8/fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_6ns_31s_31_4_1_U8/fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_6ns_31s_31_4_1_U8/fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_6ns_31s_31_4_1_U8/fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_6ns_31s_31_4_1_U8/fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_6ns_31s_31_4_1_U8/fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_6ns_31s_31_4_1_U8/fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1_U/p_reg_reg.
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[31] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[30] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[29] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[28] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[27] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[26] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[25] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[24] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[23] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[22] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[21] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[20] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[19] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[18] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[17] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WDATA[16] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WSTRB[3] in module fir is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_fir_io_WSTRB[2] in module fir is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (fir_io_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (fir_io_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module fir.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1599.664 ; gain = 639.070
---------------------------------------------------------------------------------
 Sort Area is  mac_muladd_16s_6ns_31s_31_4_1_U8/fir_mac_muladd_16s_6ns_31s_31_4_1_DSP48_1_U/p_reg_reg_4 : 0 0 : 2361 2361 : Used 1 time 0
 Sort Area is  grp_fir_Pipeline_loop_fu_78/mac_muladd_12s_16s_34s_34_4_1_U1/fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 1534 1534 : Used 1 time 0
 Sort Area is  mul_ln12_reg_134_reg_2 : 0 0 : 279 279 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+--------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                 | Depth x Width | Implemented As | 
+------------+--------------------------------------------+---------------+----------------+
|fir         | grp_fir_Pipeline_loop_fu_78/coeff_U/q0_reg | 256x12        | Block RAM      | 
+------------+--------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0          | shift_reg_U/ram_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                               | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir                                       | (A2*(B:0x33))'         | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0 | (C+(A2*B2)')'          | 16     | 12     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|fir                                       | (C'+((A:0x33)'*B'')')' | 16     | 18     | 31     | -      | 31     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
+------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1599.664 ; gain = 639.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1599.664 ; gain = 639.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0          | shift_reg_U/ram_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/shift_reg_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/shift_reg_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_fir_Pipeline_loop_fu_78/coeff_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1599.664 ; gain = 639.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1599.664 ; gain = 639.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1599.664 ; gain = 639.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1599.664 ; gain = 639.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1599.664 ; gain = 639.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1599.664 ; gain = 639.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1599.664 ; gain = 639.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fir         | grp_fir_Pipeline_loop_fu_78/ap_loop_exit_ready_pp0_iter3_reg_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                               | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir                                       | (A'*B)'        | 30     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|fir_mac_muladd_12s_16s_34s_34_4_1_DSP48_0 | (C+(A'*B')')'  | 30     | 18     | 48     | -      | 34     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|fir                                       | (C'+(A''*B)')' | 30     | 6      | 48     | -      | 31     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
+------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |DSP48E1  |     3|
|4     |LUT1     |     1|
|5     |LUT2     |     6|
|6     |LUT3     |    88|
|7     |LUT4     |    35|
|8     |LUT5     |    17|
|9     |LUT6     |    49|
|10    |RAMB18E1 |     2|
|12    |SRL16E   |     1|
|13    |FDRE     |   153|
|14    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1599.664 ; gain = 639.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 1599.664 ; gain = 554.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1599.664 ; gain = 639.070
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1599.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1599.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 372a9d2d
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:11 . Memory (MB): peak = 1599.664 ; gain = 1029.734
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1599.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/EGRE429/lab2/project_1/project_1.runs/design_1_fir_0_0_synth_1/design_1_fir_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_fir_0_0, cache-ID = a7046c756220dcc7
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1599.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/EGRE429/lab2/project_1/project_1.runs/design_1_fir_0_0_synth_1/design_1_fir_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fir_0_0_utilization_synth.rpt -pb design_1_fir_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 14:22:23 2025...
