// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="nlms_top_nlms_top,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7s50-ftgb196-1,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.784000,HLS_SYN_LAT=1383,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4113,HLS_SYN_LUT=2685,HLS_VERSION=2022_1}" *)

module nlms_top (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_signal_address0,
        input_signal_ce0,
        input_signal_q0,
        desired_signal_address0,
        desired_signal_ce0,
        desired_signal_q0,
        weights_address0,
        weights_ce0,
        weights_we0,
        weights_d0,
        weights_address1,
        weights_ce1,
        weights_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] input_signal_address0;
output   input_signal_ce0;
input  [31:0] input_signal_q0;
output  [6:0] desired_signal_address0;
output   desired_signal_ce0;
input  [31:0] desired_signal_q0;
output  [6:0] weights_address0;
output   weights_ce0;
output   weights_we0;
output  [31:0] weights_d0;
output  [6:0] weights_address1;
output   weights_ce1;
input  [31:0] weights_q1;

reg ap_idle;
reg input_signal_ce0;
reg desired_signal_ce0;
reg weights_ce0;
reg weights_we0;
reg weights_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_enable_reg_pp0_iter70;
reg    ap_enable_reg_pp0_iter71;
reg    ap_enable_reg_pp0_iter72;
reg    ap_enable_reg_pp0_iter73;
reg    ap_enable_reg_pp0_iter74;
reg    ap_enable_reg_pp0_iter75;
reg    ap_enable_reg_pp0_iter76;
reg    ap_enable_reg_pp0_iter77;
reg    ap_enable_reg_pp0_iter78;
reg    ap_enable_reg_pp0_iter79;
reg    ap_enable_reg_pp0_iter80;
reg    ap_enable_reg_pp0_iter81;
reg    ap_enable_reg_pp0_iter82;
reg    ap_enable_reg_pp0_iter83;
reg    ap_enable_reg_pp0_iter84;
reg    ap_enable_reg_pp0_iter85;
reg    ap_enable_reg_pp0_iter86;
reg    ap_enable_reg_pp0_iter87;
reg    ap_enable_reg_pp0_iter88;
reg    ap_enable_reg_pp0_iter89;
reg    ap_enable_reg_pp0_iter90;
reg    ap_enable_reg_pp0_iter91;
reg    ap_enable_reg_pp0_iter92;
reg    ap_enable_reg_pp0_iter93;
reg    ap_enable_reg_pp0_iter94;
reg    ap_enable_reg_pp0_iter95;
reg    ap_enable_reg_pp0_iter96;
reg    ap_enable_reg_pp0_iter97;
reg    ap_enable_reg_pp0_iter98;
reg    ap_enable_reg_pp0_iter99;
reg    ap_enable_reg_pp0_iter100;
reg    ap_enable_reg_pp0_iter101;
reg    ap_enable_reg_pp0_iter102;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
wire    ap_block_state49_pp0_stage0_iter48;
wire    ap_block_state50_pp0_stage0_iter49;
wire    ap_block_state51_pp0_stage0_iter50;
wire    ap_block_state52_pp0_stage0_iter51;
wire    ap_block_state53_pp0_stage0_iter52;
wire    ap_block_state54_pp0_stage0_iter53;
wire    ap_block_state55_pp0_stage0_iter54;
wire    ap_block_state56_pp0_stage0_iter55;
wire    ap_block_state57_pp0_stage0_iter56;
wire    ap_block_state58_pp0_stage0_iter57;
wire    ap_block_state59_pp0_stage0_iter58;
wire    ap_block_state60_pp0_stage0_iter59;
wire    ap_block_state61_pp0_stage0_iter60;
wire    ap_block_state62_pp0_stage0_iter61;
wire    ap_block_state63_pp0_stage0_iter62;
wire    ap_block_state64_pp0_stage0_iter63;
wire    ap_block_state65_pp0_stage0_iter64;
wire    ap_block_state66_pp0_stage0_iter65;
wire    ap_block_state67_pp0_stage0_iter66;
wire    ap_block_state68_pp0_stage0_iter67;
wire    ap_block_state69_pp0_stage0_iter68;
wire    ap_block_state70_pp0_stage0_iter69;
wire    ap_block_state71_pp0_stage0_iter70;
wire    ap_block_state72_pp0_stage0_iter71;
wire    ap_block_state73_pp0_stage0_iter72;
wire    ap_block_state74_pp0_stage0_iter73;
wire    ap_block_state75_pp0_stage0_iter74;
wire    ap_block_state76_pp0_stage0_iter75;
wire    ap_block_state77_pp0_stage0_iter76;
wire    ap_block_state78_pp0_stage0_iter77;
wire    ap_block_state79_pp0_stage0_iter78;
wire    ap_block_state80_pp0_stage0_iter79;
wire    ap_block_state81_pp0_stage0_iter80;
wire    ap_block_state82_pp0_stage0_iter81;
wire    ap_block_state83_pp0_stage0_iter82;
wire    ap_block_state84_pp0_stage0_iter83;
wire    ap_block_state85_pp0_stage0_iter84;
wire    ap_block_state86_pp0_stage0_iter85;
wire    ap_block_state87_pp0_stage0_iter86;
wire    ap_block_state88_pp0_stage0_iter87;
wire    ap_block_state89_pp0_stage0_iter88;
wire    ap_block_state90_pp0_stage0_iter89;
wire    ap_block_state91_pp0_stage0_iter90;
wire    ap_block_state92_pp0_stage0_iter91;
wire    ap_block_state93_pp0_stage0_iter92;
wire    ap_block_state94_pp0_stage0_iter93;
wire    ap_block_state95_pp0_stage0_iter94;
wire    ap_block_state96_pp0_stage0_iter95;
wire    ap_block_state97_pp0_stage0_iter96;
wire    ap_block_state98_pp0_stage0_iter97;
wire    ap_block_state99_pp0_stage0_iter98;
wire    ap_block_state100_pp0_stage0_iter99;
wire    ap_block_state101_pp0_stage0_iter100;
wire    ap_block_state102_pp0_stage0_iter101;
wire    ap_block_state103_pp0_stage0_iter102;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln59_fu_167_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] select_ln59_fu_188_p3;
reg   [7:0] select_ln59_reg_250;
wire   [63:0] zext_ln61_fu_201_p1;
reg   [63:0] zext_ln61_reg_256;
reg   [63:0] zext_ln61_reg_256_pp0_iter2_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter3_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter4_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter5_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter6_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter7_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter8_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter9_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter10_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter11_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter12_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter13_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter14_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter15_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter16_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter17_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter18_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter19_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter20_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter21_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter22_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter23_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter24_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter25_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter26_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter27_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter28_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter29_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter30_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter31_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter32_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter33_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter34_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter35_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter36_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter37_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter38_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter39_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter40_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter41_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter42_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter43_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter44_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter45_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter46_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter47_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter48_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter49_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter50_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter51_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter52_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter53_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter54_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter55_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter56_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter57_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter58_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter59_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter60_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter61_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter62_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter63_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter64_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter65_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter66_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter67_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter68_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter69_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter70_reg;
reg   [63:0] zext_ln61_reg_256_pp0_iter71_reg;
reg   [31:0] input_signal_load_reg_267;
wire   [31:0] bitcast_ln63_1_fu_215_p1;
reg   [31:0] bitcast_ln63_1_reg_272;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter4_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter5_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter6_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter7_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter8_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter9_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter10_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter11_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter12_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter13_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter14_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter15_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter16_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter17_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter18_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter19_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter20_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter21_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter22_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter23_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter24_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter25_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter26_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter27_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter28_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter29_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter30_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter31_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter32_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter33_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter34_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter35_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter36_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter37_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter38_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter39_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter40_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter41_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter42_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter43_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter44_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter45_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter46_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter47_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter48_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter49_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter50_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter51_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter52_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter53_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter54_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter55_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter56_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter57_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter58_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter59_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter60_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter61_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter62_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter63_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter64_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter65_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter66_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter67_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter68_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter69_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter70_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter71_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter72_reg;
reg   [31:0] bitcast_ln63_1_reg_272_pp0_iter73_reg;
wire   [31:0] grp_fu_109_p2;
reg   [31:0] mul_reg_280;
wire   [63:0] grp_fu_120_p1;
reg   [63:0] conv1_reg_285;
wire   [63:0] grp_fu_132_p2;
reg   [63:0] add_reg_290;
reg   [6:0] weights_addr_reg_295;
reg   [6:0] weights_addr_reg_295_pp0_iter69_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter70_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter71_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter72_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter73_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter74_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter75_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter76_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter77_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter78_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter79_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter80_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter81_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter82_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter83_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter84_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter85_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter86_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter87_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter88_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter89_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter90_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter91_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter92_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter93_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter94_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter95_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter96_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter97_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter98_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter99_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter100_reg;
reg   [6:0] weights_addr_reg_295_pp0_iter101_reg;
reg   [31:0] weights_load_reg_301;
wire   [31:0] bitcast_ln63_fu_220_p1;
reg   [31:0] bitcast_ln63_reg_306;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter71_reg;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter72_reg;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter73_reg;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter74_reg;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter75_reg;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter76_reg;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter77_reg;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter78_reg;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter79_reg;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter80_reg;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter81_reg;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter82_reg;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter83_reg;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter84_reg;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter85_reg;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter86_reg;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter87_reg;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter88_reg;
reg   [31:0] bitcast_ln63_reg_306_pp0_iter89_reg;
wire   [31:0] grp_fu_113_p2;
reg   [31:0] estimation_reg_317;
reg   [31:0] desired_signal_load_reg_322;
wire   [63:0] grp_fu_149_p2;
reg   [63:0] div_reg_332;
wire   [63:0] grp_fu_123_p1;
reg   [63:0] conv2_reg_337;
wire   [31:0] grp_fu_105_p2;
reg   [31:0] error_reg_342;
wire   [63:0] grp_fu_141_p2;
reg   [63:0] mul1_reg_347;
wire   [63:0] grp_fu_126_p1;
reg   [63:0] conv3_reg_352;
wire   [63:0] grp_fu_129_p1;
reg   [63:0] conv_reg_357;
wire   [63:0] grp_fu_145_p2;
reg   [63:0] mul2_reg_362;
wire   [63:0] grp_fu_137_p2;
reg   [63:0] add1_reg_367;
wire   [31:0] grp_fu_117_p1;
reg   [31:0] conv4_reg_372;
wire    ap_block_pp0_stage0;
reg   [7:0] i_fu_54;
wire   [7:0] add_ln61_fu_205_p2;
reg   [7:0] ap_sig_allocacmp_i_load;
wire    ap_loop_init;
reg   [10:0] indvar_flatten_fu_58;
wire   [10:0] add_ln59_fu_173_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [31:0] grp_fu_105_p0;
wire   [31:0] grp_fu_113_p0;
wire   [0:0] icmp_ln61_fu_182_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg    ap_loop_exit_ready_pp0_iter53_reg;
reg    ap_loop_exit_ready_pp0_iter54_reg;
reg    ap_loop_exit_ready_pp0_iter55_reg;
reg    ap_loop_exit_ready_pp0_iter56_reg;
reg    ap_loop_exit_ready_pp0_iter57_reg;
reg    ap_loop_exit_ready_pp0_iter58_reg;
reg    ap_loop_exit_ready_pp0_iter59_reg;
reg    ap_loop_exit_ready_pp0_iter60_reg;
reg    ap_loop_exit_ready_pp0_iter61_reg;
reg    ap_loop_exit_ready_pp0_iter62_reg;
reg    ap_loop_exit_ready_pp0_iter63_reg;
reg    ap_loop_exit_ready_pp0_iter64_reg;
reg    ap_loop_exit_ready_pp0_iter65_reg;
reg    ap_loop_exit_ready_pp0_iter66_reg;
reg    ap_loop_exit_ready_pp0_iter67_reg;
reg    ap_loop_exit_ready_pp0_iter68_reg;
reg    ap_loop_exit_ready_pp0_iter69_reg;
reg    ap_loop_exit_ready_pp0_iter70_reg;
reg    ap_loop_exit_ready_pp0_iter71_reg;
reg    ap_loop_exit_ready_pp0_iter72_reg;
reg    ap_loop_exit_ready_pp0_iter73_reg;
reg    ap_loop_exit_ready_pp0_iter74_reg;
reg    ap_loop_exit_ready_pp0_iter75_reg;
reg    ap_loop_exit_ready_pp0_iter76_reg;
reg    ap_loop_exit_ready_pp0_iter77_reg;
reg    ap_loop_exit_ready_pp0_iter78_reg;
reg    ap_loop_exit_ready_pp0_iter79_reg;
reg    ap_loop_exit_ready_pp0_iter80_reg;
reg    ap_loop_exit_ready_pp0_iter81_reg;
reg    ap_loop_exit_ready_pp0_iter82_reg;
reg    ap_loop_exit_ready_pp0_iter83_reg;
reg    ap_loop_exit_ready_pp0_iter84_reg;
reg    ap_loop_exit_ready_pp0_iter85_reg;
reg    ap_loop_exit_ready_pp0_iter86_reg;
reg    ap_loop_exit_ready_pp0_iter87_reg;
reg    ap_loop_exit_ready_pp0_iter88_reg;
reg    ap_loop_exit_ready_pp0_iter89_reg;
reg    ap_loop_exit_ready_pp0_iter90_reg;
reg    ap_loop_exit_ready_pp0_iter91_reg;
reg    ap_loop_exit_ready_pp0_iter92_reg;
reg    ap_loop_exit_ready_pp0_iter93_reg;
reg    ap_loop_exit_ready_pp0_iter94_reg;
reg    ap_loop_exit_ready_pp0_iter95_reg;
reg    ap_loop_exit_ready_pp0_iter96_reg;
reg    ap_loop_exit_ready_pp0_iter97_reg;
reg    ap_loop_exit_ready_pp0_iter98_reg;
reg    ap_loop_exit_ready_pp0_iter99_reg;
reg    ap_loop_exit_ready_pp0_iter100_reg;
reg    ap_loop_exit_ready_pp0_iter101_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_982;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
#0 ap_enable_reg_pp0_iter70 = 1'b0;
#0 ap_enable_reg_pp0_iter71 = 1'b0;
#0 ap_enable_reg_pp0_iter72 = 1'b0;
#0 ap_enable_reg_pp0_iter73 = 1'b0;
#0 ap_enable_reg_pp0_iter74 = 1'b0;
#0 ap_enable_reg_pp0_iter75 = 1'b0;
#0 ap_enable_reg_pp0_iter76 = 1'b0;
#0 ap_enable_reg_pp0_iter77 = 1'b0;
#0 ap_enable_reg_pp0_iter78 = 1'b0;
#0 ap_enable_reg_pp0_iter79 = 1'b0;
#0 ap_enable_reg_pp0_iter80 = 1'b0;
#0 ap_enable_reg_pp0_iter81 = 1'b0;
#0 ap_enable_reg_pp0_iter82 = 1'b0;
#0 ap_enable_reg_pp0_iter83 = 1'b0;
#0 ap_enable_reg_pp0_iter84 = 1'b0;
#0 ap_enable_reg_pp0_iter85 = 1'b0;
#0 ap_enable_reg_pp0_iter86 = 1'b0;
#0 ap_enable_reg_pp0_iter87 = 1'b0;
#0 ap_enable_reg_pp0_iter88 = 1'b0;
#0 ap_enable_reg_pp0_iter89 = 1'b0;
#0 ap_enable_reg_pp0_iter90 = 1'b0;
#0 ap_enable_reg_pp0_iter91 = 1'b0;
#0 ap_enable_reg_pp0_iter92 = 1'b0;
#0 ap_enable_reg_pp0_iter93 = 1'b0;
#0 ap_enable_reg_pp0_iter94 = 1'b0;
#0 ap_enable_reg_pp0_iter95 = 1'b0;
#0 ap_enable_reg_pp0_iter96 = 1'b0;
#0 ap_enable_reg_pp0_iter97 = 1'b0;
#0 ap_enable_reg_pp0_iter98 = 1'b0;
#0 ap_enable_reg_pp0_iter99 = 1'b0;
#0 ap_enable_reg_pp0_iter100 = 1'b0;
#0 ap_enable_reg_pp0_iter101 = 1'b0;
#0 ap_enable_reg_pp0_iter102 = 1'b0;
#0 ap_done_reg = 1'b0;
end

nlms_top_fsub_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_8_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_105_p0),
    .din1(estimation_reg_317),
    .ce(1'b1),
    .dout(grp_fu_105_p2)
);

nlms_top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln63_1_fu_215_p1),
    .din1(bitcast_ln63_1_fu_215_p1),
    .ce(1'b1),
    .dout(grp_fu_109_p2)
);

nlms_top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_113_p0),
    .din1(bitcast_ln63_1_reg_272_pp0_iter69_reg),
    .ce(1'b1),
    .dout(grp_fu_113_p2)
);

nlms_top_fptrunc_64ns_32_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
fptrunc_64ns_32_2_no_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add1_reg_367),
    .ce(1'b1),
    .dout(grp_fu_117_p1)
);

nlms_top_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_reg_280),
    .ce(1'b1),
    .dout(grp_fu_120_p1)
);

nlms_top_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln63_1_reg_272_pp0_iter73_reg),
    .ce(1'b1),
    .dout(grp_fu_123_p1)
);

nlms_top_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(error_reg_342),
    .ce(1'b1),
    .dout(grp_fu_126_p1)
);

nlms_top_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln63_reg_306_pp0_iter89_reg),
    .ce(1'b1),
    .dout(grp_fu_129_p1)
);

nlms_top_dadd_64ns_64ns_64_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_8_full_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv1_reg_285),
    .din1(64'd4547007122018943789),
    .ce(1'b1),
    .dout(grp_fu_132_p2)
);

nlms_top_dadd_64ns_64ns_64_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_8_full_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_reg_357),
    .din1(mul2_reg_362),
    .ce(1'b1),
    .dout(grp_fu_137_p2)
);

nlms_top_dmul_64ns_64ns_64_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_8_max_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(div_reg_332),
    .din1(conv2_reg_337),
    .ce(1'b1),
    .dout(grp_fu_141_p2)
);

nlms_top_dmul_64ns_64ns_64_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_8_max_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul1_reg_347),
    .din1(conv3_reg_352),
    .ce(1'b1),
    .dout(grp_fu_145_p2)
);

nlms_top_ddiv_64ns_64ns_64_59_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 59 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_59_no_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd4607182418800017408),
    .din1(add_reg_290),
    .ce(1'b1),
    .dout(grp_fu_149_p2)
);

nlms_top_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(1'b1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter101_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter100 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter100 <= ap_enable_reg_pp0_iter99;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter101 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter101 <= ap_enable_reg_pp0_iter100;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter102 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter102 <= ap_enable_reg_pp0_iter101;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter73 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter74 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter75 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter76 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter76 <= ap_enable_reg_pp0_iter75;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter77 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter77 <= ap_enable_reg_pp0_iter76;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter78 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter78 <= ap_enable_reg_pp0_iter77;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter79 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter79 <= ap_enable_reg_pp0_iter78;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter80 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter80 <= ap_enable_reg_pp0_iter79;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter81 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter81 <= ap_enable_reg_pp0_iter80;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter82 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter82 <= ap_enable_reg_pp0_iter81;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter83 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter83 <= ap_enable_reg_pp0_iter82;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter84 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter84 <= ap_enable_reg_pp0_iter83;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter85 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter85 <= ap_enable_reg_pp0_iter84;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter86 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter86 <= ap_enable_reg_pp0_iter85;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter87 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter87 <= ap_enable_reg_pp0_iter86;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter88 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter88 <= ap_enable_reg_pp0_iter87;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter89 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter89 <= ap_enable_reg_pp0_iter88;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter90 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter90 <= ap_enable_reg_pp0_iter89;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter91 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter91 <= ap_enable_reg_pp0_iter90;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter92 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter92 <= ap_enable_reg_pp0_iter91;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter93 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter93 <= ap_enable_reg_pp0_iter92;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter94 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter94 <= ap_enable_reg_pp0_iter93;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter95 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter95 <= ap_enable_reg_pp0_iter94;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter96 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter96 <= ap_enable_reg_pp0_iter95;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter97 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter97 <= ap_enable_reg_pp0_iter96;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter98 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter98 <= ap_enable_reg_pp0_iter97;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter99 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter99 <= ap_enable_reg_pp0_iter98;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_54 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            i_fu_54 <= add_ln61_fu_205_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_982)) begin
        if ((icmp_ln59_fu_167_p2 == 1'd0)) begin
            indvar_flatten_fu_58 <= add_ln59_fu_173_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_58 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add1_reg_367 <= grp_fu_137_p2;
        add_reg_290 <= grp_fu_132_p2;
        ap_loop_exit_ready_pp0_iter100_reg <= ap_loop_exit_ready_pp0_iter99_reg;
        ap_loop_exit_ready_pp0_iter101_reg <= ap_loop_exit_ready_pp0_iter100_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
        ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
        ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
        ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
        ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
        ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
        ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
        ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
        ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
        ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
        ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
        ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
        ap_loop_exit_ready_pp0_iter66_reg <= ap_loop_exit_ready_pp0_iter65_reg;
        ap_loop_exit_ready_pp0_iter67_reg <= ap_loop_exit_ready_pp0_iter66_reg;
        ap_loop_exit_ready_pp0_iter68_reg <= ap_loop_exit_ready_pp0_iter67_reg;
        ap_loop_exit_ready_pp0_iter69_reg <= ap_loop_exit_ready_pp0_iter68_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter70_reg <= ap_loop_exit_ready_pp0_iter69_reg;
        ap_loop_exit_ready_pp0_iter71_reg <= ap_loop_exit_ready_pp0_iter70_reg;
        ap_loop_exit_ready_pp0_iter72_reg <= ap_loop_exit_ready_pp0_iter71_reg;
        ap_loop_exit_ready_pp0_iter73_reg <= ap_loop_exit_ready_pp0_iter72_reg;
        ap_loop_exit_ready_pp0_iter74_reg <= ap_loop_exit_ready_pp0_iter73_reg;
        ap_loop_exit_ready_pp0_iter75_reg <= ap_loop_exit_ready_pp0_iter74_reg;
        ap_loop_exit_ready_pp0_iter76_reg <= ap_loop_exit_ready_pp0_iter75_reg;
        ap_loop_exit_ready_pp0_iter77_reg <= ap_loop_exit_ready_pp0_iter76_reg;
        ap_loop_exit_ready_pp0_iter78_reg <= ap_loop_exit_ready_pp0_iter77_reg;
        ap_loop_exit_ready_pp0_iter79_reg <= ap_loop_exit_ready_pp0_iter78_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter80_reg <= ap_loop_exit_ready_pp0_iter79_reg;
        ap_loop_exit_ready_pp0_iter81_reg <= ap_loop_exit_ready_pp0_iter80_reg;
        ap_loop_exit_ready_pp0_iter82_reg <= ap_loop_exit_ready_pp0_iter81_reg;
        ap_loop_exit_ready_pp0_iter83_reg <= ap_loop_exit_ready_pp0_iter82_reg;
        ap_loop_exit_ready_pp0_iter84_reg <= ap_loop_exit_ready_pp0_iter83_reg;
        ap_loop_exit_ready_pp0_iter85_reg <= ap_loop_exit_ready_pp0_iter84_reg;
        ap_loop_exit_ready_pp0_iter86_reg <= ap_loop_exit_ready_pp0_iter85_reg;
        ap_loop_exit_ready_pp0_iter87_reg <= ap_loop_exit_ready_pp0_iter86_reg;
        ap_loop_exit_ready_pp0_iter88_reg <= ap_loop_exit_ready_pp0_iter87_reg;
        ap_loop_exit_ready_pp0_iter89_reg <= ap_loop_exit_ready_pp0_iter88_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter90_reg <= ap_loop_exit_ready_pp0_iter89_reg;
        ap_loop_exit_ready_pp0_iter91_reg <= ap_loop_exit_ready_pp0_iter90_reg;
        ap_loop_exit_ready_pp0_iter92_reg <= ap_loop_exit_ready_pp0_iter91_reg;
        ap_loop_exit_ready_pp0_iter93_reg <= ap_loop_exit_ready_pp0_iter92_reg;
        ap_loop_exit_ready_pp0_iter94_reg <= ap_loop_exit_ready_pp0_iter93_reg;
        ap_loop_exit_ready_pp0_iter95_reg <= ap_loop_exit_ready_pp0_iter94_reg;
        ap_loop_exit_ready_pp0_iter96_reg <= ap_loop_exit_ready_pp0_iter95_reg;
        ap_loop_exit_ready_pp0_iter97_reg <= ap_loop_exit_ready_pp0_iter96_reg;
        ap_loop_exit_ready_pp0_iter98_reg <= ap_loop_exit_ready_pp0_iter97_reg;
        ap_loop_exit_ready_pp0_iter99_reg <= ap_loop_exit_ready_pp0_iter98_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        bitcast_ln63_1_reg_272 <= bitcast_ln63_1_fu_215_p1;
        bitcast_ln63_1_reg_272_pp0_iter10_reg <= bitcast_ln63_1_reg_272_pp0_iter9_reg;
        bitcast_ln63_1_reg_272_pp0_iter11_reg <= bitcast_ln63_1_reg_272_pp0_iter10_reg;
        bitcast_ln63_1_reg_272_pp0_iter12_reg <= bitcast_ln63_1_reg_272_pp0_iter11_reg;
        bitcast_ln63_1_reg_272_pp0_iter13_reg <= bitcast_ln63_1_reg_272_pp0_iter12_reg;
        bitcast_ln63_1_reg_272_pp0_iter14_reg <= bitcast_ln63_1_reg_272_pp0_iter13_reg;
        bitcast_ln63_1_reg_272_pp0_iter15_reg <= bitcast_ln63_1_reg_272_pp0_iter14_reg;
        bitcast_ln63_1_reg_272_pp0_iter16_reg <= bitcast_ln63_1_reg_272_pp0_iter15_reg;
        bitcast_ln63_1_reg_272_pp0_iter17_reg <= bitcast_ln63_1_reg_272_pp0_iter16_reg;
        bitcast_ln63_1_reg_272_pp0_iter18_reg <= bitcast_ln63_1_reg_272_pp0_iter17_reg;
        bitcast_ln63_1_reg_272_pp0_iter19_reg <= bitcast_ln63_1_reg_272_pp0_iter18_reg;
        bitcast_ln63_1_reg_272_pp0_iter20_reg <= bitcast_ln63_1_reg_272_pp0_iter19_reg;
        bitcast_ln63_1_reg_272_pp0_iter21_reg <= bitcast_ln63_1_reg_272_pp0_iter20_reg;
        bitcast_ln63_1_reg_272_pp0_iter22_reg <= bitcast_ln63_1_reg_272_pp0_iter21_reg;
        bitcast_ln63_1_reg_272_pp0_iter23_reg <= bitcast_ln63_1_reg_272_pp0_iter22_reg;
        bitcast_ln63_1_reg_272_pp0_iter24_reg <= bitcast_ln63_1_reg_272_pp0_iter23_reg;
        bitcast_ln63_1_reg_272_pp0_iter25_reg <= bitcast_ln63_1_reg_272_pp0_iter24_reg;
        bitcast_ln63_1_reg_272_pp0_iter26_reg <= bitcast_ln63_1_reg_272_pp0_iter25_reg;
        bitcast_ln63_1_reg_272_pp0_iter27_reg <= bitcast_ln63_1_reg_272_pp0_iter26_reg;
        bitcast_ln63_1_reg_272_pp0_iter28_reg <= bitcast_ln63_1_reg_272_pp0_iter27_reg;
        bitcast_ln63_1_reg_272_pp0_iter29_reg <= bitcast_ln63_1_reg_272_pp0_iter28_reg;
        bitcast_ln63_1_reg_272_pp0_iter30_reg <= bitcast_ln63_1_reg_272_pp0_iter29_reg;
        bitcast_ln63_1_reg_272_pp0_iter31_reg <= bitcast_ln63_1_reg_272_pp0_iter30_reg;
        bitcast_ln63_1_reg_272_pp0_iter32_reg <= bitcast_ln63_1_reg_272_pp0_iter31_reg;
        bitcast_ln63_1_reg_272_pp0_iter33_reg <= bitcast_ln63_1_reg_272_pp0_iter32_reg;
        bitcast_ln63_1_reg_272_pp0_iter34_reg <= bitcast_ln63_1_reg_272_pp0_iter33_reg;
        bitcast_ln63_1_reg_272_pp0_iter35_reg <= bitcast_ln63_1_reg_272_pp0_iter34_reg;
        bitcast_ln63_1_reg_272_pp0_iter36_reg <= bitcast_ln63_1_reg_272_pp0_iter35_reg;
        bitcast_ln63_1_reg_272_pp0_iter37_reg <= bitcast_ln63_1_reg_272_pp0_iter36_reg;
        bitcast_ln63_1_reg_272_pp0_iter38_reg <= bitcast_ln63_1_reg_272_pp0_iter37_reg;
        bitcast_ln63_1_reg_272_pp0_iter39_reg <= bitcast_ln63_1_reg_272_pp0_iter38_reg;
        bitcast_ln63_1_reg_272_pp0_iter40_reg <= bitcast_ln63_1_reg_272_pp0_iter39_reg;
        bitcast_ln63_1_reg_272_pp0_iter41_reg <= bitcast_ln63_1_reg_272_pp0_iter40_reg;
        bitcast_ln63_1_reg_272_pp0_iter42_reg <= bitcast_ln63_1_reg_272_pp0_iter41_reg;
        bitcast_ln63_1_reg_272_pp0_iter43_reg <= bitcast_ln63_1_reg_272_pp0_iter42_reg;
        bitcast_ln63_1_reg_272_pp0_iter44_reg <= bitcast_ln63_1_reg_272_pp0_iter43_reg;
        bitcast_ln63_1_reg_272_pp0_iter45_reg <= bitcast_ln63_1_reg_272_pp0_iter44_reg;
        bitcast_ln63_1_reg_272_pp0_iter46_reg <= bitcast_ln63_1_reg_272_pp0_iter45_reg;
        bitcast_ln63_1_reg_272_pp0_iter47_reg <= bitcast_ln63_1_reg_272_pp0_iter46_reg;
        bitcast_ln63_1_reg_272_pp0_iter48_reg <= bitcast_ln63_1_reg_272_pp0_iter47_reg;
        bitcast_ln63_1_reg_272_pp0_iter49_reg <= bitcast_ln63_1_reg_272_pp0_iter48_reg;
        bitcast_ln63_1_reg_272_pp0_iter4_reg <= bitcast_ln63_1_reg_272;
        bitcast_ln63_1_reg_272_pp0_iter50_reg <= bitcast_ln63_1_reg_272_pp0_iter49_reg;
        bitcast_ln63_1_reg_272_pp0_iter51_reg <= bitcast_ln63_1_reg_272_pp0_iter50_reg;
        bitcast_ln63_1_reg_272_pp0_iter52_reg <= bitcast_ln63_1_reg_272_pp0_iter51_reg;
        bitcast_ln63_1_reg_272_pp0_iter53_reg <= bitcast_ln63_1_reg_272_pp0_iter52_reg;
        bitcast_ln63_1_reg_272_pp0_iter54_reg <= bitcast_ln63_1_reg_272_pp0_iter53_reg;
        bitcast_ln63_1_reg_272_pp0_iter55_reg <= bitcast_ln63_1_reg_272_pp0_iter54_reg;
        bitcast_ln63_1_reg_272_pp0_iter56_reg <= bitcast_ln63_1_reg_272_pp0_iter55_reg;
        bitcast_ln63_1_reg_272_pp0_iter57_reg <= bitcast_ln63_1_reg_272_pp0_iter56_reg;
        bitcast_ln63_1_reg_272_pp0_iter58_reg <= bitcast_ln63_1_reg_272_pp0_iter57_reg;
        bitcast_ln63_1_reg_272_pp0_iter59_reg <= bitcast_ln63_1_reg_272_pp0_iter58_reg;
        bitcast_ln63_1_reg_272_pp0_iter5_reg <= bitcast_ln63_1_reg_272_pp0_iter4_reg;
        bitcast_ln63_1_reg_272_pp0_iter60_reg <= bitcast_ln63_1_reg_272_pp0_iter59_reg;
        bitcast_ln63_1_reg_272_pp0_iter61_reg <= bitcast_ln63_1_reg_272_pp0_iter60_reg;
        bitcast_ln63_1_reg_272_pp0_iter62_reg <= bitcast_ln63_1_reg_272_pp0_iter61_reg;
        bitcast_ln63_1_reg_272_pp0_iter63_reg <= bitcast_ln63_1_reg_272_pp0_iter62_reg;
        bitcast_ln63_1_reg_272_pp0_iter64_reg <= bitcast_ln63_1_reg_272_pp0_iter63_reg;
        bitcast_ln63_1_reg_272_pp0_iter65_reg <= bitcast_ln63_1_reg_272_pp0_iter64_reg;
        bitcast_ln63_1_reg_272_pp0_iter66_reg <= bitcast_ln63_1_reg_272_pp0_iter65_reg;
        bitcast_ln63_1_reg_272_pp0_iter67_reg <= bitcast_ln63_1_reg_272_pp0_iter66_reg;
        bitcast_ln63_1_reg_272_pp0_iter68_reg <= bitcast_ln63_1_reg_272_pp0_iter67_reg;
        bitcast_ln63_1_reg_272_pp0_iter69_reg <= bitcast_ln63_1_reg_272_pp0_iter68_reg;
        bitcast_ln63_1_reg_272_pp0_iter6_reg <= bitcast_ln63_1_reg_272_pp0_iter5_reg;
        bitcast_ln63_1_reg_272_pp0_iter70_reg <= bitcast_ln63_1_reg_272_pp0_iter69_reg;
        bitcast_ln63_1_reg_272_pp0_iter71_reg <= bitcast_ln63_1_reg_272_pp0_iter70_reg;
        bitcast_ln63_1_reg_272_pp0_iter72_reg <= bitcast_ln63_1_reg_272_pp0_iter71_reg;
        bitcast_ln63_1_reg_272_pp0_iter73_reg <= bitcast_ln63_1_reg_272_pp0_iter72_reg;
        bitcast_ln63_1_reg_272_pp0_iter7_reg <= bitcast_ln63_1_reg_272_pp0_iter6_reg;
        bitcast_ln63_1_reg_272_pp0_iter8_reg <= bitcast_ln63_1_reg_272_pp0_iter7_reg;
        bitcast_ln63_1_reg_272_pp0_iter9_reg <= bitcast_ln63_1_reg_272_pp0_iter8_reg;
        bitcast_ln63_reg_306 <= bitcast_ln63_fu_220_p1;
        bitcast_ln63_reg_306_pp0_iter71_reg <= bitcast_ln63_reg_306;
        bitcast_ln63_reg_306_pp0_iter72_reg <= bitcast_ln63_reg_306_pp0_iter71_reg;
        bitcast_ln63_reg_306_pp0_iter73_reg <= bitcast_ln63_reg_306_pp0_iter72_reg;
        bitcast_ln63_reg_306_pp0_iter74_reg <= bitcast_ln63_reg_306_pp0_iter73_reg;
        bitcast_ln63_reg_306_pp0_iter75_reg <= bitcast_ln63_reg_306_pp0_iter74_reg;
        bitcast_ln63_reg_306_pp0_iter76_reg <= bitcast_ln63_reg_306_pp0_iter75_reg;
        bitcast_ln63_reg_306_pp0_iter77_reg <= bitcast_ln63_reg_306_pp0_iter76_reg;
        bitcast_ln63_reg_306_pp0_iter78_reg <= bitcast_ln63_reg_306_pp0_iter77_reg;
        bitcast_ln63_reg_306_pp0_iter79_reg <= bitcast_ln63_reg_306_pp0_iter78_reg;
        bitcast_ln63_reg_306_pp0_iter80_reg <= bitcast_ln63_reg_306_pp0_iter79_reg;
        bitcast_ln63_reg_306_pp0_iter81_reg <= bitcast_ln63_reg_306_pp0_iter80_reg;
        bitcast_ln63_reg_306_pp0_iter82_reg <= bitcast_ln63_reg_306_pp0_iter81_reg;
        bitcast_ln63_reg_306_pp0_iter83_reg <= bitcast_ln63_reg_306_pp0_iter82_reg;
        bitcast_ln63_reg_306_pp0_iter84_reg <= bitcast_ln63_reg_306_pp0_iter83_reg;
        bitcast_ln63_reg_306_pp0_iter85_reg <= bitcast_ln63_reg_306_pp0_iter84_reg;
        bitcast_ln63_reg_306_pp0_iter86_reg <= bitcast_ln63_reg_306_pp0_iter85_reg;
        bitcast_ln63_reg_306_pp0_iter87_reg <= bitcast_ln63_reg_306_pp0_iter86_reg;
        bitcast_ln63_reg_306_pp0_iter88_reg <= bitcast_ln63_reg_306_pp0_iter87_reg;
        bitcast_ln63_reg_306_pp0_iter89_reg <= bitcast_ln63_reg_306_pp0_iter88_reg;
        conv1_reg_285 <= grp_fu_120_p1;
        conv2_reg_337 <= grp_fu_123_p1;
        conv3_reg_352 <= grp_fu_126_p1;
        conv4_reg_372 <= grp_fu_117_p1;
        conv_reg_357 <= grp_fu_129_p1;
        desired_signal_load_reg_322 <= desired_signal_q0;
        div_reg_332 <= grp_fu_149_p2;
        error_reg_342 <= grp_fu_105_p2;
        estimation_reg_317 <= grp_fu_113_p2;
        input_signal_load_reg_267 <= input_signal_q0;
        mul1_reg_347 <= grp_fu_141_p2;
        mul2_reg_362 <= grp_fu_145_p2;
        mul_reg_280 <= grp_fu_109_p2;
        weights_addr_reg_295 <= zext_ln61_reg_256_pp0_iter67_reg;
        weights_addr_reg_295_pp0_iter100_reg <= weights_addr_reg_295_pp0_iter99_reg;
        weights_addr_reg_295_pp0_iter101_reg <= weights_addr_reg_295_pp0_iter100_reg;
        weights_addr_reg_295_pp0_iter69_reg <= weights_addr_reg_295;
        weights_addr_reg_295_pp0_iter70_reg <= weights_addr_reg_295_pp0_iter69_reg;
        weights_addr_reg_295_pp0_iter71_reg <= weights_addr_reg_295_pp0_iter70_reg;
        weights_addr_reg_295_pp0_iter72_reg <= weights_addr_reg_295_pp0_iter71_reg;
        weights_addr_reg_295_pp0_iter73_reg <= weights_addr_reg_295_pp0_iter72_reg;
        weights_addr_reg_295_pp0_iter74_reg <= weights_addr_reg_295_pp0_iter73_reg;
        weights_addr_reg_295_pp0_iter75_reg <= weights_addr_reg_295_pp0_iter74_reg;
        weights_addr_reg_295_pp0_iter76_reg <= weights_addr_reg_295_pp0_iter75_reg;
        weights_addr_reg_295_pp0_iter77_reg <= weights_addr_reg_295_pp0_iter76_reg;
        weights_addr_reg_295_pp0_iter78_reg <= weights_addr_reg_295_pp0_iter77_reg;
        weights_addr_reg_295_pp0_iter79_reg <= weights_addr_reg_295_pp0_iter78_reg;
        weights_addr_reg_295_pp0_iter80_reg <= weights_addr_reg_295_pp0_iter79_reg;
        weights_addr_reg_295_pp0_iter81_reg <= weights_addr_reg_295_pp0_iter80_reg;
        weights_addr_reg_295_pp0_iter82_reg <= weights_addr_reg_295_pp0_iter81_reg;
        weights_addr_reg_295_pp0_iter83_reg <= weights_addr_reg_295_pp0_iter82_reg;
        weights_addr_reg_295_pp0_iter84_reg <= weights_addr_reg_295_pp0_iter83_reg;
        weights_addr_reg_295_pp0_iter85_reg <= weights_addr_reg_295_pp0_iter84_reg;
        weights_addr_reg_295_pp0_iter86_reg <= weights_addr_reg_295_pp0_iter85_reg;
        weights_addr_reg_295_pp0_iter87_reg <= weights_addr_reg_295_pp0_iter86_reg;
        weights_addr_reg_295_pp0_iter88_reg <= weights_addr_reg_295_pp0_iter87_reg;
        weights_addr_reg_295_pp0_iter89_reg <= weights_addr_reg_295_pp0_iter88_reg;
        weights_addr_reg_295_pp0_iter90_reg <= weights_addr_reg_295_pp0_iter89_reg;
        weights_addr_reg_295_pp0_iter91_reg <= weights_addr_reg_295_pp0_iter90_reg;
        weights_addr_reg_295_pp0_iter92_reg <= weights_addr_reg_295_pp0_iter91_reg;
        weights_addr_reg_295_pp0_iter93_reg <= weights_addr_reg_295_pp0_iter92_reg;
        weights_addr_reg_295_pp0_iter94_reg <= weights_addr_reg_295_pp0_iter93_reg;
        weights_addr_reg_295_pp0_iter95_reg <= weights_addr_reg_295_pp0_iter94_reg;
        weights_addr_reg_295_pp0_iter96_reg <= weights_addr_reg_295_pp0_iter95_reg;
        weights_addr_reg_295_pp0_iter97_reg <= weights_addr_reg_295_pp0_iter96_reg;
        weights_addr_reg_295_pp0_iter98_reg <= weights_addr_reg_295_pp0_iter97_reg;
        weights_addr_reg_295_pp0_iter99_reg <= weights_addr_reg_295_pp0_iter98_reg;
        zext_ln61_reg_256_pp0_iter10_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter9_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter11_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter10_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter12_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter11_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter13_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter12_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter14_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter13_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter15_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter14_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter16_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter15_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter17_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter16_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter18_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter17_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter19_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter18_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter20_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter19_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter21_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter20_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter22_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter21_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter23_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter22_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter24_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter23_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter25_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter24_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter26_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter25_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter27_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter26_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter28_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter27_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter29_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter28_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter2_reg[7 : 0] <= zext_ln61_reg_256[7 : 0];
        zext_ln61_reg_256_pp0_iter30_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter29_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter31_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter30_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter32_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter31_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter33_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter32_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter34_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter33_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter35_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter34_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter36_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter35_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter37_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter36_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter38_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter37_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter39_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter38_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter3_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter2_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter40_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter39_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter41_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter40_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter42_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter41_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter43_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter42_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter44_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter43_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter45_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter44_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter46_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter45_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter47_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter46_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter48_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter47_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter49_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter48_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter4_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter3_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter50_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter49_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter51_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter50_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter52_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter51_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter53_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter52_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter54_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter53_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter55_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter54_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter56_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter55_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter57_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter56_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter58_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter57_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter59_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter58_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter5_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter4_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter60_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter59_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter61_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter60_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter62_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter61_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter63_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter62_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter64_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter63_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter65_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter64_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter66_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter65_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter67_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter66_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter68_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter67_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter69_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter68_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter6_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter5_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter70_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter69_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter71_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter70_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter7_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter6_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter8_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter7_reg[7 : 0];
        zext_ln61_reg_256_pp0_iter9_reg[7 : 0] <= zext_ln61_reg_256_pp0_iter8_reg[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        zext_ln61_reg_256[7 : 0] <= zext_ln61_fu_201_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_fu_167_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln59_reg_250 <= select_ln59_fu_188_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter69 == 1'b1))) begin
        weights_load_reg_301 <= weights_q1;
    end
end

always @ (*) begin
    if (((icmp_ln59_fu_167_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter101_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter102 == 1'b0) & (ap_enable_reg_pp0_iter101 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter100 == 1'b0) & (ap_enable_reg_pp0_iter99 == 1'b0) & (ap_enable_reg_pp0_iter98 == 1'b0) & (ap_enable_reg_pp0_iter97 == 1'b0) & (ap_enable_reg_pp0_iter96 == 1'b0) & (ap_enable_reg_pp0_iter95 == 1'b0) & (ap_enable_reg_pp0_iter94 == 1'b0) & (ap_enable_reg_pp0_iter93 == 1'b0) & (ap_enable_reg_pp0_iter92 == 1'b0) & (ap_enable_reg_pp0_iter91 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter90 == 1'b0) & (ap_enable_reg_pp0_iter89 == 1'b0) & (ap_enable_reg_pp0_iter88 == 1'b0) & (ap_enable_reg_pp0_iter87 == 1'b0) & (ap_enable_reg_pp0_iter86 == 1'b0) & (ap_enable_reg_pp0_iter85 == 1'b0) & (ap_enable_reg_pp0_iter84 == 1'b0) & (ap_enable_reg_pp0_iter83 == 1'b0) & (ap_enable_reg_pp0_iter82 == 1'b0) & (ap_enable_reg_pp0_iter81 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter80 == 1'b0) & (ap_enable_reg_pp0_iter79 == 1'b0) & (ap_enable_reg_pp0_iter78 == 1'b0) & (ap_enable_reg_pp0_iter77 == 1'b0) & (ap_enable_reg_pp0_iter76 == 1'b0) & (ap_enable_reg_pp0_iter75 == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            ap_sig_allocacmp_i_load = 8'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_i_load = add_ln61_fu_205_p2;
        end else begin
            ap_sig_allocacmp_i_load = i_fu_54;
        end
    end else begin
        ap_sig_allocacmp_i_load = i_fu_54;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_58;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter72 == 1'b1))) begin
        desired_signal_ce0 = 1'b1;
    end else begin
        desired_signal_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_signal_ce0 = 1'b1;
    end else begin
        input_signal_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter102 == 1'b1))) begin
        weights_ce0 = 1'b1;
    end else begin
        weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter68 == 1'b1))) begin
        weights_ce1 = 1'b1;
    end else begin
        weights_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter102 == 1'b1))) begin
        weights_we0 = 1'b1;
    end else begin
        weights_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln59_fu_173_p2 = (ap_sig_allocacmp_indvar_flatten_load + 11'd1);

assign add_ln61_fu_205_p2 = (select_ln59_reg_250 + 8'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp0_stage0_iter99 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage0_iter100 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage0_iter101 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage0_iter102 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter66 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter67 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter69 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter70 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter71 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter72 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter73 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter74 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter75 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter76 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage0_iter77 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage0_iter78 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage0_iter79 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter80 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage0_iter81 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage0_iter82 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage0_iter83 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage0_iter84 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage0_iter85 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage0_iter86 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage0_iter87 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage0_iter88 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage0_iter89 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage0_iter90 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage0_iter91 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage0_iter92 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage0_iter93 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage0_iter94 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage0_iter95 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage0_iter96 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage0_iter97 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage0_iter98 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_982 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln63_1_fu_215_p1 = input_signal_load_reg_267;

assign bitcast_ln63_fu_220_p1 = weights_load_reg_301;

assign desired_signal_address0 = zext_ln61_reg_256_pp0_iter71_reg;

assign grp_fu_105_p0 = desired_signal_load_reg_322;

assign grp_fu_113_p0 = weights_load_reg_301;

assign icmp_ln59_fu_167_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 11'd1280) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_182_p2 = ((ap_sig_allocacmp_i_load == 8'd128) ? 1'b1 : 1'b0);

assign input_signal_address0 = zext_ln61_fu_201_p1;

assign select_ln59_fu_188_p3 = ((icmp_ln61_fu_182_p2[0:0] == 1'b1) ? 8'd0 : ap_sig_allocacmp_i_load);

assign weights_address0 = weights_addr_reg_295_pp0_iter101_reg;

assign weights_address1 = zext_ln61_reg_256_pp0_iter67_reg;

assign weights_d0 = conv4_reg_372;

assign zext_ln61_fu_201_p1 = select_ln59_reg_250;

always @ (posedge ap_clk) begin
    zext_ln61_reg_256[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter2_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter3_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter4_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter5_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter6_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter7_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter8_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter9_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter10_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter11_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter12_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter13_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter14_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter15_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter16_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter17_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter18_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter19_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter20_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter21_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter22_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter23_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter24_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter25_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter26_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter27_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter28_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter29_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter30_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter31_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter32_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter33_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter34_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter35_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter36_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter37_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter38_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter39_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter40_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter41_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter42_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter43_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter44_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter45_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter46_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter47_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter48_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter49_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter50_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter51_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter52_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter53_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter54_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter55_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter56_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter57_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter58_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter59_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter60_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter61_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter62_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter63_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter64_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter65_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter66_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter67_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter68_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter69_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter70_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln61_reg_256_pp0_iter71_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //nlms_top
