// Seed: 1673426808
module module_0 ();
endmodule
module module_1 (
    output wand  id_0,
    output tri1  id_1,
    output uwire id_2,
    input  tri0  id_3
);
  logic [7:0] id_5;
  assign id_5[-1] = -1;
  assign id_2 = id_3;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_11 = 32'd99,
    parameter id_4  = 32'd79
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output logic [7:0] id_6;
  input wire id_5;
  module_0 modCall_1 ();
  input wire _id_4;
  inout wor id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = -1;
  uwire _id_11 = -1;
  assign id_6[id_4] = id_11;
  assign id_11 = id_11;
  tri0 [id_11 : 1] id_12 = 1;
  tri id_13 = 1;
endmodule
