Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Fri Apr 25 20:18:19 2025
| Host         : LESHA2023 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_bd_wrapper_control_sets_placed.rpt
| Design       : system_bd_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    59 |
|    Minimum number of control sets                        |    59 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   162 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    59 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             130 |           35 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             112 |           44 |
| Yes          | No                    | No                     |             403 |           95 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             249 |           59 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                       Enable Signal                                                                       |                                                          Set/Reset Signal                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                          |                                                                                                                                    |                1 |              2 |         2.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | system_bd_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                       |                2 |              4 |         2.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                             |                                                                                                                                    |                1 |              4 |         4.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0] |                                                                                                                                    |                2 |              4 |         2.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                     |                                                                                                                                    |                1 |              4 |         4.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0] |                                                                                                                                    |                2 |              4 |         2.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                   | system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                               |                1 |              4 |         4.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0   |                2 |              4 |         2.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0 |                3 |              4 |         1.33 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                             |                                                                                                                                    |                1 |              4 |         4.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0      | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                              |                2 |              5 |         2.50 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                        | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                              |                1 |              5 |         5.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]              |                2 |              6 |         3.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]              |                3 |              6 |         2.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                               | system_bd_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                 |                2 |              6 |         3.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                     | system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                              |                1 |              7 |         7.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                         | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/SR[0]                                                             |                1 |              8 |         8.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                         | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/SR[0]                                                             |                1 |              8 |         8.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                         | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/SR[0]                                                             |                1 |              8 |         8.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/SR[0]                                                             |                1 |              8 |         8.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                         | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/SR[0]                                                             |                1 |              8 |         8.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                         | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/SR[0]                                                             |                2 |              8 |         4.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                         | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/SR[0]                                                             |                1 |              8 |         8.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                          | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/SR[0]                                                             |                1 |              8 |         8.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                         | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/SR[0]                                                             |                2 |              8 |         4.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                         | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/SR[0]                                                             |                1 |              8 |         8.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                        |                                                                                                                                    |                1 |              8 |         8.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                              |                                                                                                                                    |                1 |              8 |         8.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                   | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]        |                2 |              8 |         4.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                          | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/SR[0]                                                             |                2 |              8 |         4.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                         | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/SR[0]                                                             |                1 |              8 |         8.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                            | system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                               |                2 |              9 |         4.50 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                              |                5 |             10 |         2.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[20]_i_1_n_0                                                                     | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/SR[0]                                                             |                2 |             10 |         5.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                     | system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0                                |                3 |             10 |         3.33 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                            |                2 |             11 |         5.50 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                               |                4 |             11 |         2.75 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/p_1_in                                                                                   | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/DCounter[19]_i_1_n_0                                              |                6 |             11 |         1.83 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                       |                                                                                                                                    |                4 |             13 |         3.25 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                               |                                                                                                                                    |                2 |             14 |         7.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                        |                                                                                                                                    |                2 |             14 |         7.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                  |                                                                                                                                    |                3 |             16 |         5.33 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                              | system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                            |                6 |             18 |         3.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                 |                                                                                                                                    |                6 |             18 |         3.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]               |                                                                                                                                    |                7 |             18 |         2.57 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                     |                                                                                                                                    |                4 |             20 |         5.00 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/SR[0]                                                             |               12 |             26 |         2.17 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                     | system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                    |                6 |             28 |         4.67 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                    |                9 |             30 |         3.33 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                              | system_bd_i/sequencerip_0/inst/sequencerip_v1_0_S00_AXI_inst/seq/SR[0]                                                             |               10 |             32 |         3.20 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                          |                                                                                                                                    |                9 |             34 |         3.78 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                    |                                                                                                                                    |               10 |             35 |         3.50 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0] |                                                                                                                                    |               11 |             43 |         3.91 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_2[0]               |                                                                                                                                    |                7 |             43 |         6.14 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                             |                                                                                                                                    |               13 |             43 |         3.31 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                             |                                                                                                                                    |                8 |             43 |         5.38 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                        |                                                                                                                                    |                9 |             47 |         5.22 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 | system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                               |                                                                                                                                    |                9 |             47 |         5.22 |
|  system_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           |                                                                                                                                    |               36 |            131 |         3.64 |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


