
Electrical Lead Training.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b0c  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08004d0c  08004d0c  00005d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004da0  08004da0  0000619c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004da0  08004da0  00005da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004da8  08004da8  0000619c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004da8  08004da8  00005da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004dac  08004dac  00005dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004db0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000005c  08004e0c  0000605c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200000fc  08004eac  000060fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000084c  2000019c  08004f4c  0000619c  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  200009e8  08004f4c  000069e8  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0000619c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00011a0c  00000000  00000000  000061ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002541  00000000  00000000  00017bd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000d50  00000000  00000000  0001a118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000a36  00000000  00000000  0001ae68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000289f3  00000000  00000000  0001b89e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000105d4  00000000  00000000  00044291  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f9ab1  00000000  00000000  00054865  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0014e316  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00003c5c  00000000  00000000  0014e35c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000071  00000000  00000000  00151fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000019c 	.word	0x2000019c
 800021c:	00000000 	.word	0x00000000
 8000220:	08004cf4 	.word	0x08004cf4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001a0 	.word	0x200001a0
 800023c:	08004cf4 	.word	0x08004cf4

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <PrintOutputBuffer.1>:
  */
int main(void)
{

  /* USER CODE BEGIN 1 */
	void PrintOutputBuffer(uint8_t *OutputBuffer){
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
 8000614:	f8c7 c000 	str.w	ip, [r7]
		uint32_t StringLength;
		HAL_StatusTypeDef HALStatus;
		for(StringLength = 0; *(OutputBuffer+StringLength); StringLength++);
 8000618:	2300      	movs	r3, #0
 800061a:	60fb      	str	r3, [r7, #12]
 800061c:	e002      	b.n	8000624 <PrintOutputBuffer.1+0x18>
 800061e:	68fb      	ldr	r3, [r7, #12]
 8000620:	3301      	adds	r3, #1
 8000622:	60fb      	str	r3, [r7, #12]
 8000624:	687a      	ldr	r2, [r7, #4]
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	4413      	add	r3, r2
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d1f6      	bne.n	800061e <PrintOutputBuffer.1+0x12>
		HALStatus = HAL_UART_Transmit(&huart3, OutputBuffer, StringLength, HAL_MAX_DELAY);
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	b29a      	uxth	r2, r3
 8000634:	f04f 33ff 	mov.w	r3, #4294967295
 8000638:	6879      	ldr	r1, [r7, #4]
 800063a:	4807      	ldr	r0, [pc, #28]	@ (8000658 <PrintOutputBuffer.1+0x4c>)
 800063c:	f002 fdf2 	bl	8003224 <HAL_UART_Transmit>
 8000640:	4603      	mov	r3, r0
 8000642:	72fb      	strb	r3, [r7, #11]
		if(HALStatus != HAL_OK){
 8000644:	7afb      	ldrb	r3, [r7, #11]
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <PrintOutputBuffer.1+0x42>
			Error_Handler();
 800064a:	f000 fa2f 	bl	8000aac <Error_Handler>
		}
	}
 800064e:	bf00      	nop
 8000650:	3710      	adds	r7, #16
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	200002a0 	.word	0x200002a0

0800065c <main>:
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
int main(void)
 8000662:	f107 0310 	add.w	r3, r7, #16
 8000666:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000668:	f000 fc7d 	bl	8000f66 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800066c:	f000 f85e 	bl	800072c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000670:	f000 f97a 	bl	8000968 <MX_GPIO_Init>
  MX_ETH_Init();
 8000674:	f000 f8cc 	bl	8000810 <MX_ETH_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000678:	f000 f948 	bl	800090c <MX_USB_OTG_FS_PCD_Init>
  MX_USART3_UART_Init();
 800067c:	f000 f916 	bl	80008ac <MX_USART3_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  sprintf((char *) OutputBuffer,"Hello, World! %d\r\n",i++);
 8000680:	4b16      	ldr	r3, [pc, #88]	@ (80006dc <main+0x80>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	1c5a      	adds	r2, r3, #1
 8000686:	4915      	ldr	r1, [pc, #84]	@ (80006dc <main+0x80>)
 8000688:	600a      	str	r2, [r1, #0]
 800068a:	461a      	mov	r2, r3
 800068c:	4914      	ldr	r1, [pc, #80]	@ (80006e0 <main+0x84>)
 800068e:	4815      	ldr	r0, [pc, #84]	@ (80006e4 <main+0x88>)
 8000690:	f003 fe90 	bl	80043b4 <siprintf>
	  PrintOutputBuffer(OutputBuffer);
 8000694:	1d3b      	adds	r3, r7, #4
 8000696:	469c      	mov	ip, r3
 8000698:	4812      	ldr	r0, [pc, #72]	@ (80006e4 <main+0x88>)
 800069a:	f7ff ffb7 	bl	800060c <PrintOutputBuffer.1>
	  sprintf((char *) OutputBuffer,"Press any key to continue...\r\n");
 800069e:	4912      	ldr	r1, [pc, #72]	@ (80006e8 <main+0x8c>)
 80006a0:	4810      	ldr	r0, [pc, #64]	@ (80006e4 <main+0x88>)
 80006a2:	f003 fe87 	bl	80043b4 <siprintf>
	  PrintOutputBuffer(OutputBuffer);
 80006a6:	1d3b      	adds	r3, r7, #4
 80006a8:	469c      	mov	ip, r3
 80006aa:	480e      	ldr	r0, [pc, #56]	@ (80006e4 <main+0x88>)
 80006ac:	f7ff ffae 	bl	800060c <PrintOutputBuffer.1>
	  ReceiveCharacter = GetUserInput();
 80006b0:	1d3b      	adds	r3, r7, #4
 80006b2:	469c      	mov	ip, r3
 80006b4:	f000 f81e 	bl	80006f4 <GetUserInput.0>
 80006b8:	4603      	mov	r3, r0
 80006ba:	461a      	mov	r2, r3
 80006bc:	4b0b      	ldr	r3, [pc, #44]	@ (80006ec <main+0x90>)
 80006be:	701a      	strb	r2, [r3, #0]
	  sprintf((char *) OutputBuffer,"You entered: %c\r\n",ReceiveCharacter);
 80006c0:	4b0a      	ldr	r3, [pc, #40]	@ (80006ec <main+0x90>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	461a      	mov	r2, r3
 80006c6:	490a      	ldr	r1, [pc, #40]	@ (80006f0 <main+0x94>)
 80006c8:	4806      	ldr	r0, [pc, #24]	@ (80006e4 <main+0x88>)
 80006ca:	f003 fe73 	bl	80043b4 <siprintf>
	  PrintOutputBuffer(OutputBuffer);
 80006ce:	1d3b      	adds	r3, r7, #4
 80006d0:	469c      	mov	ip, r3
 80006d2:	4804      	ldr	r0, [pc, #16]	@ (80006e4 <main+0x88>)
 80006d4:	f7ff ff9a 	bl	800060c <PrintOutputBuffer.1>
	  sprintf((char *) OutputBuffer,"Hello, World! %d\r\n",i++);
 80006d8:	bf00      	nop
 80006da:	e7d1      	b.n	8000680 <main+0x24>
 80006dc:	20000888 	.word	0x20000888
 80006e0:	08004d0c 	.word	0x08004d0c
 80006e4:	20000808 	.word	0x20000808
 80006e8:	08004d20 	.word	0x08004d20
 80006ec:	2000088c 	.word	0x2000088c
 80006f0:	08004d40 	.word	0x08004d40

080006f4 <GetUserInput.0>:
	uint8_t GetUserInput(void){
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	f8c7 c004 	str.w	ip, [r7, #4]
		HALStatus = HAL_UART_Receive(&huart3, &ReturnValue, 1, HAL_MAX_DELAY);
 80006fe:	f107 010e 	add.w	r1, r7, #14
 8000702:	f04f 33ff 	mov.w	r3, #4294967295
 8000706:	2201      	movs	r2, #1
 8000708:	4807      	ldr	r0, [pc, #28]	@ (8000728 <GetUserInput.0+0x34>)
 800070a:	f002 fe14 	bl	8003336 <HAL_UART_Receive>
 800070e:	4603      	mov	r3, r0
 8000710:	73fb      	strb	r3, [r7, #15]
		if(HALStatus != HAL_OK){
 8000712:	7bfb      	ldrb	r3, [r7, #15]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <GetUserInput.0+0x28>
			Error_Handler();
 8000718:	f000 f9c8 	bl	8000aac <Error_Handler>
		return ReturnValue;
 800071c:	7bbb      	ldrb	r3, [r7, #14]
	}
 800071e:	4618      	mov	r0, r3
 8000720:	3710      	adds	r7, #16
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	200002a0 	.word	0x200002a0

0800072c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b094      	sub	sp, #80	@ 0x50
 8000730:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000732:	f107 031c 	add.w	r3, r7, #28
 8000736:	2234      	movs	r2, #52	@ 0x34
 8000738:	2100      	movs	r1, #0
 800073a:	4618      	mov	r0, r3
 800073c:	f003 fe5c 	bl	80043f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000740:	f107 0308 	add.w	r3, r7, #8
 8000744:	2200      	movs	r2, #0
 8000746:	601a      	str	r2, [r3, #0]
 8000748:	605a      	str	r2, [r3, #4]
 800074a:	609a      	str	r2, [r3, #8]
 800074c:	60da      	str	r2, [r3, #12]
 800074e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000750:	f001 fbbe 	bl	8001ed0 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000754:	4b2c      	ldr	r3, [pc, #176]	@ (8000808 <SystemClock_Config+0xdc>)
 8000756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000758:	4a2b      	ldr	r2, [pc, #172]	@ (8000808 <SystemClock_Config+0xdc>)
 800075a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800075e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000760:	4b29      	ldr	r3, [pc, #164]	@ (8000808 <SystemClock_Config+0xdc>)
 8000762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000764:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000768:	607b      	str	r3, [r7, #4]
 800076a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800076c:	4b27      	ldr	r3, [pc, #156]	@ (800080c <SystemClock_Config+0xe0>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000774:	4a25      	ldr	r2, [pc, #148]	@ (800080c <SystemClock_Config+0xe0>)
 8000776:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800077a:	6013      	str	r3, [r2, #0]
 800077c:	4b23      	ldr	r3, [pc, #140]	@ (800080c <SystemClock_Config+0xe0>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000784:	603b      	str	r3, [r7, #0]
 8000786:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000788:	2301      	movs	r3, #1
 800078a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800078c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000790:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000792:	2302      	movs	r3, #2
 8000794:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000796:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800079a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800079c:	2304      	movs	r3, #4
 800079e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 80007a0:	2360      	movs	r3, #96	@ 0x60
 80007a2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007a4:	2302      	movs	r3, #2
 80007a6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007a8:	2304      	movs	r3, #4
 80007aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007ac:	2302      	movs	r3, #2
 80007ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b0:	f107 031c 	add.w	r3, r7, #28
 80007b4:	4618      	mov	r0, r3
 80007b6:	f001 fbeb 	bl	8001f90 <HAL_RCC_OscConfig>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007c0:	f000 f974 	bl	8000aac <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80007c4:	f001 fb94 	bl	8001ef0 <HAL_PWREx_EnableOverDrive>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80007ce:	f000 f96d 	bl	8000aac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d2:	230f      	movs	r3, #15
 80007d4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007d6:	2302      	movs	r3, #2
 80007d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007da:	2300      	movs	r3, #0
 80007dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007e4:	2300      	movs	r3, #0
 80007e6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80007e8:	f107 0308 	add.w	r3, r7, #8
 80007ec:	2103      	movs	r1, #3
 80007ee:	4618      	mov	r0, r3
 80007f0:	f001 fe7c 	bl	80024ec <HAL_RCC_ClockConfig>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80007fa:	f000 f957 	bl	8000aac <Error_Handler>
  }
}
 80007fe:	bf00      	nop
 8000800:	3750      	adds	r7, #80	@ 0x50
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	40023800 	.word	0x40023800
 800080c:	40007000 	.word	0x40007000

08000810 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000814:	4b1f      	ldr	r3, [pc, #124]	@ (8000894 <MX_ETH_Init+0x84>)
 8000816:	4a20      	ldr	r2, [pc, #128]	@ (8000898 <MX_ETH_Init+0x88>)
 8000818:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800081a:	4b20      	ldr	r3, [pc, #128]	@ (800089c <MX_ETH_Init+0x8c>)
 800081c:	2200      	movs	r2, #0
 800081e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000820:	4b1e      	ldr	r3, [pc, #120]	@ (800089c <MX_ETH_Init+0x8c>)
 8000822:	2280      	movs	r2, #128	@ 0x80
 8000824:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000826:	4b1d      	ldr	r3, [pc, #116]	@ (800089c <MX_ETH_Init+0x8c>)
 8000828:	22e1      	movs	r2, #225	@ 0xe1
 800082a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800082c:	4b1b      	ldr	r3, [pc, #108]	@ (800089c <MX_ETH_Init+0x8c>)
 800082e:	2200      	movs	r2, #0
 8000830:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000832:	4b1a      	ldr	r3, [pc, #104]	@ (800089c <MX_ETH_Init+0x8c>)
 8000834:	2200      	movs	r2, #0
 8000836:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000838:	4b18      	ldr	r3, [pc, #96]	@ (800089c <MX_ETH_Init+0x8c>)
 800083a:	2200      	movs	r2, #0
 800083c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800083e:	4b15      	ldr	r3, [pc, #84]	@ (8000894 <MX_ETH_Init+0x84>)
 8000840:	4a16      	ldr	r2, [pc, #88]	@ (800089c <MX_ETH_Init+0x8c>)
 8000842:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000844:	4b13      	ldr	r3, [pc, #76]	@ (8000894 <MX_ETH_Init+0x84>)
 8000846:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800084a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800084c:	4b11      	ldr	r3, [pc, #68]	@ (8000894 <MX_ETH_Init+0x84>)
 800084e:	4a14      	ldr	r2, [pc, #80]	@ (80008a0 <MX_ETH_Init+0x90>)
 8000850:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000852:	4b10      	ldr	r3, [pc, #64]	@ (8000894 <MX_ETH_Init+0x84>)
 8000854:	4a13      	ldr	r2, [pc, #76]	@ (80008a4 <MX_ETH_Init+0x94>)
 8000856:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000858:	4b0e      	ldr	r3, [pc, #56]	@ (8000894 <MX_ETH_Init+0x84>)
 800085a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800085e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000860:	480c      	ldr	r0, [pc, #48]	@ (8000894 <MX_ETH_Init+0x84>)
 8000862:	f000 fce7 	bl	8001234 <HAL_ETH_Init>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d001      	beq.n	8000870 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 800086c:	f000 f91e 	bl	8000aac <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000870:	2238      	movs	r2, #56	@ 0x38
 8000872:	2100      	movs	r1, #0
 8000874:	480c      	ldr	r0, [pc, #48]	@ (80008a8 <MX_ETH_Init+0x98>)
 8000876:	f003 fdbf 	bl	80043f8 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800087a:	4b0b      	ldr	r3, [pc, #44]	@ (80008a8 <MX_ETH_Init+0x98>)
 800087c:	2221      	movs	r2, #33	@ 0x21
 800087e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000880:	4b09      	ldr	r3, [pc, #36]	@ (80008a8 <MX_ETH_Init+0x98>)
 8000882:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000886:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000888:	4b07      	ldr	r3, [pc, #28]	@ (80008a8 <MX_ETH_Init+0x98>)
 800088a:	2200      	movs	r2, #0
 800088c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800088e:	bf00      	nop
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	200001f0 	.word	0x200001f0
 8000898:	40028000 	.word	0x40028000
 800089c:	20000890 	.word	0x20000890
 80008a0:	200000fc 	.word	0x200000fc
 80008a4:	2000005c 	.word	0x2000005c
 80008a8:	200001b8 	.word	0x200001b8

080008ac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008b0:	4b14      	ldr	r3, [pc, #80]	@ (8000904 <MX_USART3_UART_Init+0x58>)
 80008b2:	4a15      	ldr	r2, [pc, #84]	@ (8000908 <MX_USART3_UART_Init+0x5c>)
 80008b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80008b6:	4b13      	ldr	r3, [pc, #76]	@ (8000904 <MX_USART3_UART_Init+0x58>)
 80008b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008be:	4b11      	ldr	r3, [pc, #68]	@ (8000904 <MX_USART3_UART_Init+0x58>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000904 <MX_USART3_UART_Init+0x58>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000904 <MX_USART3_UART_Init+0x58>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000904 <MX_USART3_UART_Init+0x58>)
 80008d2:	220c      	movs	r2, #12
 80008d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000904 <MX_USART3_UART_Init+0x58>)
 80008d8:	2200      	movs	r2, #0
 80008da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008dc:	4b09      	ldr	r3, [pc, #36]	@ (8000904 <MX_USART3_UART_Init+0x58>)
 80008de:	2200      	movs	r2, #0
 80008e0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008e2:	4b08      	ldr	r3, [pc, #32]	@ (8000904 <MX_USART3_UART_Init+0x58>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008e8:	4b06      	ldr	r3, [pc, #24]	@ (8000904 <MX_USART3_UART_Init+0x58>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80008ee:	4805      	ldr	r0, [pc, #20]	@ (8000904 <MX_USART3_UART_Init+0x58>)
 80008f0:	f002 fc4a 	bl	8003188 <HAL_UART_Init>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80008fa:	f000 f8d7 	bl	8000aac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80008fe:	bf00      	nop
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	200002a0 	.word	0x200002a0
 8000908:	40004800 	.word	0x40004800

0800090c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000910:	4b14      	ldr	r3, [pc, #80]	@ (8000964 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000912:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000916:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000918:	4b12      	ldr	r3, [pc, #72]	@ (8000964 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800091a:	2206      	movs	r2, #6
 800091c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800091e:	4b11      	ldr	r3, [pc, #68]	@ (8000964 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000920:	2202      	movs	r2, #2
 8000922:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000924:	4b0f      	ldr	r3, [pc, #60]	@ (8000964 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000926:	2200      	movs	r2, #0
 8000928:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800092a:	4b0e      	ldr	r3, [pc, #56]	@ (8000964 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800092c:	2202      	movs	r2, #2
 800092e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000930:	4b0c      	ldr	r3, [pc, #48]	@ (8000964 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000932:	2201      	movs	r2, #1
 8000934:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000936:	4b0b      	ldr	r3, [pc, #44]	@ (8000964 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000938:	2200      	movs	r2, #0
 800093a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800093c:	4b09      	ldr	r3, [pc, #36]	@ (8000964 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800093e:	2200      	movs	r2, #0
 8000940:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000942:	4b08      	ldr	r3, [pc, #32]	@ (8000964 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000944:	2201      	movs	r2, #1
 8000946:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000948:	4b06      	ldr	r3, [pc, #24]	@ (8000964 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800094a:	2200      	movs	r2, #0
 800094c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800094e:	4805      	ldr	r0, [pc, #20]	@ (8000964 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000950:	f001 f983 	bl	8001c5a <HAL_PCD_Init>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800095a:	f000 f8a7 	bl	8000aac <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800095e:	bf00      	nop
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	20000328 	.word	0x20000328

08000968 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b08c      	sub	sp, #48	@ 0x30
 800096c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096e:	f107 031c 	add.w	r3, r7, #28
 8000972:	2200      	movs	r2, #0
 8000974:	601a      	str	r2, [r3, #0]
 8000976:	605a      	str	r2, [r3, #4]
 8000978:	609a      	str	r2, [r3, #8]
 800097a:	60da      	str	r2, [r3, #12]
 800097c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800097e:	4b47      	ldr	r3, [pc, #284]	@ (8000a9c <MX_GPIO_Init+0x134>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000982:	4a46      	ldr	r2, [pc, #280]	@ (8000a9c <MX_GPIO_Init+0x134>)
 8000984:	f043 0304 	orr.w	r3, r3, #4
 8000988:	6313      	str	r3, [r2, #48]	@ 0x30
 800098a:	4b44      	ldr	r3, [pc, #272]	@ (8000a9c <MX_GPIO_Init+0x134>)
 800098c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098e:	f003 0304 	and.w	r3, r3, #4
 8000992:	61bb      	str	r3, [r7, #24]
 8000994:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000996:	4b41      	ldr	r3, [pc, #260]	@ (8000a9c <MX_GPIO_Init+0x134>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099a:	4a40      	ldr	r2, [pc, #256]	@ (8000a9c <MX_GPIO_Init+0x134>)
 800099c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009a2:	4b3e      	ldr	r3, [pc, #248]	@ (8000a9c <MX_GPIO_Init+0x134>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009aa:	617b      	str	r3, [r7, #20]
 80009ac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ae:	4b3b      	ldr	r3, [pc, #236]	@ (8000a9c <MX_GPIO_Init+0x134>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b2:	4a3a      	ldr	r2, [pc, #232]	@ (8000a9c <MX_GPIO_Init+0x134>)
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ba:	4b38      	ldr	r3, [pc, #224]	@ (8000a9c <MX_GPIO_Init+0x134>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	613b      	str	r3, [r7, #16]
 80009c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c6:	4b35      	ldr	r3, [pc, #212]	@ (8000a9c <MX_GPIO_Init+0x134>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ca:	4a34      	ldr	r2, [pc, #208]	@ (8000a9c <MX_GPIO_Init+0x134>)
 80009cc:	f043 0302 	orr.w	r3, r3, #2
 80009d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009d2:	4b32      	ldr	r3, [pc, #200]	@ (8000a9c <MX_GPIO_Init+0x134>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d6:	f003 0302 	and.w	r3, r3, #2
 80009da:	60fb      	str	r3, [r7, #12]
 80009dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009de:	4b2f      	ldr	r3, [pc, #188]	@ (8000a9c <MX_GPIO_Init+0x134>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e2:	4a2e      	ldr	r2, [pc, #184]	@ (8000a9c <MX_GPIO_Init+0x134>)
 80009e4:	f043 0308 	orr.w	r3, r3, #8
 80009e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ea:	4b2c      	ldr	r3, [pc, #176]	@ (8000a9c <MX_GPIO_Init+0x134>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ee:	f003 0308 	and.w	r3, r3, #8
 80009f2:	60bb      	str	r3, [r7, #8]
 80009f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009f6:	4b29      	ldr	r3, [pc, #164]	@ (8000a9c <MX_GPIO_Init+0x134>)
 80009f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fa:	4a28      	ldr	r2, [pc, #160]	@ (8000a9c <MX_GPIO_Init+0x134>)
 80009fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a02:	4b26      	ldr	r3, [pc, #152]	@ (8000a9c <MX_GPIO_Init+0x134>)
 8000a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a0a:	607b      	str	r3, [r7, #4]
 8000a0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000a14:	4822      	ldr	r0, [pc, #136]	@ (8000aa0 <MX_GPIO_Init+0x138>)
 8000a16:	f001 f907 	bl	8001c28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	2140      	movs	r1, #64	@ 0x40
 8000a1e:	4821      	ldr	r0, [pc, #132]	@ (8000aa4 <MX_GPIO_Init+0x13c>)
 8000a20:	f001 f902 	bl	8001c28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000a24:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a2a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a30:	2300      	movs	r3, #0
 8000a32:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000a34:	f107 031c 	add.w	r3, r7, #28
 8000a38:	4619      	mov	r1, r3
 8000a3a:	481b      	ldr	r0, [pc, #108]	@ (8000aa8 <MX_GPIO_Init+0x140>)
 8000a3c:	f000 ff48 	bl	80018d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000a40:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000a44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a46:	2301      	movs	r3, #1
 8000a48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a52:	f107 031c 	add.w	r3, r7, #28
 8000a56:	4619      	mov	r1, r3
 8000a58:	4811      	ldr	r0, [pc, #68]	@ (8000aa0 <MX_GPIO_Init+0x138>)
 8000a5a:	f000 ff39 	bl	80018d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000a5e:	2340      	movs	r3, #64	@ 0x40
 8000a60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a62:	2301      	movs	r3, #1
 8000a64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a66:	2300      	movs	r3, #0
 8000a68:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a6e:	f107 031c 	add.w	r3, r7, #28
 8000a72:	4619      	mov	r1, r3
 8000a74:	480b      	ldr	r0, [pc, #44]	@ (8000aa4 <MX_GPIO_Init+0x13c>)
 8000a76:	f000 ff2b 	bl	80018d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000a7a:	2380      	movs	r3, #128	@ 0x80
 8000a7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	2300      	movs	r3, #0
 8000a84:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a86:	f107 031c 	add.w	r3, r7, #28
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	4805      	ldr	r0, [pc, #20]	@ (8000aa4 <MX_GPIO_Init+0x13c>)
 8000a8e:	f000 ff1f 	bl	80018d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a92:	bf00      	nop
 8000a94:	3730      	adds	r7, #48	@ 0x30
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40023800 	.word	0x40023800
 8000aa0:	40020400 	.word	0x40020400
 8000aa4:	40021800 	.word	0x40021800
 8000aa8:	40020800 	.word	0x40020800

08000aac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ab0:	b672      	cpsid	i
}
 8000ab2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ab4:	bf00      	nop
 8000ab6:	e7fd      	b.n	8000ab4 <Error_Handler+0x8>

08000ab8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000abe:	4b0f      	ldr	r3, [pc, #60]	@ (8000afc <HAL_MspInit+0x44>)
 8000ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac2:	4a0e      	ldr	r2, [pc, #56]	@ (8000afc <HAL_MspInit+0x44>)
 8000ac4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ac8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aca:	4b0c      	ldr	r3, [pc, #48]	@ (8000afc <HAL_MspInit+0x44>)
 8000acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ace:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ad2:	607b      	str	r3, [r7, #4]
 8000ad4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ad6:	4b09      	ldr	r3, [pc, #36]	@ (8000afc <HAL_MspInit+0x44>)
 8000ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ada:	4a08      	ldr	r2, [pc, #32]	@ (8000afc <HAL_MspInit+0x44>)
 8000adc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ae0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ae2:	4b06      	ldr	r3, [pc, #24]	@ (8000afc <HAL_MspInit+0x44>)
 8000ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ae6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000aea:	603b      	str	r3, [r7, #0]
 8000aec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aee:	bf00      	nop
 8000af0:	370c      	adds	r7, #12
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	40023800 	.word	0x40023800

08000b00 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b08e      	sub	sp, #56	@ 0x38
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	601a      	str	r2, [r3, #0]
 8000b10:	605a      	str	r2, [r3, #4]
 8000b12:	609a      	str	r2, [r3, #8]
 8000b14:	60da      	str	r2, [r3, #12]
 8000b16:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a4e      	ldr	r2, [pc, #312]	@ (8000c58 <HAL_ETH_MspInit+0x158>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	f040 8096 	bne.w	8000c50 <HAL_ETH_MspInit+0x150>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000b24:	4b4d      	ldr	r3, [pc, #308]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b28:	4a4c      	ldr	r2, [pc, #304]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000b2a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b30:	4b4a      	ldr	r3, [pc, #296]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000b38:	623b      	str	r3, [r7, #32]
 8000b3a:	6a3b      	ldr	r3, [r7, #32]
 8000b3c:	4b47      	ldr	r3, [pc, #284]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b40:	4a46      	ldr	r2, [pc, #280]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000b42:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000b46:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b48:	4b44      	ldr	r3, [pc, #272]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000b50:	61fb      	str	r3, [r7, #28]
 8000b52:	69fb      	ldr	r3, [r7, #28]
 8000b54:	4b41      	ldr	r3, [pc, #260]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b58:	4a40      	ldr	r2, [pc, #256]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000b5a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000b5e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b60:	4b3e      	ldr	r3, [pc, #248]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000b68:	61bb      	str	r3, [r7, #24]
 8000b6a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b6c:	4b3b      	ldr	r3, [pc, #236]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b70:	4a3a      	ldr	r2, [pc, #232]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000b72:	f043 0304 	orr.w	r3, r3, #4
 8000b76:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b78:	4b38      	ldr	r3, [pc, #224]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7c:	f003 0304 	and.w	r3, r3, #4
 8000b80:	617b      	str	r3, [r7, #20]
 8000b82:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b84:	4b35      	ldr	r3, [pc, #212]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b88:	4a34      	ldr	r2, [pc, #208]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000b8a:	f043 0301 	orr.w	r3, r3, #1
 8000b8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b90:	4b32      	ldr	r3, [pc, #200]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b94:	f003 0301 	and.w	r3, r3, #1
 8000b98:	613b      	str	r3, [r7, #16]
 8000b9a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b9c:	4b2f      	ldr	r3, [pc, #188]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba0:	4a2e      	ldr	r2, [pc, #184]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000ba2:	f043 0302 	orr.w	r3, r3, #2
 8000ba6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ba8:	4b2c      	ldr	r3, [pc, #176]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bac:	f003 0302 	and.w	r3, r3, #2
 8000bb0:	60fb      	str	r3, [r7, #12]
 8000bb2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000bb4:	4b29      	ldr	r3, [pc, #164]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb8:	4a28      	ldr	r2, [pc, #160]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000bba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000bbe:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bc0:	4b26      	ldr	r3, [pc, #152]	@ (8000c5c <HAL_ETH_MspInit+0x15c>)
 8000bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000bc8:	60bb      	str	r3, [r7, #8]
 8000bca:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000bcc:	2332      	movs	r3, #50	@ 0x32
 8000bce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bd8:	2303      	movs	r3, #3
 8000bda:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bdc:	230b      	movs	r3, #11
 8000bde:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000be0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000be4:	4619      	mov	r1, r3
 8000be6:	481e      	ldr	r0, [pc, #120]	@ (8000c60 <HAL_ETH_MspInit+0x160>)
 8000be8:	f000 fe72 	bl	80018d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000bec:	2386      	movs	r3, #134	@ 0x86
 8000bee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bf8:	2303      	movs	r3, #3
 8000bfa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bfc:	230b      	movs	r3, #11
 8000bfe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c04:	4619      	mov	r1, r3
 8000c06:	4817      	ldr	r0, [pc, #92]	@ (8000c64 <HAL_ETH_MspInit+0x164>)
 8000c08:	f000 fe62 	bl	80018d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000c0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c12:	2302      	movs	r3, #2
 8000c14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c1e:	230b      	movs	r3, #11
 8000c20:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000c22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c26:	4619      	mov	r1, r3
 8000c28:	480f      	ldr	r0, [pc, #60]	@ (8000c68 <HAL_ETH_MspInit+0x168>)
 8000c2a:	f000 fe51 	bl	80018d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000c2e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000c32:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c34:	2302      	movs	r3, #2
 8000c36:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c3c:	2303      	movs	r3, #3
 8000c3e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c40:	230b      	movs	r3, #11
 8000c42:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4808      	ldr	r0, [pc, #32]	@ (8000c6c <HAL_ETH_MspInit+0x16c>)
 8000c4c:	f000 fe40 	bl	80018d0 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8000c50:	bf00      	nop
 8000c52:	3738      	adds	r7, #56	@ 0x38
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	40028000 	.word	0x40028000
 8000c5c:	40023800 	.word	0x40023800
 8000c60:	40020800 	.word	0x40020800
 8000c64:	40020000 	.word	0x40020000
 8000c68:	40020400 	.word	0x40020400
 8000c6c:	40021800 	.word	0x40021800

08000c70 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b0ae      	sub	sp, #184	@ 0xb8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c78:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	605a      	str	r2, [r3, #4]
 8000c82:	609a      	str	r2, [r3, #8]
 8000c84:	60da      	str	r2, [r3, #12]
 8000c86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c88:	f107 0314 	add.w	r3, r7, #20
 8000c8c:	2290      	movs	r2, #144	@ 0x90
 8000c8e:	2100      	movs	r1, #0
 8000c90:	4618      	mov	r0, r3
 8000c92:	f003 fbb1 	bl	80043f8 <memset>
  if(huart->Instance==USART3)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4a22      	ldr	r2, [pc, #136]	@ (8000d24 <HAL_UART_MspInit+0xb4>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d13c      	bne.n	8000d1a <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ca0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ca4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000caa:	f107 0314 	add.w	r3, r7, #20
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f001 fe42 	bl	8002938 <HAL_RCCEx_PeriphCLKConfig>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000cba:	f7ff fef7 	bl	8000aac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000cbe:	4b1a      	ldr	r3, [pc, #104]	@ (8000d28 <HAL_UART_MspInit+0xb8>)
 8000cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cc2:	4a19      	ldr	r2, [pc, #100]	@ (8000d28 <HAL_UART_MspInit+0xb8>)
 8000cc4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cca:	4b17      	ldr	r3, [pc, #92]	@ (8000d28 <HAL_UART_MspInit+0xb8>)
 8000ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000cd2:	613b      	str	r3, [r7, #16]
 8000cd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cd6:	4b14      	ldr	r3, [pc, #80]	@ (8000d28 <HAL_UART_MspInit+0xb8>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cda:	4a13      	ldr	r2, [pc, #76]	@ (8000d28 <HAL_UART_MspInit+0xb8>)
 8000cdc:	f043 0308 	orr.w	r3, r3, #8
 8000ce0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ce2:	4b11      	ldr	r3, [pc, #68]	@ (8000d28 <HAL_UART_MspInit+0xb8>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce6:	f003 0308 	and.w	r3, r3, #8
 8000cea:	60fb      	str	r3, [r7, #12]
 8000cec:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000cee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000cf2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d02:	2303      	movs	r3, #3
 8000d04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d08:	2307      	movs	r3, #7
 8000d0a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d0e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000d12:	4619      	mov	r1, r3
 8000d14:	4805      	ldr	r0, [pc, #20]	@ (8000d2c <HAL_UART_MspInit+0xbc>)
 8000d16:	f000 fddb 	bl	80018d0 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000d1a:	bf00      	nop
 8000d1c:	37b8      	adds	r7, #184	@ 0xb8
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	40004800 	.word	0x40004800
 8000d28:	40023800 	.word	0x40023800
 8000d2c:	40020c00 	.word	0x40020c00

08000d30 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b0ae      	sub	sp, #184	@ 0xb8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d38:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
 8000d40:	605a      	str	r2, [r3, #4]
 8000d42:	609a      	str	r2, [r3, #8]
 8000d44:	60da      	str	r2, [r3, #12]
 8000d46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d48:	f107 0314 	add.w	r3, r7, #20
 8000d4c:	2290      	movs	r2, #144	@ 0x90
 8000d4e:	2100      	movs	r1, #0
 8000d50:	4618      	mov	r0, r3
 8000d52:	f003 fb51 	bl	80043f8 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000d5e:	d159      	bne.n	8000e14 <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000d60:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000d64:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000d66:	2300      	movs	r3, #0
 8000d68:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d6c:	f107 0314 	add.w	r3, r7, #20
 8000d70:	4618      	mov	r0, r3
 8000d72:	f001 fde1 	bl	8002938 <HAL_RCCEx_PeriphCLKConfig>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8000d7c:	f7ff fe96 	bl	8000aac <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d80:	4b26      	ldr	r3, [pc, #152]	@ (8000e1c <HAL_PCD_MspInit+0xec>)
 8000d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d84:	4a25      	ldr	r2, [pc, #148]	@ (8000e1c <HAL_PCD_MspInit+0xec>)
 8000d86:	f043 0301 	orr.w	r3, r3, #1
 8000d8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d8c:	4b23      	ldr	r3, [pc, #140]	@ (8000e1c <HAL_PCD_MspInit+0xec>)
 8000d8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d90:	f003 0301 	and.w	r3, r3, #1
 8000d94:	613b      	str	r3, [r7, #16]
 8000d96:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000d98:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000d9c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da0:	2302      	movs	r3, #2
 8000da2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da6:	2300      	movs	r3, #0
 8000da8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dac:	2303      	movs	r3, #3
 8000dae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000db2:	230a      	movs	r3, #10
 8000db4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4818      	ldr	r0, [pc, #96]	@ (8000e20 <HAL_PCD_MspInit+0xf0>)
 8000dc0:	f000 fd86 	bl	80018d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000dc4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000dc8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000dd8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4810      	ldr	r0, [pc, #64]	@ (8000e20 <HAL_PCD_MspInit+0xf0>)
 8000de0:	f000 fd76 	bl	80018d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000de4:	4b0d      	ldr	r3, [pc, #52]	@ (8000e1c <HAL_PCD_MspInit+0xec>)
 8000de6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000de8:	4a0c      	ldr	r2, [pc, #48]	@ (8000e1c <HAL_PCD_MspInit+0xec>)
 8000dea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000dee:	6353      	str	r3, [r2, #52]	@ 0x34
 8000df0:	4b0a      	ldr	r3, [pc, #40]	@ (8000e1c <HAL_PCD_MspInit+0xec>)
 8000df2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000df4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000df8:	60fb      	str	r3, [r7, #12]
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	4b07      	ldr	r3, [pc, #28]	@ (8000e1c <HAL_PCD_MspInit+0xec>)
 8000dfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e00:	4a06      	ldr	r2, [pc, #24]	@ (8000e1c <HAL_PCD_MspInit+0xec>)
 8000e02:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e06:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e08:	4b04      	ldr	r3, [pc, #16]	@ (8000e1c <HAL_PCD_MspInit+0xec>)
 8000e0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e0c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e10:	60bb      	str	r3, [r7, #8]
 8000e12:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000e14:	bf00      	nop
 8000e16:	37b8      	adds	r7, #184	@ 0xb8
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	40023800 	.word	0x40023800
 8000e20:	40020000 	.word	0x40020000

08000e24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e28:	bf00      	nop
 8000e2a:	e7fd      	b.n	8000e28 <NMI_Handler+0x4>

08000e2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e30:	bf00      	nop
 8000e32:	e7fd      	b.n	8000e30 <HardFault_Handler+0x4>

08000e34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e38:	bf00      	nop
 8000e3a:	e7fd      	b.n	8000e38 <MemManage_Handler+0x4>

08000e3c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e40:	bf00      	nop
 8000e42:	e7fd      	b.n	8000e40 <BusFault_Handler+0x4>

08000e44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e48:	bf00      	nop
 8000e4a:	e7fd      	b.n	8000e48 <UsageFault_Handler+0x4>

08000e4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr

08000e5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e5a:	b480      	push	{r7}
 8000e5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e5e:	bf00      	nop
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr

08000e68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e6c:	bf00      	nop
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr

08000e76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e7a:	f000 f8b1 	bl	8000fe0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e7e:	bf00      	nop
 8000e80:	bd80      	pop	{r7, pc}
	...

08000e84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e8c:	4a14      	ldr	r2, [pc, #80]	@ (8000ee0 <_sbrk+0x5c>)
 8000e8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ee4 <_sbrk+0x60>)
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e98:	4b13      	ldr	r3, [pc, #76]	@ (8000ee8 <_sbrk+0x64>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d102      	bne.n	8000ea6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ea0:	4b11      	ldr	r3, [pc, #68]	@ (8000ee8 <_sbrk+0x64>)
 8000ea2:	4a12      	ldr	r2, [pc, #72]	@ (8000eec <_sbrk+0x68>)
 8000ea4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ea6:	4b10      	ldr	r3, [pc, #64]	@ (8000ee8 <_sbrk+0x64>)
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4413      	add	r3, r2
 8000eae:	693a      	ldr	r2, [r7, #16]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	d207      	bcs.n	8000ec4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000eb4:	f003 faa8 	bl	8004408 <__errno>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	220c      	movs	r2, #12
 8000ebc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec2:	e009      	b.n	8000ed8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ec4:	4b08      	ldr	r3, [pc, #32]	@ (8000ee8 <_sbrk+0x64>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eca:	4b07      	ldr	r3, [pc, #28]	@ (8000ee8 <_sbrk+0x64>)
 8000ecc:	681a      	ldr	r2, [r3, #0]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	4a05      	ldr	r2, [pc, #20]	@ (8000ee8 <_sbrk+0x64>)
 8000ed4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ed6:	68fb      	ldr	r3, [r7, #12]
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3718      	adds	r7, #24
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	20080000 	.word	0x20080000
 8000ee4:	00000400 	.word	0x00000400
 8000ee8:	20000898 	.word	0x20000898
 8000eec:	200009e8 	.word	0x200009e8

08000ef0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ef4:	4b06      	ldr	r3, [pc, #24]	@ (8000f10 <SystemInit+0x20>)
 8000ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000efa:	4a05      	ldr	r2, [pc, #20]	@ (8000f10 <SystemInit+0x20>)
 8000efc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f04:	bf00      	nop
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	e000ed00 	.word	0xe000ed00

08000f14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000f14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f4c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f18:	f7ff ffea 	bl	8000ef0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f1c:	480c      	ldr	r0, [pc, #48]	@ (8000f50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f1e:	490d      	ldr	r1, [pc, #52]	@ (8000f54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f20:	4a0d      	ldr	r2, [pc, #52]	@ (8000f58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f24:	e002      	b.n	8000f2c <LoopCopyDataInit>

08000f26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f2a:	3304      	adds	r3, #4

08000f2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f30:	d3f9      	bcc.n	8000f26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f32:	4a0a      	ldr	r2, [pc, #40]	@ (8000f5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f34:	4c0a      	ldr	r4, [pc, #40]	@ (8000f60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f38:	e001      	b.n	8000f3e <LoopFillZerobss>

08000f3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f3c:	3204      	adds	r2, #4

08000f3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f40:	d3fb      	bcc.n	8000f3a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000f42:	f003 fa67 	bl	8004414 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f46:	f7ff fb89 	bl	800065c <main>
  bx  lr    
 8000f4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f4c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000f50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f54:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000f58:	08004db0 	.word	0x08004db0
  ldr r2, =_sbss
 8000f5c:	2000019c 	.word	0x2000019c
  ldr r4, =_ebss
 8000f60:	200009e8 	.word	0x200009e8

08000f64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f64:	e7fe      	b.n	8000f64 <ADC_IRQHandler>

08000f66 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f6a:	2003      	movs	r0, #3
 8000f6c:	f000 f92e 	bl	80011cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f70:	2000      	movs	r0, #0
 8000f72:	f000 f805 	bl	8000f80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f76:	f7ff fd9f 	bl	8000ab8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f7a:	2300      	movs	r3, #0
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f88:	4b12      	ldr	r3, [pc, #72]	@ (8000fd4 <HAL_InitTick+0x54>)
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	4b12      	ldr	r3, [pc, #72]	@ (8000fd8 <HAL_InitTick+0x58>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	4619      	mov	r1, r3
 8000f92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f96:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f000 f93b 	bl	800121a <HAL_SYSTICK_Config>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000faa:	2301      	movs	r3, #1
 8000fac:	e00e      	b.n	8000fcc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2b0f      	cmp	r3, #15
 8000fb2:	d80a      	bhi.n	8000fca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	6879      	ldr	r1, [r7, #4]
 8000fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fbc:	f000 f911 	bl	80011e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fc0:	4a06      	ldr	r2, [pc, #24]	@ (8000fdc <HAL_InitTick+0x5c>)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	e000      	b.n	8000fcc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	20000000 	.word	0x20000000
 8000fd8:	20000008 	.word	0x20000008
 8000fdc:	20000004 	.word	0x20000004

08000fe0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fe4:	4b06      	ldr	r3, [pc, #24]	@ (8001000 <HAL_IncTick+0x20>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	461a      	mov	r2, r3
 8000fea:	4b06      	ldr	r3, [pc, #24]	@ (8001004 <HAL_IncTick+0x24>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4413      	add	r3, r2
 8000ff0:	4a04      	ldr	r2, [pc, #16]	@ (8001004 <HAL_IncTick+0x24>)
 8000ff2:	6013      	str	r3, [r2, #0]
}
 8000ff4:	bf00      	nop
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	20000008 	.word	0x20000008
 8001004:	2000089c 	.word	0x2000089c

08001008 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  return uwTick;
 800100c:	4b03      	ldr	r3, [pc, #12]	@ (800101c <HAL_GetTick+0x14>)
 800100e:	681b      	ldr	r3, [r3, #0]
}
 8001010:	4618      	mov	r0, r3
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	2000089c 	.word	0x2000089c

08001020 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001028:	f7ff ffee 	bl	8001008 <HAL_GetTick>
 800102c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001038:	d005      	beq.n	8001046 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800103a:	4b0a      	ldr	r3, [pc, #40]	@ (8001064 <HAL_Delay+0x44>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	461a      	mov	r2, r3
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	4413      	add	r3, r2
 8001044:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001046:	bf00      	nop
 8001048:	f7ff ffde 	bl	8001008 <HAL_GetTick>
 800104c:	4602      	mov	r2, r0
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	68fa      	ldr	r2, [r7, #12]
 8001054:	429a      	cmp	r2, r3
 8001056:	d8f7      	bhi.n	8001048 <HAL_Delay+0x28>
  {
  }
}
 8001058:	bf00      	nop
 800105a:	bf00      	nop
 800105c:	3710      	adds	r7, #16
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	20000008 	.word	0x20000008

08001068 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001068:	b480      	push	{r7}
 800106a:	b085      	sub	sp, #20
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f003 0307 	and.w	r3, r3, #7
 8001076:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001078:	4b0b      	ldr	r3, [pc, #44]	@ (80010a8 <__NVIC_SetPriorityGrouping+0x40>)
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800107e:	68ba      	ldr	r2, [r7, #8]
 8001080:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001084:	4013      	ands	r3, r2
 8001086:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001090:	4b06      	ldr	r3, [pc, #24]	@ (80010ac <__NVIC_SetPriorityGrouping+0x44>)
 8001092:	4313      	orrs	r3, r2
 8001094:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001096:	4a04      	ldr	r2, [pc, #16]	@ (80010a8 <__NVIC_SetPriorityGrouping+0x40>)
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	60d3      	str	r3, [r2, #12]
}
 800109c:	bf00      	nop
 800109e:	3714      	adds	r7, #20
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	e000ed00 	.word	0xe000ed00
 80010ac:	05fa0000 	.word	0x05fa0000

080010b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010b4:	4b04      	ldr	r3, [pc, #16]	@ (80010c8 <__NVIC_GetPriorityGrouping+0x18>)
 80010b6:	68db      	ldr	r3, [r3, #12]
 80010b8:	0a1b      	lsrs	r3, r3, #8
 80010ba:	f003 0307 	and.w	r3, r3, #7
}
 80010be:	4618      	mov	r0, r3
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr
 80010c8:	e000ed00 	.word	0xe000ed00

080010cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	4603      	mov	r3, r0
 80010d4:	6039      	str	r1, [r7, #0]
 80010d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	db0a      	blt.n	80010f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	b2da      	uxtb	r2, r3
 80010e4:	490c      	ldr	r1, [pc, #48]	@ (8001118 <__NVIC_SetPriority+0x4c>)
 80010e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ea:	0112      	lsls	r2, r2, #4
 80010ec:	b2d2      	uxtb	r2, r2
 80010ee:	440b      	add	r3, r1
 80010f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010f4:	e00a      	b.n	800110c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	b2da      	uxtb	r2, r3
 80010fa:	4908      	ldr	r1, [pc, #32]	@ (800111c <__NVIC_SetPriority+0x50>)
 80010fc:	79fb      	ldrb	r3, [r7, #7]
 80010fe:	f003 030f 	and.w	r3, r3, #15
 8001102:	3b04      	subs	r3, #4
 8001104:	0112      	lsls	r2, r2, #4
 8001106:	b2d2      	uxtb	r2, r2
 8001108:	440b      	add	r3, r1
 800110a:	761a      	strb	r2, [r3, #24]
}
 800110c:	bf00      	nop
 800110e:	370c      	adds	r7, #12
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr
 8001118:	e000e100 	.word	0xe000e100
 800111c:	e000ed00 	.word	0xe000ed00

08001120 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001120:	b480      	push	{r7}
 8001122:	b089      	sub	sp, #36	@ 0x24
 8001124:	af00      	add	r7, sp, #0
 8001126:	60f8      	str	r0, [r7, #12]
 8001128:	60b9      	str	r1, [r7, #8]
 800112a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	f003 0307 	and.w	r3, r3, #7
 8001132:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001134:	69fb      	ldr	r3, [r7, #28]
 8001136:	f1c3 0307 	rsb	r3, r3, #7
 800113a:	2b04      	cmp	r3, #4
 800113c:	bf28      	it	cs
 800113e:	2304      	movcs	r3, #4
 8001140:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	3304      	adds	r3, #4
 8001146:	2b06      	cmp	r3, #6
 8001148:	d902      	bls.n	8001150 <NVIC_EncodePriority+0x30>
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	3b03      	subs	r3, #3
 800114e:	e000      	b.n	8001152 <NVIC_EncodePriority+0x32>
 8001150:	2300      	movs	r3, #0
 8001152:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001154:	f04f 32ff 	mov.w	r2, #4294967295
 8001158:	69bb      	ldr	r3, [r7, #24]
 800115a:	fa02 f303 	lsl.w	r3, r2, r3
 800115e:	43da      	mvns	r2, r3
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	401a      	ands	r2, r3
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001168:	f04f 31ff 	mov.w	r1, #4294967295
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	fa01 f303 	lsl.w	r3, r1, r3
 8001172:	43d9      	mvns	r1, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001178:	4313      	orrs	r3, r2
         );
}
 800117a:	4618      	mov	r0, r3
 800117c:	3724      	adds	r7, #36	@ 0x24
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
	...

08001188 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	3b01      	subs	r3, #1
 8001194:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001198:	d301      	bcc.n	800119e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800119a:	2301      	movs	r3, #1
 800119c:	e00f      	b.n	80011be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800119e:	4a0a      	ldr	r2, [pc, #40]	@ (80011c8 <SysTick_Config+0x40>)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	3b01      	subs	r3, #1
 80011a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011a6:	210f      	movs	r1, #15
 80011a8:	f04f 30ff 	mov.w	r0, #4294967295
 80011ac:	f7ff ff8e 	bl	80010cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011b0:	4b05      	ldr	r3, [pc, #20]	@ (80011c8 <SysTick_Config+0x40>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011b6:	4b04      	ldr	r3, [pc, #16]	@ (80011c8 <SysTick_Config+0x40>)
 80011b8:	2207      	movs	r2, #7
 80011ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011bc:	2300      	movs	r3, #0
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	e000e010 	.word	0xe000e010

080011cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f7ff ff47 	bl	8001068 <__NVIC_SetPriorityGrouping>
}
 80011da:	bf00      	nop
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b086      	sub	sp, #24
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	4603      	mov	r3, r0
 80011ea:	60b9      	str	r1, [r7, #8]
 80011ec:	607a      	str	r2, [r7, #4]
 80011ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80011f0:	2300      	movs	r3, #0
 80011f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011f4:	f7ff ff5c 	bl	80010b0 <__NVIC_GetPriorityGrouping>
 80011f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011fa:	687a      	ldr	r2, [r7, #4]
 80011fc:	68b9      	ldr	r1, [r7, #8]
 80011fe:	6978      	ldr	r0, [r7, #20]
 8001200:	f7ff ff8e 	bl	8001120 <NVIC_EncodePriority>
 8001204:	4602      	mov	r2, r0
 8001206:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800120a:	4611      	mov	r1, r2
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff ff5d 	bl	80010cc <__NVIC_SetPriority>
}
 8001212:	bf00      	nop
 8001214:	3718      	adds	r7, #24
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}

0800121a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800121a:	b580      	push	{r7, lr}
 800121c:	b082      	sub	sp, #8
 800121e:	af00      	add	r7, sp, #0
 8001220:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001222:	6878      	ldr	r0, [r7, #4]
 8001224:	f7ff ffb0 	bl	8001188 <SysTick_Config>
 8001228:	4603      	mov	r3, r0
}
 800122a:	4618      	mov	r0, r3
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
	...

08001234 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d101      	bne.n	8001246 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	e086      	b.n	8001354 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800124c:	2b00      	cmp	r3, #0
 800124e:	d106      	bne.n	800125e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2220      	movs	r2, #32
 8001254:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f7ff fc51 	bl	8000b00 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800125e:	4b3f      	ldr	r3, [pc, #252]	@ (800135c <HAL_ETH_Init+0x128>)
 8001260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001262:	4a3e      	ldr	r2, [pc, #248]	@ (800135c <HAL_ETH_Init+0x128>)
 8001264:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001268:	6453      	str	r3, [r2, #68]	@ 0x44
 800126a:	4b3c      	ldr	r3, [pc, #240]	@ (800135c <HAL_ETH_Init+0x128>)
 800126c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800126e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001272:	60bb      	str	r3, [r7, #8]
 8001274:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001276:	4b3a      	ldr	r3, [pc, #232]	@ (8001360 <HAL_ETH_Init+0x12c>)
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	4a39      	ldr	r2, [pc, #228]	@ (8001360 <HAL_ETH_Init+0x12c>)
 800127c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001280:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001282:	4b37      	ldr	r3, [pc, #220]	@ (8001360 <HAL_ETH_Init+0x12c>)
 8001284:	685a      	ldr	r2, [r3, #4]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	4935      	ldr	r1, [pc, #212]	@ (8001360 <HAL_ETH_Init+0x12c>)
 800128c:	4313      	orrs	r3, r2
 800128e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001290:	4b33      	ldr	r3, [pc, #204]	@ (8001360 <HAL_ETH_Init+0x12c>)
 8001292:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	6812      	ldr	r2, [r2, #0]
 80012a2:	f043 0301 	orr.w	r3, r3, #1
 80012a6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80012aa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80012ac:	f7ff feac 	bl	8001008 <HAL_GetTick>
 80012b0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80012b2:	e011      	b.n	80012d8 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80012b4:	f7ff fea8 	bl	8001008 <HAL_GetTick>
 80012b8:	4602      	mov	r2, r0
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80012c2:	d909      	bls.n	80012d8 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2204      	movs	r2, #4
 80012c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	22e0      	movs	r2, #224	@ 0xe0
 80012d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80012d4:	2301      	movs	r3, #1
 80012d6:	e03d      	b.n	8001354 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f003 0301 	and.w	r3, r3, #1
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d1e4      	bne.n	80012b4 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80012ea:	6878      	ldr	r0, [r7, #4]
 80012ec:	f000 f97a 	bl	80015e4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f000 fa25 	bl	8001740 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f000 fa7b 	bl	80017f2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	461a      	mov	r2, r3
 8001302:	2100      	movs	r1, #0
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f000 f9e3 	bl	80016d0 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8001318:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	4b0f      	ldr	r3, [pc, #60]	@ (8001364 <HAL_ETH_Init+0x130>)
 8001328:	430b      	orrs	r3, r1
 800132a:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800133e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2200      	movs	r2, #0
 8001346:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2210      	movs	r2, #16
 800134e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001352:	2300      	movs	r3, #0
}
 8001354:	4618      	mov	r0, r3
 8001356:	3710      	adds	r7, #16
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40023800 	.word	0x40023800
 8001360:	40013800 	.word	0x40013800
 8001364:	00020060 	.word	0x00020060

08001368 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800137a:	68fa      	ldr	r2, [r7, #12]
 800137c:	4b53      	ldr	r3, [pc, #332]	@ (80014cc <ETH_SetMACConfig+0x164>)
 800137e:	4013      	ands	r3, r2
 8001380:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	7b9b      	ldrb	r3, [r3, #14]
 8001386:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001388:	683a      	ldr	r2, [r7, #0]
 800138a:	7c12      	ldrb	r2, [r2, #16]
 800138c:	2a00      	cmp	r2, #0
 800138e:	d102      	bne.n	8001396 <ETH_SetMACConfig+0x2e>
 8001390:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001394:	e000      	b.n	8001398 <ETH_SetMACConfig+0x30>
 8001396:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001398:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800139a:	683a      	ldr	r2, [r7, #0]
 800139c:	7c52      	ldrb	r2, [r2, #17]
 800139e:	2a00      	cmp	r2, #0
 80013a0:	d102      	bne.n	80013a8 <ETH_SetMACConfig+0x40>
 80013a2:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80013a6:	e000      	b.n	80013aa <ETH_SetMACConfig+0x42>
 80013a8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80013aa:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80013b0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	7fdb      	ldrb	r3, [r3, #31]
 80013b6:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80013b8:	431a      	orrs	r2, r3
                        macconf->Speed |
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80013be:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80013c0:	683a      	ldr	r2, [r7, #0]
 80013c2:	7f92      	ldrb	r2, [r2, #30]
 80013c4:	2a00      	cmp	r2, #0
 80013c6:	d102      	bne.n	80013ce <ETH_SetMACConfig+0x66>
 80013c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013cc:	e000      	b.n	80013d0 <ETH_SetMACConfig+0x68>
 80013ce:	2200      	movs	r2, #0
                        macconf->Speed |
 80013d0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	7f1b      	ldrb	r3, [r3, #28]
 80013d6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80013d8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80013de:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	791b      	ldrb	r3, [r3, #4]
 80013e4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80013e6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80013e8:	683a      	ldr	r2, [r7, #0]
 80013ea:	f892 2020 	ldrb.w	r2, [r2, #32]
 80013ee:	2a00      	cmp	r2, #0
 80013f0:	d102      	bne.n	80013f8 <ETH_SetMACConfig+0x90>
 80013f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013f6:	e000      	b.n	80013fa <ETH_SetMACConfig+0x92>
 80013f8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80013fa:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	7bdb      	ldrb	r3, [r3, #15]
 8001400:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001402:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001408:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001410:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001412:	4313      	orrs	r3, r2
 8001414:	68fa      	ldr	r2, [r7, #12]
 8001416:	4313      	orrs	r3, r2
 8001418:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	68fa      	ldr	r2, [r7, #12]
 8001420:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800142a:	2001      	movs	r0, #1
 800142c:	f7ff fdf8 	bl	8001020 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	68fa      	ldr	r2, [r7, #12]
 8001436:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001440:	68fa      	ldr	r2, [r7, #12]
 8001442:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8001446:	4013      	ands	r3, r2
 8001448:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800144e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001450:	683a      	ldr	r2, [r7, #0]
 8001452:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8001456:	2a00      	cmp	r2, #0
 8001458:	d101      	bne.n	800145e <ETH_SetMACConfig+0xf6>
 800145a:	2280      	movs	r2, #128	@ 0x80
 800145c:	e000      	b.n	8001460 <ETH_SetMACConfig+0xf8>
 800145e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001460:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001466:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001468:	683a      	ldr	r2, [r7, #0]
 800146a:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800146e:	2a01      	cmp	r2, #1
 8001470:	d101      	bne.n	8001476 <ETH_SetMACConfig+0x10e>
 8001472:	2208      	movs	r2, #8
 8001474:	e000      	b.n	8001478 <ETH_SetMACConfig+0x110>
 8001476:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001478:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800147a:	683a      	ldr	r2, [r7, #0]
 800147c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8001480:	2a01      	cmp	r2, #1
 8001482:	d101      	bne.n	8001488 <ETH_SetMACConfig+0x120>
 8001484:	2204      	movs	r2, #4
 8001486:	e000      	b.n	800148a <ETH_SetMACConfig+0x122>
 8001488:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800148a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800148c:	683a      	ldr	r2, [r7, #0]
 800148e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8001492:	2a01      	cmp	r2, #1
 8001494:	d101      	bne.n	800149a <ETH_SetMACConfig+0x132>
 8001496:	2202      	movs	r2, #2
 8001498:	e000      	b.n	800149c <ETH_SetMACConfig+0x134>
 800149a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800149c:	4313      	orrs	r3, r2
 800149e:	68fa      	ldr	r2, [r7, #12]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	68fa      	ldr	r2, [r7, #12]
 80014aa:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	699b      	ldr	r3, [r3, #24]
 80014b2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80014b4:	2001      	movs	r0, #1
 80014b6:	f7ff fdb3 	bl	8001020 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	68fa      	ldr	r2, [r7, #12]
 80014c0:	619a      	str	r2, [r3, #24]
}
 80014c2:	bf00      	nop
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	fd20810f 	.word	0xfd20810f

080014d0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80014e6:	68fa      	ldr	r2, [r7, #12]
 80014e8:	4b3d      	ldr	r3, [pc, #244]	@ (80015e0 <ETH_SetDMAConfig+0x110>)
 80014ea:	4013      	ands	r3, r2
 80014ec:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	7b1b      	ldrb	r3, [r3, #12]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d102      	bne.n	80014fc <ETH_SetDMAConfig+0x2c>
 80014f6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80014fa:	e000      	b.n	80014fe <ETH_SetDMAConfig+0x2e>
 80014fc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	7b5b      	ldrb	r3, [r3, #13]
 8001502:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001504:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001506:	683a      	ldr	r2, [r7, #0]
 8001508:	7f52      	ldrb	r2, [r2, #29]
 800150a:	2a00      	cmp	r2, #0
 800150c:	d102      	bne.n	8001514 <ETH_SetDMAConfig+0x44>
 800150e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001512:	e000      	b.n	8001516 <ETH_SetDMAConfig+0x46>
 8001514:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001516:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	7b9b      	ldrb	r3, [r3, #14]
 800151c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800151e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001524:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	7f1b      	ldrb	r3, [r3, #28]
 800152a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 800152c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	7f9b      	ldrb	r3, [r3, #30]
 8001532:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001534:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800153a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001542:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001544:	4313      	orrs	r3, r2
 8001546:	68fa      	ldr	r2, [r7, #12]
 8001548:	4313      	orrs	r3, r2
 800154a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001554:	461a      	mov	r2, r3
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001562:	699b      	ldr	r3, [r3, #24]
 8001564:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001566:	2001      	movs	r0, #1
 8001568:	f7ff fd5a 	bl	8001020 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001574:	461a      	mov	r2, r3
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	791b      	ldrb	r3, [r3, #4]
 800157e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001584:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800158a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001590:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001598:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800159a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015a0:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80015a2:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80015a8:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	6812      	ldr	r2, [r2, #0]
 80015ae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80015b2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80015b6:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80015c4:	2001      	movs	r0, #1
 80015c6:	f7ff fd2b 	bl	8001020 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80015d2:	461a      	mov	r2, r3
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	6013      	str	r3, [r2, #0]
}
 80015d8:	bf00      	nop
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	f8de3f23 	.word	0xf8de3f23

080015e4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b0a6      	sub	sp, #152	@ 0x98
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80015ec:	2301      	movs	r3, #1
 80015ee:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80015f2:	2301      	movs	r3, #1
 80015f4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80015f8:	2300      	movs	r3, #0
 80015fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80015fc:	2300      	movs	r3, #0
 80015fe:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001602:	2301      	movs	r3, #1
 8001604:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001608:	2300      	movs	r3, #0
 800160a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800160e:	2301      	movs	r3, #1
 8001610:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8001614:	2301      	movs	r3, #1
 8001616:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800161a:	2300      	movs	r3, #0
 800161c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001620:	2300      	movs	r3, #0
 8001622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001626:	2300      	movs	r3, #0
 8001628:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800162a:	2300      	movs	r3, #0
 800162c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001630:	2300      	movs	r3, #0
 8001632:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001634:	2300      	movs	r3, #0
 8001636:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800163a:	2300      	movs	r3, #0
 800163c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001640:	2300      	movs	r3, #0
 8001642:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001646:	2300      	movs	r3, #0
 8001648:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800164c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001650:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001652:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001656:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001658:	2300      	movs	r3, #0
 800165a:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800165e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001662:	4619      	mov	r1, r3
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f7ff fe7f 	bl	8001368 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800166a:	2301      	movs	r3, #1
 800166c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800166e:	2301      	movs	r3, #1
 8001670:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001672:	2301      	movs	r3, #1
 8001674:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001678:	2301      	movs	r3, #1
 800167a:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800167c:	2300      	movs	r3, #0
 800167e:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001680:	2300      	movs	r3, #0
 8001682:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001686:	2300      	movs	r3, #0
 8001688:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800168c:	2300      	movs	r3, #0
 800168e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001690:	2301      	movs	r3, #1
 8001692:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001696:	2301      	movs	r3, #1
 8001698:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800169a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800169e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80016a0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80016a4:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80016a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016aa:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80016ac:	2301      	movs	r3, #1
 80016ae:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80016b2:	2300      	movs	r3, #0
 80016b4:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80016b6:	2300      	movs	r3, #0
 80016b8:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80016ba:	f107 0308 	add.w	r3, r7, #8
 80016be:	4619      	mov	r1, r3
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f7ff ff05 	bl	80014d0 <ETH_SetDMAConfig>
}
 80016c6:	bf00      	nop
 80016c8:	3798      	adds	r7, #152	@ 0x98
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
	...

080016d0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b087      	sub	sp, #28
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	60f8      	str	r0, [r7, #12]
 80016d8:	60b9      	str	r1, [r7, #8]
 80016da:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	3305      	adds	r3, #5
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	021b      	lsls	r3, r3, #8
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	3204      	adds	r2, #4
 80016e8:	7812      	ldrb	r2, [r2, #0]
 80016ea:	4313      	orrs	r3, r2
 80016ec:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80016ee:	68ba      	ldr	r2, [r7, #8]
 80016f0:	4b11      	ldr	r3, [pc, #68]	@ (8001738 <ETH_MACAddressConfig+0x68>)
 80016f2:	4413      	add	r3, r2
 80016f4:	461a      	mov	r2, r3
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	3303      	adds	r3, #3
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	061a      	lsls	r2, r3, #24
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	3302      	adds	r3, #2
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	041b      	lsls	r3, r3, #16
 800170a:	431a      	orrs	r2, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	3301      	adds	r3, #1
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	021b      	lsls	r3, r3, #8
 8001714:	4313      	orrs	r3, r2
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	7812      	ldrb	r2, [r2, #0]
 800171a:	4313      	orrs	r3, r2
 800171c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800171e:	68ba      	ldr	r2, [r7, #8]
 8001720:	4b06      	ldr	r3, [pc, #24]	@ (800173c <ETH_MACAddressConfig+0x6c>)
 8001722:	4413      	add	r3, r2
 8001724:	461a      	mov	r2, r3
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	6013      	str	r3, [r2, #0]
}
 800172a:	bf00      	nop
 800172c:	371c      	adds	r7, #28
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	40028040 	.word	0x40028040
 800173c:	40028044 	.word	0x40028044

08001740 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001740:	b480      	push	{r7}
 8001742:	b085      	sub	sp, #20
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001748:	2300      	movs	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	e03e      	b.n	80017cc <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	68d9      	ldr	r1, [r3, #12]
 8001752:	68fa      	ldr	r2, [r7, #12]
 8001754:	4613      	mov	r3, r2
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	4413      	add	r3, r2
 800175a:	00db      	lsls	r3, r3, #3
 800175c:	440b      	add	r3, r1
 800175e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	2200      	movs	r2, #0
 8001764:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	2200      	movs	r2, #0
 800176a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	2200      	movs	r2, #0
 8001770:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	2200      	movs	r2, #0
 8001776:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001778:	68b9      	ldr	r1, [r7, #8]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	68fa      	ldr	r2, [r7, #12]
 800177e:	3206      	adds	r2, #6
 8001780:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	2b02      	cmp	r3, #2
 8001794:	d80c      	bhi.n	80017b0 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	68d9      	ldr	r1, [r3, #12]
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	1c5a      	adds	r2, r3, #1
 800179e:	4613      	mov	r3, r2
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	4413      	add	r3, r2
 80017a4:	00db      	lsls	r3, r3, #3
 80017a6:	440b      	add	r3, r1
 80017a8:	461a      	mov	r2, r3
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	60da      	str	r2, [r3, #12]
 80017ae:	e004      	b.n	80017ba <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	461a      	mov	r2, r3
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	3301      	adds	r3, #1
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	2b03      	cmp	r3, #3
 80017d0:	d9bd      	bls.n	800174e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2200      	movs	r2, #0
 80017d6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	68da      	ldr	r2, [r3, #12]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017e4:	611a      	str	r2, [r3, #16]
}
 80017e6:	bf00      	nop
 80017e8:	3714      	adds	r7, #20
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr

080017f2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80017f2:	b480      	push	{r7}
 80017f4:	b085      	sub	sp, #20
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80017fa:	2300      	movs	r3, #0
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	e048      	b.n	8001892 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6919      	ldr	r1, [r3, #16]
 8001804:	68fa      	ldr	r2, [r7, #12]
 8001806:	4613      	mov	r3, r2
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	4413      	add	r3, r2
 800180c:	00db      	lsls	r3, r3, #3
 800180e:	440b      	add	r3, r1
 8001810:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	2200      	movs	r2, #0
 8001816:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	2200      	movs	r2, #0
 800181c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	2200      	movs	r2, #0
 8001822:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	2200      	movs	r2, #0
 8001828:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	2200      	movs	r2, #0
 800182e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	2200      	movs	r2, #0
 8001834:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800183c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	695b      	ldr	r3, [r3, #20]
 8001842:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001852:	68bb      	ldr	r3, [r7, #8]
 8001854:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001856:	68b9      	ldr	r1, [r7, #8]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	68fa      	ldr	r2, [r7, #12]
 800185c:	3212      	adds	r2, #18
 800185e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	2b02      	cmp	r3, #2
 8001866:	d80c      	bhi.n	8001882 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6919      	ldr	r1, [r3, #16]
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	1c5a      	adds	r2, r3, #1
 8001870:	4613      	mov	r3, r2
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	4413      	add	r3, r2
 8001876:	00db      	lsls	r3, r3, #3
 8001878:	440b      	add	r3, r1
 800187a:	461a      	mov	r2, r3
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	60da      	str	r2, [r3, #12]
 8001880:	e004      	b.n	800188c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	691b      	ldr	r3, [r3, #16]
 8001886:	461a      	mov	r2, r3
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	3301      	adds	r3, #1
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	2b03      	cmp	r3, #3
 8001896:	d9b3      	bls.n	8001800 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2200      	movs	r2, #0
 800189c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2200      	movs	r2, #0
 80018a2:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2200      	movs	r2, #0
 80018a8:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2200      	movs	r2, #0
 80018ae:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2200      	movs	r2, #0
 80018b4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	691a      	ldr	r2, [r3, #16]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018c2:	60da      	str	r2, [r3, #12]
}
 80018c4:	bf00      	nop
 80018c6:	3714      	adds	r7, #20
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b089      	sub	sp, #36	@ 0x24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80018da:	2300      	movs	r3, #0
 80018dc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80018de:	2300      	movs	r3, #0
 80018e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80018e2:	2300      	movs	r3, #0
 80018e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80018e6:	2300      	movs	r3, #0
 80018e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80018ea:	2300      	movs	r3, #0
 80018ec:	61fb      	str	r3, [r7, #28]
 80018ee:	e175      	b.n	8001bdc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80018f0:	2201      	movs	r2, #1
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	fa02 f303 	lsl.w	r3, r2, r3
 80018f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	697a      	ldr	r2, [r7, #20]
 8001900:	4013      	ands	r3, r2
 8001902:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	429a      	cmp	r2, r3
 800190a:	f040 8164 	bne.w	8001bd6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f003 0303 	and.w	r3, r3, #3
 8001916:	2b01      	cmp	r3, #1
 8001918:	d005      	beq.n	8001926 <HAL_GPIO_Init+0x56>
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f003 0303 	and.w	r3, r3, #3
 8001922:	2b02      	cmp	r3, #2
 8001924:	d130      	bne.n	8001988 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	005b      	lsls	r3, r3, #1
 8001930:	2203      	movs	r2, #3
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	43db      	mvns	r3, r3
 8001938:	69ba      	ldr	r2, [r7, #24]
 800193a:	4013      	ands	r3, r2
 800193c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	68da      	ldr	r2, [r3, #12]
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	005b      	lsls	r3, r3, #1
 8001946:	fa02 f303 	lsl.w	r3, r2, r3
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	4313      	orrs	r3, r2
 800194e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	69ba      	ldr	r2, [r7, #24]
 8001954:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800195c:	2201      	movs	r2, #1
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	43db      	mvns	r3, r3
 8001966:	69ba      	ldr	r2, [r7, #24]
 8001968:	4013      	ands	r3, r2
 800196a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	091b      	lsrs	r3, r3, #4
 8001972:	f003 0201 	and.w	r2, r3, #1
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	69ba      	ldr	r2, [r7, #24]
 800197e:	4313      	orrs	r3, r2
 8001980:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	69ba      	ldr	r2, [r7, #24]
 8001986:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f003 0303 	and.w	r3, r3, #3
 8001990:	2b03      	cmp	r3, #3
 8001992:	d017      	beq.n	80019c4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	2203      	movs	r2, #3
 80019a0:	fa02 f303 	lsl.w	r3, r2, r3
 80019a4:	43db      	mvns	r3, r3
 80019a6:	69ba      	ldr	r2, [r7, #24]
 80019a8:	4013      	ands	r3, r2
 80019aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	689a      	ldr	r2, [r3, #8]
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	005b      	lsls	r3, r3, #1
 80019b4:	fa02 f303 	lsl.w	r3, r2, r3
 80019b8:	69ba      	ldr	r2, [r7, #24]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	69ba      	ldr	r2, [r7, #24]
 80019c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f003 0303 	and.w	r3, r3, #3
 80019cc:	2b02      	cmp	r3, #2
 80019ce:	d123      	bne.n	8001a18 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	08da      	lsrs	r2, r3, #3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	3208      	adds	r2, #8
 80019d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	f003 0307 	and.w	r3, r3, #7
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	220f      	movs	r2, #15
 80019e8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ec:	43db      	mvns	r3, r3
 80019ee:	69ba      	ldr	r2, [r7, #24]
 80019f0:	4013      	ands	r3, r2
 80019f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	691a      	ldr	r2, [r3, #16]
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	f003 0307 	and.w	r3, r3, #7
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	fa02 f303 	lsl.w	r3, r2, r3
 8001a04:	69ba      	ldr	r2, [r7, #24]
 8001a06:	4313      	orrs	r3, r2
 8001a08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	08da      	lsrs	r2, r3, #3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	3208      	adds	r2, #8
 8001a12:	69b9      	ldr	r1, [r7, #24]
 8001a14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	2203      	movs	r2, #3
 8001a24:	fa02 f303 	lsl.w	r3, r2, r3
 8001a28:	43db      	mvns	r3, r3
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f003 0203 	and.w	r2, r3, #3
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	005b      	lsls	r3, r3, #1
 8001a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a40:	69ba      	ldr	r2, [r7, #24]
 8001a42:	4313      	orrs	r3, r2
 8001a44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	69ba      	ldr	r2, [r7, #24]
 8001a4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	f000 80be 	beq.w	8001bd6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a5a:	4b66      	ldr	r3, [pc, #408]	@ (8001bf4 <HAL_GPIO_Init+0x324>)
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a5e:	4a65      	ldr	r2, [pc, #404]	@ (8001bf4 <HAL_GPIO_Init+0x324>)
 8001a60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a64:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a66:	4b63      	ldr	r3, [pc, #396]	@ (8001bf4 <HAL_GPIO_Init+0x324>)
 8001a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001a72:	4a61      	ldr	r2, [pc, #388]	@ (8001bf8 <HAL_GPIO_Init+0x328>)
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	089b      	lsrs	r3, r3, #2
 8001a78:	3302      	adds	r3, #2
 8001a7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	f003 0303 	and.w	r3, r3, #3
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	220f      	movs	r2, #15
 8001a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8e:	43db      	mvns	r3, r3
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	4013      	ands	r3, r2
 8001a94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a58      	ldr	r2, [pc, #352]	@ (8001bfc <HAL_GPIO_Init+0x32c>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d037      	beq.n	8001b0e <HAL_GPIO_Init+0x23e>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a57      	ldr	r2, [pc, #348]	@ (8001c00 <HAL_GPIO_Init+0x330>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d031      	beq.n	8001b0a <HAL_GPIO_Init+0x23a>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a56      	ldr	r2, [pc, #344]	@ (8001c04 <HAL_GPIO_Init+0x334>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d02b      	beq.n	8001b06 <HAL_GPIO_Init+0x236>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a55      	ldr	r2, [pc, #340]	@ (8001c08 <HAL_GPIO_Init+0x338>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d025      	beq.n	8001b02 <HAL_GPIO_Init+0x232>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4a54      	ldr	r2, [pc, #336]	@ (8001c0c <HAL_GPIO_Init+0x33c>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d01f      	beq.n	8001afe <HAL_GPIO_Init+0x22e>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a53      	ldr	r2, [pc, #332]	@ (8001c10 <HAL_GPIO_Init+0x340>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d019      	beq.n	8001afa <HAL_GPIO_Init+0x22a>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a52      	ldr	r2, [pc, #328]	@ (8001c14 <HAL_GPIO_Init+0x344>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d013      	beq.n	8001af6 <HAL_GPIO_Init+0x226>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a51      	ldr	r2, [pc, #324]	@ (8001c18 <HAL_GPIO_Init+0x348>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d00d      	beq.n	8001af2 <HAL_GPIO_Init+0x222>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4a50      	ldr	r2, [pc, #320]	@ (8001c1c <HAL_GPIO_Init+0x34c>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d007      	beq.n	8001aee <HAL_GPIO_Init+0x21e>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4a4f      	ldr	r2, [pc, #316]	@ (8001c20 <HAL_GPIO_Init+0x350>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d101      	bne.n	8001aea <HAL_GPIO_Init+0x21a>
 8001ae6:	2309      	movs	r3, #9
 8001ae8:	e012      	b.n	8001b10 <HAL_GPIO_Init+0x240>
 8001aea:	230a      	movs	r3, #10
 8001aec:	e010      	b.n	8001b10 <HAL_GPIO_Init+0x240>
 8001aee:	2308      	movs	r3, #8
 8001af0:	e00e      	b.n	8001b10 <HAL_GPIO_Init+0x240>
 8001af2:	2307      	movs	r3, #7
 8001af4:	e00c      	b.n	8001b10 <HAL_GPIO_Init+0x240>
 8001af6:	2306      	movs	r3, #6
 8001af8:	e00a      	b.n	8001b10 <HAL_GPIO_Init+0x240>
 8001afa:	2305      	movs	r3, #5
 8001afc:	e008      	b.n	8001b10 <HAL_GPIO_Init+0x240>
 8001afe:	2304      	movs	r3, #4
 8001b00:	e006      	b.n	8001b10 <HAL_GPIO_Init+0x240>
 8001b02:	2303      	movs	r3, #3
 8001b04:	e004      	b.n	8001b10 <HAL_GPIO_Init+0x240>
 8001b06:	2302      	movs	r3, #2
 8001b08:	e002      	b.n	8001b10 <HAL_GPIO_Init+0x240>
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e000      	b.n	8001b10 <HAL_GPIO_Init+0x240>
 8001b0e:	2300      	movs	r3, #0
 8001b10:	69fa      	ldr	r2, [r7, #28]
 8001b12:	f002 0203 	and.w	r2, r2, #3
 8001b16:	0092      	lsls	r2, r2, #2
 8001b18:	4093      	lsls	r3, r2
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001b20:	4935      	ldr	r1, [pc, #212]	@ (8001bf8 <HAL_GPIO_Init+0x328>)
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	089b      	lsrs	r3, r3, #2
 8001b26:	3302      	adds	r3, #2
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b2e:	4b3d      	ldr	r3, [pc, #244]	@ (8001c24 <HAL_GPIO_Init+0x354>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	43db      	mvns	r3, r3
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d003      	beq.n	8001b52 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001b4a:	69ba      	ldr	r2, [r7, #24]
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b52:	4a34      	ldr	r2, [pc, #208]	@ (8001c24 <HAL_GPIO_Init+0x354>)
 8001b54:	69bb      	ldr	r3, [r7, #24]
 8001b56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b58:	4b32      	ldr	r3, [pc, #200]	@ (8001c24 <HAL_GPIO_Init+0x354>)
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	43db      	mvns	r3, r3
 8001b62:	69ba      	ldr	r2, [r7, #24]
 8001b64:	4013      	ands	r3, r2
 8001b66:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d003      	beq.n	8001b7c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b7c:	4a29      	ldr	r2, [pc, #164]	@ (8001c24 <HAL_GPIO_Init+0x354>)
 8001b7e:	69bb      	ldr	r3, [r7, #24]
 8001b80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b82:	4b28      	ldr	r3, [pc, #160]	@ (8001c24 <HAL_GPIO_Init+0x354>)
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	43db      	mvns	r3, r3
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d003      	beq.n	8001ba6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001b9e:	69ba      	ldr	r2, [r7, #24]
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ba6:	4a1f      	ldr	r2, [pc, #124]	@ (8001c24 <HAL_GPIO_Init+0x354>)
 8001ba8:	69bb      	ldr	r3, [r7, #24]
 8001baa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bac:	4b1d      	ldr	r3, [pc, #116]	@ (8001c24 <HAL_GPIO_Init+0x354>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	43db      	mvns	r3, r3
 8001bb6:	69ba      	ldr	r2, [r7, #24]
 8001bb8:	4013      	ands	r3, r2
 8001bba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d003      	beq.n	8001bd0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001bc8:	69ba      	ldr	r2, [r7, #24]
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001bd0:	4a14      	ldr	r2, [pc, #80]	@ (8001c24 <HAL_GPIO_Init+0x354>)
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	3301      	adds	r3, #1
 8001bda:	61fb      	str	r3, [r7, #28]
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	2b0f      	cmp	r3, #15
 8001be0:	f67f ae86 	bls.w	80018f0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001be4:	bf00      	nop
 8001be6:	bf00      	nop
 8001be8:	3724      	adds	r7, #36	@ 0x24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	40023800 	.word	0x40023800
 8001bf8:	40013800 	.word	0x40013800
 8001bfc:	40020000 	.word	0x40020000
 8001c00:	40020400 	.word	0x40020400
 8001c04:	40020800 	.word	0x40020800
 8001c08:	40020c00 	.word	0x40020c00
 8001c0c:	40021000 	.word	0x40021000
 8001c10:	40021400 	.word	0x40021400
 8001c14:	40021800 	.word	0x40021800
 8001c18:	40021c00 	.word	0x40021c00
 8001c1c:	40022000 	.word	0x40022000
 8001c20:	40022400 	.word	0x40022400
 8001c24:	40013c00 	.word	0x40013c00

08001c28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	460b      	mov	r3, r1
 8001c32:	807b      	strh	r3, [r7, #2]
 8001c34:	4613      	mov	r3, r2
 8001c36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c38:	787b      	ldrb	r3, [r7, #1]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d003      	beq.n	8001c46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c3e:	887a      	ldrh	r2, [r7, #2]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001c44:	e003      	b.n	8001c4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001c46:	887b      	ldrh	r3, [r7, #2]
 8001c48:	041a      	lsls	r2, r3, #16
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	619a      	str	r2, [r3, #24]
}
 8001c4e:	bf00      	nop
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr

08001c5a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b086      	sub	sp, #24
 8001c5e:	af02      	add	r7, sp, #8
 8001c60:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d101      	bne.n	8001c6c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e108      	b.n	8001e7e <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d106      	bne.n	8001c8c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f7ff f852 	bl	8000d30 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2203      	movs	r2, #3
 8001c90:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c9a:	d102      	bne.n	8001ca2 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f002 f8e8 	bl	8003e7c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6818      	ldr	r0, [r3, #0]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	7c1a      	ldrb	r2, [r3, #16]
 8001cb4:	f88d 2000 	strb.w	r2, [sp]
 8001cb8:	3304      	adds	r3, #4
 8001cba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cbc:	f002 f884 	bl	8003dc8 <USB_CoreInit>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d005      	beq.n	8001cd2 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2202      	movs	r2, #2
 8001cca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e0d5      	b.n	8001e7e <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f002 f8e0 	bl	8003e9e <USB_SetCurrentMode>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d005      	beq.n	8001cf0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2202      	movs	r2, #2
 8001ce8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001cec:	2301      	movs	r3, #1
 8001cee:	e0c6      	b.n	8001e7e <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	73fb      	strb	r3, [r7, #15]
 8001cf4:	e04a      	b.n	8001d8c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001cf6:	7bfa      	ldrb	r2, [r7, #15]
 8001cf8:	6879      	ldr	r1, [r7, #4]
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	00db      	lsls	r3, r3, #3
 8001cfe:	4413      	add	r3, r2
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	440b      	add	r3, r1
 8001d04:	3315      	adds	r3, #21
 8001d06:	2201      	movs	r2, #1
 8001d08:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001d0a:	7bfa      	ldrb	r2, [r7, #15]
 8001d0c:	6879      	ldr	r1, [r7, #4]
 8001d0e:	4613      	mov	r3, r2
 8001d10:	00db      	lsls	r3, r3, #3
 8001d12:	4413      	add	r3, r2
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	440b      	add	r3, r1
 8001d18:	3314      	adds	r3, #20
 8001d1a:	7bfa      	ldrb	r2, [r7, #15]
 8001d1c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001d1e:	7bfa      	ldrb	r2, [r7, #15]
 8001d20:	7bfb      	ldrb	r3, [r7, #15]
 8001d22:	b298      	uxth	r0, r3
 8001d24:	6879      	ldr	r1, [r7, #4]
 8001d26:	4613      	mov	r3, r2
 8001d28:	00db      	lsls	r3, r3, #3
 8001d2a:	4413      	add	r3, r2
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	440b      	add	r3, r1
 8001d30:	332e      	adds	r3, #46	@ 0x2e
 8001d32:	4602      	mov	r2, r0
 8001d34:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001d36:	7bfa      	ldrb	r2, [r7, #15]
 8001d38:	6879      	ldr	r1, [r7, #4]
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	4413      	add	r3, r2
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	440b      	add	r3, r1
 8001d44:	3318      	adds	r3, #24
 8001d46:	2200      	movs	r2, #0
 8001d48:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001d4a:	7bfa      	ldrb	r2, [r7, #15]
 8001d4c:	6879      	ldr	r1, [r7, #4]
 8001d4e:	4613      	mov	r3, r2
 8001d50:	00db      	lsls	r3, r3, #3
 8001d52:	4413      	add	r3, r2
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	440b      	add	r3, r1
 8001d58:	331c      	adds	r3, #28
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001d5e:	7bfa      	ldrb	r2, [r7, #15]
 8001d60:	6879      	ldr	r1, [r7, #4]
 8001d62:	4613      	mov	r3, r2
 8001d64:	00db      	lsls	r3, r3, #3
 8001d66:	4413      	add	r3, r2
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	440b      	add	r3, r1
 8001d6c:	3320      	adds	r3, #32
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001d72:	7bfa      	ldrb	r2, [r7, #15]
 8001d74:	6879      	ldr	r1, [r7, #4]
 8001d76:	4613      	mov	r3, r2
 8001d78:	00db      	lsls	r3, r3, #3
 8001d7a:	4413      	add	r3, r2
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	440b      	add	r3, r1
 8001d80:	3324      	adds	r3, #36	@ 0x24
 8001d82:	2200      	movs	r2, #0
 8001d84:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d86:	7bfb      	ldrb	r3, [r7, #15]
 8001d88:	3301      	adds	r3, #1
 8001d8a:	73fb      	strb	r3, [r7, #15]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	791b      	ldrb	r3, [r3, #4]
 8001d90:	7bfa      	ldrb	r2, [r7, #15]
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d3af      	bcc.n	8001cf6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d96:	2300      	movs	r3, #0
 8001d98:	73fb      	strb	r3, [r7, #15]
 8001d9a:	e044      	b.n	8001e26 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001d9c:	7bfa      	ldrb	r2, [r7, #15]
 8001d9e:	6879      	ldr	r1, [r7, #4]
 8001da0:	4613      	mov	r3, r2
 8001da2:	00db      	lsls	r3, r3, #3
 8001da4:	4413      	add	r3, r2
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	440b      	add	r3, r1
 8001daa:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001dae:	2200      	movs	r2, #0
 8001db0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001db2:	7bfa      	ldrb	r2, [r7, #15]
 8001db4:	6879      	ldr	r1, [r7, #4]
 8001db6:	4613      	mov	r3, r2
 8001db8:	00db      	lsls	r3, r3, #3
 8001dba:	4413      	add	r3, r2
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	440b      	add	r3, r1
 8001dc0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001dc4:	7bfa      	ldrb	r2, [r7, #15]
 8001dc6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001dc8:	7bfa      	ldrb	r2, [r7, #15]
 8001dca:	6879      	ldr	r1, [r7, #4]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	00db      	lsls	r3, r3, #3
 8001dd0:	4413      	add	r3, r2
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	440b      	add	r3, r1
 8001dd6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001dda:	2200      	movs	r2, #0
 8001ddc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001dde:	7bfa      	ldrb	r2, [r7, #15]
 8001de0:	6879      	ldr	r1, [r7, #4]
 8001de2:	4613      	mov	r3, r2
 8001de4:	00db      	lsls	r3, r3, #3
 8001de6:	4413      	add	r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	440b      	add	r3, r1
 8001dec:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001df4:	7bfa      	ldrb	r2, [r7, #15]
 8001df6:	6879      	ldr	r1, [r7, #4]
 8001df8:	4613      	mov	r3, r2
 8001dfa:	00db      	lsls	r3, r3, #3
 8001dfc:	4413      	add	r3, r2
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	440b      	add	r3, r1
 8001e02:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001e06:	2200      	movs	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001e0a:	7bfa      	ldrb	r2, [r7, #15]
 8001e0c:	6879      	ldr	r1, [r7, #4]
 8001e0e:	4613      	mov	r3, r2
 8001e10:	00db      	lsls	r3, r3, #3
 8001e12:	4413      	add	r3, r2
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	440b      	add	r3, r1
 8001e18:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e20:	7bfb      	ldrb	r3, [r7, #15]
 8001e22:	3301      	adds	r3, #1
 8001e24:	73fb      	strb	r3, [r7, #15]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	791b      	ldrb	r3, [r3, #4]
 8001e2a:	7bfa      	ldrb	r2, [r7, #15]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d3b5      	bcc.n	8001d9c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6818      	ldr	r0, [r3, #0]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	7c1a      	ldrb	r2, [r3, #16]
 8001e38:	f88d 2000 	strb.w	r2, [sp]
 8001e3c:	3304      	adds	r3, #4
 8001e3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e40:	f002 f87a 	bl	8003f38 <USB_DevInit>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d005      	beq.n	8001e56 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2202      	movs	r2, #2
 8001e4e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e013      	b.n	8001e7e <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2201      	movs	r2, #1
 8001e60:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	7b1b      	ldrb	r3, [r3, #12]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d102      	bne.n	8001e72 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f000 f80b 	bl	8001e88 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f002 fa35 	bl	80042e6 <USB_DevDisconnect>

  return HAL_OK;
 8001e7c:	2300      	movs	r3, #0
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3710      	adds	r7, #16
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
	...

08001e88 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b085      	sub	sp, #20
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2201      	movs	r2, #1
 8001e9a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	699b      	ldr	r3, [r3, #24]
 8001eaa:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001eb6:	4b05      	ldr	r3, [pc, #20]	@ (8001ecc <HAL_PCDEx_ActivateLPM+0x44>)
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8001ebe:	2300      	movs	r3, #0
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3714      	adds	r7, #20
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	10000003 	.word	0x10000003

08001ed0 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ed4:	4b05      	ldr	r3, [pc, #20]	@ (8001eec <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a04      	ldr	r2, [pc, #16]	@ (8001eec <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001eda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ede:	6013      	str	r3, [r2, #0]
}
 8001ee0:	bf00      	nop
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	40007000 	.word	0x40007000

08001ef0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001efa:	4b23      	ldr	r3, [pc, #140]	@ (8001f88 <HAL_PWREx_EnableOverDrive+0x98>)
 8001efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efe:	4a22      	ldr	r2, [pc, #136]	@ (8001f88 <HAL_PWREx_EnableOverDrive+0x98>)
 8001f00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f04:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f06:	4b20      	ldr	r3, [pc, #128]	@ (8001f88 <HAL_PWREx_EnableOverDrive+0x98>)
 8001f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f0e:	603b      	str	r3, [r7, #0]
 8001f10:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001f12:	4b1e      	ldr	r3, [pc, #120]	@ (8001f8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a1d      	ldr	r2, [pc, #116]	@ (8001f8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f1c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f1e:	f7ff f873 	bl	8001008 <HAL_GetTick>
 8001f22:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001f24:	e009      	b.n	8001f3a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001f26:	f7ff f86f 	bl	8001008 <HAL_GetTick>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f34:	d901      	bls.n	8001f3a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e022      	b.n	8001f80 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001f3a:	4b14      	ldr	r3, [pc, #80]	@ (8001f8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f46:	d1ee      	bne.n	8001f26 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001f48:	4b10      	ldr	r3, [pc, #64]	@ (8001f8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a0f      	ldr	r2, [pc, #60]	@ (8001f8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f52:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f54:	f7ff f858 	bl	8001008 <HAL_GetTick>
 8001f58:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001f5a:	e009      	b.n	8001f70 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001f5c:	f7ff f854 	bl	8001008 <HAL_GetTick>
 8001f60:	4602      	mov	r2, r0
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f6a:	d901      	bls.n	8001f70 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	e007      	b.n	8001f80 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001f70:	4b06      	ldr	r3, [pc, #24]	@ (8001f8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001f7c:	d1ee      	bne.n	8001f5c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001f7e:	2300      	movs	r3, #0
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40023800 	.word	0x40023800
 8001f8c:	40007000 	.word	0x40007000

08001f90 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b086      	sub	sp, #24
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d101      	bne.n	8001fa6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e29b      	b.n	80024de <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 0301 	and.w	r3, r3, #1
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	f000 8087 	beq.w	80020c2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fb4:	4b96      	ldr	r3, [pc, #600]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	f003 030c 	and.w	r3, r3, #12
 8001fbc:	2b04      	cmp	r3, #4
 8001fbe:	d00c      	beq.n	8001fda <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fc0:	4b93      	ldr	r3, [pc, #588]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f003 030c 	and.w	r3, r3, #12
 8001fc8:	2b08      	cmp	r3, #8
 8001fca:	d112      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x62>
 8001fcc:	4b90      	ldr	r3, [pc, #576]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fd4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001fd8:	d10b      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fda:	4b8d      	ldr	r3, [pc, #564]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d06c      	beq.n	80020c0 <HAL_RCC_OscConfig+0x130>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d168      	bne.n	80020c0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e275      	b.n	80024de <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ffa:	d106      	bne.n	800200a <HAL_RCC_OscConfig+0x7a>
 8001ffc:	4b84      	ldr	r3, [pc, #528]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a83      	ldr	r2, [pc, #524]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8002002:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002006:	6013      	str	r3, [r2, #0]
 8002008:	e02e      	b.n	8002068 <HAL_RCC_OscConfig+0xd8>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d10c      	bne.n	800202c <HAL_RCC_OscConfig+0x9c>
 8002012:	4b7f      	ldr	r3, [pc, #508]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a7e      	ldr	r2, [pc, #504]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8002018:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800201c:	6013      	str	r3, [r2, #0]
 800201e:	4b7c      	ldr	r3, [pc, #496]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a7b      	ldr	r2, [pc, #492]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8002024:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002028:	6013      	str	r3, [r2, #0]
 800202a:	e01d      	b.n	8002068 <HAL_RCC_OscConfig+0xd8>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002034:	d10c      	bne.n	8002050 <HAL_RCC_OscConfig+0xc0>
 8002036:	4b76      	ldr	r3, [pc, #472]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a75      	ldr	r2, [pc, #468]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 800203c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002040:	6013      	str	r3, [r2, #0]
 8002042:	4b73      	ldr	r3, [pc, #460]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a72      	ldr	r2, [pc, #456]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8002048:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800204c:	6013      	str	r3, [r2, #0]
 800204e:	e00b      	b.n	8002068 <HAL_RCC_OscConfig+0xd8>
 8002050:	4b6f      	ldr	r3, [pc, #444]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a6e      	ldr	r2, [pc, #440]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8002056:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800205a:	6013      	str	r3, [r2, #0]
 800205c:	4b6c      	ldr	r3, [pc, #432]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a6b      	ldr	r2, [pc, #428]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8002062:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002066:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d013      	beq.n	8002098 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002070:	f7fe ffca 	bl	8001008 <HAL_GetTick>
 8002074:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002076:	e008      	b.n	800208a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002078:	f7fe ffc6 	bl	8001008 <HAL_GetTick>
 800207c:	4602      	mov	r2, r0
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	2b64      	cmp	r3, #100	@ 0x64
 8002084:	d901      	bls.n	800208a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	e229      	b.n	80024de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800208a:	4b61      	ldr	r3, [pc, #388]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d0f0      	beq.n	8002078 <HAL_RCC_OscConfig+0xe8>
 8002096:	e014      	b.n	80020c2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002098:	f7fe ffb6 	bl	8001008 <HAL_GetTick>
 800209c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800209e:	e008      	b.n	80020b2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020a0:	f7fe ffb2 	bl	8001008 <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	2b64      	cmp	r3, #100	@ 0x64
 80020ac:	d901      	bls.n	80020b2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e215      	b.n	80024de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020b2:	4b57      	ldr	r3, [pc, #348]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1f0      	bne.n	80020a0 <HAL_RCC_OscConfig+0x110>
 80020be:	e000      	b.n	80020c2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0302 	and.w	r3, r3, #2
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d069      	beq.n	80021a2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020ce:	4b50      	ldr	r3, [pc, #320]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	f003 030c 	and.w	r3, r3, #12
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d00b      	beq.n	80020f2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020da:	4b4d      	ldr	r3, [pc, #308]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	f003 030c 	and.w	r3, r3, #12
 80020e2:	2b08      	cmp	r3, #8
 80020e4:	d11c      	bne.n	8002120 <HAL_RCC_OscConfig+0x190>
 80020e6:	4b4a      	ldr	r3, [pc, #296]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d116      	bne.n	8002120 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020f2:	4b47      	ldr	r3, [pc, #284]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d005      	beq.n	800210a <HAL_RCC_OscConfig+0x17a>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	68db      	ldr	r3, [r3, #12]
 8002102:	2b01      	cmp	r3, #1
 8002104:	d001      	beq.n	800210a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e1e9      	b.n	80024de <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800210a:	4b41      	ldr	r3, [pc, #260]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	00db      	lsls	r3, r3, #3
 8002118:	493d      	ldr	r1, [pc, #244]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 800211a:	4313      	orrs	r3, r2
 800211c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800211e:	e040      	b.n	80021a2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d023      	beq.n	8002170 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002128:	4b39      	ldr	r3, [pc, #228]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a38      	ldr	r2, [pc, #224]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 800212e:	f043 0301 	orr.w	r3, r3, #1
 8002132:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002134:	f7fe ff68 	bl	8001008 <HAL_GetTick>
 8002138:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800213a:	e008      	b.n	800214e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800213c:	f7fe ff64 	bl	8001008 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b02      	cmp	r3, #2
 8002148:	d901      	bls.n	800214e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e1c7      	b.n	80024de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800214e:	4b30      	ldr	r3, [pc, #192]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0302 	and.w	r3, r3, #2
 8002156:	2b00      	cmp	r3, #0
 8002158:	d0f0      	beq.n	800213c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800215a:	4b2d      	ldr	r3, [pc, #180]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	691b      	ldr	r3, [r3, #16]
 8002166:	00db      	lsls	r3, r3, #3
 8002168:	4929      	ldr	r1, [pc, #164]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 800216a:	4313      	orrs	r3, r2
 800216c:	600b      	str	r3, [r1, #0]
 800216e:	e018      	b.n	80021a2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002170:	4b27      	ldr	r3, [pc, #156]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a26      	ldr	r2, [pc, #152]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8002176:	f023 0301 	bic.w	r3, r3, #1
 800217a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800217c:	f7fe ff44 	bl	8001008 <HAL_GetTick>
 8002180:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002182:	e008      	b.n	8002196 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002184:	f7fe ff40 	bl	8001008 <HAL_GetTick>
 8002188:	4602      	mov	r2, r0
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	2b02      	cmp	r3, #2
 8002190:	d901      	bls.n	8002196 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e1a3      	b.n	80024de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002196:	4b1e      	ldr	r3, [pc, #120]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0302 	and.w	r3, r3, #2
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d1f0      	bne.n	8002184 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0308 	and.w	r3, r3, #8
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d038      	beq.n	8002220 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	695b      	ldr	r3, [r3, #20]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d019      	beq.n	80021ea <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021b6:	4b16      	ldr	r3, [pc, #88]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 80021b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021ba:	4a15      	ldr	r2, [pc, #84]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 80021bc:	f043 0301 	orr.w	r3, r3, #1
 80021c0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021c2:	f7fe ff21 	bl	8001008 <HAL_GetTick>
 80021c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021c8:	e008      	b.n	80021dc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021ca:	f7fe ff1d 	bl	8001008 <HAL_GetTick>
 80021ce:	4602      	mov	r2, r0
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	2b02      	cmp	r3, #2
 80021d6:	d901      	bls.n	80021dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80021d8:	2303      	movs	r3, #3
 80021da:	e180      	b.n	80024de <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 80021de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021e0:	f003 0302 	and.w	r3, r3, #2
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d0f0      	beq.n	80021ca <HAL_RCC_OscConfig+0x23a>
 80021e8:	e01a      	b.n	8002220 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021ea:	4b09      	ldr	r3, [pc, #36]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 80021ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021ee:	4a08      	ldr	r2, [pc, #32]	@ (8002210 <HAL_RCC_OscConfig+0x280>)
 80021f0:	f023 0301 	bic.w	r3, r3, #1
 80021f4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021f6:	f7fe ff07 	bl	8001008 <HAL_GetTick>
 80021fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021fc:	e00a      	b.n	8002214 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021fe:	f7fe ff03 	bl	8001008 <HAL_GetTick>
 8002202:	4602      	mov	r2, r0
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	2b02      	cmp	r3, #2
 800220a:	d903      	bls.n	8002214 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800220c:	2303      	movs	r3, #3
 800220e:	e166      	b.n	80024de <HAL_RCC_OscConfig+0x54e>
 8002210:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002214:	4b92      	ldr	r3, [pc, #584]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 8002216:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002218:	f003 0302 	and.w	r3, r3, #2
 800221c:	2b00      	cmp	r3, #0
 800221e:	d1ee      	bne.n	80021fe <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0304 	and.w	r3, r3, #4
 8002228:	2b00      	cmp	r3, #0
 800222a:	f000 80a4 	beq.w	8002376 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800222e:	4b8c      	ldr	r3, [pc, #560]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 8002230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002232:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d10d      	bne.n	8002256 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800223a:	4b89      	ldr	r3, [pc, #548]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 800223c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223e:	4a88      	ldr	r2, [pc, #544]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 8002240:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002244:	6413      	str	r3, [r2, #64]	@ 0x40
 8002246:	4b86      	ldr	r3, [pc, #536]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 8002248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800224e:	60bb      	str	r3, [r7, #8]
 8002250:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002252:	2301      	movs	r3, #1
 8002254:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002256:	4b83      	ldr	r3, [pc, #524]	@ (8002464 <HAL_RCC_OscConfig+0x4d4>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800225e:	2b00      	cmp	r3, #0
 8002260:	d118      	bne.n	8002294 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002262:	4b80      	ldr	r3, [pc, #512]	@ (8002464 <HAL_RCC_OscConfig+0x4d4>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a7f      	ldr	r2, [pc, #508]	@ (8002464 <HAL_RCC_OscConfig+0x4d4>)
 8002268:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800226c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800226e:	f7fe fecb 	bl	8001008 <HAL_GetTick>
 8002272:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002274:	e008      	b.n	8002288 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002276:	f7fe fec7 	bl	8001008 <HAL_GetTick>
 800227a:	4602      	mov	r2, r0
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	2b64      	cmp	r3, #100	@ 0x64
 8002282:	d901      	bls.n	8002288 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002284:	2303      	movs	r3, #3
 8002286:	e12a      	b.n	80024de <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002288:	4b76      	ldr	r3, [pc, #472]	@ (8002464 <HAL_RCC_OscConfig+0x4d4>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002290:	2b00      	cmp	r3, #0
 8002292:	d0f0      	beq.n	8002276 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d106      	bne.n	80022aa <HAL_RCC_OscConfig+0x31a>
 800229c:	4b70      	ldr	r3, [pc, #448]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 800229e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022a0:	4a6f      	ldr	r2, [pc, #444]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 80022a2:	f043 0301 	orr.w	r3, r3, #1
 80022a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80022a8:	e02d      	b.n	8002306 <HAL_RCC_OscConfig+0x376>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d10c      	bne.n	80022cc <HAL_RCC_OscConfig+0x33c>
 80022b2:	4b6b      	ldr	r3, [pc, #428]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 80022b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022b6:	4a6a      	ldr	r2, [pc, #424]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 80022b8:	f023 0301 	bic.w	r3, r3, #1
 80022bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80022be:	4b68      	ldr	r3, [pc, #416]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 80022c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022c2:	4a67      	ldr	r2, [pc, #412]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 80022c4:	f023 0304 	bic.w	r3, r3, #4
 80022c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80022ca:	e01c      	b.n	8002306 <HAL_RCC_OscConfig+0x376>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	2b05      	cmp	r3, #5
 80022d2:	d10c      	bne.n	80022ee <HAL_RCC_OscConfig+0x35e>
 80022d4:	4b62      	ldr	r3, [pc, #392]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 80022d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022d8:	4a61      	ldr	r2, [pc, #388]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 80022da:	f043 0304 	orr.w	r3, r3, #4
 80022de:	6713      	str	r3, [r2, #112]	@ 0x70
 80022e0:	4b5f      	ldr	r3, [pc, #380]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 80022e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022e4:	4a5e      	ldr	r2, [pc, #376]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 80022e6:	f043 0301 	orr.w	r3, r3, #1
 80022ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80022ec:	e00b      	b.n	8002306 <HAL_RCC_OscConfig+0x376>
 80022ee:	4b5c      	ldr	r3, [pc, #368]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 80022f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022f2:	4a5b      	ldr	r2, [pc, #364]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 80022f4:	f023 0301 	bic.w	r3, r3, #1
 80022f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80022fa:	4b59      	ldr	r3, [pc, #356]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 80022fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022fe:	4a58      	ldr	r2, [pc, #352]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 8002300:	f023 0304 	bic.w	r3, r3, #4
 8002304:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d015      	beq.n	800233a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800230e:	f7fe fe7b 	bl	8001008 <HAL_GetTick>
 8002312:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002314:	e00a      	b.n	800232c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002316:	f7fe fe77 	bl	8001008 <HAL_GetTick>
 800231a:	4602      	mov	r2, r0
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002324:	4293      	cmp	r3, r2
 8002326:	d901      	bls.n	800232c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002328:	2303      	movs	r3, #3
 800232a:	e0d8      	b.n	80024de <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800232c:	4b4c      	ldr	r3, [pc, #304]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 800232e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002330:	f003 0302 	and.w	r3, r3, #2
 8002334:	2b00      	cmp	r3, #0
 8002336:	d0ee      	beq.n	8002316 <HAL_RCC_OscConfig+0x386>
 8002338:	e014      	b.n	8002364 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800233a:	f7fe fe65 	bl	8001008 <HAL_GetTick>
 800233e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002340:	e00a      	b.n	8002358 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002342:	f7fe fe61 	bl	8001008 <HAL_GetTick>
 8002346:	4602      	mov	r2, r0
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002350:	4293      	cmp	r3, r2
 8002352:	d901      	bls.n	8002358 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002354:	2303      	movs	r3, #3
 8002356:	e0c2      	b.n	80024de <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002358:	4b41      	ldr	r3, [pc, #260]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 800235a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800235c:	f003 0302 	and.w	r3, r3, #2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d1ee      	bne.n	8002342 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002364:	7dfb      	ldrb	r3, [r7, #23]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d105      	bne.n	8002376 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800236a:	4b3d      	ldr	r3, [pc, #244]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 800236c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236e:	4a3c      	ldr	r2, [pc, #240]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 8002370:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002374:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	699b      	ldr	r3, [r3, #24]
 800237a:	2b00      	cmp	r3, #0
 800237c:	f000 80ae 	beq.w	80024dc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002380:	4b37      	ldr	r3, [pc, #220]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f003 030c 	and.w	r3, r3, #12
 8002388:	2b08      	cmp	r3, #8
 800238a:	d06d      	beq.n	8002468 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	2b02      	cmp	r3, #2
 8002392:	d14b      	bne.n	800242c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002394:	4b32      	ldr	r3, [pc, #200]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a31      	ldr	r2, [pc, #196]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 800239a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800239e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a0:	f7fe fe32 	bl	8001008 <HAL_GetTick>
 80023a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023a6:	e008      	b.n	80023ba <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023a8:	f7fe fe2e 	bl	8001008 <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d901      	bls.n	80023ba <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e091      	b.n	80024de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023ba:	4b29      	ldr	r3, [pc, #164]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d1f0      	bne.n	80023a8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	69da      	ldr	r2, [r3, #28]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a1b      	ldr	r3, [r3, #32]
 80023ce:	431a      	orrs	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d4:	019b      	lsls	r3, r3, #6
 80023d6:	431a      	orrs	r2, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023dc:	085b      	lsrs	r3, r3, #1
 80023de:	3b01      	subs	r3, #1
 80023e0:	041b      	lsls	r3, r3, #16
 80023e2:	431a      	orrs	r2, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023e8:	061b      	lsls	r3, r3, #24
 80023ea:	431a      	orrs	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f0:	071b      	lsls	r3, r3, #28
 80023f2:	491b      	ldr	r1, [pc, #108]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 80023f4:	4313      	orrs	r3, r2
 80023f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023f8:	4b19      	ldr	r3, [pc, #100]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a18      	ldr	r2, [pc, #96]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 80023fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002402:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002404:	f7fe fe00 	bl	8001008 <HAL_GetTick>
 8002408:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800240a:	e008      	b.n	800241e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800240c:	f7fe fdfc 	bl	8001008 <HAL_GetTick>
 8002410:	4602      	mov	r2, r0
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	2b02      	cmp	r3, #2
 8002418:	d901      	bls.n	800241e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e05f      	b.n	80024de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800241e:	4b10      	ldr	r3, [pc, #64]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d0f0      	beq.n	800240c <HAL_RCC_OscConfig+0x47c>
 800242a:	e057      	b.n	80024dc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800242c:	4b0c      	ldr	r3, [pc, #48]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a0b      	ldr	r2, [pc, #44]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 8002432:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002436:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002438:	f7fe fde6 	bl	8001008 <HAL_GetTick>
 800243c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800243e:	e008      	b.n	8002452 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002440:	f7fe fde2 	bl	8001008 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b02      	cmp	r3, #2
 800244c:	d901      	bls.n	8002452 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e045      	b.n	80024de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002452:	4b03      	ldr	r3, [pc, #12]	@ (8002460 <HAL_RCC_OscConfig+0x4d0>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1f0      	bne.n	8002440 <HAL_RCC_OscConfig+0x4b0>
 800245e:	e03d      	b.n	80024dc <HAL_RCC_OscConfig+0x54c>
 8002460:	40023800 	.word	0x40023800
 8002464:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002468:	4b1f      	ldr	r3, [pc, #124]	@ (80024e8 <HAL_RCC_OscConfig+0x558>)
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	699b      	ldr	r3, [r3, #24]
 8002472:	2b01      	cmp	r3, #1
 8002474:	d030      	beq.n	80024d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002480:	429a      	cmp	r2, r3
 8002482:	d129      	bne.n	80024d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800248e:	429a      	cmp	r2, r3
 8002490:	d122      	bne.n	80024d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002498:	4013      	ands	r3, r2
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800249e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d119      	bne.n	80024d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ae:	085b      	lsrs	r3, r3, #1
 80024b0:	3b01      	subs	r3, #1
 80024b2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d10f      	bne.n	80024d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024c2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d107      	bne.n	80024d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d001      	beq.n	80024dc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e000      	b.n	80024de <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3718      	adds	r7, #24
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	40023800 	.word	0x40023800

080024ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b084      	sub	sp, #16
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80024f6:	2300      	movs	r3, #0
 80024f8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d101      	bne.n	8002504 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e0d0      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002504:	4b6a      	ldr	r3, [pc, #424]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 030f 	and.w	r3, r3, #15
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	429a      	cmp	r2, r3
 8002510:	d910      	bls.n	8002534 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002512:	4b67      	ldr	r3, [pc, #412]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f023 020f 	bic.w	r2, r3, #15
 800251a:	4965      	ldr	r1, [pc, #404]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c4>)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	4313      	orrs	r3, r2
 8002520:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002522:	4b63      	ldr	r3, [pc, #396]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	429a      	cmp	r2, r3
 800252e:	d001      	beq.n	8002534 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e0b8      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0302 	and.w	r3, r3, #2
 800253c:	2b00      	cmp	r3, #0
 800253e:	d020      	beq.n	8002582 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0304 	and.w	r3, r3, #4
 8002548:	2b00      	cmp	r3, #0
 800254a:	d005      	beq.n	8002558 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800254c:	4b59      	ldr	r3, [pc, #356]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c8>)
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	4a58      	ldr	r2, [pc, #352]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c8>)
 8002552:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002556:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0308 	and.w	r3, r3, #8
 8002560:	2b00      	cmp	r3, #0
 8002562:	d005      	beq.n	8002570 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002564:	4b53      	ldr	r3, [pc, #332]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c8>)
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	4a52      	ldr	r2, [pc, #328]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c8>)
 800256a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800256e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002570:	4b50      	ldr	r3, [pc, #320]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c8>)
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	494d      	ldr	r1, [pc, #308]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c8>)
 800257e:	4313      	orrs	r3, r2
 8002580:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	2b00      	cmp	r3, #0
 800258c:	d040      	beq.n	8002610 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d107      	bne.n	80025a6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002596:	4b47      	ldr	r3, [pc, #284]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c8>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d115      	bne.n	80025ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e07f      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d107      	bne.n	80025be <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ae:	4b41      	ldr	r3, [pc, #260]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c8>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d109      	bne.n	80025ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e073      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025be:	4b3d      	ldr	r3, [pc, #244]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c8>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d101      	bne.n	80025ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e06b      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025ce:	4b39      	ldr	r3, [pc, #228]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c8>)
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	f023 0203 	bic.w	r2, r3, #3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	4936      	ldr	r1, [pc, #216]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c8>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025e0:	f7fe fd12 	bl	8001008 <HAL_GetTick>
 80025e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025e6:	e00a      	b.n	80025fe <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025e8:	f7fe fd0e 	bl	8001008 <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e053      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025fe:	4b2d      	ldr	r3, [pc, #180]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c8>)
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	f003 020c 	and.w	r2, r3, #12
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	429a      	cmp	r2, r3
 800260e:	d1eb      	bne.n	80025e8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002610:	4b27      	ldr	r3, [pc, #156]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 030f 	and.w	r3, r3, #15
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	429a      	cmp	r2, r3
 800261c:	d210      	bcs.n	8002640 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800261e:	4b24      	ldr	r3, [pc, #144]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f023 020f 	bic.w	r2, r3, #15
 8002626:	4922      	ldr	r1, [pc, #136]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	4313      	orrs	r3, r2
 800262c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800262e:	4b20      	ldr	r3, [pc, #128]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 030f 	and.w	r3, r3, #15
 8002636:	683a      	ldr	r2, [r7, #0]
 8002638:	429a      	cmp	r2, r3
 800263a:	d001      	beq.n	8002640 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e032      	b.n	80026a6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0304 	and.w	r3, r3, #4
 8002648:	2b00      	cmp	r3, #0
 800264a:	d008      	beq.n	800265e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800264c:	4b19      	ldr	r3, [pc, #100]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c8>)
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	4916      	ldr	r1, [pc, #88]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c8>)
 800265a:	4313      	orrs	r3, r2
 800265c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0308 	and.w	r3, r3, #8
 8002666:	2b00      	cmp	r3, #0
 8002668:	d009      	beq.n	800267e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800266a:	4b12      	ldr	r3, [pc, #72]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c8>)
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	691b      	ldr	r3, [r3, #16]
 8002676:	00db      	lsls	r3, r3, #3
 8002678:	490e      	ldr	r1, [pc, #56]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c8>)
 800267a:	4313      	orrs	r3, r2
 800267c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800267e:	f000 f821 	bl	80026c4 <HAL_RCC_GetSysClockFreq>
 8002682:	4602      	mov	r2, r0
 8002684:	4b0b      	ldr	r3, [pc, #44]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c8>)
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	091b      	lsrs	r3, r3, #4
 800268a:	f003 030f 	and.w	r3, r3, #15
 800268e:	490a      	ldr	r1, [pc, #40]	@ (80026b8 <HAL_RCC_ClockConfig+0x1cc>)
 8002690:	5ccb      	ldrb	r3, [r1, r3]
 8002692:	fa22 f303 	lsr.w	r3, r2, r3
 8002696:	4a09      	ldr	r2, [pc, #36]	@ (80026bc <HAL_RCC_ClockConfig+0x1d0>)
 8002698:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800269a:	4b09      	ldr	r3, [pc, #36]	@ (80026c0 <HAL_RCC_ClockConfig+0x1d4>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f7fe fc6e 	bl	8000f80 <HAL_InitTick>

  return HAL_OK;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	40023c00 	.word	0x40023c00
 80026b4:	40023800 	.word	0x40023800
 80026b8:	08004d54 	.word	0x08004d54
 80026bc:	20000000 	.word	0x20000000
 80026c0:	20000004 	.word	0x20000004

080026c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026c8:	b094      	sub	sp, #80	@ 0x50
 80026ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80026cc:	2300      	movs	r3, #0
 80026ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80026d0:	2300      	movs	r3, #0
 80026d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80026d4:	2300      	movs	r3, #0
 80026d6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80026d8:	2300      	movs	r3, #0
 80026da:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80026dc:	4b79      	ldr	r3, [pc, #484]	@ (80028c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	f003 030c 	and.w	r3, r3, #12
 80026e4:	2b08      	cmp	r3, #8
 80026e6:	d00d      	beq.n	8002704 <HAL_RCC_GetSysClockFreq+0x40>
 80026e8:	2b08      	cmp	r3, #8
 80026ea:	f200 80e1 	bhi.w	80028b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d002      	beq.n	80026f8 <HAL_RCC_GetSysClockFreq+0x34>
 80026f2:	2b04      	cmp	r3, #4
 80026f4:	d003      	beq.n	80026fe <HAL_RCC_GetSysClockFreq+0x3a>
 80026f6:	e0db      	b.n	80028b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80026f8:	4b73      	ldr	r3, [pc, #460]	@ (80028c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80026fa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80026fc:	e0db      	b.n	80028b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80026fe:	4b73      	ldr	r3, [pc, #460]	@ (80028cc <HAL_RCC_GetSysClockFreq+0x208>)
 8002700:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002702:	e0d8      	b.n	80028b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002704:	4b6f      	ldr	r3, [pc, #444]	@ (80028c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800270c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800270e:	4b6d      	ldr	r3, [pc, #436]	@ (80028c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d063      	beq.n	80027e2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800271a:	4b6a      	ldr	r3, [pc, #424]	@ (80028c4 <HAL_RCC_GetSysClockFreq+0x200>)
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	099b      	lsrs	r3, r3, #6
 8002720:	2200      	movs	r2, #0
 8002722:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002724:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002728:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800272c:	633b      	str	r3, [r7, #48]	@ 0x30
 800272e:	2300      	movs	r3, #0
 8002730:	637b      	str	r3, [r7, #52]	@ 0x34
 8002732:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002736:	4622      	mov	r2, r4
 8002738:	462b      	mov	r3, r5
 800273a:	f04f 0000 	mov.w	r0, #0
 800273e:	f04f 0100 	mov.w	r1, #0
 8002742:	0159      	lsls	r1, r3, #5
 8002744:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002748:	0150      	lsls	r0, r2, #5
 800274a:	4602      	mov	r2, r0
 800274c:	460b      	mov	r3, r1
 800274e:	4621      	mov	r1, r4
 8002750:	1a51      	subs	r1, r2, r1
 8002752:	6139      	str	r1, [r7, #16]
 8002754:	4629      	mov	r1, r5
 8002756:	eb63 0301 	sbc.w	r3, r3, r1
 800275a:	617b      	str	r3, [r7, #20]
 800275c:	f04f 0200 	mov.w	r2, #0
 8002760:	f04f 0300 	mov.w	r3, #0
 8002764:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002768:	4659      	mov	r1, fp
 800276a:	018b      	lsls	r3, r1, #6
 800276c:	4651      	mov	r1, sl
 800276e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002772:	4651      	mov	r1, sl
 8002774:	018a      	lsls	r2, r1, #6
 8002776:	4651      	mov	r1, sl
 8002778:	ebb2 0801 	subs.w	r8, r2, r1
 800277c:	4659      	mov	r1, fp
 800277e:	eb63 0901 	sbc.w	r9, r3, r1
 8002782:	f04f 0200 	mov.w	r2, #0
 8002786:	f04f 0300 	mov.w	r3, #0
 800278a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800278e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002792:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002796:	4690      	mov	r8, r2
 8002798:	4699      	mov	r9, r3
 800279a:	4623      	mov	r3, r4
 800279c:	eb18 0303 	adds.w	r3, r8, r3
 80027a0:	60bb      	str	r3, [r7, #8]
 80027a2:	462b      	mov	r3, r5
 80027a4:	eb49 0303 	adc.w	r3, r9, r3
 80027a8:	60fb      	str	r3, [r7, #12]
 80027aa:	f04f 0200 	mov.w	r2, #0
 80027ae:	f04f 0300 	mov.w	r3, #0
 80027b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80027b6:	4629      	mov	r1, r5
 80027b8:	024b      	lsls	r3, r1, #9
 80027ba:	4621      	mov	r1, r4
 80027bc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80027c0:	4621      	mov	r1, r4
 80027c2:	024a      	lsls	r2, r1, #9
 80027c4:	4610      	mov	r0, r2
 80027c6:	4619      	mov	r1, r3
 80027c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80027ca:	2200      	movs	r2, #0
 80027cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80027d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80027d4:	f7fd fd84 	bl	80002e0 <__aeabi_uldivmod>
 80027d8:	4602      	mov	r2, r0
 80027da:	460b      	mov	r3, r1
 80027dc:	4613      	mov	r3, r2
 80027de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80027e0:	e058      	b.n	8002894 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027e2:	4b38      	ldr	r3, [pc, #224]	@ (80028c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	099b      	lsrs	r3, r3, #6
 80027e8:	2200      	movs	r2, #0
 80027ea:	4618      	mov	r0, r3
 80027ec:	4611      	mov	r1, r2
 80027ee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80027f2:	623b      	str	r3, [r7, #32]
 80027f4:	2300      	movs	r3, #0
 80027f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80027f8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80027fc:	4642      	mov	r2, r8
 80027fe:	464b      	mov	r3, r9
 8002800:	f04f 0000 	mov.w	r0, #0
 8002804:	f04f 0100 	mov.w	r1, #0
 8002808:	0159      	lsls	r1, r3, #5
 800280a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800280e:	0150      	lsls	r0, r2, #5
 8002810:	4602      	mov	r2, r0
 8002812:	460b      	mov	r3, r1
 8002814:	4641      	mov	r1, r8
 8002816:	ebb2 0a01 	subs.w	sl, r2, r1
 800281a:	4649      	mov	r1, r9
 800281c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002820:	f04f 0200 	mov.w	r2, #0
 8002824:	f04f 0300 	mov.w	r3, #0
 8002828:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800282c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002830:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002834:	ebb2 040a 	subs.w	r4, r2, sl
 8002838:	eb63 050b 	sbc.w	r5, r3, fp
 800283c:	f04f 0200 	mov.w	r2, #0
 8002840:	f04f 0300 	mov.w	r3, #0
 8002844:	00eb      	lsls	r3, r5, #3
 8002846:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800284a:	00e2      	lsls	r2, r4, #3
 800284c:	4614      	mov	r4, r2
 800284e:	461d      	mov	r5, r3
 8002850:	4643      	mov	r3, r8
 8002852:	18e3      	adds	r3, r4, r3
 8002854:	603b      	str	r3, [r7, #0]
 8002856:	464b      	mov	r3, r9
 8002858:	eb45 0303 	adc.w	r3, r5, r3
 800285c:	607b      	str	r3, [r7, #4]
 800285e:	f04f 0200 	mov.w	r2, #0
 8002862:	f04f 0300 	mov.w	r3, #0
 8002866:	e9d7 4500 	ldrd	r4, r5, [r7]
 800286a:	4629      	mov	r1, r5
 800286c:	028b      	lsls	r3, r1, #10
 800286e:	4621      	mov	r1, r4
 8002870:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002874:	4621      	mov	r1, r4
 8002876:	028a      	lsls	r2, r1, #10
 8002878:	4610      	mov	r0, r2
 800287a:	4619      	mov	r1, r3
 800287c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800287e:	2200      	movs	r2, #0
 8002880:	61bb      	str	r3, [r7, #24]
 8002882:	61fa      	str	r2, [r7, #28]
 8002884:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002888:	f7fd fd2a 	bl	80002e0 <__aeabi_uldivmod>
 800288c:	4602      	mov	r2, r0
 800288e:	460b      	mov	r3, r1
 8002890:	4613      	mov	r3, r2
 8002892:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002894:	4b0b      	ldr	r3, [pc, #44]	@ (80028c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	0c1b      	lsrs	r3, r3, #16
 800289a:	f003 0303 	and.w	r3, r3, #3
 800289e:	3301      	adds	r3, #1
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80028a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80028a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028ae:	e002      	b.n	80028b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80028b0:	4b05      	ldr	r3, [pc, #20]	@ (80028c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80028b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3750      	adds	r7, #80	@ 0x50
 80028bc:	46bd      	mov	sp, r7
 80028be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028c2:	bf00      	nop
 80028c4:	40023800 	.word	0x40023800
 80028c8:	00f42400 	.word	0x00f42400
 80028cc:	007a1200 	.word	0x007a1200

080028d0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028d4:	4b03      	ldr	r3, [pc, #12]	@ (80028e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80028d6:	681b      	ldr	r3, [r3, #0]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	20000000 	.word	0x20000000

080028e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028ec:	f7ff fff0 	bl	80028d0 <HAL_RCC_GetHCLKFreq>
 80028f0:	4602      	mov	r2, r0
 80028f2:	4b05      	ldr	r3, [pc, #20]	@ (8002908 <HAL_RCC_GetPCLK1Freq+0x20>)
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	0a9b      	lsrs	r3, r3, #10
 80028f8:	f003 0307 	and.w	r3, r3, #7
 80028fc:	4903      	ldr	r1, [pc, #12]	@ (800290c <HAL_RCC_GetPCLK1Freq+0x24>)
 80028fe:	5ccb      	ldrb	r3, [r1, r3]
 8002900:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002904:	4618      	mov	r0, r3
 8002906:	bd80      	pop	{r7, pc}
 8002908:	40023800 	.word	0x40023800
 800290c:	08004d64 	.word	0x08004d64

08002910 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002914:	f7ff ffdc 	bl	80028d0 <HAL_RCC_GetHCLKFreq>
 8002918:	4602      	mov	r2, r0
 800291a:	4b05      	ldr	r3, [pc, #20]	@ (8002930 <HAL_RCC_GetPCLK2Freq+0x20>)
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	0b5b      	lsrs	r3, r3, #13
 8002920:	f003 0307 	and.w	r3, r3, #7
 8002924:	4903      	ldr	r1, [pc, #12]	@ (8002934 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002926:	5ccb      	ldrb	r3, [r1, r3]
 8002928:	fa22 f303 	lsr.w	r3, r2, r3
}
 800292c:	4618      	mov	r0, r3
 800292e:	bd80      	pop	{r7, pc}
 8002930:	40023800 	.word	0x40023800
 8002934:	08004d64 	.word	0x08004d64

08002938 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b088      	sub	sp, #32
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002940:	2300      	movs	r3, #0
 8002942:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002944:	2300      	movs	r3, #0
 8002946:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002948:	2300      	movs	r3, #0
 800294a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800294c:	2300      	movs	r3, #0
 800294e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002950:	2300      	movs	r3, #0
 8002952:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0301 	and.w	r3, r3, #1
 800295c:	2b00      	cmp	r3, #0
 800295e:	d012      	beq.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002960:	4b69      	ldr	r3, [pc, #420]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	4a68      	ldr	r2, [pc, #416]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002966:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800296a:	6093      	str	r3, [r2, #8]
 800296c:	4b66      	ldr	r3, [pc, #408]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800296e:	689a      	ldr	r2, [r3, #8]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002974:	4964      	ldr	r1, [pc, #400]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002976:	4313      	orrs	r3, r2
 8002978:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002982:	2301      	movs	r3, #1
 8002984:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d017      	beq.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002992:	4b5d      	ldr	r3, [pc, #372]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002994:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002998:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029a0:	4959      	ldr	r1, [pc, #356]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029a2:	4313      	orrs	r3, r2
 80029a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80029b0:	d101      	bne.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80029b2:	2301      	movs	r3, #1
 80029b4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d101      	bne.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80029be:	2301      	movs	r3, #1
 80029c0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d017      	beq.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80029ce:	4b4e      	ldr	r3, [pc, #312]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029d4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029dc:	494a      	ldr	r1, [pc, #296]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029de:	4313      	orrs	r3, r2
 80029e0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029ec:	d101      	bne.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80029ee:	2301      	movs	r3, #1
 80029f0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d101      	bne.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80029fa:	2301      	movs	r3, #1
 80029fc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0320 	and.w	r3, r3, #32
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	f000 808b 	beq.w	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a1c:	4b3a      	ldr	r3, [pc, #232]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a20:	4a39      	ldr	r2, [pc, #228]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a26:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a28:	4b37      	ldr	r3, [pc, #220]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a30:	60bb      	str	r3, [r7, #8]
 8002a32:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002a34:	4b35      	ldr	r3, [pc, #212]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a34      	ldr	r2, [pc, #208]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002a3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a40:	f7fe fae2 	bl	8001008 <HAL_GetTick>
 8002a44:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002a46:	e008      	b.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a48:	f7fe fade 	bl	8001008 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	2b64      	cmp	r3, #100	@ 0x64
 8002a54:	d901      	bls.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e38f      	b.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002a5a:	4b2c      	ldr	r3, [pc, #176]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d0f0      	beq.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002a66:	4b28      	ldr	r3, [pc, #160]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a6e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d035      	beq.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a7e:	693a      	ldr	r2, [r7, #16]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d02e      	beq.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002a84:	4b20      	ldr	r3, [pc, #128]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a8c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a8e:	4b1e      	ldr	r3, [pc, #120]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a92:	4a1d      	ldr	r2, [pc, #116]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a98:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a9a:	4b1b      	ldr	r3, [pc, #108]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a9e:	4a1a      	ldr	r2, [pc, #104]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aa0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002aa4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002aa6:	4a18      	ldr	r2, [pc, #96]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002aac:	4b16      	ldr	r3, [pc, #88]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ab0:	f003 0301 	and.w	r3, r3, #1
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d114      	bne.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab8:	f7fe faa6 	bl	8001008 <HAL_GetTick>
 8002abc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002abe:	e00a      	b.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ac0:	f7fe faa2 	bl	8001008 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d901      	bls.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e351      	b.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ad6:	4b0c      	ldr	r3, [pc, #48]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ada:	f003 0302 	and.w	r3, r3, #2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d0ee      	beq.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002aea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002aee:	d111      	bne.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002af0:	4b05      	ldr	r3, [pc, #20]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002afc:	4b04      	ldr	r3, [pc, #16]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002afe:	400b      	ands	r3, r1
 8002b00:	4901      	ldr	r1, [pc, #4]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b02:	4313      	orrs	r3, r2
 8002b04:	608b      	str	r3, [r1, #8]
 8002b06:	e00b      	b.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002b08:	40023800 	.word	0x40023800
 8002b0c:	40007000 	.word	0x40007000
 8002b10:	0ffffcff 	.word	0x0ffffcff
 8002b14:	4bac      	ldr	r3, [pc, #688]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	4aab      	ldr	r2, [pc, #684]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b1a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002b1e:	6093      	str	r3, [r2, #8]
 8002b20:	4ba9      	ldr	r3, [pc, #676]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b22:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b2c:	49a6      	ldr	r1, [pc, #664]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0310 	and.w	r3, r3, #16
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d010      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002b3e:	4ba2      	ldr	r3, [pc, #648]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b44:	4aa0      	ldr	r2, [pc, #640]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b46:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b4a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002b4e:	4b9e      	ldr	r3, [pc, #632]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b50:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b58:	499b      	ldr	r1, [pc, #620]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d00a      	beq.n	8002b82 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b6c:	4b96      	ldr	r3, [pc, #600]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b72:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b7a:	4993      	ldr	r1, [pc, #588]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d00a      	beq.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b8e:	4b8e      	ldr	r3, [pc, #568]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b94:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b9c:	498a      	ldr	r1, [pc, #552]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d00a      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002bb0:	4b85      	ldr	r3, [pc, #532]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bb6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bbe:	4982      	ldr	r1, [pc, #520]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d00a      	beq.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002bd2:	4b7d      	ldr	r3, [pc, #500]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bd8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002be0:	4979      	ldr	r1, [pc, #484]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002be2:	4313      	orrs	r3, r2
 8002be4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d00a      	beq.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002bf4:	4b74      	ldr	r3, [pc, #464]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bfa:	f023 0203 	bic.w	r2, r3, #3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c02:	4971      	ldr	r1, [pc, #452]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c04:	4313      	orrs	r3, r2
 8002c06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d00a      	beq.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c16:	4b6c      	ldr	r3, [pc, #432]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c1c:	f023 020c 	bic.w	r2, r3, #12
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c24:	4968      	ldr	r1, [pc, #416]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d00a      	beq.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002c38:	4b63      	ldr	r3, [pc, #396]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c3e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c46:	4960      	ldr	r1, [pc, #384]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d00a      	beq.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002c5a:	4b5b      	ldr	r3, [pc, #364]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c60:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c68:	4957      	ldr	r1, [pc, #348]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d00a      	beq.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c7c:	4b52      	ldr	r3, [pc, #328]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c82:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c8a:	494f      	ldr	r1, [pc, #316]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d00a      	beq.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002c9e:	4b4a      	ldr	r3, [pc, #296]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ca4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cac:	4946      	ldr	r1, [pc, #280]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d00a      	beq.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002cc0:	4b41      	ldr	r3, [pc, #260]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cc6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cce:	493e      	ldr	r1, [pc, #248]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d00a      	beq.n	8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002ce2:	4b39      	ldr	r3, [pc, #228]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ce8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cf0:	4935      	ldr	r1, [pc, #212]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d00a      	beq.n	8002d1a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002d04:	4b30      	ldr	r3, [pc, #192]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d0a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002d12:	492d      	ldr	r1, [pc, #180]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d011      	beq.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002d26:	4b28      	ldr	r3, [pc, #160]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d2c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d34:	4924      	ldr	r1, [pc, #144]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d36:	4313      	orrs	r3, r2
 8002d38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d44:	d101      	bne.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002d46:	2301      	movs	r3, #1
 8002d48:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0308 	and.w	r3, r3, #8
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d001      	beq.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002d56:	2301      	movs	r3, #1
 8002d58:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d00a      	beq.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d66:	4b18      	ldr	r3, [pc, #96]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d6c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d74:	4914      	ldr	r1, [pc, #80]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d76:	4313      	orrs	r3, r2
 8002d78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d00b      	beq.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002d88:	4b0f      	ldr	r3, [pc, #60]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d8e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d98:	490b      	ldr	r1, [pc, #44]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d00f      	beq.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002dac:	4b06      	ldr	r3, [pc, #24]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002db2:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002dbc:	4902      	ldr	r1, [pc, #8]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002dc4:	e002      	b.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002dc6:	bf00      	nop
 8002dc8:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00b      	beq.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002dd8:	4b8a      	ldr	r3, [pc, #552]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002dda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002dde:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002de8:	4986      	ldr	r1, [pc, #536]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002dea:	4313      	orrs	r3, r2
 8002dec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d00b      	beq.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002dfc:	4b81      	ldr	r3, [pc, #516]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002dfe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e02:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e0c:	497d      	ldr	r1, [pc, #500]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d006      	beq.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	f000 80d6 	beq.w	8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002e28:	4b76      	ldr	r3, [pc, #472]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a75      	ldr	r2, [pc, #468]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e2e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002e32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e34:	f7fe f8e8 	bl	8001008 <HAL_GetTick>
 8002e38:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002e3a:	e008      	b.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002e3c:	f7fe f8e4 	bl	8001008 <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	2b64      	cmp	r3, #100	@ 0x64
 8002e48:	d901      	bls.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e195      	b.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002e4e:	4b6d      	ldr	r3, [pc, #436]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d1f0      	bne.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0301 	and.w	r3, r3, #1
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d021      	beq.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d11d      	bne.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002e6e:	4b65      	ldr	r3, [pc, #404]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e74:	0c1b      	lsrs	r3, r3, #16
 8002e76:	f003 0303 	and.w	r3, r3, #3
 8002e7a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002e7c:	4b61      	ldr	r3, [pc, #388]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e82:	0e1b      	lsrs	r3, r3, #24
 8002e84:	f003 030f 	and.w	r3, r3, #15
 8002e88:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	019a      	lsls	r2, r3, #6
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	041b      	lsls	r3, r3, #16
 8002e94:	431a      	orrs	r2, r3
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	061b      	lsls	r3, r3, #24
 8002e9a:	431a      	orrs	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	071b      	lsls	r3, r3, #28
 8002ea2:	4958      	ldr	r1, [pc, #352]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d004      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ebe:	d00a      	beq.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d02e      	beq.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ed4:	d129      	bne.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002ed6:	4b4b      	ldr	r3, [pc, #300]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ed8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002edc:	0c1b      	lsrs	r3, r3, #16
 8002ede:	f003 0303 	and.w	r3, r3, #3
 8002ee2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002ee4:	4b47      	ldr	r3, [pc, #284]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ee6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002eea:	0f1b      	lsrs	r3, r3, #28
 8002eec:	f003 0307 	and.w	r3, r3, #7
 8002ef0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	019a      	lsls	r2, r3, #6
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	041b      	lsls	r3, r3, #16
 8002efc:	431a      	orrs	r2, r3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	061b      	lsls	r3, r3, #24
 8002f04:	431a      	orrs	r2, r3
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	071b      	lsls	r3, r3, #28
 8002f0a:	493e      	ldr	r1, [pc, #248]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002f12:	4b3c      	ldr	r3, [pc, #240]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f18:	f023 021f 	bic.w	r2, r3, #31
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f20:	3b01      	subs	r3, #1
 8002f22:	4938      	ldr	r1, [pc, #224]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f24:	4313      	orrs	r3, r2
 8002f26:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d01d      	beq.n	8002f72 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002f36:	4b33      	ldr	r3, [pc, #204]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f3c:	0e1b      	lsrs	r3, r3, #24
 8002f3e:	f003 030f 	and.w	r3, r3, #15
 8002f42:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002f44:	4b2f      	ldr	r3, [pc, #188]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f4a:	0f1b      	lsrs	r3, r3, #28
 8002f4c:	f003 0307 	and.w	r3, r3, #7
 8002f50:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	019a      	lsls	r2, r3, #6
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	691b      	ldr	r3, [r3, #16]
 8002f5c:	041b      	lsls	r3, r3, #16
 8002f5e:	431a      	orrs	r2, r3
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	061b      	lsls	r3, r3, #24
 8002f64:	431a      	orrs	r2, r3
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	071b      	lsls	r3, r3, #28
 8002f6a:	4926      	ldr	r1, [pc, #152]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d011      	beq.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	019a      	lsls	r2, r3, #6
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	691b      	ldr	r3, [r3, #16]
 8002f88:	041b      	lsls	r3, r3, #16
 8002f8a:	431a      	orrs	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	061b      	lsls	r3, r3, #24
 8002f92:	431a      	orrs	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	071b      	lsls	r3, r3, #28
 8002f9a:	491a      	ldr	r1, [pc, #104]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002fa2:	4b18      	ldr	r3, [pc, #96]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a17      	ldr	r2, [pc, #92]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fa8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002fac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fae:	f7fe f82b 	bl	8001008 <HAL_GetTick>
 8002fb2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002fb4:	e008      	b.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002fb6:	f7fe f827 	bl	8001008 <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	2b64      	cmp	r3, #100	@ 0x64
 8002fc2:	d901      	bls.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	e0d8      	b.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002fc8:	4b0e      	ldr	r3, [pc, #56]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d0f0      	beq.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	f040 80ce 	bne.w	8003178 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002fdc:	4b09      	ldr	r3, [pc, #36]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a08      	ldr	r2, [pc, #32]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fe2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fe6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fe8:	f7fe f80e 	bl	8001008 <HAL_GetTick>
 8002fec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002fee:	e00b      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002ff0:	f7fe f80a 	bl	8001008 <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	2b64      	cmp	r3, #100	@ 0x64
 8002ffc:	d904      	bls.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e0bb      	b.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003002:	bf00      	nop
 8003004:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003008:	4b5e      	ldr	r3, [pc, #376]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003010:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003014:	d0ec      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d003      	beq.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003026:	2b00      	cmp	r3, #0
 8003028:	d009      	beq.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003032:	2b00      	cmp	r3, #0
 8003034:	d02e      	beq.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303a:	2b00      	cmp	r3, #0
 800303c:	d12a      	bne.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800303e:	4b51      	ldr	r3, [pc, #324]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003040:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003044:	0c1b      	lsrs	r3, r3, #16
 8003046:	f003 0303 	and.w	r3, r3, #3
 800304a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800304c:	4b4d      	ldr	r3, [pc, #308]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800304e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003052:	0f1b      	lsrs	r3, r3, #28
 8003054:	f003 0307 	and.w	r3, r3, #7
 8003058:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	695b      	ldr	r3, [r3, #20]
 800305e:	019a      	lsls	r2, r3, #6
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	041b      	lsls	r3, r3, #16
 8003064:	431a      	orrs	r2, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	699b      	ldr	r3, [r3, #24]
 800306a:	061b      	lsls	r3, r3, #24
 800306c:	431a      	orrs	r2, r3
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	071b      	lsls	r3, r3, #28
 8003072:	4944      	ldr	r1, [pc, #272]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003074:	4313      	orrs	r3, r2
 8003076:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800307a:	4b42      	ldr	r3, [pc, #264]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800307c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003080:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003088:	3b01      	subs	r3, #1
 800308a:	021b      	lsls	r3, r3, #8
 800308c:	493d      	ldr	r1, [pc, #244]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800308e:	4313      	orrs	r3, r2
 8003090:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d022      	beq.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80030a8:	d11d      	bne.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80030aa:	4b36      	ldr	r3, [pc, #216]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030b0:	0e1b      	lsrs	r3, r3, #24
 80030b2:	f003 030f 	and.w	r3, r3, #15
 80030b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80030b8:	4b32      	ldr	r3, [pc, #200]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030be:	0f1b      	lsrs	r3, r3, #28
 80030c0:	f003 0307 	and.w	r3, r3, #7
 80030c4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	019a      	lsls	r2, r3, #6
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a1b      	ldr	r3, [r3, #32]
 80030d0:	041b      	lsls	r3, r3, #16
 80030d2:	431a      	orrs	r2, r3
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	061b      	lsls	r3, r3, #24
 80030d8:	431a      	orrs	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	071b      	lsls	r3, r3, #28
 80030de:	4929      	ldr	r1, [pc, #164]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 0308 	and.w	r3, r3, #8
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d028      	beq.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80030f2:	4b24      	ldr	r3, [pc, #144]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f8:	0e1b      	lsrs	r3, r3, #24
 80030fa:	f003 030f 	and.w	r3, r3, #15
 80030fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003100:	4b20      	ldr	r3, [pc, #128]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003106:	0c1b      	lsrs	r3, r3, #16
 8003108:	f003 0303 	and.w	r3, r3, #3
 800310c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	695b      	ldr	r3, [r3, #20]
 8003112:	019a      	lsls	r2, r3, #6
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	041b      	lsls	r3, r3, #16
 8003118:	431a      	orrs	r2, r3
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	061b      	lsls	r3, r3, #24
 800311e:	431a      	orrs	r2, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	69db      	ldr	r3, [r3, #28]
 8003124:	071b      	lsls	r3, r3, #28
 8003126:	4917      	ldr	r1, [pc, #92]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003128:	4313      	orrs	r3, r2
 800312a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800312e:	4b15      	ldr	r3, [pc, #84]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003130:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003134:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800313c:	4911      	ldr	r1, [pc, #68]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800313e:	4313      	orrs	r3, r2
 8003140:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003144:	4b0f      	ldr	r3, [pc, #60]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a0e      	ldr	r2, [pc, #56]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800314a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800314e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003150:	f7fd ff5a 	bl	8001008 <HAL_GetTick>
 8003154:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003156:	e008      	b.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003158:	f7fd ff56 	bl	8001008 <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	2b64      	cmp	r3, #100	@ 0x64
 8003164:	d901      	bls.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003166:	2303      	movs	r3, #3
 8003168:	e007      	b.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800316a:	4b06      	ldr	r3, [pc, #24]	@ (8003184 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003172:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003176:	d1ef      	bne.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3720      	adds	r7, #32
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	40023800 	.word	0x40023800

08003188 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d101      	bne.n	800319a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e040      	b.n	800321c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d106      	bne.n	80031b0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f7fd fd60 	bl	8000c70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2224      	movs	r2, #36	@ 0x24
 80031b4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f022 0201 	bic.w	r2, r2, #1
 80031c4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d002      	beq.n	80031d4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f000 fbde 	bl	8003990 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f000 f977 	bl	80034c8 <UART_SetConfig>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d101      	bne.n	80031e4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e01b      	b.n	800321c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	685a      	ldr	r2, [r3, #4]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80031f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	689a      	ldr	r2, [r3, #8]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003202:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f042 0201 	orr.w	r2, r2, #1
 8003212:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f000 fc5d 	bl	8003ad4 <UART_CheckIdleState>
 800321a:	4603      	mov	r3, r0
}
 800321c:	4618      	mov	r0, r3
 800321e:	3708      	adds	r7, #8
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}

08003224 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b08a      	sub	sp, #40	@ 0x28
 8003228:	af02      	add	r7, sp, #8
 800322a:	60f8      	str	r0, [r7, #12]
 800322c:	60b9      	str	r1, [r7, #8]
 800322e:	603b      	str	r3, [r7, #0]
 8003230:	4613      	mov	r3, r2
 8003232:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003238:	2b20      	cmp	r3, #32
 800323a:	d177      	bne.n	800332c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d002      	beq.n	8003248 <HAL_UART_Transmit+0x24>
 8003242:	88fb      	ldrh	r3, [r7, #6]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d101      	bne.n	800324c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e070      	b.n	800332e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2200      	movs	r2, #0
 8003250:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2221      	movs	r2, #33	@ 0x21
 8003258:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800325a:	f7fd fed5 	bl	8001008 <HAL_GetTick>
 800325e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	88fa      	ldrh	r2, [r7, #6]
 8003264:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	88fa      	ldrh	r2, [r7, #6]
 800326c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003278:	d108      	bne.n	800328c <HAL_UART_Transmit+0x68>
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d104      	bne.n	800328c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003282:	2300      	movs	r3, #0
 8003284:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	61bb      	str	r3, [r7, #24]
 800328a:	e003      	b.n	8003294 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003290:	2300      	movs	r3, #0
 8003292:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003294:	e02f      	b.n	80032f6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	9300      	str	r3, [sp, #0]
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	2200      	movs	r2, #0
 800329e:	2180      	movs	r1, #128	@ 0x80
 80032a0:	68f8      	ldr	r0, [r7, #12]
 80032a2:	f000 fcbf 	bl	8003c24 <UART_WaitOnFlagUntilTimeout>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d004      	beq.n	80032b6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2220      	movs	r2, #32
 80032b0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e03b      	b.n	800332e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d10b      	bne.n	80032d4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	881b      	ldrh	r3, [r3, #0]
 80032c0:	461a      	mov	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032ca:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80032cc:	69bb      	ldr	r3, [r7, #24]
 80032ce:	3302      	adds	r3, #2
 80032d0:	61bb      	str	r3, [r7, #24]
 80032d2:	e007      	b.n	80032e4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	781a      	ldrb	r2, [r3, #0]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	3301      	adds	r3, #1
 80032e2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	3b01      	subs	r3, #1
 80032ee:	b29a      	uxth	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d1c9      	bne.n	8003296 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	9300      	str	r3, [sp, #0]
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	2200      	movs	r2, #0
 800330a:	2140      	movs	r1, #64	@ 0x40
 800330c:	68f8      	ldr	r0, [r7, #12]
 800330e:	f000 fc89 	bl	8003c24 <UART_WaitOnFlagUntilTimeout>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d004      	beq.n	8003322 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2220      	movs	r2, #32
 800331c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800331e:	2303      	movs	r3, #3
 8003320:	e005      	b.n	800332e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2220      	movs	r2, #32
 8003326:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003328:	2300      	movs	r3, #0
 800332a:	e000      	b.n	800332e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800332c:	2302      	movs	r3, #2
  }
}
 800332e:	4618      	mov	r0, r3
 8003330:	3720      	adds	r7, #32
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}

08003336 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003336:	b580      	push	{r7, lr}
 8003338:	b08a      	sub	sp, #40	@ 0x28
 800333a:	af02      	add	r7, sp, #8
 800333c:	60f8      	str	r0, [r7, #12]
 800333e:	60b9      	str	r1, [r7, #8]
 8003340:	603b      	str	r3, [r7, #0]
 8003342:	4613      	mov	r3, r2
 8003344:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800334c:	2b20      	cmp	r3, #32
 800334e:	f040 80b5 	bne.w	80034bc <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d002      	beq.n	800335e <HAL_UART_Receive+0x28>
 8003358:	88fb      	ldrh	r3, [r7, #6]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e0ad      	b.n	80034be <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2200      	movs	r2, #0
 8003366:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2222      	movs	r2, #34	@ 0x22
 800336e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2200      	movs	r2, #0
 8003376:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003378:	f7fd fe46 	bl	8001008 <HAL_GetTick>
 800337c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	88fa      	ldrh	r2, [r7, #6]
 8003382:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	88fa      	ldrh	r2, [r7, #6]
 800338a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003396:	d10e      	bne.n	80033b6 <HAL_UART_Receive+0x80>
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d105      	bne.n	80033ac <HAL_UART_Receive+0x76>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80033a6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80033aa:	e02d      	b.n	8003408 <HAL_UART_Receive+0xd2>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	22ff      	movs	r2, #255	@ 0xff
 80033b0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80033b4:	e028      	b.n	8003408 <HAL_UART_Receive+0xd2>
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d10d      	bne.n	80033da <HAL_UART_Receive+0xa4>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	691b      	ldr	r3, [r3, #16]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d104      	bne.n	80033d0 <HAL_UART_Receive+0x9a>
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	22ff      	movs	r2, #255	@ 0xff
 80033ca:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80033ce:	e01b      	b.n	8003408 <HAL_UART_Receive+0xd2>
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	227f      	movs	r2, #127	@ 0x7f
 80033d4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80033d8:	e016      	b.n	8003408 <HAL_UART_Receive+0xd2>
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033e2:	d10d      	bne.n	8003400 <HAL_UART_Receive+0xca>
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d104      	bne.n	80033f6 <HAL_UART_Receive+0xc0>
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	227f      	movs	r2, #127	@ 0x7f
 80033f0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80033f4:	e008      	b.n	8003408 <HAL_UART_Receive+0xd2>
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	223f      	movs	r2, #63	@ 0x3f
 80033fa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80033fe:	e003      	b.n	8003408 <HAL_UART_Receive+0xd2>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800340e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003418:	d108      	bne.n	800342c <HAL_UART_Receive+0xf6>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	691b      	ldr	r3, [r3, #16]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d104      	bne.n	800342c <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8003422:	2300      	movs	r3, #0
 8003424:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	61bb      	str	r3, [r7, #24]
 800342a:	e003      	b.n	8003434 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003430:	2300      	movs	r3, #0
 8003432:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003434:	e036      	b.n	80034a4 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	9300      	str	r3, [sp, #0]
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	2200      	movs	r2, #0
 800343e:	2120      	movs	r1, #32
 8003440:	68f8      	ldr	r0, [r7, #12]
 8003442:	f000 fbef 	bl	8003c24 <UART_WaitOnFlagUntilTimeout>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d005      	beq.n	8003458 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2220      	movs	r2, #32
 8003450:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8003454:	2303      	movs	r3, #3
 8003456:	e032      	b.n	80034be <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d10c      	bne.n	8003478 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003464:	b29a      	uxth	r2, r3
 8003466:	8a7b      	ldrh	r3, [r7, #18]
 8003468:	4013      	ands	r3, r2
 800346a:	b29a      	uxth	r2, r3
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	3302      	adds	r3, #2
 8003474:	61bb      	str	r3, [r7, #24]
 8003476:	e00c      	b.n	8003492 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800347e:	b2da      	uxtb	r2, r3
 8003480:	8a7b      	ldrh	r3, [r7, #18]
 8003482:	b2db      	uxtb	r3, r3
 8003484:	4013      	ands	r3, r2
 8003486:	b2da      	uxtb	r2, r3
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	3301      	adds	r3, #1
 8003490:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003498:	b29b      	uxth	r3, r3
 800349a:	3b01      	subs	r3, #1
 800349c:	b29a      	uxth	r2, r3
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d1c2      	bne.n	8003436 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2220      	movs	r2, #32
 80034b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80034b8:	2300      	movs	r3, #0
 80034ba:	e000      	b.n	80034be <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80034bc:	2302      	movs	r3, #2
  }
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3720      	adds	r7, #32
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
	...

080034c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b088      	sub	sp, #32
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80034d0:	2300      	movs	r3, #0
 80034d2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	689a      	ldr	r2, [r3, #8]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	691b      	ldr	r3, [r3, #16]
 80034dc:	431a      	orrs	r2, r3
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	695b      	ldr	r3, [r3, #20]
 80034e2:	431a      	orrs	r2, r3
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	69db      	ldr	r3, [r3, #28]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	4ba6      	ldr	r3, [pc, #664]	@ (800378c <UART_SetConfig+0x2c4>)
 80034f4:	4013      	ands	r3, r2
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	6812      	ldr	r2, [r2, #0]
 80034fa:	6979      	ldr	r1, [r7, #20]
 80034fc:	430b      	orrs	r3, r1
 80034fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	68da      	ldr	r2, [r3, #12]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	430a      	orrs	r2, r1
 8003514:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	699b      	ldr	r3, [r3, #24]
 800351a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a1b      	ldr	r3, [r3, #32]
 8003520:	697a      	ldr	r2, [r7, #20]
 8003522:	4313      	orrs	r3, r2
 8003524:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	697a      	ldr	r2, [r7, #20]
 8003536:	430a      	orrs	r2, r1
 8003538:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a94      	ldr	r2, [pc, #592]	@ (8003790 <UART_SetConfig+0x2c8>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d120      	bne.n	8003586 <UART_SetConfig+0xbe>
 8003544:	4b93      	ldr	r3, [pc, #588]	@ (8003794 <UART_SetConfig+0x2cc>)
 8003546:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800354a:	f003 0303 	and.w	r3, r3, #3
 800354e:	2b03      	cmp	r3, #3
 8003550:	d816      	bhi.n	8003580 <UART_SetConfig+0xb8>
 8003552:	a201      	add	r2, pc, #4	@ (adr r2, 8003558 <UART_SetConfig+0x90>)
 8003554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003558:	08003569 	.word	0x08003569
 800355c:	08003575 	.word	0x08003575
 8003560:	0800356f 	.word	0x0800356f
 8003564:	0800357b 	.word	0x0800357b
 8003568:	2301      	movs	r3, #1
 800356a:	77fb      	strb	r3, [r7, #31]
 800356c:	e150      	b.n	8003810 <UART_SetConfig+0x348>
 800356e:	2302      	movs	r3, #2
 8003570:	77fb      	strb	r3, [r7, #31]
 8003572:	e14d      	b.n	8003810 <UART_SetConfig+0x348>
 8003574:	2304      	movs	r3, #4
 8003576:	77fb      	strb	r3, [r7, #31]
 8003578:	e14a      	b.n	8003810 <UART_SetConfig+0x348>
 800357a:	2308      	movs	r3, #8
 800357c:	77fb      	strb	r3, [r7, #31]
 800357e:	e147      	b.n	8003810 <UART_SetConfig+0x348>
 8003580:	2310      	movs	r3, #16
 8003582:	77fb      	strb	r3, [r7, #31]
 8003584:	e144      	b.n	8003810 <UART_SetConfig+0x348>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a83      	ldr	r2, [pc, #524]	@ (8003798 <UART_SetConfig+0x2d0>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d132      	bne.n	80035f6 <UART_SetConfig+0x12e>
 8003590:	4b80      	ldr	r3, [pc, #512]	@ (8003794 <UART_SetConfig+0x2cc>)
 8003592:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003596:	f003 030c 	and.w	r3, r3, #12
 800359a:	2b0c      	cmp	r3, #12
 800359c:	d828      	bhi.n	80035f0 <UART_SetConfig+0x128>
 800359e:	a201      	add	r2, pc, #4	@ (adr r2, 80035a4 <UART_SetConfig+0xdc>)
 80035a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035a4:	080035d9 	.word	0x080035d9
 80035a8:	080035f1 	.word	0x080035f1
 80035ac:	080035f1 	.word	0x080035f1
 80035b0:	080035f1 	.word	0x080035f1
 80035b4:	080035e5 	.word	0x080035e5
 80035b8:	080035f1 	.word	0x080035f1
 80035bc:	080035f1 	.word	0x080035f1
 80035c0:	080035f1 	.word	0x080035f1
 80035c4:	080035df 	.word	0x080035df
 80035c8:	080035f1 	.word	0x080035f1
 80035cc:	080035f1 	.word	0x080035f1
 80035d0:	080035f1 	.word	0x080035f1
 80035d4:	080035eb 	.word	0x080035eb
 80035d8:	2300      	movs	r3, #0
 80035da:	77fb      	strb	r3, [r7, #31]
 80035dc:	e118      	b.n	8003810 <UART_SetConfig+0x348>
 80035de:	2302      	movs	r3, #2
 80035e0:	77fb      	strb	r3, [r7, #31]
 80035e2:	e115      	b.n	8003810 <UART_SetConfig+0x348>
 80035e4:	2304      	movs	r3, #4
 80035e6:	77fb      	strb	r3, [r7, #31]
 80035e8:	e112      	b.n	8003810 <UART_SetConfig+0x348>
 80035ea:	2308      	movs	r3, #8
 80035ec:	77fb      	strb	r3, [r7, #31]
 80035ee:	e10f      	b.n	8003810 <UART_SetConfig+0x348>
 80035f0:	2310      	movs	r3, #16
 80035f2:	77fb      	strb	r3, [r7, #31]
 80035f4:	e10c      	b.n	8003810 <UART_SetConfig+0x348>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a68      	ldr	r2, [pc, #416]	@ (800379c <UART_SetConfig+0x2d4>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d120      	bne.n	8003642 <UART_SetConfig+0x17a>
 8003600:	4b64      	ldr	r3, [pc, #400]	@ (8003794 <UART_SetConfig+0x2cc>)
 8003602:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003606:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800360a:	2b30      	cmp	r3, #48	@ 0x30
 800360c:	d013      	beq.n	8003636 <UART_SetConfig+0x16e>
 800360e:	2b30      	cmp	r3, #48	@ 0x30
 8003610:	d814      	bhi.n	800363c <UART_SetConfig+0x174>
 8003612:	2b20      	cmp	r3, #32
 8003614:	d009      	beq.n	800362a <UART_SetConfig+0x162>
 8003616:	2b20      	cmp	r3, #32
 8003618:	d810      	bhi.n	800363c <UART_SetConfig+0x174>
 800361a:	2b00      	cmp	r3, #0
 800361c:	d002      	beq.n	8003624 <UART_SetConfig+0x15c>
 800361e:	2b10      	cmp	r3, #16
 8003620:	d006      	beq.n	8003630 <UART_SetConfig+0x168>
 8003622:	e00b      	b.n	800363c <UART_SetConfig+0x174>
 8003624:	2300      	movs	r3, #0
 8003626:	77fb      	strb	r3, [r7, #31]
 8003628:	e0f2      	b.n	8003810 <UART_SetConfig+0x348>
 800362a:	2302      	movs	r3, #2
 800362c:	77fb      	strb	r3, [r7, #31]
 800362e:	e0ef      	b.n	8003810 <UART_SetConfig+0x348>
 8003630:	2304      	movs	r3, #4
 8003632:	77fb      	strb	r3, [r7, #31]
 8003634:	e0ec      	b.n	8003810 <UART_SetConfig+0x348>
 8003636:	2308      	movs	r3, #8
 8003638:	77fb      	strb	r3, [r7, #31]
 800363a:	e0e9      	b.n	8003810 <UART_SetConfig+0x348>
 800363c:	2310      	movs	r3, #16
 800363e:	77fb      	strb	r3, [r7, #31]
 8003640:	e0e6      	b.n	8003810 <UART_SetConfig+0x348>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a56      	ldr	r2, [pc, #344]	@ (80037a0 <UART_SetConfig+0x2d8>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d120      	bne.n	800368e <UART_SetConfig+0x1c6>
 800364c:	4b51      	ldr	r3, [pc, #324]	@ (8003794 <UART_SetConfig+0x2cc>)
 800364e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003652:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003656:	2bc0      	cmp	r3, #192	@ 0xc0
 8003658:	d013      	beq.n	8003682 <UART_SetConfig+0x1ba>
 800365a:	2bc0      	cmp	r3, #192	@ 0xc0
 800365c:	d814      	bhi.n	8003688 <UART_SetConfig+0x1c0>
 800365e:	2b80      	cmp	r3, #128	@ 0x80
 8003660:	d009      	beq.n	8003676 <UART_SetConfig+0x1ae>
 8003662:	2b80      	cmp	r3, #128	@ 0x80
 8003664:	d810      	bhi.n	8003688 <UART_SetConfig+0x1c0>
 8003666:	2b00      	cmp	r3, #0
 8003668:	d002      	beq.n	8003670 <UART_SetConfig+0x1a8>
 800366a:	2b40      	cmp	r3, #64	@ 0x40
 800366c:	d006      	beq.n	800367c <UART_SetConfig+0x1b4>
 800366e:	e00b      	b.n	8003688 <UART_SetConfig+0x1c0>
 8003670:	2300      	movs	r3, #0
 8003672:	77fb      	strb	r3, [r7, #31]
 8003674:	e0cc      	b.n	8003810 <UART_SetConfig+0x348>
 8003676:	2302      	movs	r3, #2
 8003678:	77fb      	strb	r3, [r7, #31]
 800367a:	e0c9      	b.n	8003810 <UART_SetConfig+0x348>
 800367c:	2304      	movs	r3, #4
 800367e:	77fb      	strb	r3, [r7, #31]
 8003680:	e0c6      	b.n	8003810 <UART_SetConfig+0x348>
 8003682:	2308      	movs	r3, #8
 8003684:	77fb      	strb	r3, [r7, #31]
 8003686:	e0c3      	b.n	8003810 <UART_SetConfig+0x348>
 8003688:	2310      	movs	r3, #16
 800368a:	77fb      	strb	r3, [r7, #31]
 800368c:	e0c0      	b.n	8003810 <UART_SetConfig+0x348>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a44      	ldr	r2, [pc, #272]	@ (80037a4 <UART_SetConfig+0x2dc>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d125      	bne.n	80036e4 <UART_SetConfig+0x21c>
 8003698:	4b3e      	ldr	r3, [pc, #248]	@ (8003794 <UART_SetConfig+0x2cc>)
 800369a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800369e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80036a6:	d017      	beq.n	80036d8 <UART_SetConfig+0x210>
 80036a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80036ac:	d817      	bhi.n	80036de <UART_SetConfig+0x216>
 80036ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036b2:	d00b      	beq.n	80036cc <UART_SetConfig+0x204>
 80036b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036b8:	d811      	bhi.n	80036de <UART_SetConfig+0x216>
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d003      	beq.n	80036c6 <UART_SetConfig+0x1fe>
 80036be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036c2:	d006      	beq.n	80036d2 <UART_SetConfig+0x20a>
 80036c4:	e00b      	b.n	80036de <UART_SetConfig+0x216>
 80036c6:	2300      	movs	r3, #0
 80036c8:	77fb      	strb	r3, [r7, #31]
 80036ca:	e0a1      	b.n	8003810 <UART_SetConfig+0x348>
 80036cc:	2302      	movs	r3, #2
 80036ce:	77fb      	strb	r3, [r7, #31]
 80036d0:	e09e      	b.n	8003810 <UART_SetConfig+0x348>
 80036d2:	2304      	movs	r3, #4
 80036d4:	77fb      	strb	r3, [r7, #31]
 80036d6:	e09b      	b.n	8003810 <UART_SetConfig+0x348>
 80036d8:	2308      	movs	r3, #8
 80036da:	77fb      	strb	r3, [r7, #31]
 80036dc:	e098      	b.n	8003810 <UART_SetConfig+0x348>
 80036de:	2310      	movs	r3, #16
 80036e0:	77fb      	strb	r3, [r7, #31]
 80036e2:	e095      	b.n	8003810 <UART_SetConfig+0x348>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a2f      	ldr	r2, [pc, #188]	@ (80037a8 <UART_SetConfig+0x2e0>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d125      	bne.n	800373a <UART_SetConfig+0x272>
 80036ee:	4b29      	ldr	r3, [pc, #164]	@ (8003794 <UART_SetConfig+0x2cc>)
 80036f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036f4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80036f8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80036fc:	d017      	beq.n	800372e <UART_SetConfig+0x266>
 80036fe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003702:	d817      	bhi.n	8003734 <UART_SetConfig+0x26c>
 8003704:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003708:	d00b      	beq.n	8003722 <UART_SetConfig+0x25a>
 800370a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800370e:	d811      	bhi.n	8003734 <UART_SetConfig+0x26c>
 8003710:	2b00      	cmp	r3, #0
 8003712:	d003      	beq.n	800371c <UART_SetConfig+0x254>
 8003714:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003718:	d006      	beq.n	8003728 <UART_SetConfig+0x260>
 800371a:	e00b      	b.n	8003734 <UART_SetConfig+0x26c>
 800371c:	2301      	movs	r3, #1
 800371e:	77fb      	strb	r3, [r7, #31]
 8003720:	e076      	b.n	8003810 <UART_SetConfig+0x348>
 8003722:	2302      	movs	r3, #2
 8003724:	77fb      	strb	r3, [r7, #31]
 8003726:	e073      	b.n	8003810 <UART_SetConfig+0x348>
 8003728:	2304      	movs	r3, #4
 800372a:	77fb      	strb	r3, [r7, #31]
 800372c:	e070      	b.n	8003810 <UART_SetConfig+0x348>
 800372e:	2308      	movs	r3, #8
 8003730:	77fb      	strb	r3, [r7, #31]
 8003732:	e06d      	b.n	8003810 <UART_SetConfig+0x348>
 8003734:	2310      	movs	r3, #16
 8003736:	77fb      	strb	r3, [r7, #31]
 8003738:	e06a      	b.n	8003810 <UART_SetConfig+0x348>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a1b      	ldr	r2, [pc, #108]	@ (80037ac <UART_SetConfig+0x2e4>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d138      	bne.n	80037b6 <UART_SetConfig+0x2ee>
 8003744:	4b13      	ldr	r3, [pc, #76]	@ (8003794 <UART_SetConfig+0x2cc>)
 8003746:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800374a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800374e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003752:	d017      	beq.n	8003784 <UART_SetConfig+0x2bc>
 8003754:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003758:	d82a      	bhi.n	80037b0 <UART_SetConfig+0x2e8>
 800375a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800375e:	d00b      	beq.n	8003778 <UART_SetConfig+0x2b0>
 8003760:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003764:	d824      	bhi.n	80037b0 <UART_SetConfig+0x2e8>
 8003766:	2b00      	cmp	r3, #0
 8003768:	d003      	beq.n	8003772 <UART_SetConfig+0x2aa>
 800376a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800376e:	d006      	beq.n	800377e <UART_SetConfig+0x2b6>
 8003770:	e01e      	b.n	80037b0 <UART_SetConfig+0x2e8>
 8003772:	2300      	movs	r3, #0
 8003774:	77fb      	strb	r3, [r7, #31]
 8003776:	e04b      	b.n	8003810 <UART_SetConfig+0x348>
 8003778:	2302      	movs	r3, #2
 800377a:	77fb      	strb	r3, [r7, #31]
 800377c:	e048      	b.n	8003810 <UART_SetConfig+0x348>
 800377e:	2304      	movs	r3, #4
 8003780:	77fb      	strb	r3, [r7, #31]
 8003782:	e045      	b.n	8003810 <UART_SetConfig+0x348>
 8003784:	2308      	movs	r3, #8
 8003786:	77fb      	strb	r3, [r7, #31]
 8003788:	e042      	b.n	8003810 <UART_SetConfig+0x348>
 800378a:	bf00      	nop
 800378c:	efff69f3 	.word	0xefff69f3
 8003790:	40011000 	.word	0x40011000
 8003794:	40023800 	.word	0x40023800
 8003798:	40004400 	.word	0x40004400
 800379c:	40004800 	.word	0x40004800
 80037a0:	40004c00 	.word	0x40004c00
 80037a4:	40005000 	.word	0x40005000
 80037a8:	40011400 	.word	0x40011400
 80037ac:	40007800 	.word	0x40007800
 80037b0:	2310      	movs	r3, #16
 80037b2:	77fb      	strb	r3, [r7, #31]
 80037b4:	e02c      	b.n	8003810 <UART_SetConfig+0x348>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a72      	ldr	r2, [pc, #456]	@ (8003984 <UART_SetConfig+0x4bc>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d125      	bne.n	800380c <UART_SetConfig+0x344>
 80037c0:	4b71      	ldr	r3, [pc, #452]	@ (8003988 <UART_SetConfig+0x4c0>)
 80037c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037c6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80037ca:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80037ce:	d017      	beq.n	8003800 <UART_SetConfig+0x338>
 80037d0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80037d4:	d817      	bhi.n	8003806 <UART_SetConfig+0x33e>
 80037d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037da:	d00b      	beq.n	80037f4 <UART_SetConfig+0x32c>
 80037dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037e0:	d811      	bhi.n	8003806 <UART_SetConfig+0x33e>
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d003      	beq.n	80037ee <UART_SetConfig+0x326>
 80037e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037ea:	d006      	beq.n	80037fa <UART_SetConfig+0x332>
 80037ec:	e00b      	b.n	8003806 <UART_SetConfig+0x33e>
 80037ee:	2300      	movs	r3, #0
 80037f0:	77fb      	strb	r3, [r7, #31]
 80037f2:	e00d      	b.n	8003810 <UART_SetConfig+0x348>
 80037f4:	2302      	movs	r3, #2
 80037f6:	77fb      	strb	r3, [r7, #31]
 80037f8:	e00a      	b.n	8003810 <UART_SetConfig+0x348>
 80037fa:	2304      	movs	r3, #4
 80037fc:	77fb      	strb	r3, [r7, #31]
 80037fe:	e007      	b.n	8003810 <UART_SetConfig+0x348>
 8003800:	2308      	movs	r3, #8
 8003802:	77fb      	strb	r3, [r7, #31]
 8003804:	e004      	b.n	8003810 <UART_SetConfig+0x348>
 8003806:	2310      	movs	r3, #16
 8003808:	77fb      	strb	r3, [r7, #31]
 800380a:	e001      	b.n	8003810 <UART_SetConfig+0x348>
 800380c:	2310      	movs	r3, #16
 800380e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	69db      	ldr	r3, [r3, #28]
 8003814:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003818:	d15b      	bne.n	80038d2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800381a:	7ffb      	ldrb	r3, [r7, #31]
 800381c:	2b08      	cmp	r3, #8
 800381e:	d828      	bhi.n	8003872 <UART_SetConfig+0x3aa>
 8003820:	a201      	add	r2, pc, #4	@ (adr r2, 8003828 <UART_SetConfig+0x360>)
 8003822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003826:	bf00      	nop
 8003828:	0800384d 	.word	0x0800384d
 800382c:	08003855 	.word	0x08003855
 8003830:	0800385d 	.word	0x0800385d
 8003834:	08003873 	.word	0x08003873
 8003838:	08003863 	.word	0x08003863
 800383c:	08003873 	.word	0x08003873
 8003840:	08003873 	.word	0x08003873
 8003844:	08003873 	.word	0x08003873
 8003848:	0800386b 	.word	0x0800386b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800384c:	f7ff f84c 	bl	80028e8 <HAL_RCC_GetPCLK1Freq>
 8003850:	61b8      	str	r0, [r7, #24]
        break;
 8003852:	e013      	b.n	800387c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003854:	f7ff f85c 	bl	8002910 <HAL_RCC_GetPCLK2Freq>
 8003858:	61b8      	str	r0, [r7, #24]
        break;
 800385a:	e00f      	b.n	800387c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800385c:	4b4b      	ldr	r3, [pc, #300]	@ (800398c <UART_SetConfig+0x4c4>)
 800385e:	61bb      	str	r3, [r7, #24]
        break;
 8003860:	e00c      	b.n	800387c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003862:	f7fe ff2f 	bl	80026c4 <HAL_RCC_GetSysClockFreq>
 8003866:	61b8      	str	r0, [r7, #24]
        break;
 8003868:	e008      	b.n	800387c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800386a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800386e:	61bb      	str	r3, [r7, #24]
        break;
 8003870:	e004      	b.n	800387c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003872:	2300      	movs	r3, #0
 8003874:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	77bb      	strb	r3, [r7, #30]
        break;
 800387a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d074      	beq.n	800396c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	005a      	lsls	r2, r3, #1
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	085b      	lsrs	r3, r3, #1
 800388c:	441a      	add	r2, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	fbb2 f3f3 	udiv	r3, r2, r3
 8003896:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	2b0f      	cmp	r3, #15
 800389c:	d916      	bls.n	80038cc <UART_SetConfig+0x404>
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038a4:	d212      	bcs.n	80038cc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	f023 030f 	bic.w	r3, r3, #15
 80038ae:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	085b      	lsrs	r3, r3, #1
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	f003 0307 	and.w	r3, r3, #7
 80038ba:	b29a      	uxth	r2, r3
 80038bc:	89fb      	ldrh	r3, [r7, #14]
 80038be:	4313      	orrs	r3, r2
 80038c0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	89fa      	ldrh	r2, [r7, #14]
 80038c8:	60da      	str	r2, [r3, #12]
 80038ca:	e04f      	b.n	800396c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	77bb      	strb	r3, [r7, #30]
 80038d0:	e04c      	b.n	800396c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80038d2:	7ffb      	ldrb	r3, [r7, #31]
 80038d4:	2b08      	cmp	r3, #8
 80038d6:	d828      	bhi.n	800392a <UART_SetConfig+0x462>
 80038d8:	a201      	add	r2, pc, #4	@ (adr r2, 80038e0 <UART_SetConfig+0x418>)
 80038da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038de:	bf00      	nop
 80038e0:	08003905 	.word	0x08003905
 80038e4:	0800390d 	.word	0x0800390d
 80038e8:	08003915 	.word	0x08003915
 80038ec:	0800392b 	.word	0x0800392b
 80038f0:	0800391b 	.word	0x0800391b
 80038f4:	0800392b 	.word	0x0800392b
 80038f8:	0800392b 	.word	0x0800392b
 80038fc:	0800392b 	.word	0x0800392b
 8003900:	08003923 	.word	0x08003923
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003904:	f7fe fff0 	bl	80028e8 <HAL_RCC_GetPCLK1Freq>
 8003908:	61b8      	str	r0, [r7, #24]
        break;
 800390a:	e013      	b.n	8003934 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800390c:	f7ff f800 	bl	8002910 <HAL_RCC_GetPCLK2Freq>
 8003910:	61b8      	str	r0, [r7, #24]
        break;
 8003912:	e00f      	b.n	8003934 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003914:	4b1d      	ldr	r3, [pc, #116]	@ (800398c <UART_SetConfig+0x4c4>)
 8003916:	61bb      	str	r3, [r7, #24]
        break;
 8003918:	e00c      	b.n	8003934 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800391a:	f7fe fed3 	bl	80026c4 <HAL_RCC_GetSysClockFreq>
 800391e:	61b8      	str	r0, [r7, #24]
        break;
 8003920:	e008      	b.n	8003934 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003922:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003926:	61bb      	str	r3, [r7, #24]
        break;
 8003928:	e004      	b.n	8003934 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800392a:	2300      	movs	r3, #0
 800392c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	77bb      	strb	r3, [r7, #30]
        break;
 8003932:	bf00      	nop
    }

    if (pclk != 0U)
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d018      	beq.n	800396c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	085a      	lsrs	r2, r3, #1
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	441a      	add	r2, r3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	fbb2 f3f3 	udiv	r3, r2, r3
 800394c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	2b0f      	cmp	r3, #15
 8003952:	d909      	bls.n	8003968 <UART_SetConfig+0x4a0>
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800395a:	d205      	bcs.n	8003968 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	b29a      	uxth	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	60da      	str	r2, [r3, #12]
 8003966:	e001      	b.n	800396c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003978:	7fbb      	ldrb	r3, [r7, #30]
}
 800397a:	4618      	mov	r0, r3
 800397c:	3720      	adds	r7, #32
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	40007c00 	.word	0x40007c00
 8003988:	40023800 	.word	0x40023800
 800398c:	00f42400 	.word	0x00f42400

08003990 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399c:	f003 0308 	and.w	r3, r3, #8
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d00a      	beq.n	80039ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	430a      	orrs	r2, r1
 80039b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d00a      	beq.n	80039dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	430a      	orrs	r2, r1
 80039da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e0:	f003 0302 	and.w	r3, r3, #2
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d00a      	beq.n	80039fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	430a      	orrs	r2, r1
 80039fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a02:	f003 0304 	and.w	r3, r3, #4
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00a      	beq.n	8003a20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	430a      	orrs	r2, r1
 8003a1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a24:	f003 0310 	and.w	r3, r3, #16
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d00a      	beq.n	8003a42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a46:	f003 0320 	and.w	r3, r3, #32
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d00a      	beq.n	8003a64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	430a      	orrs	r2, r1
 8003a62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d01a      	beq.n	8003aa6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	430a      	orrs	r2, r1
 8003a84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a8e:	d10a      	bne.n	8003aa6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	430a      	orrs	r2, r1
 8003aa4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00a      	beq.n	8003ac8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	605a      	str	r2, [r3, #4]
  }
}
 8003ac8:	bf00      	nop
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b098      	sub	sp, #96	@ 0x60
 8003ad8:	af02      	add	r7, sp, #8
 8003ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ae4:	f7fd fa90 	bl	8001008 <HAL_GetTick>
 8003ae8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0308 	and.w	r3, r3, #8
 8003af4:	2b08      	cmp	r3, #8
 8003af6:	d12e      	bne.n	8003b56 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003af8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003afc:	9300      	str	r3, [sp, #0]
 8003afe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b00:	2200      	movs	r2, #0
 8003b02:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f88c 	bl	8003c24 <UART_WaitOnFlagUntilTimeout>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d021      	beq.n	8003b56 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b1a:	e853 3f00 	ldrex	r3, [r3]
 8003b1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003b20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b26:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b30:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b32:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b38:	e841 2300 	strex	r3, r2, [r1]
 8003b3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003b3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d1e6      	bne.n	8003b12 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2220      	movs	r2, #32
 8003b48:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e062      	b.n	8003c1c <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0304 	and.w	r3, r3, #4
 8003b60:	2b04      	cmp	r3, #4
 8003b62:	d149      	bne.n	8003bf8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b64:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003b68:	9300      	str	r3, [sp, #0]
 8003b6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f000 f856 	bl	8003c24 <UART_WaitOnFlagUntilTimeout>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d03c      	beq.n	8003bf8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b86:	e853 3f00 	ldrex	r3, [r3]
 8003b8a:	623b      	str	r3, [r7, #32]
   return(result);
 8003b8c:	6a3b      	ldr	r3, [r7, #32]
 8003b8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	461a      	mov	r2, r3
 8003b9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ba2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ba4:	e841 2300 	strex	r3, r2, [r1]
 8003ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d1e6      	bne.n	8003b7e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	3308      	adds	r3, #8
 8003bb6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	e853 3f00 	ldrex	r3, [r3]
 8003bbe:	60fb      	str	r3, [r7, #12]
   return(result);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f023 0301 	bic.w	r3, r3, #1
 8003bc6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	3308      	adds	r3, #8
 8003bce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003bd0:	61fa      	str	r2, [r7, #28]
 8003bd2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bd4:	69b9      	ldr	r1, [r7, #24]
 8003bd6:	69fa      	ldr	r2, [r7, #28]
 8003bd8:	e841 2300 	strex	r3, r2, [r1]
 8003bdc:	617b      	str	r3, [r7, #20]
   return(result);
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d1e5      	bne.n	8003bb0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2220      	movs	r2, #32
 8003be8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e011      	b.n	8003c1c <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2220      	movs	r2, #32
 8003bfc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2220      	movs	r2, #32
 8003c02:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003c1a:	2300      	movs	r3, #0
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3758      	adds	r7, #88	@ 0x58
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	603b      	str	r3, [r7, #0]
 8003c30:	4613      	mov	r3, r2
 8003c32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c34:	e04f      	b.n	8003cd6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c3c:	d04b      	beq.n	8003cd6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c3e:	f7fd f9e3 	bl	8001008 <HAL_GetTick>
 8003c42:	4602      	mov	r2, r0
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d302      	bcc.n	8003c54 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d101      	bne.n	8003c58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e04e      	b.n	8003cf6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f003 0304 	and.w	r3, r3, #4
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d037      	beq.n	8003cd6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	2b80      	cmp	r3, #128	@ 0x80
 8003c6a:	d034      	beq.n	8003cd6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	2b40      	cmp	r3, #64	@ 0x40
 8003c70:	d031      	beq.n	8003cd6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	69db      	ldr	r3, [r3, #28]
 8003c78:	f003 0308 	and.w	r3, r3, #8
 8003c7c:	2b08      	cmp	r3, #8
 8003c7e:	d110      	bne.n	8003ca2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2208      	movs	r2, #8
 8003c86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c88:	68f8      	ldr	r0, [r7, #12]
 8003c8a:	f000 f838 	bl	8003cfe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2208      	movs	r2, #8
 8003c92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e029      	b.n	8003cf6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	69db      	ldr	r3, [r3, #28]
 8003ca8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003cb0:	d111      	bne.n	8003cd6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003cba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003cbc:	68f8      	ldr	r0, [r7, #12]
 8003cbe:	f000 f81e 	bl	8003cfe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2220      	movs	r2, #32
 8003cc6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e00f      	b.n	8003cf6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	69da      	ldr	r2, [r3, #28]
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	4013      	ands	r3, r2
 8003ce0:	68ba      	ldr	r2, [r7, #8]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	bf0c      	ite	eq
 8003ce6:	2301      	moveq	r3, #1
 8003ce8:	2300      	movne	r3, #0
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	461a      	mov	r2, r3
 8003cee:	79fb      	ldrb	r3, [r7, #7]
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d0a0      	beq.n	8003c36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3710      	adds	r7, #16
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}

08003cfe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003cfe:	b480      	push	{r7}
 8003d00:	b095      	sub	sp, #84	@ 0x54
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d0e:	e853 3f00 	ldrex	r3, [r3]
 8003d12:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d16:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	461a      	mov	r2, r3
 8003d22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d24:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d26:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d28:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d2a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d2c:	e841 2300 	strex	r3, r2, [r1]
 8003d30:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d1e6      	bne.n	8003d06 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	3308      	adds	r3, #8
 8003d3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d40:	6a3b      	ldr	r3, [r7, #32]
 8003d42:	e853 3f00 	ldrex	r3, [r3]
 8003d46:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d48:	69fb      	ldr	r3, [r7, #28]
 8003d4a:	f023 0301 	bic.w	r3, r3, #1
 8003d4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	3308      	adds	r3, #8
 8003d56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d58:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d60:	e841 2300 	strex	r3, r2, [r1]
 8003d64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d1e5      	bne.n	8003d38 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d118      	bne.n	8003da6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	e853 3f00 	ldrex	r3, [r3]
 8003d80:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	f023 0310 	bic.w	r3, r3, #16
 8003d88:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	461a      	mov	r2, r3
 8003d90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d92:	61bb      	str	r3, [r7, #24]
 8003d94:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d96:	6979      	ldr	r1, [r7, #20]
 8003d98:	69ba      	ldr	r2, [r7, #24]
 8003d9a:	e841 2300 	strex	r3, r2, [r1]
 8003d9e:	613b      	str	r3, [r7, #16]
   return(result);
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d1e6      	bne.n	8003d74 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2220      	movs	r2, #32
 8003daa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003dba:	bf00      	nop
 8003dbc:	3754      	adds	r7, #84	@ 0x54
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
	...

08003dc8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003dc8:	b084      	sub	sp, #16
 8003dca:	b580      	push	{r7, lr}
 8003dcc:	b084      	sub	sp, #16
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	6078      	str	r0, [r7, #4]
 8003dd2:	f107 001c 	add.w	r0, r7, #28
 8003dd6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003dda:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d121      	bne.n	8003e26 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003de6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	68da      	ldr	r2, [r3, #12]
 8003df2:	4b21      	ldr	r3, [pc, #132]	@ (8003e78 <USB_CoreInit+0xb0>)
 8003df4:	4013      	ands	r3, r2
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003e06:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d105      	bne.n	8003e1a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 fa92 	bl	8004344 <USB_CoreReset>
 8003e20:	4603      	mov	r3, r0
 8003e22:	73fb      	strb	r3, [r7, #15]
 8003e24:	e010      	b.n	8003e48 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	f000 fa86 	bl	8004344 <USB_CoreReset>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e40:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8003e48:	7fbb      	ldrb	r3, [r7, #30]
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d10b      	bne.n	8003e66 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	f043 0206 	orr.w	r2, r3, #6
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f043 0220 	orr.w	r2, r3, #32
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3710      	adds	r7, #16
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003e72:	b004      	add	sp, #16
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	ffbdffbf 	.word	0xffbdffbf

08003e7c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	f023 0201 	bic.w	r2, r3, #1
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003e90:	2300      	movs	r3, #0
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr

08003e9e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	b084      	sub	sp, #16
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
 8003ea6:	460b      	mov	r3, r1
 8003ea8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003eba:	78fb      	ldrb	r3, [r7, #3]
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d115      	bne.n	8003eec <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003ecc:	200a      	movs	r0, #10
 8003ece:	f7fd f8a7 	bl	8001020 <HAL_Delay>
      ms += 10U;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	330a      	adds	r3, #10
 8003ed6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f000 fa25 	bl	8004328 <USB_GetMode>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d01e      	beq.n	8003f22 <USB_SetCurrentMode+0x84>
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2bc7      	cmp	r3, #199	@ 0xc7
 8003ee8:	d9f0      	bls.n	8003ecc <USB_SetCurrentMode+0x2e>
 8003eea:	e01a      	b.n	8003f22 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003eec:	78fb      	ldrb	r3, [r7, #3]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d115      	bne.n	8003f1e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003efe:	200a      	movs	r0, #10
 8003f00:	f7fd f88e 	bl	8001020 <HAL_Delay>
      ms += 10U;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	330a      	adds	r3, #10
 8003f08:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 fa0c 	bl	8004328 <USB_GetMode>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d005      	beq.n	8003f22 <USB_SetCurrentMode+0x84>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2bc7      	cmp	r3, #199	@ 0xc7
 8003f1a:	d9f0      	bls.n	8003efe <USB_SetCurrentMode+0x60>
 8003f1c:	e001      	b.n	8003f22 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e005      	b.n	8003f2e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2bc8      	cmp	r3, #200	@ 0xc8
 8003f26:	d101      	bne.n	8003f2c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e000      	b.n	8003f2e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003f2c:	2300      	movs	r3, #0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3710      	adds	r7, #16
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
	...

08003f38 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003f38:	b084      	sub	sp, #16
 8003f3a:	b580      	push	{r7, lr}
 8003f3c:	b086      	sub	sp, #24
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]
 8003f42:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003f46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003f52:	2300      	movs	r3, #0
 8003f54:	613b      	str	r3, [r7, #16]
 8003f56:	e009      	b.n	8003f6c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	3340      	adds	r3, #64	@ 0x40
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	4413      	add	r3, r2
 8003f62:	2200      	movs	r2, #0
 8003f64:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	3301      	adds	r3, #1
 8003f6a:	613b      	str	r3, [r7, #16]
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	2b0e      	cmp	r3, #14
 8003f70:	d9f2      	bls.n	8003f58 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003f72:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d11c      	bne.n	8003fb4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	68fa      	ldr	r2, [r7, #12]
 8003f84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f88:	f043 0302 	orr.w	r3, r3, #2
 8003f8c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f92:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	601a      	str	r2, [r3, #0]
 8003fb2:	e005      	b.n	8003fc0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fb8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	2300      	movs	r3, #0
 8003fca:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003fcc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d10d      	bne.n	8003ff0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003fd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d104      	bne.n	8003fe6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003fdc:	2100      	movs	r1, #0
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f000 f968 	bl	80042b4 <USB_SetDevSpeed>
 8003fe4:	e008      	b.n	8003ff8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003fe6:	2101      	movs	r1, #1
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f000 f963 	bl	80042b4 <USB_SetDevSpeed>
 8003fee:	e003      	b.n	8003ff8 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003ff0:	2103      	movs	r1, #3
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f000 f95e 	bl	80042b4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003ff8:	2110      	movs	r1, #16
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f000 f8fa 	bl	80041f4 <USB_FlushTxFifo>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d001      	beq.n	800400a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f000 f924 	bl	8004258 <USB_FlushRxFifo>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d001      	beq.n	800401a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004020:	461a      	mov	r2, r3
 8004022:	2300      	movs	r3, #0
 8004024:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800402c:	461a      	mov	r2, r3
 800402e:	2300      	movs	r3, #0
 8004030:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004038:	461a      	mov	r2, r3
 800403a:	2300      	movs	r3, #0
 800403c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800403e:	2300      	movs	r3, #0
 8004040:	613b      	str	r3, [r7, #16]
 8004042:	e043      	b.n	80040cc <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	015a      	lsls	r2, r3, #5
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	4413      	add	r3, r2
 800404c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004056:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800405a:	d118      	bne.n	800408e <USB_DevInit+0x156>
    {
      if (i == 0U)
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d10a      	bne.n	8004078 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	015a      	lsls	r2, r3, #5
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	4413      	add	r3, r2
 800406a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800406e:	461a      	mov	r2, r3
 8004070:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004074:	6013      	str	r3, [r2, #0]
 8004076:	e013      	b.n	80040a0 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	015a      	lsls	r2, r3, #5
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	4413      	add	r3, r2
 8004080:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004084:	461a      	mov	r2, r3
 8004086:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800408a:	6013      	str	r3, [r2, #0]
 800408c:	e008      	b.n	80040a0 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	015a      	lsls	r2, r3, #5
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	4413      	add	r3, r2
 8004096:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800409a:	461a      	mov	r2, r3
 800409c:	2300      	movs	r3, #0
 800409e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	015a      	lsls	r2, r3, #5
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	4413      	add	r3, r2
 80040a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040ac:	461a      	mov	r2, r3
 80040ae:	2300      	movs	r3, #0
 80040b0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	015a      	lsls	r2, r3, #5
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	4413      	add	r3, r2
 80040ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040be:	461a      	mov	r2, r3
 80040c0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80040c4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	3301      	adds	r3, #1
 80040ca:	613b      	str	r3, [r7, #16]
 80040cc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80040d0:	461a      	mov	r2, r3
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d3b5      	bcc.n	8004044 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80040d8:	2300      	movs	r3, #0
 80040da:	613b      	str	r3, [r7, #16]
 80040dc:	e043      	b.n	8004166 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	015a      	lsls	r2, r3, #5
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	4413      	add	r3, r2
 80040e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80040f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80040f4:	d118      	bne.n	8004128 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d10a      	bne.n	8004112 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	015a      	lsls	r2, r3, #5
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	4413      	add	r3, r2
 8004104:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004108:	461a      	mov	r2, r3
 800410a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800410e:	6013      	str	r3, [r2, #0]
 8004110:	e013      	b.n	800413a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	015a      	lsls	r2, r3, #5
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	4413      	add	r3, r2
 800411a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800411e:	461a      	mov	r2, r3
 8004120:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004124:	6013      	str	r3, [r2, #0]
 8004126:	e008      	b.n	800413a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	015a      	lsls	r2, r3, #5
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	4413      	add	r3, r2
 8004130:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004134:	461a      	mov	r2, r3
 8004136:	2300      	movs	r3, #0
 8004138:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	015a      	lsls	r2, r3, #5
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	4413      	add	r3, r2
 8004142:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004146:	461a      	mov	r2, r3
 8004148:	2300      	movs	r3, #0
 800414a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	015a      	lsls	r2, r3, #5
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	4413      	add	r3, r2
 8004154:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004158:	461a      	mov	r2, r3
 800415a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800415e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	3301      	adds	r3, #1
 8004164:	613b      	str	r3, [r7, #16]
 8004166:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800416a:	461a      	mov	r2, r3
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	4293      	cmp	r3, r2
 8004170:	d3b5      	bcc.n	80040de <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004178:	691b      	ldr	r3, [r3, #16]
 800417a:	68fa      	ldr	r2, [r7, #12]
 800417c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004180:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004184:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004192:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004194:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004198:	2b00      	cmp	r3, #0
 800419a:	d105      	bne.n	80041a8 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	699b      	ldr	r3, [r3, #24]
 80041a0:	f043 0210 	orr.w	r2, r3, #16
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	699a      	ldr	r2, [r3, #24]
 80041ac:	4b0f      	ldr	r3, [pc, #60]	@ (80041ec <USB_DevInit+0x2b4>)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80041b4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d005      	beq.n	80041c8 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	699b      	ldr	r3, [r3, #24]
 80041c0:	f043 0208 	orr.w	r2, r3, #8
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80041c8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d105      	bne.n	80041dc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	699a      	ldr	r2, [r3, #24]
 80041d4:	4b06      	ldr	r3, [pc, #24]	@ (80041f0 <USB_DevInit+0x2b8>)
 80041d6:	4313      	orrs	r3, r2
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80041dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3718      	adds	r7, #24
 80041e2:	46bd      	mov	sp, r7
 80041e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80041e8:	b004      	add	sp, #16
 80041ea:	4770      	bx	lr
 80041ec:	803c3800 	.word	0x803c3800
 80041f0:	40000004 	.word	0x40000004

080041f4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b085      	sub	sp, #20
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
 80041fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80041fe:	2300      	movs	r3, #0
 8004200:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	3301      	adds	r3, #1
 8004206:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800420e:	d901      	bls.n	8004214 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	e01b      	b.n	800424c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	2b00      	cmp	r3, #0
 800421a:	daf2      	bge.n	8004202 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800421c:	2300      	movs	r3, #0
 800421e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	019b      	lsls	r3, r3, #6
 8004224:	f043 0220 	orr.w	r2, r3, #32
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	3301      	adds	r3, #1
 8004230:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004238:	d901      	bls.n	800423e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e006      	b.n	800424c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	691b      	ldr	r3, [r3, #16]
 8004242:	f003 0320 	and.w	r3, r3, #32
 8004246:	2b20      	cmp	r3, #32
 8004248:	d0f0      	beq.n	800422c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800424a:	2300      	movs	r3, #0
}
 800424c:	4618      	mov	r0, r3
 800424e:	3714      	adds	r7, #20
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr

08004258 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004258:	b480      	push	{r7}
 800425a:	b085      	sub	sp, #20
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004260:	2300      	movs	r3, #0
 8004262:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	3301      	adds	r3, #1
 8004268:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004270:	d901      	bls.n	8004276 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e018      	b.n	80042a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	691b      	ldr	r3, [r3, #16]
 800427a:	2b00      	cmp	r3, #0
 800427c:	daf2      	bge.n	8004264 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800427e:	2300      	movs	r3, #0
 8004280:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2210      	movs	r2, #16
 8004286:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	3301      	adds	r3, #1
 800428c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004294:	d901      	bls.n	800429a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004296:	2303      	movs	r3, #3
 8004298:	e006      	b.n	80042a8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	691b      	ldr	r3, [r3, #16]
 800429e:	f003 0310 	and.w	r3, r3, #16
 80042a2:	2b10      	cmp	r3, #16
 80042a4:	d0f0      	beq.n	8004288 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80042a6:	2300      	movs	r3, #0
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3714      	adds	r7, #20
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr

080042b4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b085      	sub	sp, #20
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	460b      	mov	r3, r1
 80042be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	78fb      	ldrb	r3, [r7, #3]
 80042ce:	68f9      	ldr	r1, [r7, #12]
 80042d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80042d4:	4313      	orrs	r3, r2
 80042d6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80042d8:	2300      	movs	r3, #0
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3714      	adds	r7, #20
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr

080042e6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80042e6:	b480      	push	{r7}
 80042e8:	b085      	sub	sp, #20
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68fa      	ldr	r2, [r7, #12]
 80042fc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004300:	f023 0303 	bic.w	r3, r3, #3
 8004304:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	68fa      	ldr	r2, [r7, #12]
 8004310:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004314:	f043 0302 	orr.w	r3, r3, #2
 8004318:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800431a:	2300      	movs	r3, #0
}
 800431c:	4618      	mov	r0, r3
 800431e:	3714      	adds	r7, #20
 8004320:	46bd      	mov	sp, r7
 8004322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004326:	4770      	bx	lr

08004328 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004328:	b480      	push	{r7}
 800432a:	b083      	sub	sp, #12
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	695b      	ldr	r3, [r3, #20]
 8004334:	f003 0301 	and.w	r3, r3, #1
}
 8004338:	4618      	mov	r0, r3
 800433a:	370c      	adds	r7, #12
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr

08004344 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004344:	b480      	push	{r7}
 8004346:	b085      	sub	sp, #20
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800434c:	2300      	movs	r3, #0
 800434e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	3301      	adds	r3, #1
 8004354:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800435c:	d901      	bls.n	8004362 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e022      	b.n	80043a8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	2b00      	cmp	r3, #0
 8004368:	daf2      	bge.n	8004350 <USB_CoreReset+0xc>

  count = 10U;
 800436a:	230a      	movs	r3, #10
 800436c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800436e:	e002      	b.n	8004376 <USB_CoreReset+0x32>
  {
    count--;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	3b01      	subs	r3, #1
 8004374:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d1f9      	bne.n	8004370 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	f043 0201 	orr.w	r2, r3, #1
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	3301      	adds	r3, #1
 800438c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004394:	d901      	bls.n	800439a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e006      	b.n	80043a8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	691b      	ldr	r3, [r3, #16]
 800439e:	f003 0301 	and.w	r3, r3, #1
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d0f0      	beq.n	8004388 <USB_CoreReset+0x44>

  return HAL_OK;
 80043a6:	2300      	movs	r3, #0
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3714      	adds	r7, #20
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr

080043b4 <siprintf>:
 80043b4:	b40e      	push	{r1, r2, r3}
 80043b6:	b510      	push	{r4, lr}
 80043b8:	b09d      	sub	sp, #116	@ 0x74
 80043ba:	ab1f      	add	r3, sp, #124	@ 0x7c
 80043bc:	9002      	str	r0, [sp, #8]
 80043be:	9006      	str	r0, [sp, #24]
 80043c0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80043c4:	480a      	ldr	r0, [pc, #40]	@ (80043f0 <siprintf+0x3c>)
 80043c6:	9107      	str	r1, [sp, #28]
 80043c8:	9104      	str	r1, [sp, #16]
 80043ca:	490a      	ldr	r1, [pc, #40]	@ (80043f4 <siprintf+0x40>)
 80043cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80043d0:	9105      	str	r1, [sp, #20]
 80043d2:	2400      	movs	r4, #0
 80043d4:	a902      	add	r1, sp, #8
 80043d6:	6800      	ldr	r0, [r0, #0]
 80043d8:	9301      	str	r3, [sp, #4]
 80043da:	941b      	str	r4, [sp, #108]	@ 0x6c
 80043dc:	f000 f994 	bl	8004708 <_svfiprintf_r>
 80043e0:	9b02      	ldr	r3, [sp, #8]
 80043e2:	701c      	strb	r4, [r3, #0]
 80043e4:	b01d      	add	sp, #116	@ 0x74
 80043e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043ea:	b003      	add	sp, #12
 80043ec:	4770      	bx	lr
 80043ee:	bf00      	nop
 80043f0:	2000000c 	.word	0x2000000c
 80043f4:	ffff0208 	.word	0xffff0208

080043f8 <memset>:
 80043f8:	4402      	add	r2, r0
 80043fa:	4603      	mov	r3, r0
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d100      	bne.n	8004402 <memset+0xa>
 8004400:	4770      	bx	lr
 8004402:	f803 1b01 	strb.w	r1, [r3], #1
 8004406:	e7f9      	b.n	80043fc <memset+0x4>

08004408 <__errno>:
 8004408:	4b01      	ldr	r3, [pc, #4]	@ (8004410 <__errno+0x8>)
 800440a:	6818      	ldr	r0, [r3, #0]
 800440c:	4770      	bx	lr
 800440e:	bf00      	nop
 8004410:	2000000c 	.word	0x2000000c

08004414 <__libc_init_array>:
 8004414:	b570      	push	{r4, r5, r6, lr}
 8004416:	4d0d      	ldr	r5, [pc, #52]	@ (800444c <__libc_init_array+0x38>)
 8004418:	4c0d      	ldr	r4, [pc, #52]	@ (8004450 <__libc_init_array+0x3c>)
 800441a:	1b64      	subs	r4, r4, r5
 800441c:	10a4      	asrs	r4, r4, #2
 800441e:	2600      	movs	r6, #0
 8004420:	42a6      	cmp	r6, r4
 8004422:	d109      	bne.n	8004438 <__libc_init_array+0x24>
 8004424:	4d0b      	ldr	r5, [pc, #44]	@ (8004454 <__libc_init_array+0x40>)
 8004426:	4c0c      	ldr	r4, [pc, #48]	@ (8004458 <__libc_init_array+0x44>)
 8004428:	f000 fc64 	bl	8004cf4 <_init>
 800442c:	1b64      	subs	r4, r4, r5
 800442e:	10a4      	asrs	r4, r4, #2
 8004430:	2600      	movs	r6, #0
 8004432:	42a6      	cmp	r6, r4
 8004434:	d105      	bne.n	8004442 <__libc_init_array+0x2e>
 8004436:	bd70      	pop	{r4, r5, r6, pc}
 8004438:	f855 3b04 	ldr.w	r3, [r5], #4
 800443c:	4798      	blx	r3
 800443e:	3601      	adds	r6, #1
 8004440:	e7ee      	b.n	8004420 <__libc_init_array+0xc>
 8004442:	f855 3b04 	ldr.w	r3, [r5], #4
 8004446:	4798      	blx	r3
 8004448:	3601      	adds	r6, #1
 800444a:	e7f2      	b.n	8004432 <__libc_init_array+0x1e>
 800444c:	08004da8 	.word	0x08004da8
 8004450:	08004da8 	.word	0x08004da8
 8004454:	08004da8 	.word	0x08004da8
 8004458:	08004dac 	.word	0x08004dac

0800445c <__retarget_lock_acquire_recursive>:
 800445c:	4770      	bx	lr

0800445e <__retarget_lock_release_recursive>:
 800445e:	4770      	bx	lr

08004460 <_free_r>:
 8004460:	b538      	push	{r3, r4, r5, lr}
 8004462:	4605      	mov	r5, r0
 8004464:	2900      	cmp	r1, #0
 8004466:	d041      	beq.n	80044ec <_free_r+0x8c>
 8004468:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800446c:	1f0c      	subs	r4, r1, #4
 800446e:	2b00      	cmp	r3, #0
 8004470:	bfb8      	it	lt
 8004472:	18e4      	addlt	r4, r4, r3
 8004474:	f000 f8e0 	bl	8004638 <__malloc_lock>
 8004478:	4a1d      	ldr	r2, [pc, #116]	@ (80044f0 <_free_r+0x90>)
 800447a:	6813      	ldr	r3, [r2, #0]
 800447c:	b933      	cbnz	r3, 800448c <_free_r+0x2c>
 800447e:	6063      	str	r3, [r4, #4]
 8004480:	6014      	str	r4, [r2, #0]
 8004482:	4628      	mov	r0, r5
 8004484:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004488:	f000 b8dc 	b.w	8004644 <__malloc_unlock>
 800448c:	42a3      	cmp	r3, r4
 800448e:	d908      	bls.n	80044a2 <_free_r+0x42>
 8004490:	6820      	ldr	r0, [r4, #0]
 8004492:	1821      	adds	r1, r4, r0
 8004494:	428b      	cmp	r3, r1
 8004496:	bf01      	itttt	eq
 8004498:	6819      	ldreq	r1, [r3, #0]
 800449a:	685b      	ldreq	r3, [r3, #4]
 800449c:	1809      	addeq	r1, r1, r0
 800449e:	6021      	streq	r1, [r4, #0]
 80044a0:	e7ed      	b.n	800447e <_free_r+0x1e>
 80044a2:	461a      	mov	r2, r3
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	b10b      	cbz	r3, 80044ac <_free_r+0x4c>
 80044a8:	42a3      	cmp	r3, r4
 80044aa:	d9fa      	bls.n	80044a2 <_free_r+0x42>
 80044ac:	6811      	ldr	r1, [r2, #0]
 80044ae:	1850      	adds	r0, r2, r1
 80044b0:	42a0      	cmp	r0, r4
 80044b2:	d10b      	bne.n	80044cc <_free_r+0x6c>
 80044b4:	6820      	ldr	r0, [r4, #0]
 80044b6:	4401      	add	r1, r0
 80044b8:	1850      	adds	r0, r2, r1
 80044ba:	4283      	cmp	r3, r0
 80044bc:	6011      	str	r1, [r2, #0]
 80044be:	d1e0      	bne.n	8004482 <_free_r+0x22>
 80044c0:	6818      	ldr	r0, [r3, #0]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	6053      	str	r3, [r2, #4]
 80044c6:	4408      	add	r0, r1
 80044c8:	6010      	str	r0, [r2, #0]
 80044ca:	e7da      	b.n	8004482 <_free_r+0x22>
 80044cc:	d902      	bls.n	80044d4 <_free_r+0x74>
 80044ce:	230c      	movs	r3, #12
 80044d0:	602b      	str	r3, [r5, #0]
 80044d2:	e7d6      	b.n	8004482 <_free_r+0x22>
 80044d4:	6820      	ldr	r0, [r4, #0]
 80044d6:	1821      	adds	r1, r4, r0
 80044d8:	428b      	cmp	r3, r1
 80044da:	bf04      	itt	eq
 80044dc:	6819      	ldreq	r1, [r3, #0]
 80044de:	685b      	ldreq	r3, [r3, #4]
 80044e0:	6063      	str	r3, [r4, #4]
 80044e2:	bf04      	itt	eq
 80044e4:	1809      	addeq	r1, r1, r0
 80044e6:	6021      	streq	r1, [r4, #0]
 80044e8:	6054      	str	r4, [r2, #4]
 80044ea:	e7ca      	b.n	8004482 <_free_r+0x22>
 80044ec:	bd38      	pop	{r3, r4, r5, pc}
 80044ee:	bf00      	nop
 80044f0:	200009e4 	.word	0x200009e4

080044f4 <sbrk_aligned>:
 80044f4:	b570      	push	{r4, r5, r6, lr}
 80044f6:	4e0f      	ldr	r6, [pc, #60]	@ (8004534 <sbrk_aligned+0x40>)
 80044f8:	460c      	mov	r4, r1
 80044fa:	6831      	ldr	r1, [r6, #0]
 80044fc:	4605      	mov	r5, r0
 80044fe:	b911      	cbnz	r1, 8004506 <sbrk_aligned+0x12>
 8004500:	f000 fba4 	bl	8004c4c <_sbrk_r>
 8004504:	6030      	str	r0, [r6, #0]
 8004506:	4621      	mov	r1, r4
 8004508:	4628      	mov	r0, r5
 800450a:	f000 fb9f 	bl	8004c4c <_sbrk_r>
 800450e:	1c43      	adds	r3, r0, #1
 8004510:	d103      	bne.n	800451a <sbrk_aligned+0x26>
 8004512:	f04f 34ff 	mov.w	r4, #4294967295
 8004516:	4620      	mov	r0, r4
 8004518:	bd70      	pop	{r4, r5, r6, pc}
 800451a:	1cc4      	adds	r4, r0, #3
 800451c:	f024 0403 	bic.w	r4, r4, #3
 8004520:	42a0      	cmp	r0, r4
 8004522:	d0f8      	beq.n	8004516 <sbrk_aligned+0x22>
 8004524:	1a21      	subs	r1, r4, r0
 8004526:	4628      	mov	r0, r5
 8004528:	f000 fb90 	bl	8004c4c <_sbrk_r>
 800452c:	3001      	adds	r0, #1
 800452e:	d1f2      	bne.n	8004516 <sbrk_aligned+0x22>
 8004530:	e7ef      	b.n	8004512 <sbrk_aligned+0x1e>
 8004532:	bf00      	nop
 8004534:	200009e0 	.word	0x200009e0

08004538 <_malloc_r>:
 8004538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800453c:	1ccd      	adds	r5, r1, #3
 800453e:	f025 0503 	bic.w	r5, r5, #3
 8004542:	3508      	adds	r5, #8
 8004544:	2d0c      	cmp	r5, #12
 8004546:	bf38      	it	cc
 8004548:	250c      	movcc	r5, #12
 800454a:	2d00      	cmp	r5, #0
 800454c:	4606      	mov	r6, r0
 800454e:	db01      	blt.n	8004554 <_malloc_r+0x1c>
 8004550:	42a9      	cmp	r1, r5
 8004552:	d904      	bls.n	800455e <_malloc_r+0x26>
 8004554:	230c      	movs	r3, #12
 8004556:	6033      	str	r3, [r6, #0]
 8004558:	2000      	movs	r0, #0
 800455a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800455e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004634 <_malloc_r+0xfc>
 8004562:	f000 f869 	bl	8004638 <__malloc_lock>
 8004566:	f8d8 3000 	ldr.w	r3, [r8]
 800456a:	461c      	mov	r4, r3
 800456c:	bb44      	cbnz	r4, 80045c0 <_malloc_r+0x88>
 800456e:	4629      	mov	r1, r5
 8004570:	4630      	mov	r0, r6
 8004572:	f7ff ffbf 	bl	80044f4 <sbrk_aligned>
 8004576:	1c43      	adds	r3, r0, #1
 8004578:	4604      	mov	r4, r0
 800457a:	d158      	bne.n	800462e <_malloc_r+0xf6>
 800457c:	f8d8 4000 	ldr.w	r4, [r8]
 8004580:	4627      	mov	r7, r4
 8004582:	2f00      	cmp	r7, #0
 8004584:	d143      	bne.n	800460e <_malloc_r+0xd6>
 8004586:	2c00      	cmp	r4, #0
 8004588:	d04b      	beq.n	8004622 <_malloc_r+0xea>
 800458a:	6823      	ldr	r3, [r4, #0]
 800458c:	4639      	mov	r1, r7
 800458e:	4630      	mov	r0, r6
 8004590:	eb04 0903 	add.w	r9, r4, r3
 8004594:	f000 fb5a 	bl	8004c4c <_sbrk_r>
 8004598:	4581      	cmp	r9, r0
 800459a:	d142      	bne.n	8004622 <_malloc_r+0xea>
 800459c:	6821      	ldr	r1, [r4, #0]
 800459e:	1a6d      	subs	r5, r5, r1
 80045a0:	4629      	mov	r1, r5
 80045a2:	4630      	mov	r0, r6
 80045a4:	f7ff ffa6 	bl	80044f4 <sbrk_aligned>
 80045a8:	3001      	adds	r0, #1
 80045aa:	d03a      	beq.n	8004622 <_malloc_r+0xea>
 80045ac:	6823      	ldr	r3, [r4, #0]
 80045ae:	442b      	add	r3, r5
 80045b0:	6023      	str	r3, [r4, #0]
 80045b2:	f8d8 3000 	ldr.w	r3, [r8]
 80045b6:	685a      	ldr	r2, [r3, #4]
 80045b8:	bb62      	cbnz	r2, 8004614 <_malloc_r+0xdc>
 80045ba:	f8c8 7000 	str.w	r7, [r8]
 80045be:	e00f      	b.n	80045e0 <_malloc_r+0xa8>
 80045c0:	6822      	ldr	r2, [r4, #0]
 80045c2:	1b52      	subs	r2, r2, r5
 80045c4:	d420      	bmi.n	8004608 <_malloc_r+0xd0>
 80045c6:	2a0b      	cmp	r2, #11
 80045c8:	d917      	bls.n	80045fa <_malloc_r+0xc2>
 80045ca:	1961      	adds	r1, r4, r5
 80045cc:	42a3      	cmp	r3, r4
 80045ce:	6025      	str	r5, [r4, #0]
 80045d0:	bf18      	it	ne
 80045d2:	6059      	strne	r1, [r3, #4]
 80045d4:	6863      	ldr	r3, [r4, #4]
 80045d6:	bf08      	it	eq
 80045d8:	f8c8 1000 	streq.w	r1, [r8]
 80045dc:	5162      	str	r2, [r4, r5]
 80045de:	604b      	str	r3, [r1, #4]
 80045e0:	4630      	mov	r0, r6
 80045e2:	f000 f82f 	bl	8004644 <__malloc_unlock>
 80045e6:	f104 000b 	add.w	r0, r4, #11
 80045ea:	1d23      	adds	r3, r4, #4
 80045ec:	f020 0007 	bic.w	r0, r0, #7
 80045f0:	1ac2      	subs	r2, r0, r3
 80045f2:	bf1c      	itt	ne
 80045f4:	1a1b      	subne	r3, r3, r0
 80045f6:	50a3      	strne	r3, [r4, r2]
 80045f8:	e7af      	b.n	800455a <_malloc_r+0x22>
 80045fa:	6862      	ldr	r2, [r4, #4]
 80045fc:	42a3      	cmp	r3, r4
 80045fe:	bf0c      	ite	eq
 8004600:	f8c8 2000 	streq.w	r2, [r8]
 8004604:	605a      	strne	r2, [r3, #4]
 8004606:	e7eb      	b.n	80045e0 <_malloc_r+0xa8>
 8004608:	4623      	mov	r3, r4
 800460a:	6864      	ldr	r4, [r4, #4]
 800460c:	e7ae      	b.n	800456c <_malloc_r+0x34>
 800460e:	463c      	mov	r4, r7
 8004610:	687f      	ldr	r7, [r7, #4]
 8004612:	e7b6      	b.n	8004582 <_malloc_r+0x4a>
 8004614:	461a      	mov	r2, r3
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	42a3      	cmp	r3, r4
 800461a:	d1fb      	bne.n	8004614 <_malloc_r+0xdc>
 800461c:	2300      	movs	r3, #0
 800461e:	6053      	str	r3, [r2, #4]
 8004620:	e7de      	b.n	80045e0 <_malloc_r+0xa8>
 8004622:	230c      	movs	r3, #12
 8004624:	6033      	str	r3, [r6, #0]
 8004626:	4630      	mov	r0, r6
 8004628:	f000 f80c 	bl	8004644 <__malloc_unlock>
 800462c:	e794      	b.n	8004558 <_malloc_r+0x20>
 800462e:	6005      	str	r5, [r0, #0]
 8004630:	e7d6      	b.n	80045e0 <_malloc_r+0xa8>
 8004632:	bf00      	nop
 8004634:	200009e4 	.word	0x200009e4

08004638 <__malloc_lock>:
 8004638:	4801      	ldr	r0, [pc, #4]	@ (8004640 <__malloc_lock+0x8>)
 800463a:	f7ff bf0f 	b.w	800445c <__retarget_lock_acquire_recursive>
 800463e:	bf00      	nop
 8004640:	200009dc 	.word	0x200009dc

08004644 <__malloc_unlock>:
 8004644:	4801      	ldr	r0, [pc, #4]	@ (800464c <__malloc_unlock+0x8>)
 8004646:	f7ff bf0a 	b.w	800445e <__retarget_lock_release_recursive>
 800464a:	bf00      	nop
 800464c:	200009dc 	.word	0x200009dc

08004650 <__ssputs_r>:
 8004650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004654:	688e      	ldr	r6, [r1, #8]
 8004656:	461f      	mov	r7, r3
 8004658:	42be      	cmp	r6, r7
 800465a:	680b      	ldr	r3, [r1, #0]
 800465c:	4682      	mov	sl, r0
 800465e:	460c      	mov	r4, r1
 8004660:	4690      	mov	r8, r2
 8004662:	d82d      	bhi.n	80046c0 <__ssputs_r+0x70>
 8004664:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004668:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800466c:	d026      	beq.n	80046bc <__ssputs_r+0x6c>
 800466e:	6965      	ldr	r5, [r4, #20]
 8004670:	6909      	ldr	r1, [r1, #16]
 8004672:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004676:	eba3 0901 	sub.w	r9, r3, r1
 800467a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800467e:	1c7b      	adds	r3, r7, #1
 8004680:	444b      	add	r3, r9
 8004682:	106d      	asrs	r5, r5, #1
 8004684:	429d      	cmp	r5, r3
 8004686:	bf38      	it	cc
 8004688:	461d      	movcc	r5, r3
 800468a:	0553      	lsls	r3, r2, #21
 800468c:	d527      	bpl.n	80046de <__ssputs_r+0x8e>
 800468e:	4629      	mov	r1, r5
 8004690:	f7ff ff52 	bl	8004538 <_malloc_r>
 8004694:	4606      	mov	r6, r0
 8004696:	b360      	cbz	r0, 80046f2 <__ssputs_r+0xa2>
 8004698:	6921      	ldr	r1, [r4, #16]
 800469a:	464a      	mov	r2, r9
 800469c:	f000 fae6 	bl	8004c6c <memcpy>
 80046a0:	89a3      	ldrh	r3, [r4, #12]
 80046a2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80046a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046aa:	81a3      	strh	r3, [r4, #12]
 80046ac:	6126      	str	r6, [r4, #16]
 80046ae:	6165      	str	r5, [r4, #20]
 80046b0:	444e      	add	r6, r9
 80046b2:	eba5 0509 	sub.w	r5, r5, r9
 80046b6:	6026      	str	r6, [r4, #0]
 80046b8:	60a5      	str	r5, [r4, #8]
 80046ba:	463e      	mov	r6, r7
 80046bc:	42be      	cmp	r6, r7
 80046be:	d900      	bls.n	80046c2 <__ssputs_r+0x72>
 80046c0:	463e      	mov	r6, r7
 80046c2:	6820      	ldr	r0, [r4, #0]
 80046c4:	4632      	mov	r2, r6
 80046c6:	4641      	mov	r1, r8
 80046c8:	f000 faa6 	bl	8004c18 <memmove>
 80046cc:	68a3      	ldr	r3, [r4, #8]
 80046ce:	1b9b      	subs	r3, r3, r6
 80046d0:	60a3      	str	r3, [r4, #8]
 80046d2:	6823      	ldr	r3, [r4, #0]
 80046d4:	4433      	add	r3, r6
 80046d6:	6023      	str	r3, [r4, #0]
 80046d8:	2000      	movs	r0, #0
 80046da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046de:	462a      	mov	r2, r5
 80046e0:	f000 fad2 	bl	8004c88 <_realloc_r>
 80046e4:	4606      	mov	r6, r0
 80046e6:	2800      	cmp	r0, #0
 80046e8:	d1e0      	bne.n	80046ac <__ssputs_r+0x5c>
 80046ea:	6921      	ldr	r1, [r4, #16]
 80046ec:	4650      	mov	r0, sl
 80046ee:	f7ff feb7 	bl	8004460 <_free_r>
 80046f2:	230c      	movs	r3, #12
 80046f4:	f8ca 3000 	str.w	r3, [sl]
 80046f8:	89a3      	ldrh	r3, [r4, #12]
 80046fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046fe:	81a3      	strh	r3, [r4, #12]
 8004700:	f04f 30ff 	mov.w	r0, #4294967295
 8004704:	e7e9      	b.n	80046da <__ssputs_r+0x8a>
	...

08004708 <_svfiprintf_r>:
 8004708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800470c:	4698      	mov	r8, r3
 800470e:	898b      	ldrh	r3, [r1, #12]
 8004710:	061b      	lsls	r3, r3, #24
 8004712:	b09d      	sub	sp, #116	@ 0x74
 8004714:	4607      	mov	r7, r0
 8004716:	460d      	mov	r5, r1
 8004718:	4614      	mov	r4, r2
 800471a:	d510      	bpl.n	800473e <_svfiprintf_r+0x36>
 800471c:	690b      	ldr	r3, [r1, #16]
 800471e:	b973      	cbnz	r3, 800473e <_svfiprintf_r+0x36>
 8004720:	2140      	movs	r1, #64	@ 0x40
 8004722:	f7ff ff09 	bl	8004538 <_malloc_r>
 8004726:	6028      	str	r0, [r5, #0]
 8004728:	6128      	str	r0, [r5, #16]
 800472a:	b930      	cbnz	r0, 800473a <_svfiprintf_r+0x32>
 800472c:	230c      	movs	r3, #12
 800472e:	603b      	str	r3, [r7, #0]
 8004730:	f04f 30ff 	mov.w	r0, #4294967295
 8004734:	b01d      	add	sp, #116	@ 0x74
 8004736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800473a:	2340      	movs	r3, #64	@ 0x40
 800473c:	616b      	str	r3, [r5, #20]
 800473e:	2300      	movs	r3, #0
 8004740:	9309      	str	r3, [sp, #36]	@ 0x24
 8004742:	2320      	movs	r3, #32
 8004744:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004748:	f8cd 800c 	str.w	r8, [sp, #12]
 800474c:	2330      	movs	r3, #48	@ 0x30
 800474e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80048ec <_svfiprintf_r+0x1e4>
 8004752:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004756:	f04f 0901 	mov.w	r9, #1
 800475a:	4623      	mov	r3, r4
 800475c:	469a      	mov	sl, r3
 800475e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004762:	b10a      	cbz	r2, 8004768 <_svfiprintf_r+0x60>
 8004764:	2a25      	cmp	r2, #37	@ 0x25
 8004766:	d1f9      	bne.n	800475c <_svfiprintf_r+0x54>
 8004768:	ebba 0b04 	subs.w	fp, sl, r4
 800476c:	d00b      	beq.n	8004786 <_svfiprintf_r+0x7e>
 800476e:	465b      	mov	r3, fp
 8004770:	4622      	mov	r2, r4
 8004772:	4629      	mov	r1, r5
 8004774:	4638      	mov	r0, r7
 8004776:	f7ff ff6b 	bl	8004650 <__ssputs_r>
 800477a:	3001      	adds	r0, #1
 800477c:	f000 80a7 	beq.w	80048ce <_svfiprintf_r+0x1c6>
 8004780:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004782:	445a      	add	r2, fp
 8004784:	9209      	str	r2, [sp, #36]	@ 0x24
 8004786:	f89a 3000 	ldrb.w	r3, [sl]
 800478a:	2b00      	cmp	r3, #0
 800478c:	f000 809f 	beq.w	80048ce <_svfiprintf_r+0x1c6>
 8004790:	2300      	movs	r3, #0
 8004792:	f04f 32ff 	mov.w	r2, #4294967295
 8004796:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800479a:	f10a 0a01 	add.w	sl, sl, #1
 800479e:	9304      	str	r3, [sp, #16]
 80047a0:	9307      	str	r3, [sp, #28]
 80047a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80047a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80047a8:	4654      	mov	r4, sl
 80047aa:	2205      	movs	r2, #5
 80047ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047b0:	484e      	ldr	r0, [pc, #312]	@ (80048ec <_svfiprintf_r+0x1e4>)
 80047b2:	f7fb fd45 	bl	8000240 <memchr>
 80047b6:	9a04      	ldr	r2, [sp, #16]
 80047b8:	b9d8      	cbnz	r0, 80047f2 <_svfiprintf_r+0xea>
 80047ba:	06d0      	lsls	r0, r2, #27
 80047bc:	bf44      	itt	mi
 80047be:	2320      	movmi	r3, #32
 80047c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80047c4:	0711      	lsls	r1, r2, #28
 80047c6:	bf44      	itt	mi
 80047c8:	232b      	movmi	r3, #43	@ 0x2b
 80047ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80047ce:	f89a 3000 	ldrb.w	r3, [sl]
 80047d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80047d4:	d015      	beq.n	8004802 <_svfiprintf_r+0xfa>
 80047d6:	9a07      	ldr	r2, [sp, #28]
 80047d8:	4654      	mov	r4, sl
 80047da:	2000      	movs	r0, #0
 80047dc:	f04f 0c0a 	mov.w	ip, #10
 80047e0:	4621      	mov	r1, r4
 80047e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80047e6:	3b30      	subs	r3, #48	@ 0x30
 80047e8:	2b09      	cmp	r3, #9
 80047ea:	d94b      	bls.n	8004884 <_svfiprintf_r+0x17c>
 80047ec:	b1b0      	cbz	r0, 800481c <_svfiprintf_r+0x114>
 80047ee:	9207      	str	r2, [sp, #28]
 80047f0:	e014      	b.n	800481c <_svfiprintf_r+0x114>
 80047f2:	eba0 0308 	sub.w	r3, r0, r8
 80047f6:	fa09 f303 	lsl.w	r3, r9, r3
 80047fa:	4313      	orrs	r3, r2
 80047fc:	9304      	str	r3, [sp, #16]
 80047fe:	46a2      	mov	sl, r4
 8004800:	e7d2      	b.n	80047a8 <_svfiprintf_r+0xa0>
 8004802:	9b03      	ldr	r3, [sp, #12]
 8004804:	1d19      	adds	r1, r3, #4
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	9103      	str	r1, [sp, #12]
 800480a:	2b00      	cmp	r3, #0
 800480c:	bfbb      	ittet	lt
 800480e:	425b      	neglt	r3, r3
 8004810:	f042 0202 	orrlt.w	r2, r2, #2
 8004814:	9307      	strge	r3, [sp, #28]
 8004816:	9307      	strlt	r3, [sp, #28]
 8004818:	bfb8      	it	lt
 800481a:	9204      	strlt	r2, [sp, #16]
 800481c:	7823      	ldrb	r3, [r4, #0]
 800481e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004820:	d10a      	bne.n	8004838 <_svfiprintf_r+0x130>
 8004822:	7863      	ldrb	r3, [r4, #1]
 8004824:	2b2a      	cmp	r3, #42	@ 0x2a
 8004826:	d132      	bne.n	800488e <_svfiprintf_r+0x186>
 8004828:	9b03      	ldr	r3, [sp, #12]
 800482a:	1d1a      	adds	r2, r3, #4
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	9203      	str	r2, [sp, #12]
 8004830:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004834:	3402      	adds	r4, #2
 8004836:	9305      	str	r3, [sp, #20]
 8004838:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80048fc <_svfiprintf_r+0x1f4>
 800483c:	7821      	ldrb	r1, [r4, #0]
 800483e:	2203      	movs	r2, #3
 8004840:	4650      	mov	r0, sl
 8004842:	f7fb fcfd 	bl	8000240 <memchr>
 8004846:	b138      	cbz	r0, 8004858 <_svfiprintf_r+0x150>
 8004848:	9b04      	ldr	r3, [sp, #16]
 800484a:	eba0 000a 	sub.w	r0, r0, sl
 800484e:	2240      	movs	r2, #64	@ 0x40
 8004850:	4082      	lsls	r2, r0
 8004852:	4313      	orrs	r3, r2
 8004854:	3401      	adds	r4, #1
 8004856:	9304      	str	r3, [sp, #16]
 8004858:	f814 1b01 	ldrb.w	r1, [r4], #1
 800485c:	4824      	ldr	r0, [pc, #144]	@ (80048f0 <_svfiprintf_r+0x1e8>)
 800485e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004862:	2206      	movs	r2, #6
 8004864:	f7fb fcec 	bl	8000240 <memchr>
 8004868:	2800      	cmp	r0, #0
 800486a:	d036      	beq.n	80048da <_svfiprintf_r+0x1d2>
 800486c:	4b21      	ldr	r3, [pc, #132]	@ (80048f4 <_svfiprintf_r+0x1ec>)
 800486e:	bb1b      	cbnz	r3, 80048b8 <_svfiprintf_r+0x1b0>
 8004870:	9b03      	ldr	r3, [sp, #12]
 8004872:	3307      	adds	r3, #7
 8004874:	f023 0307 	bic.w	r3, r3, #7
 8004878:	3308      	adds	r3, #8
 800487a:	9303      	str	r3, [sp, #12]
 800487c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800487e:	4433      	add	r3, r6
 8004880:	9309      	str	r3, [sp, #36]	@ 0x24
 8004882:	e76a      	b.n	800475a <_svfiprintf_r+0x52>
 8004884:	fb0c 3202 	mla	r2, ip, r2, r3
 8004888:	460c      	mov	r4, r1
 800488a:	2001      	movs	r0, #1
 800488c:	e7a8      	b.n	80047e0 <_svfiprintf_r+0xd8>
 800488e:	2300      	movs	r3, #0
 8004890:	3401      	adds	r4, #1
 8004892:	9305      	str	r3, [sp, #20]
 8004894:	4619      	mov	r1, r3
 8004896:	f04f 0c0a 	mov.w	ip, #10
 800489a:	4620      	mov	r0, r4
 800489c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80048a0:	3a30      	subs	r2, #48	@ 0x30
 80048a2:	2a09      	cmp	r2, #9
 80048a4:	d903      	bls.n	80048ae <_svfiprintf_r+0x1a6>
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d0c6      	beq.n	8004838 <_svfiprintf_r+0x130>
 80048aa:	9105      	str	r1, [sp, #20]
 80048ac:	e7c4      	b.n	8004838 <_svfiprintf_r+0x130>
 80048ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80048b2:	4604      	mov	r4, r0
 80048b4:	2301      	movs	r3, #1
 80048b6:	e7f0      	b.n	800489a <_svfiprintf_r+0x192>
 80048b8:	ab03      	add	r3, sp, #12
 80048ba:	9300      	str	r3, [sp, #0]
 80048bc:	462a      	mov	r2, r5
 80048be:	4b0e      	ldr	r3, [pc, #56]	@ (80048f8 <_svfiprintf_r+0x1f0>)
 80048c0:	a904      	add	r1, sp, #16
 80048c2:	4638      	mov	r0, r7
 80048c4:	f3af 8000 	nop.w
 80048c8:	1c42      	adds	r2, r0, #1
 80048ca:	4606      	mov	r6, r0
 80048cc:	d1d6      	bne.n	800487c <_svfiprintf_r+0x174>
 80048ce:	89ab      	ldrh	r3, [r5, #12]
 80048d0:	065b      	lsls	r3, r3, #25
 80048d2:	f53f af2d 	bmi.w	8004730 <_svfiprintf_r+0x28>
 80048d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80048d8:	e72c      	b.n	8004734 <_svfiprintf_r+0x2c>
 80048da:	ab03      	add	r3, sp, #12
 80048dc:	9300      	str	r3, [sp, #0]
 80048de:	462a      	mov	r2, r5
 80048e0:	4b05      	ldr	r3, [pc, #20]	@ (80048f8 <_svfiprintf_r+0x1f0>)
 80048e2:	a904      	add	r1, sp, #16
 80048e4:	4638      	mov	r0, r7
 80048e6:	f000 f879 	bl	80049dc <_printf_i>
 80048ea:	e7ed      	b.n	80048c8 <_svfiprintf_r+0x1c0>
 80048ec:	08004d6c 	.word	0x08004d6c
 80048f0:	08004d76 	.word	0x08004d76
 80048f4:	00000000 	.word	0x00000000
 80048f8:	08004651 	.word	0x08004651
 80048fc:	08004d72 	.word	0x08004d72

08004900 <_printf_common>:
 8004900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004904:	4616      	mov	r6, r2
 8004906:	4698      	mov	r8, r3
 8004908:	688a      	ldr	r2, [r1, #8]
 800490a:	690b      	ldr	r3, [r1, #16]
 800490c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004910:	4293      	cmp	r3, r2
 8004912:	bfb8      	it	lt
 8004914:	4613      	movlt	r3, r2
 8004916:	6033      	str	r3, [r6, #0]
 8004918:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800491c:	4607      	mov	r7, r0
 800491e:	460c      	mov	r4, r1
 8004920:	b10a      	cbz	r2, 8004926 <_printf_common+0x26>
 8004922:	3301      	adds	r3, #1
 8004924:	6033      	str	r3, [r6, #0]
 8004926:	6823      	ldr	r3, [r4, #0]
 8004928:	0699      	lsls	r1, r3, #26
 800492a:	bf42      	ittt	mi
 800492c:	6833      	ldrmi	r3, [r6, #0]
 800492e:	3302      	addmi	r3, #2
 8004930:	6033      	strmi	r3, [r6, #0]
 8004932:	6825      	ldr	r5, [r4, #0]
 8004934:	f015 0506 	ands.w	r5, r5, #6
 8004938:	d106      	bne.n	8004948 <_printf_common+0x48>
 800493a:	f104 0a19 	add.w	sl, r4, #25
 800493e:	68e3      	ldr	r3, [r4, #12]
 8004940:	6832      	ldr	r2, [r6, #0]
 8004942:	1a9b      	subs	r3, r3, r2
 8004944:	42ab      	cmp	r3, r5
 8004946:	dc26      	bgt.n	8004996 <_printf_common+0x96>
 8004948:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800494c:	6822      	ldr	r2, [r4, #0]
 800494e:	3b00      	subs	r3, #0
 8004950:	bf18      	it	ne
 8004952:	2301      	movne	r3, #1
 8004954:	0692      	lsls	r2, r2, #26
 8004956:	d42b      	bmi.n	80049b0 <_printf_common+0xb0>
 8004958:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800495c:	4641      	mov	r1, r8
 800495e:	4638      	mov	r0, r7
 8004960:	47c8      	blx	r9
 8004962:	3001      	adds	r0, #1
 8004964:	d01e      	beq.n	80049a4 <_printf_common+0xa4>
 8004966:	6823      	ldr	r3, [r4, #0]
 8004968:	6922      	ldr	r2, [r4, #16]
 800496a:	f003 0306 	and.w	r3, r3, #6
 800496e:	2b04      	cmp	r3, #4
 8004970:	bf02      	ittt	eq
 8004972:	68e5      	ldreq	r5, [r4, #12]
 8004974:	6833      	ldreq	r3, [r6, #0]
 8004976:	1aed      	subeq	r5, r5, r3
 8004978:	68a3      	ldr	r3, [r4, #8]
 800497a:	bf0c      	ite	eq
 800497c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004980:	2500      	movne	r5, #0
 8004982:	4293      	cmp	r3, r2
 8004984:	bfc4      	itt	gt
 8004986:	1a9b      	subgt	r3, r3, r2
 8004988:	18ed      	addgt	r5, r5, r3
 800498a:	2600      	movs	r6, #0
 800498c:	341a      	adds	r4, #26
 800498e:	42b5      	cmp	r5, r6
 8004990:	d11a      	bne.n	80049c8 <_printf_common+0xc8>
 8004992:	2000      	movs	r0, #0
 8004994:	e008      	b.n	80049a8 <_printf_common+0xa8>
 8004996:	2301      	movs	r3, #1
 8004998:	4652      	mov	r2, sl
 800499a:	4641      	mov	r1, r8
 800499c:	4638      	mov	r0, r7
 800499e:	47c8      	blx	r9
 80049a0:	3001      	adds	r0, #1
 80049a2:	d103      	bne.n	80049ac <_printf_common+0xac>
 80049a4:	f04f 30ff 	mov.w	r0, #4294967295
 80049a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049ac:	3501      	adds	r5, #1
 80049ae:	e7c6      	b.n	800493e <_printf_common+0x3e>
 80049b0:	18e1      	adds	r1, r4, r3
 80049b2:	1c5a      	adds	r2, r3, #1
 80049b4:	2030      	movs	r0, #48	@ 0x30
 80049b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80049ba:	4422      	add	r2, r4
 80049bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80049c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80049c4:	3302      	adds	r3, #2
 80049c6:	e7c7      	b.n	8004958 <_printf_common+0x58>
 80049c8:	2301      	movs	r3, #1
 80049ca:	4622      	mov	r2, r4
 80049cc:	4641      	mov	r1, r8
 80049ce:	4638      	mov	r0, r7
 80049d0:	47c8      	blx	r9
 80049d2:	3001      	adds	r0, #1
 80049d4:	d0e6      	beq.n	80049a4 <_printf_common+0xa4>
 80049d6:	3601      	adds	r6, #1
 80049d8:	e7d9      	b.n	800498e <_printf_common+0x8e>
	...

080049dc <_printf_i>:
 80049dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80049e0:	7e0f      	ldrb	r7, [r1, #24]
 80049e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80049e4:	2f78      	cmp	r7, #120	@ 0x78
 80049e6:	4691      	mov	r9, r2
 80049e8:	4680      	mov	r8, r0
 80049ea:	460c      	mov	r4, r1
 80049ec:	469a      	mov	sl, r3
 80049ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80049f2:	d807      	bhi.n	8004a04 <_printf_i+0x28>
 80049f4:	2f62      	cmp	r7, #98	@ 0x62
 80049f6:	d80a      	bhi.n	8004a0e <_printf_i+0x32>
 80049f8:	2f00      	cmp	r7, #0
 80049fa:	f000 80d1 	beq.w	8004ba0 <_printf_i+0x1c4>
 80049fe:	2f58      	cmp	r7, #88	@ 0x58
 8004a00:	f000 80b8 	beq.w	8004b74 <_printf_i+0x198>
 8004a04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a08:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004a0c:	e03a      	b.n	8004a84 <_printf_i+0xa8>
 8004a0e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004a12:	2b15      	cmp	r3, #21
 8004a14:	d8f6      	bhi.n	8004a04 <_printf_i+0x28>
 8004a16:	a101      	add	r1, pc, #4	@ (adr r1, 8004a1c <_printf_i+0x40>)
 8004a18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004a1c:	08004a75 	.word	0x08004a75
 8004a20:	08004a89 	.word	0x08004a89
 8004a24:	08004a05 	.word	0x08004a05
 8004a28:	08004a05 	.word	0x08004a05
 8004a2c:	08004a05 	.word	0x08004a05
 8004a30:	08004a05 	.word	0x08004a05
 8004a34:	08004a89 	.word	0x08004a89
 8004a38:	08004a05 	.word	0x08004a05
 8004a3c:	08004a05 	.word	0x08004a05
 8004a40:	08004a05 	.word	0x08004a05
 8004a44:	08004a05 	.word	0x08004a05
 8004a48:	08004b87 	.word	0x08004b87
 8004a4c:	08004ab3 	.word	0x08004ab3
 8004a50:	08004b41 	.word	0x08004b41
 8004a54:	08004a05 	.word	0x08004a05
 8004a58:	08004a05 	.word	0x08004a05
 8004a5c:	08004ba9 	.word	0x08004ba9
 8004a60:	08004a05 	.word	0x08004a05
 8004a64:	08004ab3 	.word	0x08004ab3
 8004a68:	08004a05 	.word	0x08004a05
 8004a6c:	08004a05 	.word	0x08004a05
 8004a70:	08004b49 	.word	0x08004b49
 8004a74:	6833      	ldr	r3, [r6, #0]
 8004a76:	1d1a      	adds	r2, r3, #4
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	6032      	str	r2, [r6, #0]
 8004a7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a80:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004a84:	2301      	movs	r3, #1
 8004a86:	e09c      	b.n	8004bc2 <_printf_i+0x1e6>
 8004a88:	6833      	ldr	r3, [r6, #0]
 8004a8a:	6820      	ldr	r0, [r4, #0]
 8004a8c:	1d19      	adds	r1, r3, #4
 8004a8e:	6031      	str	r1, [r6, #0]
 8004a90:	0606      	lsls	r6, r0, #24
 8004a92:	d501      	bpl.n	8004a98 <_printf_i+0xbc>
 8004a94:	681d      	ldr	r5, [r3, #0]
 8004a96:	e003      	b.n	8004aa0 <_printf_i+0xc4>
 8004a98:	0645      	lsls	r5, r0, #25
 8004a9a:	d5fb      	bpl.n	8004a94 <_printf_i+0xb8>
 8004a9c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004aa0:	2d00      	cmp	r5, #0
 8004aa2:	da03      	bge.n	8004aac <_printf_i+0xd0>
 8004aa4:	232d      	movs	r3, #45	@ 0x2d
 8004aa6:	426d      	negs	r5, r5
 8004aa8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004aac:	4858      	ldr	r0, [pc, #352]	@ (8004c10 <_printf_i+0x234>)
 8004aae:	230a      	movs	r3, #10
 8004ab0:	e011      	b.n	8004ad6 <_printf_i+0xfa>
 8004ab2:	6821      	ldr	r1, [r4, #0]
 8004ab4:	6833      	ldr	r3, [r6, #0]
 8004ab6:	0608      	lsls	r0, r1, #24
 8004ab8:	f853 5b04 	ldr.w	r5, [r3], #4
 8004abc:	d402      	bmi.n	8004ac4 <_printf_i+0xe8>
 8004abe:	0649      	lsls	r1, r1, #25
 8004ac0:	bf48      	it	mi
 8004ac2:	b2ad      	uxthmi	r5, r5
 8004ac4:	2f6f      	cmp	r7, #111	@ 0x6f
 8004ac6:	4852      	ldr	r0, [pc, #328]	@ (8004c10 <_printf_i+0x234>)
 8004ac8:	6033      	str	r3, [r6, #0]
 8004aca:	bf14      	ite	ne
 8004acc:	230a      	movne	r3, #10
 8004ace:	2308      	moveq	r3, #8
 8004ad0:	2100      	movs	r1, #0
 8004ad2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004ad6:	6866      	ldr	r6, [r4, #4]
 8004ad8:	60a6      	str	r6, [r4, #8]
 8004ada:	2e00      	cmp	r6, #0
 8004adc:	db05      	blt.n	8004aea <_printf_i+0x10e>
 8004ade:	6821      	ldr	r1, [r4, #0]
 8004ae0:	432e      	orrs	r6, r5
 8004ae2:	f021 0104 	bic.w	r1, r1, #4
 8004ae6:	6021      	str	r1, [r4, #0]
 8004ae8:	d04b      	beq.n	8004b82 <_printf_i+0x1a6>
 8004aea:	4616      	mov	r6, r2
 8004aec:	fbb5 f1f3 	udiv	r1, r5, r3
 8004af0:	fb03 5711 	mls	r7, r3, r1, r5
 8004af4:	5dc7      	ldrb	r7, [r0, r7]
 8004af6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004afa:	462f      	mov	r7, r5
 8004afc:	42bb      	cmp	r3, r7
 8004afe:	460d      	mov	r5, r1
 8004b00:	d9f4      	bls.n	8004aec <_printf_i+0x110>
 8004b02:	2b08      	cmp	r3, #8
 8004b04:	d10b      	bne.n	8004b1e <_printf_i+0x142>
 8004b06:	6823      	ldr	r3, [r4, #0]
 8004b08:	07df      	lsls	r7, r3, #31
 8004b0a:	d508      	bpl.n	8004b1e <_printf_i+0x142>
 8004b0c:	6923      	ldr	r3, [r4, #16]
 8004b0e:	6861      	ldr	r1, [r4, #4]
 8004b10:	4299      	cmp	r1, r3
 8004b12:	bfde      	ittt	le
 8004b14:	2330      	movle	r3, #48	@ 0x30
 8004b16:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004b1a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004b1e:	1b92      	subs	r2, r2, r6
 8004b20:	6122      	str	r2, [r4, #16]
 8004b22:	f8cd a000 	str.w	sl, [sp]
 8004b26:	464b      	mov	r3, r9
 8004b28:	aa03      	add	r2, sp, #12
 8004b2a:	4621      	mov	r1, r4
 8004b2c:	4640      	mov	r0, r8
 8004b2e:	f7ff fee7 	bl	8004900 <_printf_common>
 8004b32:	3001      	adds	r0, #1
 8004b34:	d14a      	bne.n	8004bcc <_printf_i+0x1f0>
 8004b36:	f04f 30ff 	mov.w	r0, #4294967295
 8004b3a:	b004      	add	sp, #16
 8004b3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b40:	6823      	ldr	r3, [r4, #0]
 8004b42:	f043 0320 	orr.w	r3, r3, #32
 8004b46:	6023      	str	r3, [r4, #0]
 8004b48:	4832      	ldr	r0, [pc, #200]	@ (8004c14 <_printf_i+0x238>)
 8004b4a:	2778      	movs	r7, #120	@ 0x78
 8004b4c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004b50:	6823      	ldr	r3, [r4, #0]
 8004b52:	6831      	ldr	r1, [r6, #0]
 8004b54:	061f      	lsls	r7, r3, #24
 8004b56:	f851 5b04 	ldr.w	r5, [r1], #4
 8004b5a:	d402      	bmi.n	8004b62 <_printf_i+0x186>
 8004b5c:	065f      	lsls	r7, r3, #25
 8004b5e:	bf48      	it	mi
 8004b60:	b2ad      	uxthmi	r5, r5
 8004b62:	6031      	str	r1, [r6, #0]
 8004b64:	07d9      	lsls	r1, r3, #31
 8004b66:	bf44      	itt	mi
 8004b68:	f043 0320 	orrmi.w	r3, r3, #32
 8004b6c:	6023      	strmi	r3, [r4, #0]
 8004b6e:	b11d      	cbz	r5, 8004b78 <_printf_i+0x19c>
 8004b70:	2310      	movs	r3, #16
 8004b72:	e7ad      	b.n	8004ad0 <_printf_i+0xf4>
 8004b74:	4826      	ldr	r0, [pc, #152]	@ (8004c10 <_printf_i+0x234>)
 8004b76:	e7e9      	b.n	8004b4c <_printf_i+0x170>
 8004b78:	6823      	ldr	r3, [r4, #0]
 8004b7a:	f023 0320 	bic.w	r3, r3, #32
 8004b7e:	6023      	str	r3, [r4, #0]
 8004b80:	e7f6      	b.n	8004b70 <_printf_i+0x194>
 8004b82:	4616      	mov	r6, r2
 8004b84:	e7bd      	b.n	8004b02 <_printf_i+0x126>
 8004b86:	6833      	ldr	r3, [r6, #0]
 8004b88:	6825      	ldr	r5, [r4, #0]
 8004b8a:	6961      	ldr	r1, [r4, #20]
 8004b8c:	1d18      	adds	r0, r3, #4
 8004b8e:	6030      	str	r0, [r6, #0]
 8004b90:	062e      	lsls	r6, r5, #24
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	d501      	bpl.n	8004b9a <_printf_i+0x1be>
 8004b96:	6019      	str	r1, [r3, #0]
 8004b98:	e002      	b.n	8004ba0 <_printf_i+0x1c4>
 8004b9a:	0668      	lsls	r0, r5, #25
 8004b9c:	d5fb      	bpl.n	8004b96 <_printf_i+0x1ba>
 8004b9e:	8019      	strh	r1, [r3, #0]
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	6123      	str	r3, [r4, #16]
 8004ba4:	4616      	mov	r6, r2
 8004ba6:	e7bc      	b.n	8004b22 <_printf_i+0x146>
 8004ba8:	6833      	ldr	r3, [r6, #0]
 8004baa:	1d1a      	adds	r2, r3, #4
 8004bac:	6032      	str	r2, [r6, #0]
 8004bae:	681e      	ldr	r6, [r3, #0]
 8004bb0:	6862      	ldr	r2, [r4, #4]
 8004bb2:	2100      	movs	r1, #0
 8004bb4:	4630      	mov	r0, r6
 8004bb6:	f7fb fb43 	bl	8000240 <memchr>
 8004bba:	b108      	cbz	r0, 8004bc0 <_printf_i+0x1e4>
 8004bbc:	1b80      	subs	r0, r0, r6
 8004bbe:	6060      	str	r0, [r4, #4]
 8004bc0:	6863      	ldr	r3, [r4, #4]
 8004bc2:	6123      	str	r3, [r4, #16]
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004bca:	e7aa      	b.n	8004b22 <_printf_i+0x146>
 8004bcc:	6923      	ldr	r3, [r4, #16]
 8004bce:	4632      	mov	r2, r6
 8004bd0:	4649      	mov	r1, r9
 8004bd2:	4640      	mov	r0, r8
 8004bd4:	47d0      	blx	sl
 8004bd6:	3001      	adds	r0, #1
 8004bd8:	d0ad      	beq.n	8004b36 <_printf_i+0x15a>
 8004bda:	6823      	ldr	r3, [r4, #0]
 8004bdc:	079b      	lsls	r3, r3, #30
 8004bde:	d413      	bmi.n	8004c08 <_printf_i+0x22c>
 8004be0:	68e0      	ldr	r0, [r4, #12]
 8004be2:	9b03      	ldr	r3, [sp, #12]
 8004be4:	4298      	cmp	r0, r3
 8004be6:	bfb8      	it	lt
 8004be8:	4618      	movlt	r0, r3
 8004bea:	e7a6      	b.n	8004b3a <_printf_i+0x15e>
 8004bec:	2301      	movs	r3, #1
 8004bee:	4632      	mov	r2, r6
 8004bf0:	4649      	mov	r1, r9
 8004bf2:	4640      	mov	r0, r8
 8004bf4:	47d0      	blx	sl
 8004bf6:	3001      	adds	r0, #1
 8004bf8:	d09d      	beq.n	8004b36 <_printf_i+0x15a>
 8004bfa:	3501      	adds	r5, #1
 8004bfc:	68e3      	ldr	r3, [r4, #12]
 8004bfe:	9903      	ldr	r1, [sp, #12]
 8004c00:	1a5b      	subs	r3, r3, r1
 8004c02:	42ab      	cmp	r3, r5
 8004c04:	dcf2      	bgt.n	8004bec <_printf_i+0x210>
 8004c06:	e7eb      	b.n	8004be0 <_printf_i+0x204>
 8004c08:	2500      	movs	r5, #0
 8004c0a:	f104 0619 	add.w	r6, r4, #25
 8004c0e:	e7f5      	b.n	8004bfc <_printf_i+0x220>
 8004c10:	08004d7d 	.word	0x08004d7d
 8004c14:	08004d8e 	.word	0x08004d8e

08004c18 <memmove>:
 8004c18:	4288      	cmp	r0, r1
 8004c1a:	b510      	push	{r4, lr}
 8004c1c:	eb01 0402 	add.w	r4, r1, r2
 8004c20:	d902      	bls.n	8004c28 <memmove+0x10>
 8004c22:	4284      	cmp	r4, r0
 8004c24:	4623      	mov	r3, r4
 8004c26:	d807      	bhi.n	8004c38 <memmove+0x20>
 8004c28:	1e43      	subs	r3, r0, #1
 8004c2a:	42a1      	cmp	r1, r4
 8004c2c:	d008      	beq.n	8004c40 <memmove+0x28>
 8004c2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c32:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004c36:	e7f8      	b.n	8004c2a <memmove+0x12>
 8004c38:	4402      	add	r2, r0
 8004c3a:	4601      	mov	r1, r0
 8004c3c:	428a      	cmp	r2, r1
 8004c3e:	d100      	bne.n	8004c42 <memmove+0x2a>
 8004c40:	bd10      	pop	{r4, pc}
 8004c42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004c46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004c4a:	e7f7      	b.n	8004c3c <memmove+0x24>

08004c4c <_sbrk_r>:
 8004c4c:	b538      	push	{r3, r4, r5, lr}
 8004c4e:	4d06      	ldr	r5, [pc, #24]	@ (8004c68 <_sbrk_r+0x1c>)
 8004c50:	2300      	movs	r3, #0
 8004c52:	4604      	mov	r4, r0
 8004c54:	4608      	mov	r0, r1
 8004c56:	602b      	str	r3, [r5, #0]
 8004c58:	f7fc f914 	bl	8000e84 <_sbrk>
 8004c5c:	1c43      	adds	r3, r0, #1
 8004c5e:	d102      	bne.n	8004c66 <_sbrk_r+0x1a>
 8004c60:	682b      	ldr	r3, [r5, #0]
 8004c62:	b103      	cbz	r3, 8004c66 <_sbrk_r+0x1a>
 8004c64:	6023      	str	r3, [r4, #0]
 8004c66:	bd38      	pop	{r3, r4, r5, pc}
 8004c68:	200009d8 	.word	0x200009d8

08004c6c <memcpy>:
 8004c6c:	440a      	add	r2, r1
 8004c6e:	4291      	cmp	r1, r2
 8004c70:	f100 33ff 	add.w	r3, r0, #4294967295
 8004c74:	d100      	bne.n	8004c78 <memcpy+0xc>
 8004c76:	4770      	bx	lr
 8004c78:	b510      	push	{r4, lr}
 8004c7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004c82:	4291      	cmp	r1, r2
 8004c84:	d1f9      	bne.n	8004c7a <memcpy+0xe>
 8004c86:	bd10      	pop	{r4, pc}

08004c88 <_realloc_r>:
 8004c88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c8c:	4607      	mov	r7, r0
 8004c8e:	4614      	mov	r4, r2
 8004c90:	460d      	mov	r5, r1
 8004c92:	b921      	cbnz	r1, 8004c9e <_realloc_r+0x16>
 8004c94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c98:	4611      	mov	r1, r2
 8004c9a:	f7ff bc4d 	b.w	8004538 <_malloc_r>
 8004c9e:	b92a      	cbnz	r2, 8004cac <_realloc_r+0x24>
 8004ca0:	f7ff fbde 	bl	8004460 <_free_r>
 8004ca4:	4625      	mov	r5, r4
 8004ca6:	4628      	mov	r0, r5
 8004ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cac:	f000 f81a 	bl	8004ce4 <_malloc_usable_size_r>
 8004cb0:	4284      	cmp	r4, r0
 8004cb2:	4606      	mov	r6, r0
 8004cb4:	d802      	bhi.n	8004cbc <_realloc_r+0x34>
 8004cb6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004cba:	d8f4      	bhi.n	8004ca6 <_realloc_r+0x1e>
 8004cbc:	4621      	mov	r1, r4
 8004cbe:	4638      	mov	r0, r7
 8004cc0:	f7ff fc3a 	bl	8004538 <_malloc_r>
 8004cc4:	4680      	mov	r8, r0
 8004cc6:	b908      	cbnz	r0, 8004ccc <_realloc_r+0x44>
 8004cc8:	4645      	mov	r5, r8
 8004cca:	e7ec      	b.n	8004ca6 <_realloc_r+0x1e>
 8004ccc:	42b4      	cmp	r4, r6
 8004cce:	4622      	mov	r2, r4
 8004cd0:	4629      	mov	r1, r5
 8004cd2:	bf28      	it	cs
 8004cd4:	4632      	movcs	r2, r6
 8004cd6:	f7ff ffc9 	bl	8004c6c <memcpy>
 8004cda:	4629      	mov	r1, r5
 8004cdc:	4638      	mov	r0, r7
 8004cde:	f7ff fbbf 	bl	8004460 <_free_r>
 8004ce2:	e7f1      	b.n	8004cc8 <_realloc_r+0x40>

08004ce4 <_malloc_usable_size_r>:
 8004ce4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ce8:	1f18      	subs	r0, r3, #4
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	bfbc      	itt	lt
 8004cee:	580b      	ldrlt	r3, [r1, r0]
 8004cf0:	18c0      	addlt	r0, r0, r3
 8004cf2:	4770      	bx	lr

08004cf4 <_init>:
 8004cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cf6:	bf00      	nop
 8004cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cfa:	bc08      	pop	{r3}
 8004cfc:	469e      	mov	lr, r3
 8004cfe:	4770      	bx	lr

08004d00 <_fini>:
 8004d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d02:	bf00      	nop
 8004d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d06:	bc08      	pop	{r3}
 8004d08:	469e      	mov	lr, r3
 8004d0a:	4770      	bx	lr
