Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 27 15:46:41 2019
| Host         : DESKTOP-TVLGP3J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file base_zynq_wrapper_timing_summary_routed.rpt -pb base_zynq_wrapper_timing_summary_routed.pb -rpx base_zynq_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_zynq_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/LOCKED (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TimeCnt_inst/cnt_reg[0]/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TimeCnt_inst/cnt_reg[1]/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TimeCnt_inst/cnt_reg[2]/Q (HIGH)

 There are 194 register/latch pins with no clock driven by root clock pin: base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TimeCnt_inst/cnt_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/axi_araddr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/axi_araddr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/axi_araddr_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/axi_araddr_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/axi_araddr_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/axi_araddr_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 452 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.558   -23038.818                  12607                42666        0.052        0.000                      0                42666        1.500        0.000                       0                 15705  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
clk_fpga_0      {0.000 5.000}        10.000          100.000         
  CLK100MHzraw  {0.000 5.000}        10.000          100.000         
  CLK250MHzraw  {0.000 2.000}        4.000           250.000         
  clkFbOut      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0           -2.339     -379.847                    595                24362        0.052        0.000                      0                24362        3.000        0.000                       0                  8705  
  CLK100MHzraw        0.795        0.000                      0                 1563        0.221        0.000                      0                 1563        4.500        0.000                       0                   812  
  CLK250MHzraw       -2.840    -5590.559                   6037                 9806        0.302        0.000                      0                 9806        1.500        0.000                       0                  6185  
  clkFbOut                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK100MHzraw  clk_fpga_0          5.224        0.000                      0                  194        0.720        0.000                      0                  194  
CLK250MHzraw  clk_fpga_0         -4.558     -525.929                    149                  149        0.667        0.000                      0                  149  
clk_fpga_0    CLK100MHzraw        0.881        0.000                      0                  498        0.066        0.000                      0                  498  
CLK250MHzraw  CLK100MHzraw       -2.349      -93.858                     51                   51        0.248        0.000                      0                   51  
clk_fpga_0    CLK250MHzraw       -3.466    -1450.915                    627                  627        0.056        0.000                      0                  627  
CLK100MHzraw  CLK250MHzraw       -2.453      -37.677                     19                   19        0.151        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK100MHzraw       CLK100MHzraw             6.983        0.000                      0                   48        0.511        0.000                      0                   48  
**async_default**  clk_fpga_0         CLK100MHzraw            -0.613       -0.613                      1                  422        0.588        0.000                      0                  422  
**async_default**  CLK250MHzraw       CLK250MHzraw            -1.941     -397.420                    408                  409        1.469        0.000                      0                  409  
**async_default**  clk_fpga_0         CLK250MHzraw            -4.249   -15255.406                   5646                 5646        0.110        0.000                      0                 5646  
**async_default**  clk_fpga_0         clk_fpga_0              -1.652       -2.115                      2                  457        0.754        0.000                      0                  457  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          595  Failing Endpoints,  Worst Slack       -2.339ns,  Total Violation     -379.847ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.339ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[17][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.490ns  (logic 0.580ns (5.048%)  route 10.910ns (94.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        8.851    14.467    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS_n_0
    SLICE_X12Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[17][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.498    12.690    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X12Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[17][26]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X12Y97         FDRE (Setup_fdre_C_R)       -0.524    12.128    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[17][26]
  -------------------------------------------------------------------
                         required time                         12.128    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                 -2.339    

Slack (VIOLATED) :        -2.339ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[17][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.490ns  (logic 0.580ns (5.048%)  route 10.910ns (94.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        8.851    14.467    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS_n_0
    SLICE_X12Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[17][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.498    12.690    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X12Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[17][27]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X12Y97         FDRE (Setup_fdre_C_R)       -0.524    12.128    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[17][27]
  -------------------------------------------------------------------
                         required time                         12.128    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                 -2.339    

Slack (VIOLATED) :        -2.339ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[17][29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.490ns  (logic 0.580ns (5.048%)  route 10.910ns (94.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        8.851    14.467    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS_n_0
    SLICE_X12Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[17][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.498    12.690    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X12Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[17][29]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X12Y97         FDRE (Setup_fdre_C_R)       -0.524    12.128    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[17][29]
  -------------------------------------------------------------------
                         required time                         12.128    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                 -2.339    

Slack (VIOLATED) :        -2.339ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[17][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.490ns  (logic 0.580ns (5.048%)  route 10.910ns (94.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        8.851    14.467    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS_n_0
    SLICE_X12Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[17][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.498    12.690    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X12Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[17][31]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X12Y97         FDRE (Setup_fdre_C_R)       -0.524    12.128    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[17][31]
  -------------------------------------------------------------------
                         required time                         12.128    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                 -2.339    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.490ns  (logic 0.580ns (5.048%)  route 10.910ns (94.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        8.851    14.467    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS_n_0
    SLICE_X13Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.498    12.690    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X13Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][25]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X13Y97         FDRE (Setup_fdre_C_R)       -0.429    12.223    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][25]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.490ns  (logic 0.580ns (5.048%)  route 10.910ns (94.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        8.851    14.467    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS_n_0
    SLICE_X13Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.498    12.690    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X13Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][26]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X13Y97         FDRE (Setup_fdre_C_R)       -0.429    12.223    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][26]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.490ns  (logic 0.580ns (5.048%)  route 10.910ns (94.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        8.851    14.467    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS_n_0
    SLICE_X13Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.498    12.690    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X13Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][27]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X13Y97         FDRE (Setup_fdre_C_R)       -0.429    12.223    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][27]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.490ns  (logic 0.580ns (5.048%)  route 10.910ns (94.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        8.851    14.467    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS_n_0
    SLICE_X13Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.498    12.690    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X13Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][28]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X13Y97         FDRE (Setup_fdre_C_R)       -0.429    12.223    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][28]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.490ns  (logic 0.580ns (5.048%)  route 10.910ns (94.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        8.851    14.467    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS_n_0
    SLICE_X13Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.498    12.690    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X13Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][29]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X13Y97         FDRE (Setup_fdre_C_R)       -0.429    12.223    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][29]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.490ns  (logic 0.580ns (5.048%)  route 10.910ns (94.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        8.851    14.467    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS_n_0
    SLICE_X13Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.498    12.690    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X13Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][30]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X13Y97         FDRE (Setup_fdre_C_R)       -0.429    12.223    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][30]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                 -2.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.210%)  route 0.284ns (66.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.567     0.908    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X13Y1          FDRE                                         r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[21]/Q
                         net (fo=1, routed)           0.284     1.332    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB36_X0Y0          RAMB36E1                                     r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.876     1.246    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.262     0.984    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.296     1.280    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.947%)  route 0.287ns (67.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.567     0.908    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X13Y1          FDRE                                         r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[19]/Q
                         net (fo=1, routed)           0.287     1.335    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[19]
    RAMB36_X0Y0          RAMB36E1                                     r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.876     1.246    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.262     0.984    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.296     1.280    base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.104%)  route 0.261ns (64.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.564     0.905    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/tc_axi_aclk
    SLICE_X33Y0          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/Q
                         net (fo=20, routed)          0.261     1.306    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/ADDRD1
    SLICE_X34Y0          RAMD32                                       r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.833     1.203    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X34Y0          RAMD32                                       r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.250    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.104%)  route 0.261ns (64.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.564     0.905    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/tc_axi_aclk
    SLICE_X33Y0          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/Q
                         net (fo=20, routed)          0.261     1.306    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/ADDRD1
    SLICE_X34Y0          RAMD32                                       r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.833     1.203    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X34Y0          RAMD32                                       r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.250    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.104%)  route 0.261ns (64.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.564     0.905    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/tc_axi_aclk
    SLICE_X33Y0          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/Q
                         net (fo=20, routed)          0.261     1.306    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/ADDRD1
    SLICE_X34Y0          RAMD32                                       r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.833     1.203    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X34Y0          RAMD32                                       r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.250    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.104%)  route 0.261ns (64.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.564     0.905    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/tc_axi_aclk
    SLICE_X33Y0          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/Q
                         net (fo=20, routed)          0.261     1.306    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/ADDRD1
    SLICE_X34Y0          RAMD32                                       r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.833     1.203    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X34Y0          RAMD32                                       r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.250    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.104%)  route 0.261ns (64.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.564     0.905    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/tc_axi_aclk
    SLICE_X33Y0          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/Q
                         net (fo=20, routed)          0.261     1.306    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/ADDRD1
    SLICE_X34Y0          RAMD32                                       r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.833     1.203    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X34Y0          RAMD32                                       r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.250    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.104%)  route 0.261ns (64.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.564     0.905    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/tc_axi_aclk
    SLICE_X33Y0          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/Q
                         net (fo=20, routed)          0.261     1.306    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/ADDRD1
    SLICE_X34Y0          RAMD32                                       r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.833     1.203    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X34Y0          RAMD32                                       r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.250    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.104%)  route 0.261ns (64.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.564     0.905    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/tc_axi_aclk
    SLICE_X33Y0          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/Q
                         net (fo=20, routed)          0.261     1.306    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/ADDRD1
    SLICE_X34Y0          RAMS32                                       r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.833     1.203    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X34Y0          RAMS32                                       r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X34Y0          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.250    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.104%)  route 0.261ns (64.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.564     0.905    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/tc_axi_aclk
    SLICE_X33Y0          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_WR_INDEX_reg[1]/Q
                         net (fo=20, routed)          0.261     1.306    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/ADDRD1
    SLICE_X34Y0          RAMS32                                       r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.833     1.203    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/WCLK
    SLICE_X34Y0          RAMS32                                       r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X34Y0          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.250    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/GEN_FIFO[2].FIFOCH/r_FIFO_DATA_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y66      base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[113][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y81      base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[113][16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y81      base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[113][17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y81      base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[113][18]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y9      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y9      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y9      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y9      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y9      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y9      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y9      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y9      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y9      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y9      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y9      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y9      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y9      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y9      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y9      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y9      base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHzraw
  To Clock:  CLK100MHzraw

Setup :            0  Failing Endpoints,  Worst Slack        0.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        8.525ns  (logic 2.922ns (34.275%)  route 5.603ns (65.725%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.693     5.475    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X43Y20         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.419     5.894 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/Q
                         net (fo=7, routed)           0.923     6.817    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg_n_0_[2]
    SLICE_X39Y18         LUT1 (Prop_lut1_I0_O)        0.296     7.113 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11/O
                         net (fo=1, routed)           0.000     7.113    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.511 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.511    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.625    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.739    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.853    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.967    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.081    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.415 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.825     9.240    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16_n_6
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.303     9.543 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11/O
                         net (fo=1, routed)           0.629    10.172    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124    10.296 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5/O
                         net (fo=6, routed)           1.054    11.350    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I0_O)        0.150    11.500 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[7]_i_3/O
                         net (fo=8, routed)           0.666    12.165    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[7]_i_3_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I3_O)        0.328    12.493 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[6]_i_1/O
                         net (fo=16, routed)          1.507    14.000    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[6]_i_1_n_0
    SLICE_X31Y7          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.523    14.858    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X31Y7          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[6]/C
                         clock pessimism              0.448    15.305    
                         clock uncertainty           -0.081    15.224    
    SLICE_X31Y7          FDSE (Setup_fdse_C_S)       -0.429    14.795    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[6]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -14.000    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        8.525ns  (logic 2.922ns (34.275%)  route 5.603ns (65.725%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.693     5.475    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X43Y20         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.419     5.894 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/Q
                         net (fo=7, routed)           0.923     6.817    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg_n_0_[2]
    SLICE_X39Y18         LUT1 (Prop_lut1_I0_O)        0.296     7.113 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11/O
                         net (fo=1, routed)           0.000     7.113    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.511 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.511    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.625    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.739    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.853    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.967    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.081    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.415 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.825     9.240    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16_n_6
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.303     9.543 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11/O
                         net (fo=1, routed)           0.629    10.172    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124    10.296 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5/O
                         net (fo=6, routed)           1.054    11.350    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I0_O)        0.150    11.500 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[7]_i_3/O
                         net (fo=8, routed)           0.666    12.165    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[7]_i_3_n_0
    SLICE_X36Y14         LUT6 (Prop_lut6_I3_O)        0.328    12.493 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[6]_i_1/O
                         net (fo=16, routed)          1.507    14.000    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[6]_i_1_n_0
    SLICE_X31Y7          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.523    14.858    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X31Y7          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[6]/C
                         clock pessimism              0.448    15.305    
                         clock uncertainty           -0.081    15.224    
    SLICE_X31Y7          FDSE (Setup_fdse_C_S)       -0.429    14.795    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[6]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -14.000    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH10_intl_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 2.922ns (34.791%)  route 5.477ns (65.209%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.693     5.475    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X43Y20         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.419     5.894 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/Q
                         net (fo=7, routed)           0.923     6.817    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg_n_0_[2]
    SLICE_X39Y18         LUT1 (Prop_lut1_I0_O)        0.296     7.113 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11/O
                         net (fo=1, routed)           0.000     7.113    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.511 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.511    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.625    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.739    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.853    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.967    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.081    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.415 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.825     9.240    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16_n_6
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.303     9.543 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11/O
                         net (fo=1, routed)           0.629    10.172    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124    10.296 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5/O
                         net (fo=6, routed)           1.054    11.350    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I0_O)        0.150    11.500 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[7]_i_3/O
                         net (fo=8, routed)           0.571    12.071    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[7]_i_3_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.328    12.399 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[5]_i_1/O
                         net (fo=16, routed)          1.475    13.874    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[5]_i_1_n_0
    SLICE_X28Y8          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH10_intl_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.479    14.813    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X28Y8          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH10_intl_reg[5]/C
                         clock pessimism              0.483    15.296    
                         clock uncertainty           -0.081    15.215    
    SLICE_X28Y8          FDSE (Setup_fdse_C_S)       -0.524    14.691    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH10_intl_reg[5]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 2.692ns (31.829%)  route 5.766ns (68.171%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.693     5.475    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X43Y20         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.419     5.894 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/Q
                         net (fo=7, routed)           0.923     6.817    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg_n_0_[2]
    SLICE_X39Y18         LUT1 (Prop_lut1_I0_O)        0.296     7.113 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11/O
                         net (fo=1, routed)           0.000     7.113    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.511 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.511    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.625    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.739    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.853    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.967    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.081    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.415 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.825     9.240    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16_n_6
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.303     9.543 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11/O
                         net (fo=1, routed)           0.629    10.172    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124    10.296 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5/O
                         net (fo=6, routed)           1.007    11.302    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    11.426 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2/O
                         net (fo=17, routed)          0.880    12.306    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.430 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1/O
                         net (fo=16, routed)          1.503    13.933    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1_n_0
    SLICE_X25Y2          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.485    14.819    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X25Y2          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[9]/C
                         clock pessimism              0.483    15.302    
                         clock uncertainty           -0.081    15.221    
    SLICE_X25Y2          FDSE (Setup_fdse_C_S)       -0.429    14.792    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[9]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH15_intl_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 2.692ns (31.829%)  route 5.766ns (68.171%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.693     5.475    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X43Y20         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.419     5.894 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/Q
                         net (fo=7, routed)           0.923     6.817    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg_n_0_[2]
    SLICE_X39Y18         LUT1 (Prop_lut1_I0_O)        0.296     7.113 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11/O
                         net (fo=1, routed)           0.000     7.113    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.511 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.511    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.625    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.739    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.853    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.967    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.081    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.415 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.825     9.240    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16_n_6
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.303     9.543 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11/O
                         net (fo=1, routed)           0.629    10.172    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124    10.296 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5/O
                         net (fo=6, routed)           1.007    11.302    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    11.426 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2/O
                         net (fo=17, routed)          0.880    12.306    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.430 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1/O
                         net (fo=16, routed)          1.503    13.933    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1_n_0
    SLICE_X25Y2          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH15_intl_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.485    14.819    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X25Y2          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH15_intl_reg[9]/C
                         clock pessimism              0.483    15.302    
                         clock uncertainty           -0.081    15.221    
    SLICE_X25Y2          FDSE (Setup_fdse_C_S)       -0.429    14.792    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH15_intl_reg[9]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 2.692ns (31.829%)  route 5.766ns (68.171%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.693     5.475    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X43Y20         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.419     5.894 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/Q
                         net (fo=7, routed)           0.923     6.817    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg_n_0_[2]
    SLICE_X39Y18         LUT1 (Prop_lut1_I0_O)        0.296     7.113 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11/O
                         net (fo=1, routed)           0.000     7.113    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.511 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.511    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.625    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.739    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.853    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.967    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.081    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.415 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.825     9.240    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16_n_6
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.303     9.543 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11/O
                         net (fo=1, routed)           0.629    10.172    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124    10.296 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5/O
                         net (fo=6, routed)           1.007    11.302    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    11.426 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2/O
                         net (fo=17, routed)          0.880    12.306    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.430 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1/O
                         net (fo=16, routed)          1.503    13.933    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1_n_0
    SLICE_X25Y2          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.485    14.819    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X25Y2          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[9]/C
                         clock pessimism              0.483    15.302    
                         clock uncertainty           -0.081    15.221    
    SLICE_X25Y2          FDSE (Setup_fdse_C_S)       -0.429    14.792    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[9]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 2.922ns (33.807%)  route 5.721ns (66.193%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.693     5.475    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X43Y20         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.419     5.894 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/Q
                         net (fo=7, routed)           0.923     6.817    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg_n_0_[2]
    SLICE_X39Y18         LUT1 (Prop_lut1_I0_O)        0.296     7.113 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11/O
                         net (fo=1, routed)           0.000     7.113    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.511 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.511    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.625    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.739    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.853    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.967    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.081    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.415 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.825     9.240    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16_n_6
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.303     9.543 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11/O
                         net (fo=1, routed)           0.629    10.172    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124    10.296 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5/O
                         net (fo=6, routed)           1.054    11.350    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I0_O)        0.150    11.500 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[7]_i_3/O
                         net (fo=8, routed)           0.988    12.488    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[7]_i_3_n_0
    SLICE_X36Y10         LUT5 (Prop_lut5_I2_O)        0.328    12.816 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[6]_i_2/O
                         net (fo=16, routed)          1.303    14.118    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[6]_i_2_n_0
    SLICE_X31Y7          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.523    14.858    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X31Y7          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[6]/C
                         clock pessimism              0.448    15.305    
                         clock uncertainty           -0.081    15.224    
    SLICE_X31Y7          FDSE (Setup_fdse_C_CE)      -0.205    15.019    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[6]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -14.118    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 2.922ns (33.807%)  route 5.721ns (66.193%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.693     5.475    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X43Y20         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.419     5.894 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/Q
                         net (fo=7, routed)           0.923     6.817    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg_n_0_[2]
    SLICE_X39Y18         LUT1 (Prop_lut1_I0_O)        0.296     7.113 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11/O
                         net (fo=1, routed)           0.000     7.113    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.511 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.511    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.625    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.739    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.853    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.967    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.081    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.415 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.825     9.240    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16_n_6
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.303     9.543 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11/O
                         net (fo=1, routed)           0.629    10.172    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124    10.296 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5/O
                         net (fo=6, routed)           1.054    11.350    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I0_O)        0.150    11.500 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[7]_i_3/O
                         net (fo=8, routed)           0.988    12.488    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[7]_i_3_n_0
    SLICE_X36Y10         LUT5 (Prop_lut5_I2_O)        0.328    12.816 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[6]_i_2/O
                         net (fo=16, routed)          1.303    14.118    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[6]_i_2_n_0
    SLICE_X31Y7          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.523    14.858    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X31Y7          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[6]/C
                         clock pessimism              0.448    15.305    
                         clock uncertainty           -0.081    15.224    
    SLICE_X31Y7          FDSE (Setup_fdse_C_CE)      -0.205    15.019    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[6]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -14.118    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH2_intl_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 2.692ns (31.243%)  route 5.924ns (68.757%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 15.118 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.693     5.475    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X43Y20         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.419     5.894 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/Q
                         net (fo=7, routed)           0.923     6.817    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg_n_0_[2]
    SLICE_X39Y18         LUT1 (Prop_lut1_I0_O)        0.296     7.113 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11/O
                         net (fo=1, routed)           0.000     7.113    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.511 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.511    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.625    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.739    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.853    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.967    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.081    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.415 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.825     9.240    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16_n_6
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.303     9.543 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11/O
                         net (fo=1, routed)           0.629    10.172    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124    10.296 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5/O
                         net (fo=6, routed)           1.007    11.302    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    11.426 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2/O
                         net (fo=17, routed)          0.880    12.306    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.430 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1/O
                         net (fo=16, routed)          1.661    14.092    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1_n_0
    SLICE_X42Y1          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH2_intl_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.784    15.118    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X42Y1          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH2_intl_reg[9]/C
                         clock pessimism              0.483    15.601    
                         clock uncertainty           -0.081    15.520    
    SLICE_X42Y1          FDSE (Setup_fdse_C_S)       -0.524    14.996    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH2_intl_reg[9]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH6_intl_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 2.692ns (31.243%)  route 5.924ns (68.757%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 15.118 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.693     5.475    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X43Y20         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.419     5.894 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg[2]/Q
                         net (fo=7, routed)           0.923     6.817    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSBitCnt_reg_n_0_[2]
    SLICE_X39Y18         LUT1 (Prop_lut1_I0_O)        0.296     7.113 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11/O
                         net (fo=1, routed)           0.000     7.113    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_11_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.511 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.511    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_6_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.625    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.739    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.853 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.853    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_25_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.967 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.967    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[3]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.081 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.081    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_9_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.415 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.825     9.240    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[11]_i_16_n_6
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.303     9.543 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11/O
                         net (fo=1, routed)           0.629    10.172    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_11_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124    10.296 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5/O
                         net (fo=6, routed)           1.007    11.302    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[11]_i_5_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    11.426 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2/O
                         net (fo=17, routed)          0.880    12.306    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.430 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1/O
                         net (fo=16, routed)          1.661    14.092    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1_n_0
    SLICE_X42Y1          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH6_intl_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.784    15.118    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X42Y1          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH6_intl_reg[9]/C
                         clock pessimism              0.483    15.601    
                         clock uncertainty           -0.081    15.520    
    SLICE_X42Y1          FDSE (Setup_fdse_C_S)       -0.524    14.996    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH6_intl_reg[9]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                  0.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/pNextWordToRead_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.280ns (48.924%)  route 0.292ns (51.076%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.786     1.965    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X39Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/pNextWordToRead_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDCE (Prop_fdce_C_Q)         0.141     2.106 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/pNextWordToRead_reg[1]/Q
                         net (fo=42, routed)          0.292     2.398    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/pNextWordToRead_reg_n_0_[1]
    SLICE_X40Y70         LUT6 (Prop_lut6_I2_O)        0.045     2.443 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[8]_i_5/O
                         net (fo=1, routed)           0.000     2.443    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[8]_i_5_n_0
    SLICE_X40Y70         MUXF7 (Prop_muxf7_I0_O)      0.071     2.514 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[8]_i_3/O
                         net (fo=1, routed)           0.000     2.514    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[8]_i_3_n_0
    SLICE_X40Y70         MUXF8 (Prop_muxf8_I0_O)      0.023     2.537 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[8]_i_2__0/O
                         net (fo=1, routed)           0.000     2.537    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem[0]_15[8]
    SLICE_X40Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.092     2.635    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X40Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[8]/C
                         clock pessimism             -0.423     2.212    
    SLICE_X40Y70         FDCE (Hold_fdce_C_D)         0.105     2.317    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/pNextWordToRead_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.267ns (40.095%)  route 0.399ns (59.905%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.786     1.965    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X39Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/pNextWordToRead_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDCE (Prop_fdce_C_Q)         0.141     2.106 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/pNextWordToRead_reg[1]/Q
                         net (fo=42, routed)          0.399     2.505    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/pNextWordToRead_reg_n_0_[1]
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.045     2.550 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[4]_i_6__0/O
                         net (fo=1, routed)           0.000     2.550    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[4]_i_6__0_n_0
    SLICE_X43Y71         MUXF7 (Prop_muxf7_I0_O)      0.062     2.612 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[4]_i_3__0/O
                         net (fo=1, routed)           0.000     2.612    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[4]_i_3__0_n_0
    SLICE_X43Y71         MUXF8 (Prop_muxf8_I1_O)      0.019     2.631 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.631    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem[0]_15[4]
    SLICE_X43Y71         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.122     2.665    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X43Y71         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[4]/C
                         clock pessimism             -0.363     2.301    
    SLICE_X43Y71         FDCE (Hold_fdce_C_D)         0.105     2.406    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_AB/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_B/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.128ns (27.198%)  route 0.343ns (72.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.816     1.995    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_AB/ClockBus[RDAD_CLK]
    SLICE_X43Y68         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_AB/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.128     2.123 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_AB/Q_reg/Q
                         net (fo=1, routed)           0.343     2.466    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_B/out[0]
    SLICE_X43Y67         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_B/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.019     2.562    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_B/ClockBus[RDAD_CLK]
    SLICE_X43Y67         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_B/Q_reg/C
                         clock pessimism             -0.363     2.198    
    SLICE_X43Y67         FDCE (Hold_fdce_C_D)         0.002     2.200    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_B/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_SAMPLEMODE/DFF_GEN[0].DFF_AB/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_SAMPLEMODE/DFF_GEN[0].DFF_B/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.469     1.648    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_SAMPLEMODE/DFF_GEN[0].DFF_AB/ClockBus[SCLK]
    SLICE_X28Y44         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_SAMPLEMODE/DFF_GEN[0].DFF_AB/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.148     1.796 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_SAMPLEMODE/DFF_GEN[0].DFF_AB/Q_reg/Q
                         net (fo=1, routed)           0.119     1.915    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_SAMPLEMODE/DFF_GEN[0].DFF_B/out
    SLICE_X28Y44         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_SAMPLEMODE/DFF_GEN[0].DFF_B/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.519     2.062    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_SAMPLEMODE/DFF_GEN[0].DFF_B/ClockBus[SCLK]
    SLICE_X28Y44         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_SAMPLEMODE/DFF_GEN[0].DFF_B/Q_reg/C
                         clock pessimism             -0.413     1.648    
    SLICE_X28Y44         FDCE (Hold_fdce_C_D)         0.000     1.648    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_SAMPLEMODE/DFF_GEN[0].DFF_B/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/hsout_stm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/Handshake_SEND_intl_reg[REQ]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.664%)  route 0.229ns (52.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.653     1.832    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X34Y26         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/hsout_stm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.164     1.996 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/hsout_stm_reg[1]/Q
                         net (fo=41, routed)          0.229     2.226    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ACK_CLKBUF/Q[1]
    SLICE_X33Y26         LUT5 (Prop_lut5_I0_O)        0.045     2.271 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ACK_CLKBUF/Handshake_SEND_intl[REQ]_i_1/O
                         net (fo=1, routed)           0.000     2.271    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ACK_CLKBUF_n_10
    SLICE_X33Y26         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/Handshake_SEND_intl_reg[REQ]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.755     2.298    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X33Y26         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/Handshake_SEND_intl_reg[REQ]/C
                         clock pessimism             -0.388     1.909    
    SLICE_X33Y26         FDCE (Hold_fdce_C_D)         0.092     2.001    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/Handshake_SEND_intl_reg[REQ]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.625     1.805    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X41Y33         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.141     1.946 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[0]/Q
                         net (fo=4, routed)           0.180     2.126    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt[0]
    SLICE_X41Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.171 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.171    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt[0]_i_1_n_0
    SLICE_X41Y33         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.696     2.239    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X41Y33         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[0]/C
                         clock pessimism             -0.434     1.805    
    SLICE_X41Y33         FDCE (Hold_fdce_C_D)         0.091     1.896    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BitCnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BitCnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.536ns (68.103%)  route 0.251ns (31.897%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.875ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.921     2.100    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X40Y75         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BitCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDCE (Prop_fdce_C_Q)         0.141     2.241 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BitCnt_reg[16]/Q
                         net (fo=3, routed)           0.109     2.350    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BitCnt[16]
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.504 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BitCnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.504    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BitCnt_reg[16]_i_2_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.544 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BitCnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.544    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BitCnt_reg[20]_i_2_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.634 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BitCnt_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.142     2.776    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BitCnt0[22]
    SLICE_X43Y77         LUT3 (Prop_lut3_I2_O)        0.111     2.887 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BitCnt[22]_i_1/O
                         net (fo=1, routed)           0.000     2.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BitCnt[22]_i_1_n_0
    SLICE_X43Y77         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BitCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.332     2.875    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X43Y77         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BitCnt_reg[22]/C
                         clock pessimism             -0.381     2.494    
    SLICE_X43Y77         FDCE (Hold_fdce_C_D)         0.107     2.601    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BitCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.141ns (22.615%)  route 0.482ns (77.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.649     1.828    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X40Y55         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.969 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE_reg[17]/Q
                         net (fo=4, routed)           0.482     2.451    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE_reg_n_0_[17]
    SLICE_X39Y55         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.888     2.431    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X39Y55         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE_reg[18]/C
                         clock pessimism             -0.363     2.067    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.071     2.138    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.680     1.859    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X25Y47         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/cnt_reg[1]/Q
                         net (fo=5, routed)           0.168     2.168    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/cnt_reg_n_0_[1]
    SLICE_X25Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.283 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.283    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/in13[1]
    SLICE_X25Y47         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.749     2.291    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X25Y47         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/cnt_reg[1]/C
                         clock pessimism             -0.432     1.859    
    SLICE_X25Y47         FDRE (Hold_fdre_C_D)         0.105     1.964    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.227ns (35.703%)  route 0.409ns (64.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.652     1.831    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X39Y54         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.128     1.959 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE_reg[9]/Q
                         net (fo=3, routed)           0.409     2.368    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE_reg_n_0_[9]
    SLICE_X39Y55         LUT3 (Prop_lut3_I0_O)        0.099     2.467 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE[10]_i_1/O
                         net (fo=1, routed)           0.000     2.467    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE[10]_i_1_n_0
    SLICE_X39Y55         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.888     2.431    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X39Y55         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE_reg[10]/C
                         clock pessimism             -0.377     2.053    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.091     2.144    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHzraw
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y27     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_INCR_intl_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X40Y27     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_RESET_intl_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y34     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_reg[busy]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y34     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_reg[response]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y32     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_reg[valid]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y26     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/DATA_CLKBUF/DFF_GEN[0].DFF_A/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y34     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/TestFIFO_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y29     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/TestFIFO_cnt_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y81     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[15][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y81     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[15][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y30     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/TestFIFO_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y30     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/TestFIFO_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y30     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/TestFIFO_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y30     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/TestFIFO_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y28     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/TestFIFO_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y28     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/TestFIFO_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y28     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/TestFIFO_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y28     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/TestFIFO_cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y78     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[6][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y78     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[7][7]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y3      base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH2_intl_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y3      base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH5_intl_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y3      base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH6_intl_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y3      base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH8_intl_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y3      base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH9_intl_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y34     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_reg[busy]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y34     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_reg[response]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y32     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_reg[valid]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK250MHzraw
  To Clock:  CLK250MHzraw

Setup :         6037  Failing Endpoints,  Worst Slack       -2.840ns,  Total Violation    -5590.558ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.840ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/STO_ReadEn_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 1.120ns (18.873%)  route 4.814ns (81.127%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 8.929 - 4.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.473     6.120    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X38Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDCE (Prop_fdce_C_Q)         0.722     6.842 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]/Q
                         net (fo=42, routed)          1.723     8.565    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/pNextWordToRead_reg[4][1]
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.689 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_6/O
                         net (fo=1, routed)           0.607     9.296    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_6_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I0_O)        0.124     9.420 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_3/O
                         net (fo=3, routed)           1.120    10.541    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_3_n_0
    SLICE_X37Y68         LUT5 (Prop_lut5_I1_O)        0.150    10.691 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/STO_ReadEn_i_1/O
                         net (fo=1, routed)           1.363    12.054    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO_n_0
    SLICE_X36Y68         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/STO_ReadEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.703     8.929    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X36Y68         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/STO_ReadEn_reg/C
                         clock pessimism              0.442     9.371    
                         clock uncertainty           -0.071     9.300    
    SLICE_X36Y68         FDRE (Setup_fdre_C_D)       -0.085     9.215    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/STO_ReadEn_reg
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                 -2.840    

Slack (VIOLATED) :        -2.486ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 1.094ns (18.233%)  route 4.906ns (81.767%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 9.326 - 4.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.473     6.120    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X38Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDCE (Prop_fdce_C_Q)         0.722     6.842 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]/Q
                         net (fo=42, routed)          1.723     8.565    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/pNextWordToRead_reg[4][1]
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.689 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_6/O
                         net (fo=1, routed)           0.607     9.296    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_6_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I0_O)        0.124     9.420 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_3/O
                         net (fo=3, routed)           1.120    10.541    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_3_n_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I1_O)        0.124    10.665 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_1/O
                         net (fo=14, routed)          1.455    12.120    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out0
    SLICE_X39Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.099     9.326    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X39Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[4]/C
                         clock pessimism              0.421     9.746    
                         clock uncertainty           -0.071     9.675    
    SLICE_X39Y88         FDCE (Setup_fdce_C_CE)      -0.041     9.634    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                 -2.486    

Slack (VIOLATED) :        -2.450ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 1.094ns (18.233%)  route 4.906ns (81.767%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 9.326 - 4.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.473     6.120    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X38Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDCE (Prop_fdce_C_Q)         0.722     6.842 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]/Q
                         net (fo=42, routed)          1.723     8.565    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/pNextWordToRead_reg[4][1]
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.689 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_6/O
                         net (fo=1, routed)           0.607     9.296    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_6_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I0_O)        0.124     9.420 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_3/O
                         net (fo=3, routed)           1.120    10.541    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_3_n_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I1_O)        0.124    10.665 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_1/O
                         net (fo=14, routed)          1.455    12.120    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out0
    SLICE_X38Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.099     9.326    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X38Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[3]/C
                         clock pessimism              0.421     9.746    
                         clock uncertainty           -0.071     9.675    
    SLICE_X38Y88         FDCE (Setup_fdce_C_CE)      -0.005     9.670    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.670    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                 -2.450    

Slack (VIOLATED) :        -2.353ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_WINDOWMODE/DFF_GEN[0].DFF_B/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CntWindow512_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 0.846ns (16.365%)  route 4.324ns (83.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 8.585 - 4.000 ) 
    Source Clock Delay      (SCD):    6.077ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.430     6.077    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_WINDOWMODE/DFF_GEN[0].DFF_B/ClockBus[CLK250MHz]
    SLICE_X20Y9          FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_WINDOWMODE/DFF_GEN[0].DFF_B/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y9          FDCE (Prop_fdce_C_Q)         0.722     6.799 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_WINDOWMODE/DFF_GEN[0].DFF_B/Q_reg/Q
                         net (fo=6, routed)           2.703     9.501    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CtrlBus_IxSL[WindowStorage]
    SLICE_X37Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.625 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CntWindow512[8]_i_1/O
                         net (fo=9, routed)           1.621    11.246    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CntWindow512
    SLICE_X19Y45         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CntWindow512_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.359     8.585    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X19Y45         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CntWindow512_reg[5]/C
                         clock pessimism              0.421     9.006    
                         clock uncertainty           -0.071     8.935    
    SLICE_X19Y45         FDCE (Setup_fdce_C_CE)      -0.041     8.894    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CntWindow512_reg[5]
  -------------------------------------------------------------------
                         required time                          8.894    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                 -2.353    

Slack (VIOLATED) :        -2.291ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.094ns (18.780%)  route 4.731ns (81.220%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 9.346 - 4.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.473     6.120    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X38Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDCE (Prop_fdce_C_Q)         0.722     6.842 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]/Q
                         net (fo=42, routed)          1.723     8.565    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/pNextWordToRead_reg[4][1]
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.689 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_6/O
                         net (fo=1, routed)           0.607     9.296    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_6_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I0_O)        0.124     9.420 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_3/O
                         net (fo=3, routed)           1.120    10.541    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_3_n_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I1_O)        0.124    10.665 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_1/O
                         net (fo=14, routed)          1.280    11.945    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out0
    SLICE_X40Y87         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.119     9.346    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X40Y87         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[8]/C
                         clock pessimism              0.421     9.766    
                         clock uncertainty           -0.071     9.695    
    SLICE_X40Y87         FDCE (Setup_fdce_C_CE)      -0.041     9.654    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[8]
  -------------------------------------------------------------------
                         required time                          9.654    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                 -2.291    

Slack (VIOLATED) :        -2.276ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[6].DATAH/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/RealAddrBit_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 1.935ns (33.495%)  route 3.842ns (66.505%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 9.212 - 4.000 ) 
    Source Clock Delay      (SCD):    6.306ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.659     6.306    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[6].DATAH/ClockBus[CLK250MHz]
    SLICE_X36Y93         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[6].DATAH/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.623     6.929 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[6].DATAH/addr_reg[2]/Q
                         net (fo=1, routed)           1.249     8.177    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[6].DATAH_n_2
    SLICE_X30Y83         LUT6 (Prop_lut6_I1_O)        0.296     8.473 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/NextAddr_s_inferred_i_18/O
                         net (fo=1, routed)           0.000     8.473    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/NextAddr_s_inferred_i_18_n_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.247     8.720 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/NextAddr_s_inferred_i_7/O
                         net (fo=1, routed)           0.000     8.720    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/NextAddr_s_inferred_i_7_n_0
    SLICE_X30Y83         MUXF8 (Prop_muxf8_I0_O)      0.098     8.818 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/NextAddr_s_inferred_i_2/O
                         net (fo=17, routed)          1.139     9.957    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/addr_reg[3][2]
    SLICE_X36Y83         LUT4 (Prop_lut4_I0_O)        0.345    10.302 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/p_0_out_inferred__1/RealAddrBit[241]_i_2/O
                         net (fo=16, routed)          1.455    11.757    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/p_0_out_inferred__1/RealAddrBit[241]_i_2_n_0
    SLICE_X24Y81         LUT5 (Prop_lut5_I4_O)        0.326    12.083 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/p_0_out_inferred__1/RealAddrBit[65]_i_1/O
                         net (fo=1, routed)           0.000    12.083    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/p_0_out_inferred__1/RealAddrBit[65]_i_1_n_0
    SLICE_X24Y81         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/RealAddrBit_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.986     9.212    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X24Y81         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/RealAddrBit_reg[65]/C
                         clock pessimism              0.421     9.633    
                         clock uncertainty           -0.071     9.561    
    SLICE_X24Y81         FDCE (Setup_fdce_C_D)        0.245     9.806    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/RealAddrBit_reg[65]
  -------------------------------------------------------------------
                         required time                          9.806    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                 -2.276    

Slack (VIOLATED) :        -2.232ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[6].DATAH/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/RealAddrBit_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.928ns (33.414%)  route 3.842ns (66.586%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 9.212 - 4.000 ) 
    Source Clock Delay      (SCD):    6.306ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.659     6.306    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[6].DATAH/ClockBus[CLK250MHz]
    SLICE_X36Y93         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[6].DATAH/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.623     6.929 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[6].DATAH/addr_reg[2]/Q
                         net (fo=1, routed)           1.249     8.177    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[6].DATAH_n_2
    SLICE_X30Y83         LUT6 (Prop_lut6_I1_O)        0.296     8.473 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/NextAddr_s_inferred_i_18/O
                         net (fo=1, routed)           0.000     8.473    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/NextAddr_s_inferred_i_18_n_0
    SLICE_X30Y83         MUXF7 (Prop_muxf7_I1_O)      0.247     8.720 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/NextAddr_s_inferred_i_7/O
                         net (fo=1, routed)           0.000     8.720    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/NextAddr_s_inferred_i_7_n_0
    SLICE_X30Y83         MUXF8 (Prop_muxf8_I0_O)      0.098     8.818 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/NextAddr_s_inferred_i_2/O
                         net (fo=17, routed)          1.139     9.957    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/addr_reg[3][2]
    SLICE_X36Y83         LUT4 (Prop_lut4_I0_O)        0.345    10.302 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/p_0_out_inferred__1/RealAddrBit[241]_i_2/O
                         net (fo=16, routed)          1.455    11.757    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/p_0_out_inferred__1/RealAddrBit[241]_i_2_n_0
    SLICE_X24Y81         LUT5 (Prop_lut5_I4_O)        0.319    12.076 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/p_0_out_inferred__1/RealAddrBit[81]_i_1/O
                         net (fo=1, routed)           0.000    12.076    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/p_0_out_inferred__1/RealAddrBit[81]_i_1_n_0
    SLICE_X24Y81         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/RealAddrBit_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.986     9.212    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X24Y81         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/RealAddrBit_reg[81]/C
                         clock pessimism              0.421     9.633    
                         clock uncertainty           -0.071     9.561    
    SLICE_X24Y81         FDCE (Setup_fdce_C_D)        0.282     9.843    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/RealAddrBit_reg[81]
  -------------------------------------------------------------------
                         required time                          9.843    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                 -2.232    

Slack (VIOLATED) :        -2.177ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 1.170ns (20.155%)  route 4.635ns (79.845%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 9.366 - 4.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.570     6.217    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X41Y85         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDCE (Prop_fdce_C_Q)         0.623     6.840 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[2]/Q
                         net (fo=24, routed)          1.479     8.319    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/pNextWordToRead_reg[4][2]
    SLICE_X38Y82         LUT6 (Prop_lut6_I1_O)        0.299     8.618 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_6/O
                         net (fo=1, routed)           0.607     9.225    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_6_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I0_O)        0.124     9.349 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_3/O
                         net (fo=3, routed)           1.120    10.469    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_3_n_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I1_O)        0.124    10.593 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_1/O
                         net (fo=14, routed)          1.428    12.022    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out0
    SLICE_X38Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.140     9.366    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X38Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[0]/C
                         clock pessimism              0.555     9.921    
                         clock uncertainty           -0.071     9.850    
    SLICE_X38Y83         FDCE (Setup_fdce_C_CE)      -0.005     9.845    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.845    
                         arrival time                         -12.022    
  -------------------------------------------------------------------
                         slack                                 -2.177    

Slack (VIOLATED) :        -2.177ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 1.170ns (20.155%)  route 4.635ns (79.845%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 9.366 - 4.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.570     6.217    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X41Y85         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDCE (Prop_fdce_C_Q)         0.623     6.840 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[2]/Q
                         net (fo=24, routed)          1.479     8.319    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/pNextWordToRead_reg[4][2]
    SLICE_X38Y82         LUT6 (Prop_lut6_I1_O)        0.299     8.618 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_6/O
                         net (fo=1, routed)           0.607     9.225    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_6_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I0_O)        0.124     9.349 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_3/O
                         net (fo=3, routed)           1.120    10.469    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_3_n_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I1_O)        0.124    10.593 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_1/O
                         net (fo=14, routed)          1.428    12.022    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out0
    SLICE_X38Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.140     9.366    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X38Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]/C
                         clock pessimism              0.555     9.921    
                         clock uncertainty           -0.071     9.850    
    SLICE_X38Y83         FDCE (Setup_fdce_C_CE)      -0.005     9.845    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]
  -------------------------------------------------------------------
                         required time                          9.845    
                         arrival time                         -12.022    
  -------------------------------------------------------------------
                         slack                                 -2.177    

Slack (VIOLATED) :        -2.171ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 1.094ns (18.774%)  route 4.733ns (81.226%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 9.333 - 4.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.473     6.120    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X38Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDCE (Prop_fdce_C_Q)         0.722     6.842 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/pNextWordToRead_reg[1]/Q
                         net (fo=42, routed)          1.723     8.565    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/pNextWordToRead_reg[4][1]
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.689 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_6/O
                         net (fo=1, routed)           0.607     9.296    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_6_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I0_O)        0.124     9.420 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_3/O
                         net (fo=3, routed)           1.120    10.541    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_3_n_0
    SLICE_X37Y68         LUT2 (Prop_lut2_I1_O)        0.124    10.665 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_WR2RD/Data_out[8]_i_1/O
                         net (fo=14, routed)          1.282    11.947    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out0
    SLICE_X39Y87         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.107     9.333    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X39Y87         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[6]/C
                         clock pessimism              0.555     9.888    
                         clock uncertainty           -0.071     9.817    
    SLICE_X39Y87         FDCE (Setup_fdce_C_CE)      -0.041     9.776    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[6]
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                 -2.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[246].CPUX/wr2_en_intl_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[246].CPUX/PREVBus_s_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.252ns (32.277%)  route 0.529ns (67.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.157     2.268    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[246].CPUX/ClockBus[CLK250MHz]
    SLICE_X17Y80         FDPE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[246].CPUX/wr2_en_intl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y80         FDPE (Prop_fdpe_C_Q)         0.207     2.475 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[246].CPUX/wr2_en_intl_reg/Q
                         net (fo=5, routed)           0.529     3.004    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[246].CPUX/wr2_en_intl
    SLICE_X18Y80         LUT6 (Prop_lut6_I3_O)        0.045     3.049 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[246].CPUX/PREVBus_s_i_1__238/O
                         net (fo=1, routed)           0.000     3.049    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[246].CPUX/PREVBus_s_i_1__238_n_0
    SLICE_X18Y80         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[246].CPUX/PREVBus_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.471     2.927    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[246].CPUX/ClockBus[CLK250MHz]
    SLICE_X18Y80         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[246].CPUX/PREVBus_s_reg/C
                         clock pessimism             -0.353     2.574    
    SLICE_X18Y80         FDRE (Hold_fdre_C_D)         0.173     2.747    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[246].CPUX/PREVBus_s_reg
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[87].CPUX/wr2_en_intl_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[87].CPUX/NEXTBus_s_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.252ns (29.698%)  route 0.597ns (70.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.034     2.145    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[87].CPUX/ClockBus[CLK250MHz]
    SLICE_X36Y80         FDPE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[87].CPUX/wr2_en_intl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDPE (Prop_fdpe_C_Q)         0.207     2.352 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[87].CPUX/wr2_en_intl_reg/Q
                         net (fo=5, routed)           0.597     2.949    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[87].CPUX/wr2_en_intl
    SLICE_X33Y88         LUT6 (Prop_lut6_I3_O)        0.045     2.994 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[87].CPUX/NEXTBus_s_i_1__79/O
                         net (fo=1, routed)           0.000     2.994    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[87].CPUX/NEXTBus_s_i_1__79_n_0
    SLICE_X33Y88         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[87].CPUX/NEXTBus_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.404     2.859    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[87].CPUX/ClockBus[CLK250MHz]
    SLICE_X33Y88         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[87].CPUX/NEXTBus_s_reg/C
                         clock pessimism             -0.345     2.515    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.174     2.689    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[87].CPUX/NEXTBus_s_reg
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/wr1_en_intl_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/PREVBus_s_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.252ns (29.828%)  route 0.593ns (70.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.058     2.169    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/ClockBus[CLK250MHz]
    SLICE_X35Y86         FDPE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/wr1_en_intl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDPE (Prop_fdpe_C_Q)         0.207     2.376 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/wr1_en_intl_reg/Q
                         net (fo=5, routed)           0.593     2.969    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/wr1_en_intl
    SLICE_X36Y85         LUT6 (Prop_lut6_I2_O)        0.045     3.014 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/PREVBus_s_i_1__167/O
                         net (fo=1, routed)           0.000     3.014    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/PREVBus_s_i_1__167_n_0
    SLICE_X36Y85         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/PREVBus_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.423     2.879    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/ClockBus[CLK250MHz]
    SLICE_X36Y85         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/PREVBus_s_reg/C
                         clock pessimism             -0.345     2.534    
    SLICE_X36Y85         FDRE (Hold_fdre_C_D)         0.174     2.708    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/PREVBus_s_reg
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/wr2_en_intl_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/NextAddr_s_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.275ns (27.943%)  route 0.709ns (72.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.031     2.142    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/ClockBus[CLK250MHz]
    SLICE_X38Y86         FDPE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/wr2_en_intl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDPE (Prop_fdpe_C_Q)         0.230     2.372 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/wr2_en_intl_reg/Q
                         net (fo=5, routed)           0.709     3.081    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/wr2_en_intl
    SLICE_X38Y92         LUT4 (Prop_lut4_I2_O)        0.045     3.126 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/NextAddr_s_i_1__88/O
                         net (fo=1, routed)           0.000     3.126    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/NextAddr_s
    SLICE_X38Y92         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/NextAddr_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.500     2.956    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/ClockBus[CLK250MHz]
    SLICE_X38Y92         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/NextAddr_s_reg/C
                         clock pessimism             -0.345     2.612    
    SLICE_X38Y92         FDCE (Hold_fdce_C_D)         0.203     2.815    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/NextAddr_s_reg
  -------------------------------------------------------------------
                         required time                         -2.815    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[174].CPUX/NEXTBus_s_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/NEXTBus_s_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.275ns (32.144%)  route 0.581ns (67.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.053     2.164    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[174].CPUX/ClockBus[CLK250MHz]
    SLICE_X34Y83         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[174].CPUX/NEXTBus_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.230     2.394 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[174].CPUX/NEXTBus_s_reg/Q
                         net (fo=5, routed)           0.581     2.975    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/NEXTBus_intl_174
    SLICE_X36Y85         LUT6 (Prop_lut6_I1_O)        0.045     3.020 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/NEXTBus_s_i_1__167/O
                         net (fo=1, routed)           0.000     3.020    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/NEXTBus_s_i_1__167_n_0
    SLICE_X36Y85         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/NEXTBus_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.423     2.879    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/ClockBus[CLK250MHz]
    SLICE_X36Y85         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/NEXTBus_s_reg/C
                         clock pessimism             -0.345     2.534    
    SLICE_X36Y85         FDRE (Hold_fdre_C_D)         0.173     2.707    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[175].CPUX/NEXTBus_s_reg
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CPUTime_reg[graycnt][12]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/Counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.207ns (30.325%)  route 0.476ns (69.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.840     1.951    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X31Y20         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CPUTime_reg[graycnt][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDCE (Prop_fdce_C_Q)         0.207     2.158 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CPUTime_reg[graycnt][12]/Q
                         net (fo=1, routed)           0.476     2.634    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/CPUTime_reg[graycnt][59][12]
    SLICE_X31Y21         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/Counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.079     2.535    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/ClockBus[CLK250MHz]
    SLICE_X31Y21         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/Counter_reg[16]/C
                         clock pessimism             -0.345     2.191    
    SLICE_X31Y21         FDCE (Hold_fdce_C_D)         0.128     2.319    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/Counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[60].CPUX/wr1_en_intl_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[60].CPUX/NextAddr_s_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.252ns (29.929%)  route 0.590ns (70.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.122     2.233    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[60].CPUX/ClockBus[CLK250MHz]
    SLICE_X17Y79         FDPE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[60].CPUX/wr1_en_intl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y79         FDPE (Prop_fdpe_C_Q)         0.207     2.440 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[60].CPUX/wr1_en_intl_reg/Q
                         net (fo=5, routed)           0.590     3.030    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[60].CPUX/wr1_en_intl
    SLICE_X19Y80         LUT4 (Prop_lut4_I3_O)        0.045     3.075 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[60].CPUX/NextAddr_s_i_1__52/O
                         net (fo=1, routed)           0.000     3.075    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[60].CPUX/NextAddr_s
    SLICE_X19Y80         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[60].CPUX/NextAddr_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.471     2.927    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[60].CPUX/ClockBus[CLK250MHz]
    SLICE_X19Y80         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[60].CPUX/NextAddr_s_reg/C
                         clock pessimism             -0.345     2.582    
    SLICE_X19Y80         FDCE (Hold_fdce_C_D)         0.174     2.756    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[60].CPUX/NextAddr_s_reg
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[190].CPUX/NextAddr_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[11].DATAH/cx_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.275ns (38.251%)  route 0.444ns (61.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.111     2.223    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[190].CPUX/ClockBus[CLK250MHz]
    SLICE_X28Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[190].CPUX/NextAddr_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.230     2.453 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[190].CPUX/NextAddr_s_reg/Q
                         net (fo=2, routed)           0.444     2.897    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[190].CPUX/NextAddr127_out
    SLICE_X36Y86         LUT6 (Prop_lut6_I0_O)        0.045     2.942 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[190].CPUX/cx[2]_i_1__28/O
                         net (fo=1, routed)           0.000     2.942    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[11].DATAH/NextAddr_s_reg[2]
    SLICE_X36Y86         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[11].DATAH/cx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.331     2.787    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[11].DATAH/ClockBus[CLK250MHz]
    SLICE_X36Y86         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[11].DATAH/cx_reg[2]/C
                         clock pessimism             -0.345     2.443    
    SLICE_X36Y86         FDCE (Hold_fdce_C_D)         0.174     2.617    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[11].DATAH/cx_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/Trig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/Mem_reg[24][3]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.230ns (38.157%)  route 0.373ns (61.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.617     1.728    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/ClockBus[CLK250MHz]
    SLICE_X34Y51         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/Trig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_fdce_C_Q)         0.230     1.958 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/Trig_reg[3]/Q
                         net (fo=32, routed)          0.373     2.331    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/Q[3]
    SLICE_X26Y40         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/Mem_reg[24][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.741     2.197    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/ClockBus[CLK250MHz]
    SLICE_X26Y40         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/Mem_reg[24][3]/C
                         clock pessimism             -0.345     1.852    
    SLICE_X26Y40         FDCE (Hold_fdce_C_D)         0.148     2.000    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/Mem_reg[24][3]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/wr2_en_intl_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/PREVBus_s_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.275ns (28.029%)  route 0.706ns (71.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.031     2.142    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/ClockBus[CLK250MHz]
    SLICE_X38Y86         FDPE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/wr2_en_intl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDPE (Prop_fdpe_C_Q)         0.230     2.372 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/wr2_en_intl_reg/Q
                         net (fo=5, routed)           0.706     3.078    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/wr2_en_intl
    SLICE_X39Y92         LUT6 (Prop_lut6_I3_O)        0.045     3.123 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/PREVBus_s_i_1__88/O
                         net (fo=1, routed)           0.000     3.123    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/PREVBus_s_i_1__88_n_0
    SLICE_X39Y92         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/PREVBus_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.500     2.956    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/ClockBus[CLK250MHz]
    SLICE_X39Y92         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/PREVBus_s_reg/C
                         clock pessimism             -0.345     2.612    
    SLICE_X39Y92         FDRE (Hold_fdre_C_D)         0.174     2.786    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[96].CPUX/PREVBus_s_reg
  -------------------------------------------------------------------
                         required time                         -2.786    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK250MHzraw
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X41Y51     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Wr1_en_dly_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X41Y51     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Wr2_en_dly_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X33Y81     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[141].CPUX/wr2_flg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X33Y83     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[142].CPUX/NEXTBus_s_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X32Y83     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[142].CPUX/NextAddr_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X33Y83     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[142].CPUX/PREVBus_s_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         4.000       3.000      SLICE_X35Y82     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[142].CPUX/wr1_en_intl_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X35Y82     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[142].CPUX/wr1_flg_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X33Y83     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[142].CPUX/NEXTBus_s_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X32Y83     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[142].CPUX/NextAddr_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X33Y83     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[142].CPUX/PREVBus_s_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X24Y29     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[27][38]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X34Y29     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[27][39]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X17Y21     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[27][40]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X24Y29     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[27][43]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X26Y17     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[27][46]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X24Y29     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[27][50]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X17Y21     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[27][52]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X24Y13     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[27][45]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X19Y28     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[27][48]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X24Y13     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[27][54]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X19Y28     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[27][55]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y72     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[4].CPUX/PREVBus_s_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X19Y28     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[27][57]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X19Y28     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[27][58]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X19Y28     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[27][63]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.000       1.500      SLICE_X27Y74     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[144].CPUX/wr1_en_intl_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.000       1.500      SLICE_X22Y73     base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[145].CPUX/wr1_en_intl_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkFbOut
  To Clock:  clkFbOut

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFbOut
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_FB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHzraw
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH10_intl_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[10][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.518ns (35.872%)  route 0.926ns (64.128%))
  Logic Levels:           0  
  Clock Path Skew:        -2.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.852ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         2.070     5.852    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X42Y11         FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH10_intl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDSE (Prop_fdse_C_Q)         0.518     6.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH10_intl_reg[3]/Q
                         net (fo=1, routed)           0.926     7.296    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/CH10_intl_reg[11][3]
    SLICE_X41Y8          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.575    12.767    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X41Y8          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[10][3]/C
                         clock pessimism              0.116    12.883    
                         clock uncertainty           -0.269    12.614    
    SLICE_X41Y8          FDRE (Setup_fdre_C_D)       -0.095    12.519    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[10][3]
  -------------------------------------------------------------------
                         required time                         12.519    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.518ns (35.739%)  route 0.931ns (64.261%))
  Logic Levels:           0  
  Clock Path Skew:        -2.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         2.006     5.788    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X42Y6          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     6.306 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[2]/Q
                         net (fo=1, routed)           0.931     7.237    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/CH3_intl_reg[11][2]
    SLICE_X36Y7          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.574    12.766    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X36Y7          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[3][2]/C
                         clock pessimism              0.116    12.882    
                         clock uncertainty           -0.269    12.613    
    SLICE_X36Y7          FDRE (Setup_fdre_C_D)       -0.092    12.521    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[3][2]
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.456ns (31.843%)  route 0.976ns (68.157%))
  Logic Levels:           0  
  Clock Path Skew:        -2.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.914     5.695    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X27Y4          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDSE (Prop_fdse_C_Q)         0.456     6.151 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[10]/Q
                         net (fo=1, routed)           0.976     7.127    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/D[10]
    SLICE_X29Y2          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.500    12.692    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X29Y2          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[0][10]/C
                         clock pessimism              0.116    12.808    
                         clock uncertainty           -0.269    12.539    
    SLICE_X29Y2          FDRE (Setup_fdre_C_D)       -0.103    12.436    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[0][10]
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH8_intl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.478ns (38.517%)  route 0.763ns (61.483%))
  Logic Levels:           0  
  Clock Path Skew:        -2.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 12.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.819ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         2.037     5.819    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X42Y4          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH8_intl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.478     6.297 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH8_intl_reg[0]/Q
                         net (fo=1, routed)           0.763     7.060    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/CH8_intl_reg[11][0]
    SLICE_X42Y3          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.576    12.768    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X42Y3          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[8][0]/C
                         clock pessimism              0.116    12.884    
                         clock uncertainty           -0.269    12.615    
    SLICE_X42Y3          FDRE (Setup_fdre_C_D)       -0.216    12.399    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[8][0]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH9_intl_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[9][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.419ns (40.497%)  route 0.616ns (59.503%))
  Logic Levels:           0  
  Clock Path Skew:        -3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 12.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.981ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         2.199     5.981    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X43Y3          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH9_intl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDSE (Prop_fdse_C_Q)         0.419     6.400 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH9_intl_reg[10]/Q
                         net (fo=1, routed)           0.616     7.015    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/CH9_intl_reg[11][10]
    SLICE_X42Y3          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[9][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.576    12.768    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X42Y3          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[9][10]/C
                         clock pessimism              0.116    12.884    
                         clock uncertainty           -0.269    12.615    
    SLICE_X42Y3          FDRE (Setup_fdre_C_D)       -0.205    12.410    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[9][10]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH11_intl_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[11][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.456ns (34.138%)  route 0.880ns (65.862%))
  Logic Levels:           0  
  Clock Path Skew:        -2.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.783ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         2.001     5.783    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X41Y6          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH11_intl_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDSE (Prop_fdse_C_Q)         0.456     6.239 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH11_intl_reg[9]/Q
                         net (fo=1, routed)           0.880     7.118    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/CH11_intl_reg[11][9]
    SLICE_X39Y5          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[11][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.575    12.767    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X39Y5          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[11][9]/C
                         clock pessimism              0.116    12.883    
                         clock uncertainty           -0.269    12.614    
    SLICE_X39Y5          FDRE (Setup_fdre_C_D)       -0.095    12.519    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[11][9]
  -------------------------------------------------------------------
                         required time                         12.519    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH9_intl_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[9][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.518ns (39.851%)  route 0.782ns (60.149%))
  Logic Levels:           0  
  Clock Path Skew:        -2.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         2.077     5.859    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X42Y1          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH9_intl_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDSE (Prop_fdse_C_Q)         0.518     6.377 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH9_intl_reg[9]/Q
                         net (fo=1, routed)           0.782     7.158    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/CH9_intl_reg[11][9]
    SLICE_X43Y2          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[9][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.577    12.769    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X43Y2          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[9][9]/C
                         clock pessimism              0.116    12.885    
                         clock uncertainty           -0.269    12.616    
    SLICE_X43Y2          FDRE (Setup_fdre_C_D)       -0.047    12.569    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[9][9]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[13][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.456ns (34.010%)  route 0.885ns (65.990%))
  Logic Levels:           0  
  Clock Path Skew:        -2.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    5.676ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.895     5.676    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X26Y9          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y9          FDSE (Prop_fdse_C_Q)         0.456     6.132 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[11]/Q
                         net (fo=1, routed)           0.885     7.017    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/CH13_intl_reg[11][11]
    SLICE_X31Y8          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[13][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.498    12.690    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X31Y8          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[13][11]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.269    12.537    
    SLICE_X31Y8          FDRE (Setup_fdre_C_D)       -0.103    12.434    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[13][11]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH7_intl_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[7][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.419ns (35.361%)  route 0.766ns (64.639%))
  Logic Levels:           0  
  Clock Path Skew:        -2.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.783ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         2.001     5.783    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X41Y6          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH7_intl_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDSE (Prop_fdse_C_Q)         0.419     6.202 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH7_intl_reg[9]/Q
                         net (fo=1, routed)           0.766     6.968    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/CH7_intl_reg[11][9]
    SLICE_X39Y7          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[7][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.574    12.766    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X39Y7          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[7][9]/C
                         clock pessimism              0.116    12.882    
                         clock uncertainty           -0.269    12.613    
    SLICE_X39Y7          FDRE (Setup_fdre_C_D)       -0.215    12.398    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[7][9]
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                          -6.968    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.456ns (38.732%)  route 0.721ns (61.268%))
  Logic Levels:           0  
  Clock Path Skew:        -3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    5.836ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         2.054     5.836    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X27Y3          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDSE (Prop_fdse_C_Q)         0.456     6.292 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl_reg[7]/Q
                         net (fo=1, routed)           0.721     7.013    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/D[7]
    SLICE_X31Y3          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.499    12.691    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X31Y3          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[0][7]/C
                         clock pessimism              0.116    12.807    
                         clock uncertainty           -0.269    12.538    
    SLICE_X31Y3          FDRE (Setup_fdre_C_D)       -0.093    12.445    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[0][7]
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  5.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/REQ_CLKBUF/DFF_GEN[0].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/REQ_CLKBUF/DFF_GEN[0].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.569%)  route 0.173ns (57.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.673     1.852    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/REQ_CLKBUF/DFF_GEN[0].DFF_A/ClockBus[SCLK]
    SLICE_X33Y26         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/REQ_CLKBUF/DFF_GEN[0].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDCE (Prop_fdce_C_Q)         0.128     1.980 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/REQ_CLKBUF/DFF_GEN[0].DFF_A/Q_reg/Q
                         net (fo=1, routed)           0.173     2.153    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/REQ_CLKBUF/DFF_GEN[0].DFF_AB/out
    SLICE_X30Y26         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/REQ_CLKBUF/DFF_GEN[0].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.816     1.186    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/REQ_CLKBUF/DFF_GEN[0].DFF_AB/tc_axi_aclk
    SLICE_X30Y26         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/REQ_CLKBUF/DFF_GEN[0].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     1.157    
                         clock uncertainty            0.269     1.426    
    SLICE_X30Y26         FDCE (Hold_fdce_C_D)         0.007     1.433    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/REQ_CLKBUF/DFF_GEN[0].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH15_intl_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[15][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.887%)  route 0.166ns (54.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.726     1.905    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X33Y11         FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH15_intl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDSE (Prop_fdse_C_Q)         0.141     2.046 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH15_intl_reg[10]/Q
                         net (fo=1, routed)           0.166     2.212    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/CH15_intl_reg[11][10]
    SLICE_X33Y8          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[15][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.830     1.200    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X33Y8          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[15][10]/C
                         clock pessimism             -0.029     1.171    
                         clock uncertainty            0.269     1.440    
    SLICE_X33Y8          FDRE (Hold_fdre_C_D)         0.047     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[15][10]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[13][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.232%)  route 0.171ns (54.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.726     1.905    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X33Y11         FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDSE (Prop_fdse_C_Q)         0.141     2.046 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[10]/Q
                         net (fo=1, routed)           0.171     2.217    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/CH13_intl_reg[11][10]
    SLICE_X33Y8          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[13][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.830     1.200    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X33Y8          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[13][10]/C
                         clock pessimism             -0.029     1.171    
                         clock uncertainty            0.269     1.440    
    SLICE_X33Y8          FDRE (Hold_fdre_C_D)         0.047     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[13][10]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.797%)  route 0.167ns (54.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.789     1.968    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X31Y10         FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDSE (Prop_fdse_C_Q)         0.141     2.109 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[7]/Q
                         net (fo=1, routed)           0.167     2.276    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/CH3_intl_reg[11][7]
    SLICE_X31Y8          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.830     1.200    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X31Y8          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[3][7]/C
                         clock pessimism             -0.029     1.171    
                         clock uncertainty            0.269     1.440    
    SLICE_X31Y8          FDRE (Hold_fdre_C_D)         0.078     1.518    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH10_intl_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[10][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.766%)  route 0.115ns (41.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.823     2.002    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X28Y8          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH10_intl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDSE (Prop_fdse_C_Q)         0.164     2.166 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH10_intl_reg[5]/Q
                         net (fo=1, routed)           0.115     2.282    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/CH10_intl_reg[11][5]
    SLICE_X27Y7          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.830     1.200    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X27Y7          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[10][5]/C
                         clock pessimism             -0.029     1.171    
                         clock uncertainty            0.269     1.440    
    SLICE_X27Y7          FDRE (Hold_fdre_C_D)         0.070     1.510    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[10][5]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH4_intl_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.881     2.061    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X37Y10         FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH4_intl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDSE (Prop_fdse_C_Q)         0.141     2.202 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH4_intl_reg[6]/Q
                         net (fo=1, routed)           0.115     2.317    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/CH4_intl_reg[11][6]
    SLICE_X36Y8          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.858     1.228    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X36Y8          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[4][6]/C
                         clock pessimism             -0.029     1.199    
                         clock uncertainty            0.269     1.468    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.076     1.544    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[4][6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH1_intl_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.872     2.051    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X31Y4          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH1_intl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDSE (Prop_fdse_C_Q)         0.141     2.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH1_intl_reg[6]/Q
                         net (fo=1, routed)           0.110     2.302    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/CH1_intl_reg[11][6]
    SLICE_X31Y3          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.831     1.201    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X31Y3          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[1][6]/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.269     1.441    
    SLICE_X31Y3          FDRE (Hold_fdre_C_D)         0.078     1.519    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.525%)  route 0.113ns (44.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.862     2.042    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X27Y6          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDSE (Prop_fdse_C_Q)         0.141     2.183 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[10]/Q
                         net (fo=1, routed)           0.113     2.296    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/CH3_intl_reg[11][10]
    SLICE_X29Y5          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.831     1.201    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X29Y5          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[3][10]/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.269     1.441    
    SLICE_X29Y5          FDRE (Hold_fdre_C_D)         0.071     1.512    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH7_intl_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.903     2.082    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X39Y8          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH7_intl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDSE (Prop_fdse_C_Q)         0.141     2.223 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH7_intl_reg[7]/Q
                         net (fo=1, routed)           0.110     2.333    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/CH7_intl_reg[11][7]
    SLICE_X39Y7          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.858     1.228    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X39Y7          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[7][7]/C
                         clock pessimism             -0.029     1.199    
                         clock uncertainty            0.269     1.468    
    SLICE_X39Y7          FDRE (Hold_fdre_C_D)         0.076     1.544    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[7][7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.882     2.061    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X29Y7          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDSE (Prop_fdse_C_Q)         0.141     2.202 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[4]/Q
                         net (fo=1, routed)           0.100     2.303    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/CH3_intl_reg[11][4]
    SLICE_X31Y8          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.830     1.200    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X31Y8          FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[3][4]/C
                         clock pessimism             -0.029     1.171    
                         clock uncertainty            0.269     1.440    
    SLICE_X31Y8          FDRE (Hold_fdre_C_D)         0.071     1.511    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/wr_data_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.792    





---------------------------------------------------------------------------------------------------
From Clock:  CLK250MHzraw
  To Clock:  clk_fpga_0

Setup :          149  Failing Endpoints,  Worst Slack       -4.558ns,  Total Violation     -525.929ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.558ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[9][22]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        3.376ns  (logic 1.295ns (38.354%)  route 2.081ns (61.646%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -2.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    5.750ns = ( 13.750 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.104    13.750    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[CLK250MHz]
    SLICE_X18Y21         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[9][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.660    14.410 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[9][22]/Q
                         net (fo=1, routed)           0.982    15.392    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[9]__0[22]
    SLICE_X17Y17         LUT6 (Prop_lut6_I3_O)        0.124    15.516 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[22]_i_10/O
                         net (fo=1, routed)           0.000    15.516    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[22]_i_10_n_0
    SLICE_X17Y17         MUXF7 (Prop_muxf7_I0_O)      0.212    15.728 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[22]_i_4/O
                         net (fo=1, routed)           1.100    16.828    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[22]_i_4_n_0
    SLICE_X19Y16         LUT6 (Prop_lut6_I3_O)        0.299    17.127 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[22]_i_1/O
                         net (fo=1, routed)           0.000    17.127    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem[0]_79[22]
    SLICE_X19Y16         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.493    12.685    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[AXI_clk]
    SLICE_X19Y16         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[22]/C
                         clock pessimism              0.116    12.801    
                         clock uncertainty           -0.265    12.537    
    SLICE_X19Y16         FDCE (Setup_fdce_C_D)        0.032    12.569    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[22]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -17.127    
  -------------------------------------------------------------------
                         slack                                 -4.558    

Slack (VIOLATED) :        -4.475ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[28][60]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        3.190ns  (logic 1.438ns (45.074%)  route 1.752ns (54.926%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    5.842ns = ( 13.842 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.195    13.842    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[CLK250MHz]
    SLICE_X14Y22         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[28][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDCE (Prop_fdce_C_Q)         0.623    14.465 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[28][60]/Q
                         net (fo=1, routed)           0.738    15.203    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[28]__0__0[60]
    SLICE_X18Y23         LUT6 (Prop_lut6_I5_O)        0.299    15.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[60]_i_7/O
                         net (fo=1, routed)           0.000    15.502    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[60]_i_7_n_0
    SLICE_X18Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    15.719 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[60]_i_2/O
                         net (fo=1, routed)           1.014    16.733    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[60]_i_2_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I0_O)        0.299    17.032 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[60]_i_1/O
                         net (fo=1, routed)           0.000    17.032    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem[0]_79[60]
    SLICE_X21Y24         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.482    12.674    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[AXI_clk]
    SLICE_X21Y24         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[60]/C
                         clock pessimism              0.116    12.790    
                         clock uncertainty           -0.265    12.526    
    SLICE_X21Y24         FDCE (Setup_fdce_C_D)        0.031    12.557    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[60]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -17.032    
  -------------------------------------------------------------------
                         slack                                 -4.475    

Slack (VIOLATED) :        -4.475ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[9][20]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        3.250ns  (logic 1.352ns (41.594%)  route 1.898ns (58.406%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns = ( 13.835 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.188    13.835    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[CLK250MHz]
    SLICE_X12Y17         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[9][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.722    14.557 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[9][20]/Q
                         net (fo=1, routed)           0.653    15.210    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[9]__0[20]
    SLICE_X12Y17         LUT6 (Prop_lut6_I3_O)        0.124    15.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[20]_i_10/O
                         net (fo=1, routed)           0.000    15.334    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[20]_i_10_n_0
    SLICE_X12Y17         MUXF7 (Prop_muxf7_I0_O)      0.209    15.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[20]_i_4/O
                         net (fo=1, routed)           1.245    16.789    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[20]_i_4_n_0
    SLICE_X16Y18         LUT6 (Prop_lut6_I3_O)        0.297    17.086 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[20]_i_1/O
                         net (fo=1, routed)           0.000    17.086    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem[0]_79[20]
    SLICE_X16Y18         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.490    12.682    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[AXI_clk]
    SLICE_X16Y18         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[20]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.265    12.534    
    SLICE_X16Y18         FDCE (Setup_fdce_C_D)        0.077    12.611    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[20]
  -------------------------------------------------------------------
                         required time                         12.611    
                         arrival time                         -17.086    
  -------------------------------------------------------------------
                         slack                                 -4.475    

Slack (VIOLATED) :        -4.427ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[17][61]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        3.269ns  (logic 1.455ns (44.515%)  route 1.814ns (55.485%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -2.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    5.716ns = ( 13.716 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.069    13.716    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[CLK250MHz]
    SLICE_X19Y26         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[17][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDCE (Prop_fdce_C_Q)         0.623    14.339 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[17][61]/Q
                         net (fo=1, routed)           0.834    15.173    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[17]__0__0[61]
    SLICE_X21Y23         LUT6 (Prop_lut6_I3_O)        0.296    15.469 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[61]_i_8/O
                         net (fo=1, routed)           0.000    15.469    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[61]_i_8_n_0
    SLICE_X21Y23         MUXF7 (Prop_muxf7_I0_O)      0.238    15.707 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[61]_i_3/O
                         net (fo=1, routed)           0.980    16.687    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[61]_i_3_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I1_O)        0.298    16.985 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[61]_i_1/O
                         net (fo=1, routed)           0.000    16.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem[0]_79[61]
    SLICE_X21Y24         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.482    12.674    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[AXI_clk]
    SLICE_X21Y24         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[61]/C
                         clock pessimism              0.116    12.790    
                         clock uncertainty           -0.265    12.526    
    SLICE_X21Y24         FDCE (Setup_fdce_C_D)        0.032    12.558    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[61]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -16.985    
  -------------------------------------------------------------------
                         slack                                 -4.427    

Slack (VIOLATED) :        -4.332ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[27][17]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        3.349ns  (logic 1.352ns (40.373%)  route 1.997ns (59.627%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -2.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns = ( 13.630 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.983    13.630    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[CLK250MHz]
    SLICE_X38Y13         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[27][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDCE (Prop_fdce_C_Q)         0.722    14.352 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[27][17]/Q
                         net (fo=1, routed)           0.797    15.149    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[27]__0__0[17]
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.273 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[17]_i_6/O
                         net (fo=1, routed)           0.000    15.273    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[17]_i_6_n_0
    SLICE_X38Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    15.482 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[17]_i_2/O
                         net (fo=1, routed)           1.199    16.682    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[17]_i_2_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.297    16.979 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[17]_i_1/O
                         net (fo=1, routed)           0.000    16.979    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem[0]_79[17]
    SLICE_X37Y11         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.572    12.764    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[AXI_clk]
    SLICE_X37Y11         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[17]/C
                         clock pessimism              0.116    12.880    
                         clock uncertainty           -0.265    12.616    
    SLICE_X37Y11         FDCE (Setup_fdce_C_D)        0.031    12.647    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -16.979    
  -------------------------------------------------------------------
                         slack                                 -4.332    

Slack (VIOLATED) :        -4.319ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[14][27]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        2.900ns  (logic 1.526ns (52.622%)  route 1.374ns (47.378%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    5.980ns = ( 13.980 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.333    13.980    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[CLK250MHz]
    SLICE_X12Y23         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[14][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.682    14.662 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[14][27]/Q
                         net (fo=1, routed)           0.949    15.611    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[14]__0[27]
    SLICE_X14Y25         LUT6 (Prop_lut6_I1_O)        0.301    15.912 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[27]_i_11/O
                         net (fo=1, routed)           0.000    15.912    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[27]_i_11_n_0
    SLICE_X14Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    16.157 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[27]_i_4/O
                         net (fo=1, routed)           0.425    16.582    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[27]_i_4_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I3_O)        0.298    16.880 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[27]_i_1/O
                         net (fo=1, routed)           0.000    16.880    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem[0]_79[27]
    SLICE_X14Y26         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.486    12.678    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[AXI_clk]
    SLICE_X14Y26         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[27]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.265    12.530    
    SLICE_X14Y26         FDCE (Setup_fdce_C_D)        0.031    12.561    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[27]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -16.880    
  -------------------------------------------------------------------
                         slack                                 -4.319    

Slack (VIOLATED) :        -4.309ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[4][56]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        3.540ns  (logic 1.438ns (40.617%)  route 2.102ns (59.383%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -2.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 13.323 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.676    13.323    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[CLK250MHz]
    SLICE_X31Y22         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[4][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDCE (Prop_fdce_C_Q)         0.623    13.946 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[4][56]/Q
                         net (fo=1, routed)           1.044    14.990    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[4]__0[56]
    SLICE_X21Y23         LUT6 (Prop_lut6_I5_O)        0.299    15.289 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[56]_i_13/O
                         net (fo=1, routed)           0.000    15.289    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[56]_i_13_n_0
    SLICE_X21Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    15.506 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[56]_i_5/O
                         net (fo=1, routed)           1.058    16.564    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[56]_i_5_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.299    16.863 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[56]_i_1/O
                         net (fo=1, routed)           0.000    16.863    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem[0]_79[56]
    SLICE_X21Y24         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.482    12.674    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[AXI_clk]
    SLICE_X21Y24         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[56]/C
                         clock pessimism              0.116    12.790    
                         clock uncertainty           -0.265    12.526    
    SLICE_X21Y24         FDCE (Setup_fdce_C_D)        0.029    12.555    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[56]
  -------------------------------------------------------------------
                         required time                         12.555    
                         arrival time                         -16.863    
  -------------------------------------------------------------------
                         slack                                 -4.309    

Slack (VIOLATED) :        -4.253ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[4][5]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        2.941ns  (logic 1.362ns (46.309%)  route 1.579ns (53.691%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    5.874ns = ( 13.874 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.227    13.874    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[CLK250MHz]
    SLICE_X24Y11         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y11         FDCE (Prop_fdce_C_Q)         0.722    14.596 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[4][5]/Q
                         net (fo=1, routed)           0.675    15.271    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[4]__0[5]
    SLICE_X26Y15         LUT6 (Prop_lut6_I5_O)        0.124    15.395 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[5]_i_13__0/O
                         net (fo=1, routed)           0.000    15.395    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[5]_i_13__0_n_0
    SLICE_X26Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    15.612 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[5]_i_5__0/O
                         net (fo=1, routed)           0.904    16.516    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[5]_i_5__0_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I5_O)        0.299    16.815 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    16.815    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem[0]_79[5]
    SLICE_X25Y15         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.489    12.681    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[AXI_clk]
    SLICE_X25Y15         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[5]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.265    12.533    
    SLICE_X25Y15         FDCE (Setup_fdce_C_D)        0.029    12.562    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                         -16.815    
  -------------------------------------------------------------------
                         slack                                 -4.253    

Slack (VIOLATED) :        -4.233ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[5][59]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        3.137ns  (logic 1.499ns (47.780%)  route 1.638ns (52.220%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -2.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    5.652ns = ( 13.652 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.005    13.652    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[CLK250MHz]
    SLICE_X20Y27         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[5][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y27         FDCE (Prop_fdce_C_Q)         0.682    14.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[5][59]/Q
                         net (fo=1, routed)           0.638    14.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[5]__0[59]
    SLICE_X21Y26         LUT6 (Prop_lut6_I3_O)        0.301    15.273 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[59]_i_13/O
                         net (fo=1, routed)           0.000    15.273    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[59]_i_13_n_0
    SLICE_X21Y26         MUXF7 (Prop_muxf7_I1_O)      0.217    15.490 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[59]_i_5/O
                         net (fo=1, routed)           1.000    16.490    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[59]_i_5_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I5_O)        0.299    16.789 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[59]_i_1/O
                         net (fo=1, routed)           0.000    16.789    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem[0]_79[59]
    SLICE_X21Y24         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.482    12.674    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[AXI_clk]
    SLICE_X21Y24         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[59]/C
                         clock pessimism              0.116    12.790    
                         clock uncertainty           -0.265    12.526    
    SLICE_X21Y24         FDCE (Setup_fdce_C_D)        0.031    12.557    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[59]
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                         -16.789    
  -------------------------------------------------------------------
                         slack                                 -4.233    

Slack (VIOLATED) :        -4.215ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[6][62]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        3.151ns  (logic 1.499ns (47.577%)  route 1.652ns (52.423%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -2.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    5.626ns = ( 13.626 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.980    13.626    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[CLK250MHz]
    SLICE_X16Y27         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[6][62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDCE (Prop_fdce_C_Q)         0.682    14.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[6][62]/Q
                         net (fo=1, routed)           0.849    15.157    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[6]__0[62]
    SLICE_X14Y27         LUT6 (Prop_lut6_I1_O)        0.301    15.458 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[62]_i_13/O
                         net (fo=1, routed)           0.000    15.458    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[62]_i_13_n_0
    SLICE_X14Y27         MUXF7 (Prop_muxf7_I1_O)      0.217    15.675 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[62]_i_5/O
                         net (fo=1, routed)           0.803    16.478    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[62]_i_5_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I5_O)        0.299    16.777 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out[62]_i_1/O
                         net (fo=1, routed)           0.000    16.777    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem[0]_79[62]
    SLICE_X14Y26         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.486    12.678    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[AXI_clk]
    SLICE_X14Y26         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[62]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.265    12.530    
    SLICE_X14Y26         FDCE (Setup_fdce_C_D)        0.032    12.562    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Data_out_reg[62]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                         -16.777    
  -------------------------------------------------------------------
                         slack                                 -4.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.207ns (65.299%)  route 0.110ns (34.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.781     1.892    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_A/ClockBus[CLK250MHz]
    SLICE_X43Y50         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.207     2.099 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_A/Q_reg/Q
                         net (fo=1, routed)           0.110     2.209    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_AB/out[0]
    SLICE_X43Y51         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.861     1.231    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_AB/ClockBus[AXI_clk]
    SLICE_X43Y51         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     1.202    
                         clock uncertainty            0.265     1.467    
    SLICE_X43Y51         FDCE (Hold_fdce_C_D)         0.076     1.543    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.207ns (65.299%)  route 0.110ns (34.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.781     1.892    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_A/ClockBus[CLK250MHz]
    SLICE_X43Y50         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.207     2.099 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_A/Q_reg/Q
                         net (fo=1, routed)           0.110     2.209    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_AB/out[0]
    SLICE_X43Y51         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.861     1.231    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_AB/ClockBus[AXI_clk]
    SLICE_X43Y51         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     1.202    
                         clock uncertainty            0.265     1.467    
    SLICE_X43Y51         FDCE (Hold_fdce_C_D)         0.075     1.542    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.194ns (65.015%)  route 0.104ns (34.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.776     1.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_A/ClockBus[CLK250MHz]
    SLICE_X41Y37         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.194     2.081 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_A/Q_reg/Q
                         net (fo=1, routed)           0.104     2.185    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_AB/out[0]
    SLICE_X43Y36         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.856     1.226    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_AB/ClockBus[AXI_clk]
    SLICE_X43Y36         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     1.197    
                         clock uncertainty            0.265     1.462    
    SLICE_X43Y36         FDCE (Hold_fdce_C_D)         0.025     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[2].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[2].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.230ns (82.407%)  route 0.049ns (17.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.822     1.933    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[2].DFF_A/ClockBus[CLK250MHz]
    SLICE_X42Y51         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[2].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDCE (Prop_fdce_C_Q)         0.230     2.163 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[2].DFF_A/Q_reg/Q
                         net (fo=1, routed)           0.049     2.213    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[2].DFF_AB/out[0]
    SLICE_X43Y51         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[2].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.861     1.231    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[2].DFF_AB/ClockBus[AXI_clk]
    SLICE_X43Y51         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[2].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     1.202    
                         clock uncertainty            0.265     1.467    
    SLICE_X43Y51         FDCE (Hold_fdce_C_D)         0.047     1.514    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[2].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[30][4]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.424ns (68.308%)  route 0.197ns (31.692%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.502     1.613    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/ClockBus[CLK250MHz]
    SLICE_X35Y45         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[30][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.207     1.820 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[30][4]/Q
                         net (fo=1, routed)           0.056     1.876    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[30]__0[4]
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.921 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Data_out[4]_i_7__3/O
                         net (fo=1, routed)           0.000     1.921    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Data_out[4]_i_7__3_n_0
    SLICE_X34Y45         MUXF7 (Prop_muxf7_I1_O)      0.064     1.985 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Data_out_reg[4]_i_2__3/O
                         net (fo=1, routed)           0.141     2.126    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Data_out_reg[4]_i_2__3_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.108     2.234 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Data_out[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem[0]_111[4]
    SLICE_X35Y46         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.832     1.202    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/ClockBus[AXI_clk]
    SLICE_X35Y46         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Data_out_reg[4]/C
                         clock pessimism             -0.029     1.173    
                         clock uncertainty            0.265     1.438    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.092     1.530    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.207ns (56.325%)  route 0.161ns (43.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.776     1.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_A/ClockBus[CLK250MHz]
    SLICE_X41Y37         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.207     2.094 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_A/Q_reg/Q
                         net (fo=1, routed)           0.161     2.254    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_AB/out[0]
    SLICE_X43Y36         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.856     1.226    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_AB/ClockBus[AXI_clk]
    SLICE_X43Y36         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     1.197    
                         clock uncertainty            0.265     1.462    
    SLICE_X43Y36         FDCE (Hold_fdce_C_D)         0.071     1.533    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[4].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[0].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[0].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.194ns (61.584%)  route 0.121ns (38.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.776     1.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[0].DFF_A/ClockBus[CLK250MHz]
    SLICE_X40Y37         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[0].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.194     2.081 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[0].DFF_A/Q_reg/Q
                         net (fo=1, routed)           0.121     2.202    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[0].DFF_AB/out[0]
    SLICE_X39Y36         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[0].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.854     1.224    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[0].DFF_AB/ClockBus[AXI_clk]
    SLICE_X39Y36         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[0].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     1.195    
                         clock uncertainty            0.265     1.460    
    SLICE_X39Y36         FDCE (Hold_fdce_C_D)         0.018     1.478    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[0].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.421%)  route 0.173ns (45.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.781     1.892    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_A/ClockBus[CLK250MHz]
    SLICE_X43Y50         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDCE (Prop_fdce_C_Q)         0.207     2.099 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_A/Q_reg/Q
                         net (fo=1, routed)           0.173     2.273    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_AB/out[0]
    SLICE_X43Y49         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.862     1.232    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_AB/ClockBus[AXI_clk]
    SLICE_X43Y49         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     1.203    
                         clock uncertainty            0.265     1.468    
    SLICE_X43Y49         FDCE (Hold_fdce_C_D)         0.070     1.538    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.207ns (57.813%)  route 0.151ns (42.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.776     1.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_A/ClockBus[CLK250MHz]
    SLICE_X41Y37         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.207     2.094 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_A/Q_reg/Q
                         net (fo=1, routed)           0.151     2.245    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_AB/out[0]
    SLICE_X43Y36         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.856     1.226    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_AB/ClockBus[AXI_clk]
    SLICE_X43Y36         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     1.197    
                         clock uncertainty            0.265     1.462    
    SLICE_X43Y36         FDCE (Hold_fdce_C_D)         0.047     1.509    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[3].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.207ns (57.680%)  route 0.152ns (42.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.776     1.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_A/ClockBus[CLK250MHz]
    SLICE_X40Y37         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.207     2.094 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_A/Q_reg/Q
                         net (fo=1, routed)           0.152     2.246    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_AB/out[0]
    SLICE_X43Y36         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.856     1.226    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_AB/ClockBus[AXI_clk]
    SLICE_X43Y36         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     1.197    
                         clock uncertainty            0.265     1.462    
    SLICE_X43Y36         FDCE (Hold_fdce_C_D)         0.047     1.509    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_WR2RD/DFF_GEN[1].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.737    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  CLK100MHzraw

Setup :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[131][1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/SIN_i_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.496ns  (logic 2.551ns (24.305%)  route 7.945ns (75.695%))
  Logic Levels:           10  (LUT6=5 MUXF7=3 MUXF8=2)
  Clock Path Skew:        1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 14.467 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.661     2.969    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X32Y59         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[131][1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.518     3.487 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[131][1]_rep__2/Q
                         net (fo=110, routed)         2.676     6.163    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[131][1]_rep__2_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I2_O)        0.124     6.287 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TC_RoundBuffer_i_643/O
                         net (fo=1, routed)           0.000     6.287    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TC_RoundBuffer_i_643_n_0
    SLICE_X6Y60          MUXF7 (Prop_muxf7_I0_O)      0.209     6.496 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TC_RoundBuffer_i_368/O
                         net (fo=1, routed)           0.000     6.496    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TC_RoundBuffer_i_368_n_0
    SLICE_X6Y60          MUXF8 (Prop_muxf8_I1_O)      0.088     6.584 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TC_RoundBuffer_i_201/O
                         net (fo=1, routed)           1.308     7.892    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TC_RoundBuffer_i_201_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I1_O)        0.319     8.211 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TC_RoundBuffer_i_123/O
                         net (fo=1, routed)           0.000     8.211    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TC_RoundBuffer_i_123_n_0
    SLICE_X11Y59         MUXF7 (Prop_muxf7_I0_O)      0.238     8.449 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TC_RoundBuffer_i_93/O
                         net (fo=1, routed)           0.000     8.449    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TC_RoundBuffer_i_93_n_0
    SLICE_X11Y59         MUXF8 (Prop_muxf8_I0_O)      0.104     8.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TC_RoundBuffer_i_74/O
                         net (fo=2, routed)           1.365     9.918    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/CtrlBus_OxMS[TC_BUS][10]
    SLICE_X22Y59         LUT6 (Prop_lut6_I1_O)        0.316    10.234 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/SIN_i_i_7/O
                         net (fo=1, routed)           0.000    10.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/SIN_i_i_7_n_0
    SLICE_X22Y59         MUXF7 (Prop_muxf7_I0_O)      0.212    10.446 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/SIN_i_reg_i_4/O
                         net (fo=1, routed)           0.884    11.330    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/SIN_i_reg_i_4_n_0
    SLICE_X24Y57         LUT6 (Prop_lut6_I0_O)        0.299    11.629 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/SIN_i_i_2/O
                         net (fo=1, routed)           1.711    13.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/FSM_onehot_STATE_reg[3]_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.465 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/SIN_i_i_1/O
                         net (fo=1, routed)           0.000    13.465    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/SIN_i_i_1_n_0
    SLICE_X41Y55         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/SIN_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.133    14.467    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X41Y55         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/SIN_i_reg/C
                         clock pessimism              0.116    14.583    
                         clock uncertainty           -0.269    14.314    
    SLICE_X41Y55         FDRE (Setup_fdre_C_D)        0.032    14.346    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/SIN_i_reg
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.598ns  (logic 0.828ns (9.630%)  route 7.770ns (90.370%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664     2.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.289     6.717    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CtrlBus_OxMS[SW_nRST]
    SLICE_X36Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.841 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_3/O
                         net (fo=20, routed)          2.098     8.939    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_3_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2/O
                         net (fo=17, routed)          0.880     9.943    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124    10.067 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1/O
                         net (fo=16, routed)          1.503    11.570    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1_n_0
    SLICE_X25Y2          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.485    14.819    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X25Y2          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[9]/C
                         clock pessimism              0.116    14.935    
                         clock uncertainty           -0.269    14.666    
    SLICE_X25Y2          FDSE (Setup_fdse_C_S)       -0.429    14.237    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH13_intl_reg[9]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH15_intl_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.598ns  (logic 0.828ns (9.630%)  route 7.770ns (90.370%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664     2.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.289     6.717    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CtrlBus_OxMS[SW_nRST]
    SLICE_X36Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.841 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_3/O
                         net (fo=20, routed)          2.098     8.939    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_3_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2/O
                         net (fo=17, routed)          0.880     9.943    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124    10.067 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1/O
                         net (fo=16, routed)          1.503    11.570    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1_n_0
    SLICE_X25Y2          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH15_intl_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.485    14.819    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X25Y2          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH15_intl_reg[9]/C
                         clock pessimism              0.116    14.935    
                         clock uncertainty           -0.269    14.666    
    SLICE_X25Y2          FDSE (Setup_fdse_C_S)       -0.429    14.237    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH15_intl_reg[9]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.598ns  (logic 0.828ns (9.630%)  route 7.770ns (90.370%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664     2.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.289     6.717    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CtrlBus_OxMS[SW_nRST]
    SLICE_X36Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.841 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_3/O
                         net (fo=20, routed)          2.098     8.939    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_3_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2/O
                         net (fo=17, routed)          0.880     9.943    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124    10.067 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1/O
                         net (fo=16, routed)          1.503    11.570    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1_n_0
    SLICE_X25Y2          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.485    14.819    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X25Y2          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[9]/C
                         clock pessimism              0.116    14.935    
                         clock uncertainty           -0.269    14.666    
    SLICE_X25Y2          FDSE (Setup_fdse_C_S)       -0.429    14.237    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH3_intl_reg[9]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH2_intl_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 0.828ns (9.456%)  route 7.929ns (90.544%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        2.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 15.118 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664     2.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.289     6.717    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CtrlBus_OxMS[SW_nRST]
    SLICE_X36Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.841 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_3/O
                         net (fo=20, routed)          2.098     8.939    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_3_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2/O
                         net (fo=17, routed)          0.880     9.943    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124    10.067 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1/O
                         net (fo=16, routed)          1.661    11.729    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1_n_0
    SLICE_X42Y1          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH2_intl_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.784    15.118    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X42Y1          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH2_intl_reg[9]/C
                         clock pessimism              0.116    15.234    
                         clock uncertainty           -0.269    14.965    
    SLICE_X42Y1          FDSE (Setup_fdse_C_S)       -0.524    14.441    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH2_intl_reg[9]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH6_intl_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 0.828ns (9.456%)  route 7.929ns (90.544%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        2.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 15.118 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664     2.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.289     6.717    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CtrlBus_OxMS[SW_nRST]
    SLICE_X36Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.841 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_3/O
                         net (fo=20, routed)          2.098     8.939    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_3_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2/O
                         net (fo=17, routed)          0.880     9.943    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124    10.067 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1/O
                         net (fo=16, routed)          1.661    11.729    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1_n_0
    SLICE_X42Y1          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH6_intl_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.784    15.118    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X42Y1          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH6_intl_reg[9]/C
                         clock pessimism              0.116    15.234    
                         clock uncertainty           -0.269    14.965    
    SLICE_X42Y1          FDSE (Setup_fdse_C_S)       -0.524    14.441    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH6_intl_reg[9]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH8_intl_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 0.828ns (9.456%)  route 7.929ns (90.544%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        2.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 15.118 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664     2.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.289     6.717    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CtrlBus_OxMS[SW_nRST]
    SLICE_X36Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.841 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_3/O
                         net (fo=20, routed)          2.098     8.939    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_3_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2/O
                         net (fo=17, routed)          0.880     9.943    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124    10.067 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1/O
                         net (fo=16, routed)          1.661    11.729    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1_n_0
    SLICE_X42Y1          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH8_intl_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.784    15.118    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X42Y1          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH8_intl_reg[9]/C
                         clock pessimism              0.116    15.234    
                         clock uncertainty           -0.269    14.965    
    SLICE_X42Y1          FDSE (Setup_fdse_C_S)       -0.524    14.441    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH8_intl_reg[9]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH9_intl_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 0.828ns (9.456%)  route 7.929ns (90.544%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        2.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 15.118 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664     2.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.289     6.717    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CtrlBus_OxMS[SW_nRST]
    SLICE_X36Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.841 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_3/O
                         net (fo=20, routed)          2.098     8.939    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_3_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2/O
                         net (fo=17, routed)          0.880     9.943    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124    10.067 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1/O
                         net (fo=16, routed)          1.661    11.729    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1_n_0
    SLICE_X42Y1          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH9_intl_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.784    15.118    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X42Y1          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH9_intl_reg[9]/C
                         clock pessimism              0.116    15.234    
                         clock uncertainty           -0.269    14.965    
    SLICE_X42Y1          FDSE (Setup_fdse_C_S)       -0.524    14.441    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH9_intl_reg[9]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH11_intl_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.560ns  (logic 0.828ns (9.673%)  route 7.732ns (90.327%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        2.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.076ns = ( 15.076 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664     2.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.289     6.717    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CtrlBus_OxMS[SW_nRST]
    SLICE_X36Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.841 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_3/O
                         net (fo=20, routed)          2.098     8.939    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_3_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2/O
                         net (fo=17, routed)          0.880     9.943    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124    10.067 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1/O
                         net (fo=16, routed)          1.465    11.532    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1_n_0
    SLICE_X41Y6          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH11_intl_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.742    15.076    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X41Y6          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH11_intl_reg[9]/C
                         clock pessimism              0.116    15.192    
                         clock uncertainty           -0.269    14.923    
    SLICE_X41Y6          FDSE (Setup_fdse_C_S)       -0.429    14.494    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH11_intl_reg[9]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH14_intl_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.560ns  (logic 0.828ns (9.673%)  route 7.732ns (90.327%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        2.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.076ns = ( 15.076 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664     2.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.289     6.717    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CtrlBus_OxMS[SW_nRST]
    SLICE_X36Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.841 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_3/O
                         net (fo=20, routed)          2.098     8.939    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[3]_i_3_n_0
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2/O
                         net (fo=17, routed)          0.880     9.943    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_2_n_0
    SLICE_X28Y22         LUT4 (Prop_lut4_I3_O)        0.124    10.067 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1/O
                         net (fo=16, routed)          1.465    11.532    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH0_intl[9]_i_1_n_0
    SLICE_X41Y6          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH14_intl_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.742    15.076    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X41Y6          FDSE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH14_intl_reg[9]/C
                         clock pessimism              0.116    15.192    
                         clock uncertainty           -0.269    14.923    
    SLICE_X41Y6          FDSE (Setup_fdse_C_S)       -0.429    14.494    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH14_intl_reg[9]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                                  2.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ACK_CLKBUF/DFF_GEN[0].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ACK_CLKBUF/DFF_GEN[0].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.164ns (9.221%)  route 1.615ns (90.779%))
  Logic Levels:           0  
  Clock Path Skew:        1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.551     0.891    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ACK_CLKBUF/DFF_GEN[0].DFF_A/tc_axi_aclk
    SLICE_X30Y26         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ACK_CLKBUF/DFF_GEN[0].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.056 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ACK_CLKBUF/DFF_GEN[0].DFF_A/Q_reg/Q
                         net (fo=1, routed)           1.615     2.670    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ACK_CLKBUF/DFF_GEN[0].DFF_AB/out
    SLICE_X30Y29         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ACK_CLKBUF/DFF_GEN[0].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.762     2.305    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ACK_CLKBUF/DFF_GEN[0].DFF_AB/ClockBus[SCLK]
    SLICE_X30Y29         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ACK_CLKBUF/DFF_GEN[0].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     2.276    
                         clock uncertainty            0.269     2.545    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.059     2.604    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ACK_CLKBUF/DFF_GEN[0].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_testfifo_stm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.226ns (12.121%)  route 1.638ns (87.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][15]/Q
                         net (fo=3, routed)           1.638     2.669    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg_n_0_[129][15]
    SLICE_X21Y50         LUT3 (Prop_lut3_I2_O)        0.098     2.767 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_testfifo_stm[1]_i_1/O
                         net (fo=1, routed)           0.000     2.767    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_testfifo_stm[1]_i_1_n_0
    SLICE_X21Y50         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_testfifo_stm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.814     2.356    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/ClockBus[SCLK]
    SLICE_X21Y50         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_testfifo_stm_reg[1]/C
                         clock pessimism             -0.029     2.327    
                         clock uncertainty            0.269     2.596    
    SLICE_X21Y50         FDCE (Hold_fdce_C_D)         0.092     2.688    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_testfifo_stm_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_testfifo_stm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.226ns (12.121%)  route 1.638ns (87.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][15]/Q
                         net (fo=3, routed)           1.638     2.669    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg_n_0_[129][15]
    SLICE_X21Y50         LUT3 (Prop_lut3_I0_O)        0.098     2.767 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_testfifo_stm[0]_i_1/O
                         net (fo=1, routed)           0.000     2.767    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_testfifo_stm[0]_i_1_n_0
    SLICE_X21Y50         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_testfifo_stm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.814     2.356    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/ClockBus[SCLK]
    SLICE_X21Y50         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_testfifo_stm_reg[0]/C
                         clock pessimism             -0.029     2.327    
                         clock uncertainty            0.269     2.596    
    SLICE_X21Y50         FDCE (Hold_fdce_C_D)         0.091     2.687    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_testfifo_stm_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.687    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_ss_incr_stm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.209ns (12.883%)  route 1.413ns (87.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X30Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][6]/Q
                         net (fo=4, routed)           1.413     2.480    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg_n_0_[129][6]
    SLICE_X28Y44         LUT3 (Prop_lut3_I0_O)        0.045     2.525 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_ss_incr_stm[0]_i_1/O
                         net (fo=1, routed)           0.000     2.525    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_ss_incr_stm[0]_i_1_n_0
    SLICE_X28Y44         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_ss_incr_stm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.519     2.062    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/ClockBus[SCLK]
    SLICE_X28Y44         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_ss_incr_stm_reg[0]/C
                         clock pessimism             -0.029     2.033    
                         clock uncertainty            0.269     2.302    
    SLICE_X28Y44         FDCE (Hold_fdce_C_D)         0.120     2.422    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_ss_incr_stm_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_rdad_stm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.226ns (11.509%)  route 1.738ns (88.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][9]/Q
                         net (fo=4, routed)           1.738     2.768    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg_n_0_[129][9]
    SLICE_X14Y52         LUT3 (Prop_lut3_I2_O)        0.098     2.866 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_rdad_stm[1]_i_1/O
                         net (fo=1, routed)           0.000     2.866    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_rdad_stm[1]_i_1_n_0
    SLICE_X14Y52         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_rdad_stm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.840     2.383    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/ClockBus[SCLK]
    SLICE_X14Y52         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_rdad_stm_reg[1]/C
                         clock pessimism             -0.029     2.354    
                         clock uncertainty            0.269     2.623    
    SLICE_X14Y52         FDCE (Hold_fdce_C_D)         0.092     2.715    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_rdad_stm_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_ss_incr_stm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.209ns (12.460%)  route 1.468ns (87.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X30Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][6]/Q
                         net (fo=4, routed)           1.468     2.535    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg_n_0_[129][6]
    SLICE_X28Y44         LUT3 (Prop_lut3_I2_O)        0.045     2.580 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_ss_incr_stm[1]_i_1/O
                         net (fo=1, routed)           0.000     2.580    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_ss_incr_stm[1]_i_1_n_0
    SLICE_X28Y44         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_ss_incr_stm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.519     2.062    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/ClockBus[SCLK]
    SLICE_X28Y44         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_ss_incr_stm_reg[1]/C
                         clock pessimism             -0.029     2.033    
                         clock uncertainty            0.269     2.302    
    SLICE_X28Y44         FDCE (Hold_fdce_C_D)         0.121     2.423    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_ss_incr_stm_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_rdad_stm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.226ns (11.455%)  route 1.747ns (88.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][9]/Q
                         net (fo=4, routed)           1.747     2.777    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg_n_0_[129][9]
    SLICE_X14Y52         LUT3 (Prop_lut3_I0_O)        0.098     2.875 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_rdad_stm[0]_i_1/O
                         net (fo=1, routed)           0.000     2.875    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_rdad_stm[0]_i_1_n_0
    SLICE_X14Y52         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_rdad_stm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.840     2.383    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/ClockBus[SCLK]
    SLICE_X14Y52         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_rdad_stm_reg[0]/C
                         clock pessimism             -0.029     2.354    
                         clock uncertainty            0.269     2.623    
    SLICE_X14Y52         FDCE (Hold_fdce_C_D)         0.091     2.714    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_rdad_stm_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.186ns (9.547%)  route 1.762ns (90.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.589     0.930    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X40Y58         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][0]/Q
                         net (fo=4, routed)           1.762     2.833    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg_n_0_[129][0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I2_O)        0.045     2.878 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm[1]_i_1/O
                         net (fo=1, routed)           0.000     2.878    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm[1]_i_1_n_0
    SLICE_X42Y56         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.777     2.320    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/ClockBus[SCLK]
    SLICE_X42Y56         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm_reg[1]/C
                         clock pessimism             -0.029     2.291    
                         clock uncertainty            0.269     2.560    
    SLICE_X42Y56         FDCE (Hold_fdce_C_D)         0.121     2.681    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.186ns (9.523%)  route 1.767ns (90.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.589     0.930    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X40Y58         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][0]/Q
                         net (fo=4, routed)           1.767     2.838    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg_n_0_[129][0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.045     2.883 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm[0]_i_1/O
                         net (fo=1, routed)           0.000     2.883    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm[0]_i_1_n_0
    SLICE_X42Y56         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.777     2.320    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/ClockBus[SCLK]
    SLICE_X42Y56         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm_reg[0]/C
                         clock pessimism             -0.029     2.291    
                         clock uncertainty            0.269     2.560    
    SLICE_X42Y56         FDCE (Hold_fdce_C_D)         0.120     2.680    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/FIFO_WR_reg[recv][BUSY]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/hsout_stm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.209ns (10.649%)  route 1.754ns (89.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.551     0.891    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X30Y26         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/FIFO_WR_reg[recv][BUSY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.056 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/FIFO_WR_reg[recv][BUSY]/Q
                         net (fo=4, routed)           1.754     2.809    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ACK_CLKBUF/Handshake_IxSEND_intl[BUSY]
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.854 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ACK_CLKBUF/hsout_stm[1]_i_1/O
                         net (fo=1, routed)           0.000     2.854    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ACK_CLKBUF_n_4
    SLICE_X34Y26         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/hsout_stm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.736     2.279    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X34Y26         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/hsout_stm_reg[1]/C
                         clock pessimism             -0.029     2.250    
                         clock uncertainty            0.269     2.519    
    SLICE_X34Y26         FDCE (Hold_fdce_C_D)         0.120     2.639    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/hsout_stm_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
From Clock:  CLK250MHzraw
  To Clock:  CLK100MHzraw

Setup :           51  Failing Endpoints,  Worst Slack       -2.349ns,  Total Violation      -93.858ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.349ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[8][2]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK100MHzraw rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        3.140ns  (logic 1.090ns (34.714%)  route 2.050ns (65.286%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.844ns = ( 13.844 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.198    13.844    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X37Y73         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDCE (Prop_fdce_C_Q)         0.660    14.504 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[8][2]/Q
                         net (fo=1, routed)           2.050    16.554    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[8]__0[2]
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.124    16.678 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[2]_i_6__0/O
                         net (fo=1, routed)           0.000    16.678    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[2]_i_6__0_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    16.890 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[2]_i_3__0/O
                         net (fo=1, routed)           0.000    16.890    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[2]_i_3__0_n_0
    SLICE_X43Y70         MUXF8 (Prop_muxf8_I1_O)      0.094    16.984 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    16.984    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem[0]_15[2]
    SLICE_X43Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.493    14.827    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X43Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[2]/C
                         clock pessimism             -0.055    14.772    
                         clock uncertainty           -0.201    14.571    
    SLICE_X43Y70         FDCE (Setup_fdce_C_D)        0.064    14.635    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -16.984    
  -------------------------------------------------------------------
                         slack                                 -2.349    

Slack (VIOLATED) :        -2.347ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK100MHzraw rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        2.926ns  (logic 0.623ns (21.289%)  route 2.303ns (78.711%))
  Logic Levels:           0  
  Clock Path Skew:        -1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    6.120ns = ( 14.120 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.473    14.120    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_A/ClockBus[CLK250MHz]
    SLICE_X39Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDCE (Prop_fdce_C_Q)         0.623    14.743 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_A/Q_reg/Q
                         net (fo=1, routed)           2.303    17.046    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_AB/out[0]
    SLICE_X36Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.836    15.170    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_AB/ClockBus[WL_CLK]
    SLICE_X36Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_AB/Q_reg/C
                         clock pessimism             -0.055    15.115    
                         clock uncertainty           -0.201    14.914    
    SLICE_X36Y83         FDCE (Setup_fdce_C_D)       -0.215    14.699    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -17.046    
  -------------------------------------------------------------------
                         slack                                 -2.347    

Slack (VIOLATED) :        -2.325ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK100MHzraw rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        3.083ns  (logic 1.185ns (38.441%)  route 1.898ns (61.559%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 13.931 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.284    13.931    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X42Y71         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.722    14.653 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[1][7]/Q
                         net (fo=1, routed)           1.898    16.550    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[1]__0[7]
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.124    16.674 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[7]_i_4__0/O
                         net (fo=1, routed)           0.000    16.674    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[7]_i_4__0_n_0
    SLICE_X38Y71         MUXF7 (Prop_muxf7_I0_O)      0.241    16.915 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[7]_i_2__0/O
                         net (fo=1, routed)           0.000    16.915    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[7]_i_2__0_n_0
    SLICE_X38Y71         MUXF8 (Prop_muxf8_I0_O)      0.098    17.013 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000    17.013    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem[0]_15[7]
    SLICE_X38Y71         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.497    14.832    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X38Y71         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[7]/C
                         clock pessimism             -0.055    14.777    
                         clock uncertainty           -0.201    14.576    
    SLICE_X38Y71         FDCE (Setup_fdce_C_D)        0.113    14.689    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                         -17.013    
  -------------------------------------------------------------------
                         slack                                 -2.325    

Slack (VIOLATED) :        -2.275ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[8][0]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK100MHzraw rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        3.090ns  (logic 1.152ns (37.281%)  route 1.938ns (62.719%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 14.749 - 10.000 ) 
    Source Clock Delay      (SCD):    5.742ns = ( 13.742 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.095    13.742    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X42Y66         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.722    14.464 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[8][0]/Q
                         net (fo=1, routed)           1.938    16.402    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[8]__0[0]
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.124    16.526 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[0]_i_6__0/O
                         net (fo=1, routed)           0.000    16.526    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[0]_i_6__0_n_0
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    16.738 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[0]_i_3__0/O
                         net (fo=1, routed)           0.000    16.738    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[0]_i_3__0_n_0
    SLICE_X40Y68         MUXF8 (Prop_muxf8_I1_O)      0.094    16.832 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    16.832    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem[0]_15[0]
    SLICE_X40Y68         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.415    14.749    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X40Y68         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[0]/C
                         clock pessimism             -0.055    14.694    
                         clock uncertainty           -0.201    14.493    
    SLICE_X40Y68         FDCE (Setup_fdce_C_D)        0.064    14.557    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -16.832    
  -------------------------------------------------------------------
                         slack                                 -2.275    

Slack (VIOLATED) :        -2.233ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[5][5]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK100MHzraw rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        3.292ns  (logic 1.133ns (34.413%)  route 2.159ns (65.587%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.725ns = ( 13.725 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.078    13.725    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X39Y69         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDCE (Prop_fdce_C_Q)         0.660    14.385 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[5][5]/Q
                         net (fo=1, routed)           2.159    16.544    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[5]__0[5]
    SLICE_X39Y72         LUT6 (Prop_lut6_I3_O)        0.124    16.668 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[5]_i_5__0/O
                         net (fo=1, routed)           0.000    16.668    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[5]_i_5__0_n_0
    SLICE_X39Y72         MUXF7 (Prop_muxf7_I1_O)      0.245    16.913 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000    16.913    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[5]_i_2__0_n_0
    SLICE_X39Y72         MUXF8 (Prop_muxf8_I0_O)      0.104    17.017 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    17.017    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem[0]_15[5]
    SLICE_X39Y72         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.642    14.976    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X39Y72         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[5]/C
                         clock pessimism             -0.055    14.921    
                         clock uncertainty           -0.201    14.720    
    SLICE_X39Y72         FDCE (Setup_fdce_C_D)        0.064    14.784    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -17.017    
  -------------------------------------------------------------------
                         slack                                 -2.233    

Slack (VIOLATED) :        -2.193ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[10][3]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK100MHzraw rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        2.980ns  (logic 1.090ns (36.578%)  route 1.890ns (63.422%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 14.714 - 10.000 ) 
    Source Clock Delay      (SCD):    5.735ns = ( 13.735 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.088    13.735    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X36Y69         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDCE (Prop_fdce_C_Q)         0.660    14.395 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[10][3]/Q
                         net (fo=1, routed)           1.890    16.285    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[10]__0[3]
    SLICE_X39Y70         LUT6 (Prop_lut6_I1_O)        0.124    16.409 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[3]_i_6__0/O
                         net (fo=1, routed)           0.000    16.409    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[3]_i_6__0_n_0
    SLICE_X39Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    16.621 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[3]_i_3__0/O
                         net (fo=1, routed)           0.000    16.621    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[3]_i_3__0_n_0
    SLICE_X39Y70         MUXF8 (Prop_muxf8_I1_O)      0.094    16.715 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    16.715    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem[0]_15[3]
    SLICE_X39Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.380    14.714    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X39Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[3]/C
                         clock pessimism             -0.055    14.659    
                         clock uncertainty           -0.201    14.458    
    SLICE_X39Y70         FDCE (Setup_fdce_C_D)        0.064    14.522    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -16.715    
  -------------------------------------------------------------------
                         slack                                 -2.193    

Slack (VIOLATED) :        -2.160ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[2].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[2].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK100MHzraw rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        3.045ns  (logic 0.722ns (23.709%)  route 2.323ns (76.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.947ns = ( 13.947 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.301    13.947    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[2].DFF_A/ClockBus[CLK250MHz]
    SLICE_X38Y84         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[2].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDCE (Prop_fdce_C_Q)         0.722    14.669 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[2].DFF_A/Q_reg/Q
                         net (fo=1, routed)           2.323    16.993    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[2].DFF_AB/out[0]
    SLICE_X36Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[2].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.836    15.170    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[2].DFF_AB/ClockBus[WL_CLK]
    SLICE_X36Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[2].DFF_AB/Q_reg/C
                         clock pessimism             -0.055    15.115    
                         clock uncertainty           -0.201    14.914    
    SLICE_X36Y83         FDCE (Setup_fdce_C_D)       -0.081    14.833    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[2].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -16.993    
  -------------------------------------------------------------------
                         slack                                 -2.160    

Slack (VIOLATED) :        -2.142ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[19].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[19].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK100MHzraw rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        3.093ns  (logic 0.660ns (21.336%)  route 2.433ns (78.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    5.018ns = ( 13.018 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.371    13.018    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[19].DFF_A/ClockBus[CLK250MHz]
    SLICE_X23Y41         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[19].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDCE (Prop_fdce_C_Q)         0.660    13.678 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[19].DFF_A/Q_reg/Q
                         net (fo=1, routed)           2.433    16.111    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[19].DFF_AB/out[0]
    SLICE_X23Y39         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[19].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.986    14.321    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[19].DFF_AB/ClockBus[SCLK]
    SLICE_X23Y39         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[19].DFF_AB/Q_reg/C
                         clock pessimism             -0.055    14.266    
                         clock uncertainty           -0.201    14.065    
    SLICE_X23Y39         FDCE (Setup_fdce_C_D)       -0.095    13.970    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[19].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         13.970    
                         arrival time                         -16.111    
  -------------------------------------------------------------------
                         slack                                 -2.142    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[30].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[30].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK100MHzraw rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        3.022ns  (logic 0.623ns (20.617%)  route 2.399ns (79.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.602ns = ( 14.602 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns = ( 13.190 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.543    13.190    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[30].DFF_A/ClockBus[CLK250MHz]
    SLICE_X23Y49         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[30].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.623    13.813 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[30].DFF_A/Q_reg/Q
                         net (fo=1, routed)           2.399    16.212    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[30].DFF_AB/out[0]
    SLICE_X23Y48         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[30].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.267    14.602    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[30].DFF_AB/ClockBus[SCLK]
    SLICE_X23Y48         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[30].DFF_AB/Q_reg/C
                         clock pessimism             -0.055    14.547    
                         clock uncertainty           -0.201    14.346    
    SLICE_X23Y48         FDCE (Setup_fdce_C_D)       -0.237    14.109    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/BUF_NBRWINDOWS/DFF_GEN[30].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         14.109    
                         arrival time                         -16.212    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -2.091ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[4][6]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK100MHzraw rise@10.000ns - CLK250MHzraw rise@8.000ns)
  Data Path Delay:        2.797ns  (logic 1.129ns (40.366%)  route 1.668ns (59.634%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 14.709 - 10.000 ) 
    Source Clock Delay      (SCD):    5.860ns = ( 13.860 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     9.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    10.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     7.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     9.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     9.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191    11.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148    11.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.213    13.860    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X40Y72         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.660    14.520 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[4][6]/Q
                         net (fo=1, routed)           1.668    16.188    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[4]__0[6]
    SLICE_X34Y69         LUT6 (Prop_lut6_I5_O)        0.124    16.312 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[6]_i_5__0/O
                         net (fo=1, routed)           0.000    16.312    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[6]_i_5__0_n_0
    SLICE_X34Y69         MUXF7 (Prop_muxf7_I1_O)      0.247    16.559 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[6]_i_2__0/O
                         net (fo=1, routed)           0.000    16.559    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[6]_i_2__0_n_0
    SLICE_X34Y69         MUXF8 (Prop_muxf8_I0_O)      0.098    16.657 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000    16.657    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem[0]_15[6]
    SLICE_X34Y69         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.374    14.709    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X34Y69         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[6]/C
                         clock pessimism             -0.055    14.654    
                         clock uncertainty           -0.201    14.453    
    SLICE_X34Y69         FDCE (Setup_fdce_C_D)        0.113    14.566    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -16.657    
  -------------------------------------------------------------------
                         slack                                 -2.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0][8]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.406ns (39.566%)  route 0.620ns (60.434%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.072     2.183    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X42Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.214     2.397 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0][8]/Q
                         net (fo=1, routed)           0.620     3.017    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0]__0[8]
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.098     3.115 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[8]_i_5/O
                         net (fo=1, routed)           0.000     3.115    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[8]_i_5_n_0
    SLICE_X40Y70         MUXF7 (Prop_muxf7_I0_O)      0.071     3.186 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[8]_i_3/O
                         net (fo=1, routed)           0.000     3.186    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[8]_i_3_n_0
    SLICE_X40Y70         MUXF8 (Prop_muxf8_I0_O)      0.023     3.209 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[8]_i_2__0/O
                         net (fo=1, routed)           0.000     3.209    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem[0]_15[8]
    SLICE_X40Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.092     2.635    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X40Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[8]/C
                         clock pessimism              0.020     2.655    
                         clock uncertainty            0.201     2.856    
    SLICE_X40Y70         FDCE (Hold_fdce_C_D)         0.105     2.961    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[3][4]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.346ns (31.038%)  route 0.769ns (68.962%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.027     2.138    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X37Y71         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.207     2.345 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[3][4]/Q
                         net (fo=1, routed)           0.769     3.114    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[3]__0[4]
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.045     3.159 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[4]_i_4__0/O
                         net (fo=1, routed)           0.000     3.159    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[4]_i_4__0_n_0
    SLICE_X43Y71         MUXF7 (Prop_muxf7_I0_O)      0.071     3.230 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[4]_i_2__0/O
                         net (fo=1, routed)           0.000     3.230    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[4]_i_2__0_n_0
    SLICE_X43Y71         MUXF8 (Prop_muxf8_I0_O)      0.023     3.253 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.253    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem[0]_15[4]
    SLICE_X43Y71         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.122     2.665    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X43Y71         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[4]/C
                         clock pessimism              0.020     2.685    
                         clock uncertainty            0.201     2.886    
    SLICE_X43Y71         FDCE (Hold_fdce_C_D)         0.105     2.991    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[12][5]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.336ns (28.650%)  route 0.837ns (71.350%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.959     2.070    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X35Y71         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[12][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.207     2.277 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[12][5]/Q
                         net (fo=1, routed)           0.837     3.114    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[12]__0[5]
    SLICE_X39Y72         LUT6 (Prop_lut6_I5_O)        0.045     3.159 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[5]_i_7__0/O
                         net (fo=1, routed)           0.000     3.159    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[5]_i_7__0_n_0
    SLICE_X39Y72         MUXF7 (Prop_muxf7_I1_O)      0.065     3.224 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[5]_i_3__0/O
                         net (fo=1, routed)           0.000     3.224    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[5]_i_3__0_n_0
    SLICE_X39Y72         MUXF8 (Prop_muxf8_I1_O)      0.019     3.243 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.243    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem[0]_15[5]
    SLICE_X39Y72         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.036     2.578    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X39Y72         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[5]/C
                         clock pessimism              0.020     2.598    
                         clock uncertainty            0.201     2.799    
    SLICE_X39Y72         FDCE (Hold_fdce_C_D)         0.105     2.904    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.369ns (35.301%)  route 0.676ns (64.699%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.072     2.183    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X42Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.230     2.413 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0][1]/Q
                         net (fo=1, routed)           0.676     3.089    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0]__0[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I5_O)        0.045     3.134 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[1]_i_4__0/O
                         net (fo=1, routed)           0.000     3.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[1]_i_4__0_n_0
    SLICE_X40Y71         MUXF7 (Prop_muxf7_I0_O)      0.071     3.205 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[1]_i_2__0/O
                         net (fo=1, routed)           0.000     3.205    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[1]_i_2__0_n_0
    SLICE_X40Y71         MUXF8 (Prop_muxf8_I0_O)      0.023     3.228 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.228    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem[0]_15[1]
    SLICE_X40Y71         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.019     2.561    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X40Y71         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[1]/C
                         clock pessimism              0.020     2.581    
                         clock uncertainty            0.201     2.782    
    SLICE_X40Y71         FDCE (Hold_fdce_C_D)         0.105     2.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.369ns (39.279%)  route 0.570ns (60.721%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.072     2.183    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X42Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.230     2.413 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0][0]/Q
                         net (fo=1, routed)           0.570     2.984    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0]__0[0]
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.045     3.029 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[0]_i_4__0/O
                         net (fo=1, routed)           0.000     3.029    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[0]_i_4__0_n_0
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I0_O)      0.071     3.100 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[0]_i_2__0/O
                         net (fo=1, routed)           0.000     3.100    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[0]_i_2__0_n_0
    SLICE_X40Y68         MUXF8 (Prop_muxf8_I0_O)      0.023     3.123 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.123    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem[0]_15[0]
    SLICE_X40Y68         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.889     2.431    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X40Y68         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[0]/C
                         clock pessimism              0.020     2.451    
                         clock uncertainty            0.201     2.652    
    SLICE_X40Y68         FDCE (Hold_fdce_C_D)         0.105     2.757    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.757    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.207ns (16.773%)  route 1.027ns (83.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.034     2.145    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_A/ClockBus[CLK250MHz]
    SLICE_X36Y80         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDCE (Prop_fdce_C_Q)         0.207     2.352 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_A/Q_reg/Q
                         net (fo=1, routed)           1.027     3.379    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_AB/out[0]
    SLICE_X37Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.159     2.701    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_AB/ClockBus[WL_CLK]
    SLICE_X37Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_AB/Q_reg/C
                         clock pessimism              0.020     2.721    
                         clock uncertainty            0.201     2.922    
    SLICE_X37Y83         FDCE (Hold_fdce_C_D)         0.071     2.993    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.369ns (35.839%)  route 0.661ns (64.161%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.072     2.183    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X42Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.230     2.413 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0][2]/Q
                         net (fo=1, routed)           0.661     3.074    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0]__0[2]
    SLICE_X43Y70         LUT6 (Prop_lut6_I5_O)        0.045     3.119 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[2]_i_4__0/O
                         net (fo=1, routed)           0.000     3.119    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[2]_i_4__0_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_I0_O)      0.071     3.190 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[2]_i_2__0/O
                         net (fo=1, routed)           0.000     3.190    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[2]_i_2__0_n_0
    SLICE_X43Y70         MUXF8 (Prop_muxf8_I0_O)      0.023     3.213 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.213    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem[0]_15[2]
    SLICE_X43Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.947     2.489    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X43Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[2]/C
                         clock pessimism              0.020     2.509    
                         clock uncertainty            0.201     2.710    
    SLICE_X43Y70         FDCE (Hold_fdce_C_D)         0.105     2.815    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.815    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[3][6]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.347ns (35.006%)  route 0.644ns (64.994%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.027     2.138    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X37Y71         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.207     2.345 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[3][6]/Q
                         net (fo=1, routed)           0.644     2.990    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[3]__0[6]
    SLICE_X34Y69         LUT6 (Prop_lut6_I0_O)        0.045     3.035 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[6]_i_4__0/O
                         net (fo=1, routed)           0.000     3.035    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[6]_i_4__0_n_0
    SLICE_X34Y69         MUXF7 (Prop_muxf7_I0_O)      0.073     3.108 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[6]_i_2__0/O
                         net (fo=1, routed)           0.000     3.108    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[6]_i_2__0_n_0
    SLICE_X34Y69         MUXF8 (Prop_muxf8_I0_O)      0.022     3.130 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.130    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem[0]_15[6]
    SLICE_X34Y69         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.820     2.363    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X34Y69         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[6]/C
                         clock pessimism              0.020     2.383    
                         clock uncertainty            0.201     2.584    
    SLICE_X34Y69         FDCE (Hold_fdce_C_D)         0.134     2.718    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.408ns (37.896%)  route 0.669ns (62.104%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.072     2.183    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X42Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.214     2.397 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0][7]/Q
                         net (fo=1, routed)           0.669     3.066    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0]__0[7]
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.099     3.165 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[7]_i_4__0/O
                         net (fo=1, routed)           0.000     3.165    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[7]_i_4__0_n_0
    SLICE_X38Y71         MUXF7 (Prop_muxf7_I0_O)      0.073     3.238 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[7]_i_2__0/O
                         net (fo=1, routed)           0.000     3.238    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[7]_i_2__0_n_0
    SLICE_X38Y71         MUXF8 (Prop_muxf8_I0_O)      0.022     3.260 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.260    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem[0]_15[7]
    SLICE_X38Y71         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.942     2.485    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X38Y71         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[7]/C
                         clock pessimism              0.020     2.505    
                         clock uncertainty            0.201     2.706    
    SLICE_X38Y71         FDCE (Hold_fdce_C_D)         0.134     2.840    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.369ns (37.461%)  route 0.616ns (62.539%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.072     2.183    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X42Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.230     2.413 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0][3]/Q
                         net (fo=1, routed)           0.616     3.029    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem_reg[0]__0[3]
    SLICE_X39Y70         LUT6 (Prop_lut6_I5_O)        0.045     3.074 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[3]_i_4__0/O
                         net (fo=1, routed)           0.000     3.074    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out[3]_i_4__0_n_0
    SLICE_X39Y70         MUXF7 (Prop_muxf7_I0_O)      0.071     3.145 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.000     3.145    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[3]_i_2__0_n_0
    SLICE_X39Y70         MUXF8 (Prop_muxf8_I0_O)      0.023     3.168 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.168    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Mem[0]_15[3]
    SLICE_X39Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.877     2.419    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X39Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[3]/C
                         clock pessimism              0.020     2.439    
                         clock uncertainty            0.201     2.640    
    SLICE_X39Y70         FDCE (Hold_fdce_C_D)         0.105     2.745    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.423    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  CLK250MHzraw

Setup :          627  Failing Endpoints,  Worst Slack       -3.466ns,  Total Violation    -1450.915ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.466ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[114].CPUX/PREVBus_s_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.970ns  (logic 0.704ns (8.833%)  route 7.266ns (91.167%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 17.429 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.931    17.359    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CtrlBus_IxSL[SW_nRST]
    SLICE_X37Y63         LUT2 (Prop_lut2_I0_O)        0.124    17.483 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.336    20.818    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[114].CPUX/TCReg_reg[129][12]_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I4_O)        0.124    20.942 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[114].CPUX/PREVBus_s_i_1__106/O
                         net (fo=1, routed)           0.000    20.942    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[114].CPUX/PREVBus_s_i_1__106_n_0
    SLICE_X43Y94         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[114].CPUX/PREVBus_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.203    17.429    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[114].CPUX/ClockBus[CLK250MHz]
    SLICE_X43Y94         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[114].CPUX/PREVBus_s_reg/C
                         clock pessimism              0.116    17.545    
                         clock uncertainty           -0.265    17.280    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)        0.196    17.476    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[114].CPUX/PREVBus_s_reg
  -------------------------------------------------------------------
                         required time                         17.476    
                         arrival time                         -20.942    
  -------------------------------------------------------------------
                         slack                                 -3.466    

Slack (VIOLATED) :        -3.329ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[219].CPUX/PREVBus_s_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.002ns  (logic 0.704ns (8.798%)  route 7.298ns (91.202%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.601ns = ( 17.601 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.931    17.359    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CtrlBus_IxSL[SW_nRST]
    SLICE_X37Y63         LUT2 (Prop_lut2_I0_O)        0.124    17.483 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.368    20.850    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[219].CPUX/TCReg_reg[129][12]_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I4_O)        0.124    20.974 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[219].CPUX/PREVBus_s_i_1__211/O
                         net (fo=1, routed)           0.000    20.974    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[219].CPUX/PREVBus_s_i_1__211_n_0
    SLICE_X33Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[219].CPUX/PREVBus_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.375    17.601    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[219].CPUX/ClockBus[CLK250MHz]
    SLICE_X33Y97         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[219].CPUX/PREVBus_s_reg/C
                         clock pessimism              0.116    17.717    
                         clock uncertainty           -0.265    17.452    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)        0.193    17.645    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[219].CPUX/PREVBus_s_reg
  -------------------------------------------------------------------
                         required time                         17.645    
                         arrival time                         -20.974    
  -------------------------------------------------------------------
                         slack                                 -3.329    

Slack (VIOLATED) :        -3.326ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[100].CPUX/NEXTBus_s_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.073ns  (logic 0.704ns (8.721%)  route 7.369ns (91.279%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 17.622 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.931    17.359    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CtrlBus_IxSL[SW_nRST]
    SLICE_X37Y63         LUT2 (Prop_lut2_I0_O)        0.124    17.483 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.438    20.921    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[100].CPUX/TCReg_reg[129][12]_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I4_O)        0.124    21.045 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[100].CPUX/NEXTBus_s_i_1__92/O
                         net (fo=1, routed)           0.000    21.045    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[100].CPUX/NEXTBus_s_i_1__92_n_0
    SLICE_X38Y96         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[100].CPUX/NEXTBus_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.396    17.622    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[100].CPUX/ClockBus[CLK250MHz]
    SLICE_X38Y96         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[100].CPUX/NEXTBus_s_reg/C
                         clock pessimism              0.116    17.738    
                         clock uncertainty           -0.265    17.474    
    SLICE_X38Y96         FDRE (Setup_fdre_C_D)        0.245    17.719    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[100].CPUX/NEXTBus_s_reg
  -------------------------------------------------------------------
                         required time                         17.719    
                         arrival time                         -21.045    
  -------------------------------------------------------------------
                         slack                                 -3.326    

Slack (VIOLATED) :        -3.248ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[205].CPUX/NEXTBus_s_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.803ns  (logic 0.704ns (9.023%)  route 7.099ns (90.977%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 17.483 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.931    17.359    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CtrlBus_IxSL[SW_nRST]
    SLICE_X37Y63         LUT2 (Prop_lut2_I0_O)        0.124    17.483 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.168    20.651    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[205].CPUX/TCReg_reg[129][12]_0
    SLICE_X25Y92         LUT6 (Prop_lut6_I4_O)        0.124    20.775 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[205].CPUX/NEXTBus_s_i_1__197/O
                         net (fo=1, routed)           0.000    20.775    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[205].CPUX/NEXTBus_s_i_1__197_n_0
    SLICE_X25Y92         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[205].CPUX/NEXTBus_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.256    17.483    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[205].CPUX/ClockBus[CLK250MHz]
    SLICE_X25Y92         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[205].CPUX/NEXTBus_s_reg/C
                         clock pessimism              0.116    17.599    
                         clock uncertainty           -0.265    17.334    
    SLICE_X25Y92         FDRE (Setup_fdre_C_D)        0.193    17.527    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[205].CPUX/NEXTBus_s_reg
  -------------------------------------------------------------------
                         required time                         17.527    
                         arrival time                         -20.775    
  -------------------------------------------------------------------
                         slack                                 -3.248    

Slack (VIOLATED) :        -3.238ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[207].CPUX/NEXTBus_s_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.760ns  (logic 0.704ns (9.073%)  route 7.056ns (90.927%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 17.448 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.931    17.359    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CtrlBus_IxSL[SW_nRST]
    SLICE_X37Y63         LUT2 (Prop_lut2_I0_O)        0.124    17.483 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.125    20.608    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[207].CPUX/TCReg_reg[129][12]_0
    SLICE_X26Y92         LUT6 (Prop_lut6_I4_O)        0.124    20.732 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[207].CPUX/NEXTBus_s_i_1__199/O
                         net (fo=1, routed)           0.000    20.732    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[207].CPUX/NEXTBus_s_i_1__199_n_0
    SLICE_X26Y92         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[207].CPUX/NEXTBus_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.222    17.448    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[207].CPUX/ClockBus[CLK250MHz]
    SLICE_X26Y92         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[207].CPUX/NEXTBus_s_reg/C
                         clock pessimism              0.116    17.564    
                         clock uncertainty           -0.265    17.299    
    SLICE_X26Y92         FDRE (Setup_fdre_C_D)        0.195    17.494    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[207].CPUX/NEXTBus_s_reg
  -------------------------------------------------------------------
                         required time                         17.494    
                         arrival time                         -20.732    
  -------------------------------------------------------------------
                         slack                                 -3.238    

Slack (VIOLATED) :        -3.236ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[206].CPUX/NEXTBus_s_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.756ns  (logic 0.704ns (9.077%)  route 7.052ns (90.923%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 17.448 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.931    17.359    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CtrlBus_IxSL[SW_nRST]
    SLICE_X37Y63         LUT2 (Prop_lut2_I0_O)        0.124    17.483 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.121    20.604    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[206].CPUX/TCReg_reg[129][12]_0
    SLICE_X26Y92         LUT6 (Prop_lut6_I4_O)        0.124    20.728 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[206].CPUX/NEXTBus_s_i_1__198/O
                         net (fo=1, routed)           0.000    20.728    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[206].CPUX/NEXTBus_s_i_1__198_n_0
    SLICE_X26Y92         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[206].CPUX/NEXTBus_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.222    17.448    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[206].CPUX/ClockBus[CLK250MHz]
    SLICE_X26Y92         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[206].CPUX/NEXTBus_s_reg/C
                         clock pessimism              0.116    17.564    
                         clock uncertainty           -0.265    17.299    
    SLICE_X26Y92         FDRE (Setup_fdre_C_D)        0.193    17.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[206].CPUX/NEXTBus_s_reg
  -------------------------------------------------------------------
                         required time                         17.492    
                         arrival time                         -20.728    
  -------------------------------------------------------------------
                         slack                                 -3.236    

Slack (VIOLATED) :        -3.216ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[208].CPUX/PREVBus_s_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.739ns  (logic 0.704ns (9.096%)  route 7.035ns (90.904%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 17.448 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.931    17.359    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CtrlBus_IxSL[SW_nRST]
    SLICE_X37Y63         LUT2 (Prop_lut2_I0_O)        0.124    17.483 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.105    20.587    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[208].CPUX/TCReg_reg[129][12]_0
    SLICE_X26Y92         LUT6 (Prop_lut6_I4_O)        0.124    20.711 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[208].CPUX/PREVBus_s_i_1__200/O
                         net (fo=1, routed)           0.000    20.711    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[208].CPUX/PREVBus_s_i_1__200_n_0
    SLICE_X26Y92         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[208].CPUX/PREVBus_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.222    17.448    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[208].CPUX/ClockBus[CLK250MHz]
    SLICE_X26Y92         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[208].CPUX/PREVBus_s_reg/C
                         clock pessimism              0.116    17.564    
                         clock uncertainty           -0.265    17.299    
    SLICE_X26Y92         FDRE (Setup_fdre_C_D)        0.196    17.495    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[208].CPUX/PREVBus_s_reg
  -------------------------------------------------------------------
                         required time                         17.495    
                         arrival time                         -20.711    
  -------------------------------------------------------------------
                         slack                                 -3.216    

Slack (VIOLATED) :        -3.214ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[47].CPUX/PREVBus_s_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.798ns  (logic 0.704ns (9.028%)  route 7.094ns (90.972%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 17.462 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.931    17.359    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CtrlBus_IxSL[SW_nRST]
    SLICE_X37Y63         LUT2 (Prop_lut2_I0_O)        0.124    17.483 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.163    20.646    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[47].CPUX/TCReg_reg[129][12]_0
    SLICE_X16Y86         LUT6 (Prop_lut6_I4_O)        0.124    20.770 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[47].CPUX/PREVBus_s_i_1__39/O
                         net (fo=1, routed)           0.000    20.770    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[47].CPUX/PREVBus_s_i_1__39_n_0
    SLICE_X16Y86         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[47].CPUX/PREVBus_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.236    17.462    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[47].CPUX/ClockBus[CLK250MHz]
    SLICE_X16Y86         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[47].CPUX/PREVBus_s_reg/C
                         clock pessimism              0.116    17.578    
                         clock uncertainty           -0.265    17.313    
    SLICE_X16Y86         FDRE (Setup_fdre_C_D)        0.243    17.556    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[47].CPUX/PREVBus_s_reg
  -------------------------------------------------------------------
                         required time                         17.556    
                         arrival time                         -20.770    
  -------------------------------------------------------------------
                         slack                                 -3.214    

Slack (VIOLATED) :        -3.210ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[47].CPUX/NEXTBus_s_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.794ns  (logic 0.704ns (9.033%)  route 7.090ns (90.967%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 17.462 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.931    17.359    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CtrlBus_IxSL[SW_nRST]
    SLICE_X37Y63         LUT2 (Prop_lut2_I0_O)        0.124    17.483 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.159    20.642    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[47].CPUX/TCReg_reg[129][12]_0
    SLICE_X16Y86         LUT6 (Prop_lut6_I4_O)        0.124    20.766 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[47].CPUX/NEXTBus_s_i_1__39/O
                         net (fo=1, routed)           0.000    20.766    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[47].CPUX/NEXTBus_s_i_1__39_n_0
    SLICE_X16Y86         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[47].CPUX/NEXTBus_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.236    17.462    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[47].CPUX/ClockBus[CLK250MHz]
    SLICE_X16Y86         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[47].CPUX/NEXTBus_s_reg/C
                         clock pessimism              0.116    17.578    
                         clock uncertainty           -0.265    17.313    
    SLICE_X16Y86         FDRE (Setup_fdre_C_D)        0.243    17.556    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[47].CPUX/NEXTBus_s_reg
  -------------------------------------------------------------------
                         required time                         17.556    
                         arrival time                         -20.766    
  -------------------------------------------------------------------
                         slack                                 -3.210    

Slack (VIOLATED) :        -3.187ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[71].CPUX/PREVBus_s_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.754ns  (logic 0.704ns (9.080%)  route 7.050ns (90.920%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 17.492 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          3.931    17.359    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/CtrlBus_IxSL[SW_nRST]
    SLICE_X37Y63         LUT2 (Prop_lut2_I0_O)        0.124    17.483 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.119    20.602    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[71].CPUX/TCReg_reg[129][12]_0
    SLICE_X19Y89         LUT6 (Prop_lut6_I4_O)        0.124    20.726 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[71].CPUX/PREVBus_s_i_1__63/O
                         net (fo=1, routed)           0.000    20.726    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[71].CPUX/PREVBus_s_i_1__63_n_0
    SLICE_X19Y89         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[71].CPUX/PREVBus_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.266    17.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[71].CPUX/ClockBus[CLK250MHz]
    SLICE_X19Y89         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[71].CPUX/PREVBus_s_reg/C
                         clock pessimism              0.116    17.608    
                         clock uncertainty           -0.265    17.343    
    SLICE_X19Y89         FDRE (Setup_fdre_C_D)        0.195    17.538    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[71].CPUX/PREVBus_s_reg
  -------------------------------------------------------------------
                         required time                         17.538    
                         arrival time                         -20.726    
  -------------------------------------------------------------------
                         slack                                 -3.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.128ns (6.405%)  route 1.870ns (93.595%))
  Logic Levels:           0  
  Clock Path Skew:        1.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.588     0.929    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_A/ClockBus[AXI_clk]
    SLICE_X40Y14         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.128     1.057 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_A/Q_reg/Q
                         net (fo=1, routed)           1.870     2.927    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_AB/out[0]
    SLICE_X34Y14         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.092     2.548    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_AB/ClockBus[CLK250MHz]
    SLICE_X34Y14         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     2.519    
                         clock uncertainty            0.265     2.783    
    SLICE_X34Y14         FDCE (Hold_fdce_C_D)         0.088     2.871    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[24].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[24].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.141ns (6.901%)  route 1.902ns (93.099%))
  Logic Levels:           0  
  Clock Path Skew:        1.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.559     0.900    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[24].DFF_A/tc_axi_aclk
    SLICE_X19Y60         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[24].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y60         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[24].DFF_A/Q_reg/Q
                         net (fo=1, routed)           1.902     2.943    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[24].DFF_AB/out[0]
    SLICE_X20Y53         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[24].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.035     2.491    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[24].DFF_AB/ClockBus[CLK250MHz]
    SLICE_X20Y53         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[24].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     2.462    
                         clock uncertainty            0.265     2.727    
    SLICE_X20Y53         FDCE (Hold_fdce_C_D)         0.157     2.884    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[24].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[20].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[20].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.141ns (7.450%)  route 1.752ns (92.550%))
  Logic Levels:           0  
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[20].DFF_A/tc_axi_aclk
    SLICE_X17Y42         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[20].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[20].DFF_A/Q_reg/Q
                         net (fo=1, routed)           1.752     2.795    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[20].DFF_AB/out[0]
    SLICE_X18Y42         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[20].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.915     2.370    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[20].DFF_AB/ClockBus[CLK250MHz]
    SLICE_X18Y42         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[20].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     2.341    
                         clock uncertainty            0.265     2.606    
    SLICE_X18Y42         FDCE (Hold_fdce_C_D)         0.129     2.735    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[20].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[2].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[2].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.141ns (7.504%)  route 1.738ns (92.496%))
  Logic Levels:           0  
  Clock Path Skew:        1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.588     0.929    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[2].DFF_A/tc_axi_aclk
    SLICE_X39Y56         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[2].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141     1.070 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[2].DFF_A/Q_reg/Q
                         net (fo=1, routed)           1.738     2.808    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[2].DFF_AB/out[0]
    SLICE_X40Y56         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[2].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.923     2.379    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[2].DFF_AB/ClockBus[CLK250MHz]
    SLICE_X40Y56         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[2].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     2.349    
                         clock uncertainty            0.265     2.614    
    SLICE_X40Y56         FDCE (Hold_fdce_C_D)         0.129     2.743    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[2].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[27].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[27].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.164ns (7.993%)  route 1.888ns (92.007%))
  Logic Levels:           0  
  Clock Path Skew:        1.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.557     0.898    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[27].DFF_A/tc_axi_aclk
    SLICE_X20Y58         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[27].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDCE (Prop_fdce_C_Q)         0.164     1.062 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[27].DFF_A/Q_reg/Q
                         net (fo=1, routed)           1.888     2.949    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[27].DFF_AB/out[0]
    SLICE_X20Y53         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[27].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.035     2.491    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[27].DFF_AB/ClockBus[CLK250MHz]
    SLICE_X20Y53         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[27].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     2.462    
                         clock uncertainty            0.265     2.727    
    SLICE_X20Y53         FDCE (Hold_fdce_C_D)         0.158     2.885    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[27].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.164ns (6.890%)  route 2.216ns (93.110%))
  Logic Levels:           0  
  Clock Path Skew:        1.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.554     0.895    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_A/tc_axi_aclk
    SLICE_X20Y86         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y86         FDCE (Prop_fdce_C_Q)         0.164     1.059 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_A/Q_reg/Q
                         net (fo=1, routed)           2.216     3.275    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_AB/out[0]
    SLICE_X20Y81         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.373     2.829    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_AB/ClockBus[CLK250MHz]
    SLICE_X20Y81         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     2.800    
                         clock uncertainty            0.265     3.064    
    SLICE_X20Y81         FDCE (Hold_fdce_C_D)         0.145     3.209    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           3.275    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.141ns (6.494%)  route 2.030ns (93.506%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.560     0.901    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_A/ClockBus[AXI_clk]
    SLICE_X11Y32         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.141     1.042 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_A/Q_reg/Q
                         net (fo=1, routed)           2.030     3.072    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_AB/out[0]
    SLICE_X13Y31         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.183     2.638    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_AB/ClockBus[CLK250MHz]
    SLICE_X13Y31         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     2.609    
                         clock uncertainty            0.265     2.874    
    SLICE_X13Y31         FDCE (Hold_fdce_C_D)         0.129     3.003    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[12].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[12].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.164ns (8.568%)  route 1.750ns (91.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.564     0.905    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[12].DFF_A/tc_axi_aclk
    SLICE_X16Y48         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[12].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDCE (Prop_fdce_C_Q)         0.164     1.069 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[12].DFF_A/Q_reg/Q
                         net (fo=1, routed)           1.750     2.819    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[12].DFF_AB/out[0]
    SLICE_X20Y41         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[12].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.913     2.369    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[12].DFF_AB/ClockBus[CLK250MHz]
    SLICE_X20Y41         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[12].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     2.340    
                         clock uncertainty            0.265     2.604    
    SLICE_X20Y41         FDCE (Hold_fdce_C_D)         0.145     2.749    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_NBRWINDOWS/DFF_GEN[12].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.141ns (7.709%)  route 1.688ns (92.291%))
  Logic Levels:           0  
  Clock Path Skew:        1.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.586     0.927    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_A/ClockBus[AXI_clk]
    SLICE_X39Y36         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_A/Q_reg/Q
                         net (fo=1, routed)           1.688     2.756    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_AB/out[0]
    SLICE_X41Y37         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.842     2.297    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_AB/ClockBus[CLK250MHz]
    SLICE_X41Y37         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     2.268    
                         clock uncertainty            0.265     2.533    
    SLICE_X41Y37         FDCE (Hold_fdce_C_D)         0.153     2.686    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/CLK_RD2WR/DFF_GEN[3].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[19].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[19].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.164ns (8.408%)  route 1.786ns (91.592%))
  Logic Levels:           0  
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.563     0.904    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[19].DFF_A/tc_axi_aclk
    SLICE_X16Y44         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[19].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDCE (Prop_fdce_C_Q)         0.164     1.067 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[19].DFF_A/Q_reg/Q
                         net (fo=1, routed)           1.786     2.854    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[19].DFF_AB/out[0]
    SLICE_X16Y45         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[19].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.934     2.389    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[19].DFF_AB/ClockBus[CLK250MHz]
    SLICE_X16Y45         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[19].DFF_AB/Q_reg/C
                         clock pessimism             -0.029     2.360    
                         clock uncertainty            0.265     2.625    
    SLICE_X16Y45         FDCE (Hold_fdce_C_D)         0.157     2.782    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[19].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.072    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHzraw
  To Clock:  CLK250MHzraw

Setup :           19  Failing Endpoints,  Worst Slack       -2.453ns,  Total Violation      -37.677ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.453ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[12][3]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - CLK100MHzraw rise@10.000ns)
  Data Path Delay:        3.699ns  (logic 0.882ns (23.843%)  route 2.817ns (76.157%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 17.326 - 12.000 ) 
    Source Clock Delay      (SCD):    6.101ns = ( 16.101 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    12.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350    13.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         2.319    16.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X37Y84         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[12][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDCE (Prop_fdce_C_Q)         0.456    16.557 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[12][3]/Q
                         net (fo=1, routed)           2.817    19.374    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[12]_27[3]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    19.498 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[3]_i_7/O
                         net (fo=1, routed)           0.000    19.498    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[3]_i_7_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    19.712 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    19.712    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[3]_i_3_n_0
    SLICE_X38Y88         MUXF8 (Prop_muxf8_I1_O)      0.088    19.800 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    19.800    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem[0]_33[3]
    SLICE_X38Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.099    17.326    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X38Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[3]/C
                         clock pessimism             -0.055    17.271    
                         clock uncertainty           -0.201    17.070    
    SLICE_X38Y88         FDCE (Setup_fdce_C_D)        0.277    17.347    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         17.347    
                         arrival time                         -19.800    
  -------------------------------------------------------------------
                         slack                                 -2.453    

Slack (VIOLATED) :        -2.325ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][8]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - CLK100MHzraw rise@10.000ns)
  Data Path Delay:        3.421ns  (logic 0.922ns (26.954%)  route 2.499ns (73.046%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 17.346 - 12.000 ) 
    Source Clock Delay      (SCD):    6.222ns = ( 16.222 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    12.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350    13.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         2.440    16.222    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X40Y93         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDCE (Prop_fdce_C_Q)         0.456    16.678 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][8]/Q
                         net (fo=1, routed)           2.499    19.176    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3]_18[8]
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    19.300 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[8]_i_7/O
                         net (fo=1, routed)           0.000    19.300    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[8]_i_7_n_0
    SLICE_X40Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    19.538 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[8]_i_4/O
                         net (fo=1, routed)           0.000    19.538    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[8]_i_4_n_0
    SLICE_X40Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    19.642 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[8]_i_2/O
                         net (fo=1, routed)           0.000    19.642    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem[0]_33[8]
    SLICE_X40Y87         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.119    17.346    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X40Y87         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[8]/C
                         clock pessimism             -0.055    17.291    
                         clock uncertainty           -0.201    17.090    
    SLICE_X40Y87         FDCE (Setup_fdce_C_D)        0.228    17.318    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                         -19.642    
  -------------------------------------------------------------------
                         slack                                 -2.325    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - CLK100MHzraw rise@10.000ns)
  Data Path Delay:        3.766ns  (logic 0.925ns (24.565%)  route 2.841ns (75.435%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.592ns = ( 17.592 - 12.000 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 16.103 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    12.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350    13.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         2.321    16.103    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X37Y87         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDCE (Prop_fdce_C_Q)         0.456    16.559 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[4][2]/Q
                         net (fo=1, routed)           2.841    19.400    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[4]_19[2]
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.524 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[2]_i_5/O
                         net (fo=1, routed)           0.000    19.524    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[2]_i_5_n_0
    SLICE_X38Y90         MUXF7 (Prop_muxf7_I1_O)      0.247    19.771 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    19.771    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[2]_i_2_n_0
    SLICE_X38Y90         MUXF8 (Prop_muxf8_I0_O)      0.098    19.869 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    19.869    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem[0]_33[2]
    SLICE_X38Y90         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.365    17.592    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X38Y90         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[2]/C
                         clock pessimism             -0.055    17.537    
                         clock uncertainty           -0.201    17.336    
    SLICE_X38Y90         FDCE (Setup_fdce_C_D)        0.277    17.613    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         17.613    
                         arrival time                         -19.869    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.226ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[8][1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - CLK100MHzraw rise@10.000ns)
  Data Path Delay:        3.590ns  (logic 0.948ns (26.405%)  route 2.642ns (73.595%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 17.509 - 12.000 ) 
    Source Clock Delay      (SCD):    6.117ns = ( 16.117 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    12.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350    13.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         2.335    16.117    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X42Y87         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDCE (Prop_fdce_C_Q)         0.518    16.635 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[8][1]/Q
                         net (fo=1, routed)           2.642    19.277    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[8]_23[1]
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.124    19.401 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[1]_i_6/O
                         net (fo=1, routed)           0.000    19.401    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[1]_i_6_n_0
    SLICE_X41Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    19.613 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    19.613    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[1]_i_3_n_0
    SLICE_X41Y88         MUXF8 (Prop_muxf8_I1_O)      0.094    19.707 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    19.707    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem[0]_33[1]
    SLICE_X41Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.282    17.509    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X41Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[1]/C
                         clock pessimism             -0.055    17.454    
                         clock uncertainty           -0.201    17.253    
    SLICE_X41Y88         FDCE (Setup_fdce_C_D)        0.228    17.481    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         17.481    
                         arrival time                         -19.707    
  -------------------------------------------------------------------
                         slack                                 -2.226    

Slack (VIOLATED) :        -2.197ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - CLK100MHzraw rise@10.000ns)
  Data Path Delay:        3.285ns  (logic 1.057ns (32.176%)  route 2.228ns (67.824%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 17.326 - 12.000 ) 
    Source Clock Delay      (SCD):    6.210ns = ( 16.210 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    12.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350    13.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         2.428    16.210    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X40Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.419    16.629 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[2][4]/Q
                         net (fo=1, routed)           2.228    18.857    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[2]_17[4]
    SLICE_X39Y88         LUT6 (Prop_lut6_I1_O)        0.296    19.153 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[4]_i_4/O
                         net (fo=1, routed)           0.000    19.153    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[4]_i_4_n_0
    SLICE_X39Y88         MUXF7 (Prop_muxf7_I0_O)      0.238    19.391 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    19.391    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[4]_i_2_n_0
    SLICE_X39Y88         MUXF8 (Prop_muxf8_I0_O)      0.104    19.495 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    19.495    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem[0]_33[4]
    SLICE_X39Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.099    17.326    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X39Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[4]/C
                         clock pessimism             -0.055    17.271    
                         clock uncertainty           -0.201    17.070    
    SLICE_X39Y88         FDCE (Setup_fdce_C_D)        0.228    17.298    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         17.298    
                         arrival time                         -19.495    
  -------------------------------------------------------------------
                         slack                                 -2.197    

Slack (VIOLATED) :        -2.188ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - CLK100MHzraw rise@10.000ns)
  Data Path Delay:        3.441ns  (logic 0.419ns (12.176%)  route 3.022ns (87.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 17.043 - 12.000 ) 
    Source Clock Delay      (SCD):    5.476ns = ( 15.476 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    12.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350    13.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.695    15.476    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_A/ClockBus[RDAD_CLK]
    SLICE_X43Y68         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.419    15.895 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_A/Q_reg/Q
                         net (fo=1, routed)           3.022    18.918    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_AB/out[0]
    SLICE_X39Y68         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.817    17.043    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_AB/ClockBus[CLK250MHz]
    SLICE_X39Y68         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_AB/Q_reg/C
                         clock pessimism             -0.055    16.988    
                         clock uncertainty           -0.201    16.787    
    SLICE_X39Y68         FDCE (Setup_fdce_C_D)       -0.058    16.729    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[0].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         16.729    
                         arrival time                         -18.918    
  -------------------------------------------------------------------
                         slack                                 -2.188    

Slack (VIOLATED) :        -2.161ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - CLK100MHzraw rise@10.000ns)
  Data Path Delay:        3.565ns  (logic 1.060ns (29.737%)  route 2.505ns (70.263%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.535ns = ( 17.535 - 12.000 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 16.103 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    12.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350    13.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         2.321    16.103    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X36Y87         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDCE (Prop_fdce_C_Q)         0.419    16.522 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[0][5]/Q
                         net (fo=1, routed)           2.505    19.027    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[0]_15[5]
    SLICE_X41Y89         LUT6 (Prop_lut6_I5_O)        0.299    19.326 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[5]_i_4/O
                         net (fo=1, routed)           0.000    19.326    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[5]_i_4_n_0
    SLICE_X41Y89         MUXF7 (Prop_muxf7_I0_O)      0.238    19.564 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    19.564    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[5]_i_2_n_0
    SLICE_X41Y89         MUXF8 (Prop_muxf8_I0_O)      0.104    19.668 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    19.668    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem[0]_33[5]
    SLICE_X41Y89         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.309    17.535    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X41Y89         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[5]/C
                         clock pessimism             -0.055    17.480    
                         clock uncertainty           -0.201    17.279    
    SLICE_X41Y89         FDCE (Setup_fdce_C_D)        0.228    17.507    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         17.507    
                         arrival time                         -19.668    
  -------------------------------------------------------------------
                         slack                                 -2.161    

Slack (VIOLATED) :        -2.149ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[12][6]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - CLK100MHzraw rise@10.000ns)
  Data Path Delay:        3.392ns  (logic 0.891ns (26.269%)  route 2.501ns (73.731%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 17.333 - 12.000 ) 
    Source Clock Delay      (SCD):    6.063ns = ( 16.063 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    12.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350    13.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         2.281    16.063    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X40Y86         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[12][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDCE (Prop_fdce_C_Q)         0.456    16.519 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[12][6]/Q
                         net (fo=1, routed)           2.501    19.020    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[12]_27[6]
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.124    19.144 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[6]_i_7/O
                         net (fo=1, routed)           0.000    19.144    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[6]_i_7_n_0
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I1_O)      0.217    19.361 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[6]_i_3/O
                         net (fo=1, routed)           0.000    19.361    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[6]_i_3_n_0
    SLICE_X39Y87         MUXF8 (Prop_muxf8_I1_O)      0.094    19.455 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    19.455    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem[0]_33[6]
    SLICE_X39Y87         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.107    17.333    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X39Y87         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[6]/C
                         clock pessimism             -0.055    17.278    
                         clock uncertainty           -0.201    17.077    
    SLICE_X39Y87         FDCE (Setup_fdce_C_D)        0.228    17.305    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         17.305    
                         arrival time                         -19.455    
  -------------------------------------------------------------------
                         slack                                 -2.149    

Slack (VIOLATED) :        -2.016ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - CLK100MHzraw rise@10.000ns)
  Data Path Delay:        3.193ns  (logic 0.919ns (28.781%)  route 2.274ns (71.219%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 17.366 - 12.000 ) 
    Source Clock Delay      (SCD):    6.210ns = ( 16.210 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    12.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350    13.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         2.428    16.210    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X40Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDCE (Prop_fdce_C_Q)         0.456    16.666 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[2][0]/Q
                         net (fo=1, routed)           2.274    18.940    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[2]_17[0]
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.124    19.064 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[0]_i_4/O
                         net (fo=1, routed)           0.000    19.064    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[0]_i_4_n_0
    SLICE_X38Y83         MUXF7 (Prop_muxf7_I0_O)      0.241    19.305 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[0]_i_2/O
                         net (fo=1, routed)           0.000    19.305    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[0]_i_2_n_0
    SLICE_X38Y83         MUXF8 (Prop_muxf8_I0_O)      0.098    19.403 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    19.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem[0]_33[0]
    SLICE_X38Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.140    17.366    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X38Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[0]/C
                         clock pessimism             -0.055    17.311    
                         clock uncertainty           -0.201    17.111    
    SLICE_X38Y83         FDCE (Setup_fdce_C_D)        0.277    17.388    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         17.388    
                         arrival time                         -19.403    
  -------------------------------------------------------------------
                         slack                                 -2.016    

Slack (VIOLATED) :        -1.964ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][7]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - CLK100MHzraw rise@10.000ns)
  Data Path Delay:        3.172ns  (logic 0.922ns (29.069%)  route 2.250ns (70.931%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 17.457 - 12.000 ) 
    Source Clock Delay      (SCD):    6.222ns = ( 16.222 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.055ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677    12.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     9.447 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760    11.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350    13.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    13.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         2.440    16.222    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X40Y93         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDCE (Prop_fdce_C_Q)         0.456    16.678 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][7]/Q
                         net (fo=1, routed)           2.250    18.927    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3]_18[7]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.124    19.051 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[7]_i_4/O
                         net (fo=1, routed)           0.000    19.051    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[7]_i_4_n_0
    SLICE_X40Y85         MUXF7 (Prop_muxf7_I0_O)      0.238    19.289 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    19.289    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[7]_i_2_n_0
    SLICE_X40Y85         MUXF8 (Prop_muxf8_I0_O)      0.104    19.393 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    19.393    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem[0]_33[7]
    SLICE_X40Y85         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.231    17.457    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X40Y85         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[7]/C
                         clock pessimism             -0.055    17.402    
                         clock uncertainty           -0.201    17.201    
    SLICE_X40Y85         FDCE (Setup_fdce_C_D)        0.228    17.429    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                         -19.393    
  -------------------------------------------------------------------
                         slack                                 -1.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[9][5]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.267ns (21.613%)  route 0.968ns (78.387%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.031     2.210    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X43Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDCE (Prop_fdce_C_Q)         0.141     2.351 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[9][5]/Q
                         net (fo=1, routed)           0.968     3.320    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[9]_24[5]
    SLICE_X41Y89         LUT6 (Prop_lut6_I3_O)        0.045     3.365 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[5]_i_6/O
                         net (fo=1, routed)           0.000     3.365    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[5]_i_6_n_0
    SLICE_X41Y89         MUXF7 (Prop_muxf7_I0_O)      0.062     3.427 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     3.427    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[5]_i_3_n_0
    SLICE_X41Y89         MUXF8 (Prop_muxf8_I1_O)      0.019     3.446 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.446    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem[0]_33[5]
    SLICE_X41Y89         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.431     2.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X41Y89         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[5]/C
                         clock pessimism              0.020     2.907    
                         clock uncertainty            0.201     3.108    
    SLICE_X41Y89         FDCE (Hold_fdce_C_D)         0.187     3.295    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.295    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[9][7]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.327ns (26.156%)  route 0.923ns (73.844%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.996     2.176    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X38Y87         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[9][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDCE (Prop_fdce_C_Q)         0.148     2.324 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[9][7]/Q
                         net (fo=1, routed)           0.923     3.247    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[9]_24[7]
    SLICE_X40Y85         LUT6 (Prop_lut6_I3_O)        0.098     3.345 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[7]_i_6/O
                         net (fo=1, routed)           0.000     3.345    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[7]_i_6_n_0
    SLICE_X40Y85         MUXF7 (Prop_muxf7_I0_O)      0.062     3.407 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     3.407    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[7]_i_3_n_0
    SLICE_X40Y85         MUXF8 (Prop_muxf8_I1_O)      0.019     3.426 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.426    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem[0]_33[7]
    SLICE_X40Y85         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.406     2.862    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X40Y85         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[7]/C
                         clock pessimism              0.020     2.882    
                         clock uncertainty            0.201     3.083    
    SLICE_X40Y85         FDCE (Hold_fdce_C_D)         0.187     3.270    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.426    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14][2]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.292ns (22.045%)  route 1.033ns (77.955%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.031     2.210    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X42Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     2.374 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14][2]/Q
                         net (fo=1, routed)           1.033     3.407    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14]_29[2]
    SLICE_X38Y90         LUT6 (Prop_lut6_I1_O)        0.045     3.452 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[2]_i_7/O
                         net (fo=1, routed)           0.000     3.452    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[2]_i_7_n_0
    SLICE_X38Y90         MUXF7 (Prop_muxf7_I1_O)      0.064     3.516 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     3.516    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[2]_i_3_n_0
    SLICE_X38Y90         MUXF8 (Prop_muxf8_I1_O)      0.019     3.535 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.535    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem[0]_33[2]
    SLICE_X38Y90         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.474     2.930    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X38Y90         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[2]/C
                         clock pessimism              0.020     2.950    
                         clock uncertainty            0.201     3.151    
    SLICE_X38Y90         FDCE (Hold_fdce_C_D)         0.216     3.367    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.367    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14][1]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.331ns (26.376%)  route 0.924ns (73.624%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.031     2.210    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X42Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.148     2.358 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14][1]/Q
                         net (fo=1, routed)           0.924     3.282    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14]_29[1]
    SLICE_X41Y88         LUT6 (Prop_lut6_I1_O)        0.099     3.381 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[1]_i_7/O
                         net (fo=1, routed)           0.000     3.381    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[1]_i_7_n_0
    SLICE_X41Y88         MUXF7 (Prop_muxf7_I1_O)      0.065     3.446 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     3.446    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[1]_i_3_n_0
    SLICE_X41Y88         MUXF8 (Prop_muxf8_I1_O)      0.019     3.465 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.465    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem[0]_33[1]
    SLICE_X41Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.428     2.884    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X41Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[1]/C
                         clock pessimism              0.020     2.904    
                         clock uncertainty            0.201     3.105    
    SLICE_X41Y88         FDCE (Hold_fdce_C_D)         0.187     3.292    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.304ns (22.490%)  route 1.048ns (77.510%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.851     2.030    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X34Y82         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.164     2.194 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[0][0]/Q
                         net (fo=1, routed)           1.048     3.242    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[0]_15[0]
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.045     3.287 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[0]_i_4/O
                         net (fo=1, routed)           0.000     3.287    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[0]_i_4_n_0
    SLICE_X38Y83         MUXF7 (Prop_muxf7_I0_O)      0.073     3.360 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     3.360    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[0]_i_2_n_0
    SLICE_X38Y83         MUXF8 (Prop_muxf8_I0_O)      0.022     3.382 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.382    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem[0]_33[0]
    SLICE_X38Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.303     2.759    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X38Y83         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[0]/C
                         clock pessimism              0.020     2.779    
                         clock uncertainty            0.201     2.980    
    SLICE_X38Y83         FDCE (Hold_fdce_C_D)         0.216     3.196    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_A/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_AB/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.128ns (10.499%)  route 1.091ns (89.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.816     1.995    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_A/ClockBus[RDAD_CLK]
    SLICE_X43Y68         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_A/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.128     2.123 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_A/Q_reg/Q
                         net (fo=1, routed)           1.091     3.214    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_AB/out[0]
    SLICE_X38Y67         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_AB/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.148     2.603    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_AB/ClockBus[CLK250MHz]
    SLICE_X38Y67         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_AB/Q_reg/C
                         clock pessimism              0.020     2.623    
                         clock uncertainty            0.201     2.824    
    SLICE_X38Y67         FDCE (Hold_fdce_C_D)         0.093     2.917    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/CLK_RD2WR/DFF_GEN[4].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.917    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14][3]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.292ns (23.475%)  route 0.952ns (76.525%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.031     2.210    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X42Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     2.374 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14][3]/Q
                         net (fo=1, routed)           0.952     3.326    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14]_29[3]
    SLICE_X38Y88         LUT6 (Prop_lut6_I1_O)        0.045     3.371 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[3]_i_7/O
                         net (fo=1, routed)           0.000     3.371    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[3]_i_7_n_0
    SLICE_X38Y88         MUXF7 (Prop_muxf7_I1_O)      0.064     3.435 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     3.435    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[3]_i_3_n_0
    SLICE_X38Y88         MUXF8 (Prop_muxf8_I1_O)      0.019     3.454 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.454    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem[0]_33[3]
    SLICE_X38Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.250     2.706    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X38Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[3]/C
                         clock pessimism              0.020     2.726    
                         clock uncertainty            0.201     2.927    
    SLICE_X38Y88         FDCE (Hold_fdce_C_D)         0.216     3.143    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14][4]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.293ns (23.960%)  route 0.930ns (76.040%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.031     2.210    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X42Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     2.374 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14][4]/Q
                         net (fo=1, routed)           0.930     3.304    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14]_29[4]
    SLICE_X39Y88         LUT6 (Prop_lut6_I1_O)        0.045     3.349 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[4]_i_7/O
                         net (fo=1, routed)           0.000     3.349    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[4]_i_7_n_0
    SLICE_X39Y88         MUXF7 (Prop_muxf7_I1_O)      0.065     3.414 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     3.414    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[4]_i_3_n_0
    SLICE_X39Y88         MUXF8 (Prop_muxf8_I1_O)      0.019     3.433 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.433    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem[0]_33[4]
    SLICE_X39Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.250     2.706    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X39Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[4]/C
                         clock pessimism              0.020     2.726    
                         clock uncertainty            0.201     2.927    
    SLICE_X39Y88         FDCE (Hold_fdce_C_D)         0.187     3.114    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.114    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][6]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.320ns (24.679%)  route 0.977ns (75.321%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.009     2.188    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X39Y90         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.128     2.316 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][6]/Q
                         net (fo=1, routed)           0.977     3.293    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3]_18[6]
    SLICE_X39Y87         LUT6 (Prop_lut6_I0_O)        0.098     3.391 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[6]_i_4/O
                         net (fo=1, routed)           0.000     3.391    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[6]_i_4_n_0
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I0_O)      0.071     3.462 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     3.462    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[6]_i_2_n_0
    SLICE_X39Y87         MUXF8 (Prop_muxf8_I0_O)      0.023     3.485 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.485    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem[0]_33[6]
    SLICE_X39Y87         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.290     2.746    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X39Y87         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[6]/C
                         clock pessimism              0.020     2.766    
                         clock uncertainty            0.201     2.967    
    SLICE_X39Y87         FDCE (Hold_fdce_C_D)         0.187     3.154    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.154    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14][8]/C
                            (rising edge-triggered cell FDCE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK250MHzraw
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.293ns (23.784%)  route 0.939ns (76.216%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.031     2.210    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X42Y88         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     2.374 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14][8]/Q
                         net (fo=1, routed)           0.939     3.313    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[14]_29[8]
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.045     3.358 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[8]_i_10/O
                         net (fo=1, routed)           0.000     3.358    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out[8]_i_10_n_0
    SLICE_X40Y87         MUXF7 (Prop_muxf7_I1_O)      0.065     3.423 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000     3.423    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[8]_i_5_n_0
    SLICE_X40Y87         MUXF8 (Prop_muxf8_I1_O)      0.019     3.442 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     3.442    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem[0]_33[8]
    SLICE_X40Y87         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.247     2.703    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[CLK250MHz]
    SLICE_X40Y87         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[8]/C
                         clock pessimism              0.020     2.723    
                         clock uncertainty            0.201     2.924    
    SLICE_X40Y87         FDCE (Hold_fdce_C_D)         0.187     3.111    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.111    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK100MHzraw
  To Clock:  CLK100MHzraw

Setup :            0  Failing Endpoints,  Worst Slack        6.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[12]/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.580ns (25.326%)  route 1.710ns (74.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 14.377 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.401     5.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X40Y54         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.638 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/Q
                         net (fo=2, routed)           1.039     6.678    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg_n_0
    SLICE_X40Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.802 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2/O
                         net (fo=16, routed)          0.671     7.473    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2_n_0
    SLICE_X38Y54         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.043    14.377    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X38Y54         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[12]/C
                         clock pessimism              0.479    14.855    
                         clock uncertainty           -0.081    14.774    
    SLICE_X38Y54         FDCE (Recov_fdce_C_CLR)     -0.319    14.455    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[13]/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.580ns (25.326%)  route 1.710ns (74.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 14.377 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.401     5.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X40Y54         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.638 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/Q
                         net (fo=2, routed)           1.039     6.678    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg_n_0
    SLICE_X40Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.802 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2/O
                         net (fo=16, routed)          0.671     7.473    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2_n_0
    SLICE_X38Y54         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.043    14.377    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X38Y54         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[13]/C
                         clock pessimism              0.479    14.855    
                         clock uncertainty           -0.081    14.774    
    SLICE_X38Y54         FDCE (Recov_fdce_C_CLR)     -0.319    14.455    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[14]/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.580ns (25.326%)  route 1.710ns (74.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 14.377 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.401     5.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X40Y54         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.638 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/Q
                         net (fo=2, routed)           1.039     6.678    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg_n_0
    SLICE_X40Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.802 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2/O
                         net (fo=16, routed)          0.671     7.473    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2_n_0
    SLICE_X38Y54         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.043    14.377    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X38Y54         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[14]/C
                         clock pessimism              0.479    14.855    
                         clock uncertainty           -0.081    14.774    
    SLICE_X38Y54         FDCE (Recov_fdce_C_CLR)     -0.319    14.455    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[15]/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.580ns (25.326%)  route 1.710ns (74.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 14.377 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.401     5.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X40Y54         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.638 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/Q
                         net (fo=2, routed)           1.039     6.678    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg_n_0
    SLICE_X40Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.802 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2/O
                         net (fo=16, routed)          0.671     7.473    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2_n_0
    SLICE_X38Y54         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.043    14.377    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X38Y54         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[15]/C
                         clock pessimism              0.479    14.855    
                         clock uncertainty           -0.081    14.774    
    SLICE_X38Y54         FDCE (Recov_fdce_C_CLR)     -0.319    14.455    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[4]/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.580ns (27.014%)  route 1.567ns (72.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.401     5.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X40Y54         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.638 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/Q
                         net (fo=2, routed)           1.039     6.678    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg_n_0
    SLICE_X40Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.802 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2/O
                         net (fo=16, routed)          0.528     7.330    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2_n_0
    SLICE_X38Y52         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.999    14.333    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X38Y52         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[4]/C
                         clock pessimism              0.479    14.812    
                         clock uncertainty           -0.081    14.731    
    SLICE_X38Y52         FDCE (Recov_fdce_C_CLR)     -0.319    14.412    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[5]/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.580ns (27.014%)  route 1.567ns (72.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.401     5.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X40Y54         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.638 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/Q
                         net (fo=2, routed)           1.039     6.678    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg_n_0
    SLICE_X40Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.802 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2/O
                         net (fo=16, routed)          0.528     7.330    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2_n_0
    SLICE_X38Y52         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.999    14.333    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X38Y52         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[5]/C
                         clock pessimism              0.479    14.812    
                         clock uncertainty           -0.081    14.731    
    SLICE_X38Y52         FDCE (Recov_fdce_C_CLR)     -0.319    14.412    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[6]/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.580ns (27.014%)  route 1.567ns (72.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.401     5.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X40Y54         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.638 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/Q
                         net (fo=2, routed)           1.039     6.678    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg_n_0
    SLICE_X40Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.802 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2/O
                         net (fo=16, routed)          0.528     7.330    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2_n_0
    SLICE_X38Y52         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.999    14.333    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X38Y52         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[6]/C
                         clock pessimism              0.479    14.812    
                         clock uncertainty           -0.081    14.731    
    SLICE_X38Y52         FDCE (Recov_fdce_C_CLR)     -0.319    14.412    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[7]/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.580ns (27.014%)  route 1.567ns (72.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.401     5.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X40Y54         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.638 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/Q
                         net (fo=2, routed)           1.039     6.678    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg_n_0
    SLICE_X40Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.802 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2/O
                         net (fo=16, routed)          0.528     7.330    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2_n_0
    SLICE_X38Y52         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.999    14.333    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X38Y52         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[7]/C
                         clock pessimism              0.479    14.812    
                         clock uncertainty           -0.081    14.731    
    SLICE_X38Y52         FDCE (Recov_fdce_C_CLR)     -0.319    14.412    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.132ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[0]/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.580ns (27.135%)  route 1.557ns (72.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 14.343 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.401     5.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X40Y54         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.638 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/Q
                         net (fo=2, routed)           1.039     6.678    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg_n_0
    SLICE_X40Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.802 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2/O
                         net (fo=16, routed)          0.518     7.320    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2_n_0
    SLICE_X38Y51         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.008    14.343    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X38Y51         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[0]/C
                         clock pessimism              0.510    14.852    
                         clock uncertainty           -0.081    14.771    
    SLICE_X38Y51         FDCE (Recov_fdce_C_CLR)     -0.319    14.452    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  7.132    

Slack (MET) :             7.132ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[1]/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.580ns (27.135%)  route 1.557ns (72.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 14.343 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.350     3.658    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.782 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.401     5.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X40Y54         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.638 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg/Q
                         net (fo=2, routed)           1.039     6.678    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ENABLE_COUNTER_reg_n_0
    SLICE_X40Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.802 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2/O
                         net (fo=16, routed)          0.518     7.320    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER[0]_i_2_n_0
    SLICE_X38Y51         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.008    14.343    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/ClockBus[SCLK]
    SLICE_X38Y51         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[1]/C
                         clock pessimism              0.510    14.852    
                         clock uncertainty           -0.081    14.771    
    SLICE_X38Y51         FDCE (Recov_fdce_C_CLR)     -0.319    14.452    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_SerialRegCtrl_inst/INTERNAL_COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  7.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[4]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.615%)  route 0.351ns (65.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.589     1.768    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X37Y34         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.909 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/Q
                         net (fo=2, routed)           0.170     2.079    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.124 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2/O
                         net (fo=16, routed)          0.181     2.305    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2_n_0
    SLICE_X39Y33         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.707     2.249    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X39Y33         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[4]/C
                         clock pessimism             -0.363     1.886    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.794    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[5]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.615%)  route 0.351ns (65.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.589     1.768    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X37Y34         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.909 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/Q
                         net (fo=2, routed)           0.170     2.079    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.124 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2/O
                         net (fo=16, routed)          0.181     2.305    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2_n_0
    SLICE_X39Y33         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.707     2.249    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X39Y33         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[5]/C
                         clock pessimism             -0.363     1.886    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.794    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[6]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.615%)  route 0.351ns (65.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.589     1.768    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X37Y34         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.909 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/Q
                         net (fo=2, routed)           0.170     2.079    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.124 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2/O
                         net (fo=16, routed)          0.181     2.305    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2_n_0
    SLICE_X39Y33         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.707     2.249    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X39Y33         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[6]/C
                         clock pessimism             -0.363     1.886    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.794    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[7]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.615%)  route 0.351ns (65.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.589     1.768    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X37Y34         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.909 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/Q
                         net (fo=2, routed)           0.170     2.079    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.124 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2/O
                         net (fo=16, routed)          0.181     2.305    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2_n_0
    SLICE_X39Y33         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.707     2.249    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X39Y33         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[7]/C
                         clock pessimism             -0.363     1.886    
    SLICE_X39Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.794    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[0]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.461%)  route 0.405ns (68.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.589     1.768    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X37Y34         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.909 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/Q
                         net (fo=2, routed)           0.170     2.079    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.124 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2/O
                         net (fo=16, routed)          0.235     2.359    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2_n_0
    SLICE_X39Y32         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.759     2.302    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X39Y32         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[0]/C
                         clock pessimism             -0.363     1.938    
    SLICE_X39Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.846    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[1]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.461%)  route 0.405ns (68.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.589     1.768    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X37Y34         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.909 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/Q
                         net (fo=2, routed)           0.170     2.079    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.124 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2/O
                         net (fo=16, routed)          0.235     2.359    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2_n_0
    SLICE_X39Y32         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.759     2.302    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X39Y32         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[1]/C
                         clock pessimism             -0.363     1.938    
    SLICE_X39Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.846    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[2]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.461%)  route 0.405ns (68.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.589     1.768    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X37Y34         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.909 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/Q
                         net (fo=2, routed)           0.170     2.079    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.124 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2/O
                         net (fo=16, routed)          0.235     2.359    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2_n_0
    SLICE_X39Y32         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.759     2.302    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X39Y32         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[2]/C
                         clock pessimism             -0.363     1.938    
    SLICE_X39Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.846    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[3]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.461%)  route 0.405ns (68.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.589     1.768    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X37Y34         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.909 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/Q
                         net (fo=2, routed)           0.170     2.079    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.124 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2/O
                         net (fo=16, routed)          0.235     2.359    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2_n_0
    SLICE_X39Y32         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.759     2.302    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X39Y32         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[3]/C
                         clock pessimism             -0.363     1.938    
    SLICE_X39Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.846    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[10]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.473%)  route 0.297ns (61.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.589     1.768    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X37Y34         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.909 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/Q
                         net (fo=2, routed)           0.170     2.079    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.124 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2/O
                         net (fo=16, routed)          0.127     2.251    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2_n_0
    SLICE_X39Y34         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.633     2.176    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X39Y34         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[10]/C
                         clock pessimism             -0.363     1.812    
    SLICE_X39Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.720    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[11]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - CLK100MHzraw rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.473%)  route 0.297ns (61.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           0.793     1.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.179 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.589     1.768    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X37Y34         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.909 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN_reg/Q
                         net (fo=2, routed)           0.170     2.079    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_EN
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.045     2.124 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2/O
                         net (fo=16, routed)          0.127     2.251    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL[0]_i_2_n_0
    SLICE_X39Y34         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.633     2.176    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X39Y34         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[11]/C
                         clock pessimism             -0.363     1.812    
    SLICE_X39Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.720    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SS_CNT_INTL_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.531    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  CLK100MHzraw

Setup :            1  Failing Endpoint ,  Worst Slack       -0.613ns,  Total Violation       -0.613ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.613ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/RDAD_ReadEn_reg/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK100MHzraw fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 0.609ns (9.182%)  route 6.024ns (90.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 9.754 - 5.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664     2.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          2.776     6.204    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/CtrlBus_OxMS[SW_nRST]
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.153     6.357 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/GCC_RESET_intl_i_2/O
                         net (fo=678, routed)         3.248     9.605    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/RST
    SLICE_X43Y65         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/RDAD_ReadEn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     7.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     4.502 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042     8.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100     8.334 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.420     9.754    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X43Y65         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/RDAD_ReadEn_reg/C  (IS_INVERTED)
                         clock pessimism              0.116     9.870    
                         clock uncertainty           -0.269     9.601    
    SLICE_X43Y65         FDCE (Recov_fdce_C_CLR)     -0.609     8.992    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/RDAD_ReadEn_reg
  -------------------------------------------------------------------
                         required time                          8.992    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                 -0.613    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm_reg[0]/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.346ns  (logic 0.580ns (5.606%)  route 9.766ns (94.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 14.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        7.707    13.323    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS_n_0
    SLICE_X42Y56         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.169    14.504    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/ClockBus[SCLK]
    SLICE_X42Y56         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm_reg[0]/C
                         clock pessimism              0.116    14.619    
                         clock uncertainty           -0.269    14.350    
    SLICE_X42Y56         FDCE (Recov_fdce_C_CLR)     -0.319    14.031    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm_reg[0]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                         -13.323    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm_reg[1]/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.346ns  (logic 0.580ns (5.606%)  route 9.766ns (94.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 14.504 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        7.707    13.323    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS_n_0
    SLICE_X42Y56         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.169    14.504    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/ClockBus[SCLK]
    SLICE_X42Y56         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm_reg[1]/C
                         clock pessimism              0.116    14.619    
                         clock uncertainty           -0.269    14.350    
    SLICE_X42Y56         FDCE (Recov_fdce_C_CLR)     -0.319    14.031    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_start_write_stm_reg[1]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                         -13.323    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[2]/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 0.580ns (6.549%)  route 8.276ns (93.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664     2.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.125     4.553    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.677 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        7.151    11.828    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/TCReg_reg[129][12]
    SLICE_X43Y70         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.493    14.827    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/ClockBus[RDAD_CLK]
    SLICE_X43Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[2]/C
                         clock pessimism              0.116    14.943    
                         clock uncertainty           -0.269    14.674    
    SLICE_X43Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.269    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/Data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][0]/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 0.580ns (6.372%)  route 8.522ns (93.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664     2.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.125     4.553    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.677 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        7.397    12.074    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/TCReg_reg[129][12]
    SLICE_X39Y90         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.836    15.170    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X39Y90         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][0]/C
                         clock pessimism              0.116    15.286    
                         clock uncertainty           -0.269    15.017    
    SLICE_X39Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][2]/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 0.580ns (6.372%)  route 8.522ns (93.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664     2.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.125     4.553    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.677 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        7.397    12.074    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/TCReg_reg[129][12]
    SLICE_X39Y90         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.836    15.170    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X39Y90         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][2]/C
                         clock pessimism              0.116    15.286    
                         clock uncertainty           -0.269    15.017    
    SLICE_X39Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][2]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][3]/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 0.580ns (6.372%)  route 8.522ns (93.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664     2.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.125     4.553    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.677 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        7.397    12.074    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/TCReg_reg[129][12]
    SLICE_X39Y90         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.836    15.170    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X39Y90         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][3]/C
                         clock pessimism              0.116    15.286    
                         clock uncertainty           -0.269    15.017    
    SLICE_X39Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][3]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][4]/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 0.580ns (6.372%)  route 8.522ns (93.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664     2.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.125     4.553    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.677 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        7.397    12.074    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/TCReg_reg[129][12]
    SLICE_X39Y90         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.836    15.170    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X39Y90         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][4]/C
                         clock pessimism              0.116    15.286    
                         clock uncertainty           -0.269    15.017    
    SLICE_X39Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][4]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][6]/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 0.580ns (6.372%)  route 8.522ns (93.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664     2.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.125     4.553    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.677 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        7.397    12.074    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/TCReg_reg[129][12]
    SLICE_X39Y90         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         1.836    15.170    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/ClockBus[WL_CLK]
    SLICE_X39Y90         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][6]/C
                         clock pessimism              0.116    15.286    
                         clock uncertainty           -0.269    15.017    
    SLICE_X39Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.612    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/Mem_reg[3][6]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_SAMPLEMODE/DFF_GEN[0].DFF_AB/Q_reg/CLR
                            (recovery check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHzraw rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 0.580ns (7.213%)  route 7.461ns (92.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 14.160 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        5.403    11.018    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_SAMPLEMODE/DFF_GEN[0].DFF_AB/tc_axi_aresetn
    SLICE_X28Y44         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_SAMPLEMODE/DFF_GEN[0].DFF_AB/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    12.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     9.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           2.042    13.234    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.100    13.334 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.826    14.160    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_SAMPLEMODE/DFF_GEN[0].DFF_AB/ClockBus[SCLK]
    SLICE_X28Y44         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_SAMPLEMODE/DFF_GEN[0].DFF_AB/Q_reg/C
                         clock pessimism              0.116    14.276    
                         clock uncertainty           -0.269    14.007    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.361    13.646    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_SAMPLEMODE/DFF_GEN[0].DFF_AB/Q_reg
  -------------------------------------------------------------------
                         required time                         13.646    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  2.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[0]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.190ns (9.477%)  route 1.815ns (90.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.255     2.298    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/CtrlBus_OxMS[SW_nRST]
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.049     2.347 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/GCC_RESET_intl_i_2/O
                         net (fo=678, routed)         0.560     2.907    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/RST
    SLICE_X41Y33         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.696     2.239    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X41Y33         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[0]/C
                         clock pessimism             -0.029     2.210    
                         clock uncertainty            0.269     2.479    
    SLICE_X41Y33         FDCE (Remov_fdce_C_CLR)     -0.160     2.319    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[11]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.190ns (9.477%)  route 1.815ns (90.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.255     2.298    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/CtrlBus_OxMS[SW_nRST]
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.049     2.347 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/GCC_RESET_intl_i_2/O
                         net (fo=678, routed)         0.560     2.907    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/RST
    SLICE_X41Y33         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.696     2.239    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X41Y33         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[11]/C
                         clock pessimism             -0.029     2.210    
                         clock uncertainty            0.269     2.479    
    SLICE_X41Y33         FDCE (Remov_fdce_C_CLR)     -0.160     2.319    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[14]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.190ns (9.477%)  route 1.815ns (90.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.255     2.298    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/CtrlBus_OxMS[SW_nRST]
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.049     2.347 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/GCC_RESET_intl_i_2/O
                         net (fo=678, routed)         0.560     2.907    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/RST
    SLICE_X41Y33         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.696     2.239    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X41Y33         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[14]/C
                         clock pessimism             -0.029     2.210    
                         clock uncertainty            0.269     2.479    
    SLICE_X41Y33         FDCE (Remov_fdce_C_CLR)     -0.160     2.319    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[15]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.190ns (9.477%)  route 1.815ns (90.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.255     2.298    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/CtrlBus_OxMS[SW_nRST]
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.049     2.347 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/GCC_RESET_intl_i_2/O
                         net (fo=678, routed)         0.560     2.907    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/RST
    SLICE_X41Y33         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.696     2.239    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X41Y33         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[15]/C
                         clock pessimism             -0.029     2.210    
                         clock uncertainty            0.269     2.479    
    SLICE_X41Y33         FDCE (Remov_fdce_C_CLR)     -0.160     2.319    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[17]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.190ns (9.477%)  route 1.815ns (90.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.255     2.298    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/CtrlBus_OxMS[SW_nRST]
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.049     2.347 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/GCC_RESET_intl_i_2/O
                         net (fo=678, routed)         0.560     2.907    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/RST
    SLICE_X41Y33         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.696     2.239    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X41Y33         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[17]/C
                         clock pessimism             -0.029     2.210    
                         clock uncertainty            0.269     2.479    
    SLICE_X41Y33         FDCE (Remov_fdce_C_CLR)     -0.160     2.319    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[18]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.190ns (9.477%)  route 1.815ns (90.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.255     2.298    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/CtrlBus_OxMS[SW_nRST]
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.049     2.347 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/GCC_RESET_intl_i_2/O
                         net (fo=678, routed)         0.560     2.907    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/RST
    SLICE_X41Y33         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.696     2.239    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X41Y33         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[18]/C
                         clock pessimism             -0.029     2.210    
                         clock uncertainty            0.269     2.479    
    SLICE_X41Y33         FDCE (Remov_fdce_C_CLR)     -0.160     2.319    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[19]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.190ns (9.477%)  route 1.815ns (90.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.255     2.298    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/CtrlBus_OxMS[SW_nRST]
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.049     2.347 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/GCC_RESET_intl_i_2/O
                         net (fo=678, routed)         0.560     2.907    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/RST
    SLICE_X41Y33         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.696     2.239    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X41Y33         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[19]/C
                         clock pessimism             -0.029     2.210    
                         clock uncertainty            0.269     2.479    
    SLICE_X41Y33         FDCE (Remov_fdce_C_CLR)     -0.160     2.319    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[25]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.190ns (9.477%)  route 1.815ns (90.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.255     2.298    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/CtrlBus_OxMS[SW_nRST]
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.049     2.347 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/GCC_RESET_intl_i_2/O
                         net (fo=678, routed)         0.560     2.907    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/RST
    SLICE_X41Y33         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.696     2.239    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X41Y33         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[25]/C
                         clock pessimism             -0.029     2.210    
                         clock uncertainty            0.269     2.479    
    SLICE_X41Y33         FDCE (Remov_fdce_C_CLR)     -0.160     2.319    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/SSCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/hsout_stm_reg[1]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.190ns (9.043%)  route 1.911ns (90.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.255     2.298    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/CtrlBus_OxMS[SW_nRST]
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.049     2.347 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/GCC_RESET_intl_i_2/O
                         net (fo=678, routed)         0.656     3.004    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/RST
    SLICE_X34Y26         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/hsout_stm_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.736     2.279    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X34Y26         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/hsout_stm_reg[1]/C
                         clock pessimism             -0.029     2.250    
                         clock uncertainty            0.269     2.519    
    SLICE_X34Y26         FDCE (Remov_fdce_C_CLR)     -0.135     2.384    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/hsout_stm_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/hsout_stm_reg[4]/CLR
                            (removal check against rising-edge clock CLK100MHzraw  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.190ns (9.043%)  route 1.911ns (90.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.255     2.298    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/CtrlBus_OxMS[SW_nRST]
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.049     2.347 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/GCC_RESET_intl_i_2/O
                         net (fo=678, routed)         0.656     3.004    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/RST
    SLICE_X34Y26         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/hsout_stm_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT0
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHzraw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK100/O
                         net (fo=1, routed)           1.117     1.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK100MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.056     1.543 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O
                         net (fo=813, routed)         0.736     2.279    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/ClockBus[SCLK]
    SLICE_X34Y26         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/hsout_stm_reg[4]/C
                         clock pessimism             -0.029     2.250    
                         clock uncertainty            0.269     2.519    
    SLICE_X34Y26         FDCE (Remov_fdce_C_CLR)     -0.135     2.384    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/hsout_stm_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  0.620    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK250MHzraw
  To Clock:  CLK250MHzraw

Setup :          408  Failing Endpoints,  Worst Slack       -1.941ns,  Total Violation     -397.420ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.941ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[212].CPUX/NextAddr_s_reg/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 0.784ns (12.800%)  route 5.341ns (87.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.703     5.350    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.660     6.010 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           1.795     7.805    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.929 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.546    11.475    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[212].CPUX/TCReg_reg[129][12]_0
    SLICE_X33Y99         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[212].CPUX/NextAddr_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.199     9.425    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[212].CPUX/ClockBus[CLK250MHz]
    SLICE_X33Y99         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[212].CPUX/NextAddr_s_reg/C
                         clock pessimism              0.421     9.846    
                         clock uncertainty           -0.071     9.774    
    SLICE_X33Y99         FDCE (Recov_fdce_C_CLR)     -0.241     9.533    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[212].CPUX/NextAddr_s_reg
  -------------------------------------------------------------------
                         required time                          9.533    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                 -1.941    

Slack (VIOLATED) :        -1.941ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[13].DATAH/cx_reg[0]/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 0.784ns (12.800%)  route 5.341ns (87.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.703     5.350    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.660     6.010 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           1.795     7.805    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.929 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.546    11.475    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[13].DATAH/TCReg_reg[129][12]
    SLICE_X33Y99         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[13].DATAH/cx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.199     9.425    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[13].DATAH/ClockBus[CLK250MHz]
    SLICE_X33Y99         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[13].DATAH/cx_reg[0]/C
                         clock pessimism              0.421     9.846    
                         clock uncertainty           -0.071     9.774    
    SLICE_X33Y99         FDCE (Recov_fdce_C_CLR)     -0.241     9.533    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[13].DATAH/cx_reg[0]
  -------------------------------------------------------------------
                         required time                          9.533    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                 -1.941    

Slack (VIOLATED) :        -1.941ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[13].DATAH/cx_reg[3]/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 0.784ns (12.800%)  route 5.341ns (87.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.703     5.350    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.660     6.010 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           1.795     7.805    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.929 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.546    11.475    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[13].DATAH/TCReg_reg[129][12]
    SLICE_X33Y99         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[13].DATAH/cx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.199     9.425    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[13].DATAH/ClockBus[CLK250MHz]
    SLICE_X33Y99         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[13].DATAH/cx_reg[3]/C
                         clock pessimism              0.421     9.846    
                         clock uncertainty           -0.071     9.774    
    SLICE_X33Y99         FDCE (Recov_fdce_C_CLR)     -0.241     9.533    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[13].DATAH/cx_reg[3]
  -------------------------------------------------------------------
                         required time                          9.533    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                 -1.941    

Slack (VIOLATED) :        -1.892ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[116].CPUX/NextAddr_s_reg/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 0.784ns (13.635%)  route 4.966ns (86.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 9.100 - 4.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.703     5.350    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.660     6.010 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           1.795     7.805    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.929 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.171    11.100    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[116].CPUX/TCReg_reg[129][12]_0
    SLICE_X35Y91         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[116].CPUX/NextAddr_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.874     9.100    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[116].CPUX/ClockBus[CLK250MHz]
    SLICE_X35Y91         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[116].CPUX/NextAddr_s_reg/C
                         clock pessimism              0.421     9.520    
                         clock uncertainty           -0.071     9.449    
    SLICE_X35Y91         FDCE (Recov_fdce_C_CLR)     -0.241     9.208    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[116].CPUX/NextAddr_s_reg
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                 -1.892    

Slack (VIOLATED) :        -1.892ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[117].CPUX/NextAddr_s_reg/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 0.784ns (13.635%)  route 4.966ns (86.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 9.100 - 4.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.703     5.350    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.660     6.010 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           1.795     7.805    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.929 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.171    11.100    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[117].CPUX/TCReg_reg[129][12]_0
    SLICE_X35Y91         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[117].CPUX/NextAddr_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.874     9.100    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[117].CPUX/ClockBus[CLK250MHz]
    SLICE_X35Y91         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[117].CPUX/NextAddr_s_reg/C
                         clock pessimism              0.421     9.520    
                         clock uncertainty           -0.071     9.449    
    SLICE_X35Y91         FDCE (Recov_fdce_C_CLR)     -0.241     9.208    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[117].CPUX/NextAddr_s_reg
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                 -1.892    

Slack (VIOLATED) :        -1.892ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[122].CPUX/NextAddr_s_reg/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 0.784ns (13.635%)  route 4.966ns (86.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 9.100 - 4.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.703     5.350    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.660     6.010 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           1.795     7.805    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.929 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.171    11.100    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[122].CPUX/TCReg_reg[129][12]_0
    SLICE_X35Y91         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[122].CPUX/NextAddr_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.874     9.100    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[122].CPUX/ClockBus[CLK250MHz]
    SLICE_X35Y91         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[122].CPUX/NextAddr_s_reg/C
                         clock pessimism              0.421     9.520    
                         clock uncertainty           -0.071     9.449    
    SLICE_X35Y91         FDCE (Recov_fdce_C_CLR)     -0.241     9.208    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[122].CPUX/NextAddr_s_reg
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                 -1.892    

Slack (VIOLATED) :        -1.808ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[188].CPUX/NextAddr_s_reg/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 0.784ns (12.893%)  route 5.297ns (87.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 9.429 - 4.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.703     5.350    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.660     6.010 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           1.795     7.805    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.929 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.501    11.430    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[188].CPUX/TCReg_reg[129][12]_0
    SLICE_X32Y91         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[188].CPUX/NextAddr_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.202     9.429    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[188].CPUX/ClockBus[CLK250MHz]
    SLICE_X32Y91         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[188].CPUX/NextAddr_s_reg/C
                         clock pessimism              0.421     9.849    
                         clock uncertainty           -0.071     9.778    
    SLICE_X32Y91         FDCE (Recov_fdce_C_CLR)     -0.155     9.623    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[188].CPUX/NextAddr_s_reg
  -------------------------------------------------------------------
                         required time                          9.623    
                         arrival time                         -11.430    
  -------------------------------------------------------------------
                         slack                                 -1.808    

Slack (VIOLATED) :        -1.808ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[191].CPUX/NextAddr_s_reg/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 0.784ns (12.893%)  route 5.297ns (87.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 9.429 - 4.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.703     5.350    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.660     6.010 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           1.795     7.805    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.929 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.501    11.430    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[191].CPUX/TCReg_reg[129][12]_0
    SLICE_X32Y91         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[191].CPUX/NextAddr_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.202     9.429    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[191].CPUX/ClockBus[CLK250MHz]
    SLICE_X32Y91         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[191].CPUX/NextAddr_s_reg/C
                         clock pessimism              0.421     9.849    
                         clock uncertainty           -0.071     9.778    
    SLICE_X32Y91         FDCE (Recov_fdce_C_CLR)     -0.155     9.623    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[191].CPUX/NextAddr_s_reg
  -------------------------------------------------------------------
                         required time                          9.623    
                         arrival time                         -11.430    
  -------------------------------------------------------------------
                         slack                                 -1.808    

Slack (VIOLATED) :        -1.808ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[199].CPUX/NextAddr_s_reg/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 0.784ns (12.893%)  route 5.297ns (87.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 9.429 - 4.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.703     5.350    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.660     6.010 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           1.795     7.805    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.929 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.501    11.430    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[199].CPUX/TCReg_reg[129][12]_0
    SLICE_X32Y91         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[199].CPUX/NextAddr_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        2.202     9.429    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[199].CPUX/ClockBus[CLK250MHz]
    SLICE_X32Y91         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[199].CPUX/NextAddr_s_reg/C
                         clock pessimism              0.421     9.849    
                         clock uncertainty           -0.071     9.778    
    SLICE_X32Y91         FDCE (Recov_fdce_C_CLR)     -0.155     9.623    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[199].CPUX/NextAddr_s_reg
  -------------------------------------------------------------------
                         required time                          9.623    
                         arrival time                         -11.430    
  -------------------------------------------------------------------
                         slack                                 -1.808    

Slack (VIOLATED) :        -1.806ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[7].DATAH/cx_reg[0]/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK250MHzraw rise@4.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 0.784ns (13.635%)  route 4.966ns (86.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 9.100 - 4.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.677     2.985    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           2.191     3.499    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.148     3.647 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.703     5.350    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.660     6.010 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           1.795     7.805    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.929 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         3.171    11.100    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[7].DATAH/TCReg_reg[129][12]
    SLICE_X34Y91         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[7].DATAH/cx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     5.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487     6.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     3.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599     5.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     5.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914     7.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120     7.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.874     9.100    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[7].DATAH/ClockBus[CLK250MHz]
    SLICE_X34Y91         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[7].DATAH/cx_reg[0]/C
                         clock pessimism              0.421     9.520    
                         clock uncertainty           -0.071     9.449    
    SLICE_X34Y91         FDCE (Recov_fdce_C_CLR)     -0.155     9.294    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[7].DATAH/cx_reg[0]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                 -1.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[8].CPUX/NextAddr_s_reg/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.252ns (13.915%)  route 1.559ns (86.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.940     2.051    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.207     2.258 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           0.875     3.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.045     3.179 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         0.684     3.862    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[8].CPUX/TCReg_reg[129][12]_0
    SLICE_X38Y77         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[8].CPUX/NextAddr_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.267     2.723    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[8].CPUX/ClockBus[CLK250MHz]
    SLICE_X38Y77         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[8].CPUX/NextAddr_s_reg/C
                         clock pessimism             -0.345     2.378    
    SLICE_X38Y77         FDCE (Remov_fdce_C_CLR)      0.015     2.393    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[8].CPUX/NextAddr_s_reg
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           3.862    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[60].CPUX/NextAddr_s_reg/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.252ns (12.515%)  route 1.762ns (87.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.940     2.051    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.207     2.258 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           0.875     3.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.045     3.179 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         0.886     4.065    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[60].CPUX/TCReg_reg[129][12]_0
    SLICE_X19Y80         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[60].CPUX/NextAddr_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.471     2.927    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[60].CPUX/ClockBus[CLK250MHz]
    SLICE_X19Y80         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[60].CPUX/NextAddr_s_reg/C
                         clock pessimism             -0.345     2.582    
    SLICE_X19Y80         FDCE (Remov_fdce_C_CLR)     -0.010     2.572    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[60].CPUX/NextAddr_s_reg
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           4.065    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[63].CPUX/NextAddr_s_reg/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.252ns (12.515%)  route 1.762ns (87.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.940     2.051    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.207     2.258 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           0.875     3.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.045     3.179 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         0.886     4.065    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[63].CPUX/TCReg_reg[129][12]_0
    SLICE_X19Y80         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[63].CPUX/NextAddr_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.471     2.927    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[63].CPUX/ClockBus[CLK250MHz]
    SLICE_X19Y80         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[63].CPUX/NextAddr_s_reg/C
                         clock pessimism             -0.345     2.582    
    SLICE_X19Y80         FDCE (Remov_fdce_C_CLR)     -0.010     2.572    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[63].CPUX/NextAddr_s_reg
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           4.065    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[3].DATAH/cx_reg[0]/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.252ns (12.515%)  route 1.762ns (87.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.940     2.051    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.207     2.258 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           0.875     3.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.045     3.179 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         0.886     4.065    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[3].DATAH/TCReg_reg[129][12]
    SLICE_X19Y80         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[3].DATAH/cx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.471     2.927    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[3].DATAH/ClockBus[CLK250MHz]
    SLICE_X19Y80         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[3].DATAH/cx_reg[0]/C
                         clock pessimism             -0.345     2.582    
    SLICE_X19Y80         FDCE (Remov_fdce_C_CLR)     -0.010     2.572    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[3].DATAH/cx_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           4.065    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[3].DATAH/cx_reg[1]/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.252ns (12.515%)  route 1.762ns (87.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.940     2.051    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.207     2.258 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           0.875     3.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.045     3.179 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         0.886     4.065    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[3].DATAH/TCReg_reg[129][12]
    SLICE_X19Y80         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[3].DATAH/cx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.471     2.927    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[3].DATAH/ClockBus[CLK250MHz]
    SLICE_X19Y80         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[3].DATAH/cx_reg[1]/C
                         clock pessimism             -0.345     2.582    
    SLICE_X19Y80         FDCE (Remov_fdce_C_CLR)     -0.010     2.572    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/NEXTADDR_ints/H_GEN[3].DATAH/cx_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           4.065    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[246].CPUX/NextAddr_s_reg/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.252ns (12.801%)  route 1.717ns (87.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.940     2.051    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.207     2.258 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           0.875     3.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.045     3.179 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         0.841     4.020    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[246].CPUX/TCReg_reg[129][12]_0
    SLICE_X17Y81         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[246].CPUX/NextAddr_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.340     2.796    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[246].CPUX/ClockBus[CLK250MHz]
    SLICE_X17Y81         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[246].CPUX/NextAddr_s_reg/C
                         clock pessimism             -0.345     2.451    
    SLICE_X17Y81         FDCE (Remov_fdce_C_CLR)     -0.010     2.441    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[246].CPUX/NextAddr_s_reg
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           4.020    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[49].CPUX/NextAddr_s_reg/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.252ns (12.801%)  route 1.717ns (87.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.940     2.051    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.207     2.258 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           0.875     3.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.045     3.179 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         0.841     4.020    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[49].CPUX/TCReg_reg[129][12]_0
    SLICE_X17Y81         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[49].CPUX/NextAddr_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.340     2.796    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[49].CPUX/ClockBus[CLK250MHz]
    SLICE_X17Y81         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[49].CPUX/NextAddr_s_reg/C
                         clock pessimism             -0.345     2.451    
    SLICE_X17Y81         FDCE (Remov_fdce_C_CLR)     -0.010     2.441    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[49].CPUX/NextAddr_s_reg
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           4.020    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[61].CPUX/NextAddr_s_reg/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.252ns (12.801%)  route 1.717ns (87.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.940     2.051    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.207     2.258 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           0.875     3.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.045     3.179 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         0.841     4.020    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[61].CPUX/TCReg_reg[129][12]_0
    SLICE_X17Y81         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[61].CPUX/NextAddr_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.340     2.796    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[61].CPUX/ClockBus[CLK250MHz]
    SLICE_X17Y81         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[61].CPUX/NextAddr_s_reg/C
                         clock pessimism             -0.345     2.451    
    SLICE_X17Y81         FDCE (Remov_fdce_C_CLR)     -0.010     2.441    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[61].CPUX/NextAddr_s_reg
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           4.020    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[62].CPUX/NextAddr_s_reg/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.252ns (12.801%)  route 1.717ns (87.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.940     2.051    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.207     2.258 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           0.875     3.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.045     3.179 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         0.841     4.020    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[62].CPUX/TCReg_reg[129][12]_0
    SLICE_X17Y81         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[62].CPUX/NextAddr_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.340     2.796    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[62].CPUX/ClockBus[CLK250MHz]
    SLICE_X17Y81         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[62].CPUX/NextAddr_s_reg/C
                         clock pessimism             -0.345     2.451    
    SLICE_X17Y81         FDCE (Remov_fdce_C_CLR)     -0.010     2.441    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[62].CPUX/NextAddr_s_reg
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           4.020    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.606ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[20].CPUX/NextAddr_s_reg/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - CLK250MHzraw rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.252ns (13.282%)  route 1.645ns (86.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.546     0.887    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           0.727     1.068    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.043     1.111 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.940     2.051    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X37Y61         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.207     2.258 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/validreal_s_reg/Q
                         net (fo=3, routed)           0.875     3.134    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ValidReal_s
    SLICE_X37Y63         LUT2 (Prop_lut2_I1_O)        0.045     3.179 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/NextAddr_s_i_2/O
                         net (fo=921, routed)         0.770     3.948    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[20].CPUX/TCReg_reg[129][12]_0
    SLICE_X37Y70         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[20].CPUX/NextAddr_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.241     2.697    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[20].CPUX/ClockBus[CLK250MHz]
    SLICE_X37Y70         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[20].CPUX/NextAddr_s_reg/C
                         clock pessimism             -0.345     2.352    
    SLICE_X37Y70         FDCE (Remov_fdce_C_CLR)     -0.010     2.342    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[20].CPUX/NextAddr_s_reg
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           3.948    
  -------------------------------------------------------------------
                         slack                                  1.606    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  CLK250MHzraw

Setup :         5646  Failing Endpoints,  Worst Slack       -4.249ns,  Total Violation   -15255.407ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.249ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/Mem_reg[0][2]/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.515ns  (logic 0.580ns (7.718%)  route 6.935ns (92.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns = ( 16.628 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.125    14.553    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.124    14.677 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        5.810    20.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/TCReg_reg[129][12]
    SLICE_X39Y29         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/Mem_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.402    16.628    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/ClockBus[CLK250MHz]
    SLICE_X39Y29         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/Mem_reg[0][2]/C
                         clock pessimism              0.116    16.744    
                         clock uncertainty           -0.265    16.480    
    SLICE_X39Y29         FDCE (Recov_fdce_C_CLR)     -0.241    16.239    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/Mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                         16.239    
                         arrival time                         -20.487    
  -------------------------------------------------------------------
                         slack                                 -4.249    

Slack (VIOLATED) :        -4.249ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/Mem_reg[0][9]/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.515ns  (logic 0.580ns (7.718%)  route 6.935ns (92.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns = ( 16.628 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.125    14.553    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.124    14.677 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        5.810    20.487    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/TCReg_reg[129][12]
    SLICE_X39Y29         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/Mem_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.402    16.628    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/ClockBus[CLK250MHz]
    SLICE_X39Y29         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/Mem_reg[0][9]/C
                         clock pessimism              0.116    16.744    
                         clock uncertainty           -0.265    16.480    
    SLICE_X39Y29         FDCE (Recov_fdce_C_CLR)     -0.241    16.239    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO/Mem_reg[0][9]
  -------------------------------------------------------------------
                         required time                         16.239    
                         arrival time                         -20.487    
  -------------------------------------------------------------------
                         slack                                 -4.249    

Slack (VIOLATED) :        -4.247ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[2][38]/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.504ns  (logic 0.580ns (7.729%)  route 6.924ns (92.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns = ( 16.533 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.125    14.553    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.124    14.677 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        5.799    20.476    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Q_reg
    SLICE_X28Y27         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[2][38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.306    16.533    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[CLK250MHz]
    SLICE_X28Y27         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[2][38]/C
                         clock pessimism              0.116    16.649    
                         clock uncertainty           -0.265    16.384    
    SLICE_X28Y27         FDCE (Recov_fdce_C_CLR)     -0.155    16.229    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[2][38]
  -------------------------------------------------------------------
                         required time                         16.229    
                         arrival time                         -20.476    
  -------------------------------------------------------------------
                         slack                                 -4.247    

Slack (VIOLATED) :        -4.247ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[2][8]/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.504ns  (logic 0.580ns (7.729%)  route 6.924ns (92.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.533ns = ( 16.533 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.125    14.553    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.124    14.677 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        5.799    20.476    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Q_reg
    SLICE_X28Y27         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[2][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.306    16.533    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/ClockBus[CLK250MHz]
    SLICE_X28Y27         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[2][8]/C
                         clock pessimism              0.116    16.649    
                         clock uncertainty           -0.265    16.384    
    SLICE_X28Y27         FDCE (Recov_fdce_C_CLR)     -0.155    16.229    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/Mem_reg[2][8]
  -------------------------------------------------------------------
                         required time                         16.229    
                         arrival time                         -20.476    
  -------------------------------------------------------------------
                         slack                                 -4.247    

Slack (VIOLATED) :        -4.247ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[23].CPUX/wr1_flg_reg/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.884ns  (logic 0.580ns (7.356%)  route 7.304ns (92.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 16.999 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.125    14.553    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.124    14.677 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        6.179    20.856    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[23].CPUX/TCReg_reg[129][12]
    SLICE_X36Y71         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[23].CPUX/wr1_flg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.773    16.999    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[23].CPUX/ClockBus[CLK250MHz]
    SLICE_X36Y71         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[23].CPUX/wr1_flg_reg/C
                         clock pessimism              0.116    17.115    
                         clock uncertainty           -0.265    16.851    
    SLICE_X36Y71         FDCE (Recov_fdce_C_CLR)     -0.241    16.610    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[23].CPUX/wr1_flg_reg
  -------------------------------------------------------------------
                         required time                         16.610    
                         arrival time                         -20.856    
  -------------------------------------------------------------------
                         slack                                 -4.247    

Slack (VIOLATED) :        -4.247ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[23].CPUX/wr2_flg_reg/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.884ns  (logic 0.580ns (7.356%)  route 7.304ns (92.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 16.999 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.125    14.553    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.124    14.677 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        6.179    20.856    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[23].CPUX/TCReg_reg[129][12]
    SLICE_X36Y71         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[23].CPUX/wr2_flg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        1.773    16.999    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[23].CPUX/ClockBus[CLK250MHz]
    SLICE_X36Y71         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[23].CPUX/wr2_flg_reg/C
                         clock pessimism              0.116    17.115    
                         clock uncertainty           -0.265    16.851    
    SLICE_X36Y71         FDCE (Recov_fdce_C_CLR)     -0.241    16.610    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/GEN_CPU[23].CPUX/wr2_flg_reg
  -------------------------------------------------------------------
                         required time                         16.610    
                         arrival time                         -20.856    
  -------------------------------------------------------------------
                         slack                                 -4.247    

Slack (VIOLATED) :        -4.246ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Old_TrigInfo_reg[1]/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.053ns  (logic 0.580ns (8.224%)  route 6.473ns (91.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.169ns = ( 16.169 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.125    14.553    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.124    14.677 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        5.348    20.025    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/TCReg_reg[129][12]
    SLICE_X40Y42         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Old_TrigInfo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.943    16.169    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X40Y42         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Old_TrigInfo_reg[1]/C
                         clock pessimism              0.116    16.285    
                         clock uncertainty           -0.265    16.020    
    SLICE_X40Y42         FDCE (Recov_fdce_C_CLR)     -0.241    15.779    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Old_TrigInfo_reg[1]
  -------------------------------------------------------------------
                         required time                         15.779    
                         arrival time                         -20.025    
  -------------------------------------------------------------------
                         slack                                 -4.246    

Slack (VIOLATED) :        -4.246ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Old_TrigInfo_reg[5]/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.053ns  (logic 0.580ns (8.224%)  route 6.473ns (91.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.169ns = ( 16.169 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.125    14.553    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.124    14.677 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        5.348    20.025    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/TCReg_reg[129][12]
    SLICE_X40Y42         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Old_TrigInfo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.943    16.169    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X40Y42         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Old_TrigInfo_reg[5]/C
                         clock pessimism              0.116    16.285    
                         clock uncertainty           -0.265    16.020    
    SLICE_X40Y42         FDCE (Recov_fdce_C_CLR)     -0.241    15.779    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Old_TrigInfo_reg[5]
  -------------------------------------------------------------------
                         required time                         15.779    
                         arrival time                         -20.025    
  -------------------------------------------------------------------
                         slack                                 -4.246    

Slack (VIOLATED) :        -4.246ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Old_TrigInfo_reg[7]/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.053ns  (logic 0.580ns (8.224%)  route 6.473ns (91.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.169ns = ( 16.169 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.125    14.553    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.124    14.677 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        5.348    20.025    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/TCReg_reg[129][12]
    SLICE_X40Y42         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Old_TrigInfo_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.943    16.169    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X40Y42         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Old_TrigInfo_reg[7]/C
                         clock pessimism              0.116    16.285    
                         clock uncertainty           -0.265    16.020    
    SLICE_X40Y42         FDCE (Recov_fdce_C_CLR)     -0.241    15.779    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Old_TrigInfo_reg[7]
  -------------------------------------------------------------------
                         required time                         15.779    
                         arrival time                         -20.025    
  -------------------------------------------------------------------
                         slack                                 -4.246    

Slack (VIOLATED) :        -4.246ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Old_TrigInfo_reg[9]/CLR
                            (recovery check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK250MHzraw rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.053ns  (logic 0.580ns (8.224%)  route 6.473ns (91.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.169ns = ( 16.169 - 12.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 12.972 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664    12.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456    13.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          1.125    14.553    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.124    14.677 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        5.348    20.025    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/TCReg_reg[129][12]
    SLICE_X40Y42         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Old_TrigInfo_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    13.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.487    14.679    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    11.502 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           1.599    13.101    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.192 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.914    15.106    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.120    15.226 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.943    16.169    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/ClockBus[CLK250MHz]
    SLICE_X40Y42         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Old_TrigInfo_reg[9]/C
                         clock pessimism              0.116    16.285    
                         clock uncertainty           -0.265    16.020    
    SLICE_X40Y42         FDCE (Recov_fdce_C_CLR)     -0.241    15.779    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Old_TrigInfo_reg[9]
  -------------------------------------------------------------------
                         required time                         15.779    
                         arrival time                         -20.025    
  -------------------------------------------------------------------
                         slack                                 -4.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[16][6]/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.186ns (11.377%)  route 1.449ns (88.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          0.441     1.484    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        1.008     2.538    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/TCReg_reg[129][12]
    SLICE_X27Y49         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[16][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.746     2.202    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/ClockBus[CLK250MHz]
    SLICE_X27Y49         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[16][6]/C
                         clock pessimism             -0.029     2.173    
                         clock uncertainty            0.265     2.438    
    SLICE_X27Y49         FDCE (Remov_fdce_C_CLR)     -0.010     2.428    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[16][6]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[16][7]/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.186ns (11.377%)  route 1.449ns (88.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          0.441     1.484    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        1.008     2.538    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/TCReg_reg[129][12]
    SLICE_X27Y49         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[16][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.746     2.202    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/ClockBus[CLK250MHz]
    SLICE_X27Y49         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[16][7]/C
                         clock pessimism             -0.029     2.173    
                         clock uncertainty            0.265     2.438    
    SLICE_X27Y49         FDCE (Remov_fdce_C_CLR)     -0.010     2.428    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[16][7]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][0]/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.186ns (11.231%)  route 1.470ns (88.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          0.441     1.484    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        1.029     2.559    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/TCReg_reg[129][12]
    SLICE_X31Y47         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.735     2.191    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/ClockBus[CLK250MHz]
    SLICE_X31Y47         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][0]/C
                         clock pessimism             -0.029     2.162    
                         clock uncertainty            0.265     2.427    
    SLICE_X31Y47         FDCE (Remov_fdce_C_CLR)     -0.010     2.417    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][0]
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][1]/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.186ns (11.231%)  route 1.470ns (88.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          0.441     1.484    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        1.029     2.559    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/TCReg_reg[129][12]
    SLICE_X31Y47         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.735     2.191    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/ClockBus[CLK250MHz]
    SLICE_X31Y47         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][1]/C
                         clock pessimism             -0.029     2.162    
                         clock uncertainty            0.265     2.427    
    SLICE_X31Y47         FDCE (Remov_fdce_C_CLR)     -0.010     2.417    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][1]
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][2]/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.186ns (11.231%)  route 1.470ns (88.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          0.441     1.484    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        1.029     2.559    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/TCReg_reg[129][12]
    SLICE_X31Y47         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.735     2.191    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/ClockBus[CLK250MHz]
    SLICE_X31Y47         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][2]/C
                         clock pessimism             -0.029     2.162    
                         clock uncertainty            0.265     2.427    
    SLICE_X31Y47         FDCE (Remov_fdce_C_CLR)     -0.010     2.417    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][2]
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][4]/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.186ns (11.231%)  route 1.470ns (88.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          0.441     1.484    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        1.029     2.559    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/TCReg_reg[129][12]
    SLICE_X31Y47         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.735     2.191    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/ClockBus[CLK250MHz]
    SLICE_X31Y47         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][4]/C
                         clock pessimism             -0.029     2.162    
                         clock uncertainty            0.265     2.427    
    SLICE_X31Y47         FDCE (Remov_fdce_C_CLR)     -0.010     2.417    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][4]
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][6]/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.186ns (11.231%)  route 1.470ns (88.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          0.441     1.484    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        1.029     2.559    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/TCReg_reg[129][12]
    SLICE_X31Y47         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.735     2.191    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/ClockBus[CLK250MHz]
    SLICE_X31Y47         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][6]/C
                         clock pessimism             -0.029     2.162    
                         clock uncertainty            0.265     2.427    
    SLICE_X31Y47         FDCE (Remov_fdce_C_CLR)     -0.010     2.417    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/Mem_reg[15][6]
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/NbrOfPackets_intl_reg[0]/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.186ns (11.637%)  route 1.412ns (88.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          0.441     1.484    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        0.971     2.501    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/Q_reg
    SLICE_X29Y46         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/NbrOfPackets_intl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.677     2.133    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/ClockBus[CLK250MHz]
    SLICE_X29Y46         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/NbrOfPackets_intl_reg[0]/C
                         clock pessimism             -0.029     2.104    
                         clock uncertainty            0.265     2.369    
    SLICE_X29Y46         FDCE (Remov_fdce_C_CLR)     -0.010     2.359    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/NbrOfPackets_intl_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/NbrOfPackets_intl_reg[1]/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.186ns (11.637%)  route 1.412ns (88.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          0.441     1.484    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        0.971     2.501    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/Q_reg
    SLICE_X29Y46         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/NbrOfPackets_intl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.677     2.133    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/ClockBus[CLK250MHz]
    SLICE_X29Y46         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/NbrOfPackets_intl_reg[1]/C
                         clock pessimism             -0.029     2.104    
                         clock uncertainty            0.265     2.369    
    SLICE_X29Y46         FDCE (Remov_fdce_C_CLR)     -0.010     2.359    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/NbrOfPackets_intl_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/NbrOfPackets_intl_reg[2]/CLR
                            (removal check against rising-edge clock CLK250MHzraw  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK250MHzraw rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.186ns (11.637%)  route 1.412ns (88.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.562     0.903    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          0.441     1.484    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CtrlBus_IxSL[SW_nRST]
    SLICE_X18Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.529 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/CLK_WR2RD/DFF_GEN[5].DFF_B/CurAddr_s[1]_i_2/O
                         net (fo=5591, routed)        0.971     2.501    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/Q_reg
    SLICE_X29Y46         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/NbrOfPackets_intl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK250MHzraw rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.812     1.182    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/RefCLK_i1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_CLK_MNG_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHzraw
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/BUFG_OUTCLK250/O
                         net (fo=1, routed)           1.033     1.403    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/CLK250MHz_bufg
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.053     1.456 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O
                         net (fo=6183, routed)        0.677     2.133    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/ClockBus[CLK250MHz]
    SLICE_X29Y46         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/NbrOfPackets_intl_reg[2]/C
                         clock pessimism             -0.029     2.104    
                         clock uncertainty            0.265     2.369    
    SLICE_X29Y46         FDCE (Remov_fdce_C_CLR)     -0.010     2.359    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/NbrOfPackets_intl_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            2  Failing Endpoints,  Worst Slack       -1.652ns,  Total Violation       -2.115ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.652ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[25].DFF_A/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.908ns  (logic 0.580ns (5.317%)  route 10.328ns (94.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.676 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        8.269    13.885    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[25].DFF_A/tc_axi_aresetn
    SLICE_X27Y86         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[25].DFF_A/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.484    12.676    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[25].DFF_A/tc_axi_aclk
    SLICE_X27Y86         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[25].DFF_A/Q_reg/C
                         clock pessimism              0.116    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X27Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.233    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[25].DFF_A/Q_reg
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                         -13.885    
  -------------------------------------------------------------------
                         slack                                 -1.652    

Slack (VIOLATED) :        -0.463ns  (required time - arrival time)
  Source:                 base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/FIFO_ReadEn_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.609ns (13.221%)  route 3.997ns (86.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.664     2.972    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/tc_axi_aclk
    SLICE_X19Y52         FDRE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/TCReg_reg[129][12]/Q
                         net (fo=31, routed)          2.776     6.204    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/CtrlBus_OxMS[SW_nRST]
    SLICE_X34Y36         LUT1 (Prop_lut1_I0_O)        0.153     6.357 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/GCC_RESET_intl_i_2/O
                         net (fo=678, routed)         1.221     7.578    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/RST
    SLICE_X28Y25         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/FIFO_ReadEn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.482     7.674    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/tc_axi_aclk
    SLICE_X28Y25         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/FIFO_ReadEn_reg/C  (IS_INVERTED)
                         clock pessimism              0.116     7.790    
                         clock uncertainty           -0.154     7.636    
    SLICE_X28Y25         FDCE (Recov_fdce_C_CLR)     -0.521     7.115    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/FIFO_ReadEn_reg
  -------------------------------------------------------------------
                         required time                          7.115    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                 -0.463    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[0].DFF_A/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 0.580ns (6.744%)  route 8.020ns (93.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        5.961    11.577    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[0].DFF_A/tc_axi_aresetn
    SLICE_X39Y56         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[0].DFF_A/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.565    12.757    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[0].DFF_A/tc_axi_aclk
    SLICE_X39Y56         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[0].DFF_A/Q_reg/C
                         clock pessimism              0.116    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.314    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[0].DFF_A/Q_reg
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[1].DFF_A/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 0.580ns (6.744%)  route 8.020ns (93.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        5.961    11.577    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[1].DFF_A/tc_axi_aresetn
    SLICE_X39Y56         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[1].DFF_A/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.565    12.757    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[1].DFF_A/tc_axi_aclk
    SLICE_X39Y56         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[1].DFF_A/Q_reg/C
                         clock pessimism              0.116    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.314    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[1].DFF_A/Q_reg
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[2].DFF_A/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 0.580ns (6.744%)  route 8.020ns (93.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        5.961    11.577    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[2].DFF_A/tc_axi_aresetn
    SLICE_X39Y56         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[2].DFF_A/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.565    12.757    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[2].DFF_A/tc_axi_aclk
    SLICE_X39Y56         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[2].DFF_A/Q_reg/C
                         clock pessimism              0.116    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.314    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[2].DFF_A/Q_reg
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[3].DFF_A/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 0.580ns (6.744%)  route 8.020ns (93.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        5.961    11.577    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[3].DFF_A/tc_axi_aresetn
    SLICE_X39Y56         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[3].DFF_A/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.565    12.757    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[3].DFF_A/tc_axi_aclk
    SLICE_X39Y56         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[3].DFF_A/Q_reg/C
                         clock pessimism              0.116    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.314    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[3].DFF_A/Q_reg
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[4].DFF_A/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 0.580ns (6.744%)  route 8.020ns (93.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        5.961    11.577    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[4].DFF_A/tc_axi_aresetn
    SLICE_X39Y56         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[4].DFF_A/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.565    12.757    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[4].DFF_A/tc_axi_aclk
    SLICE_X39Y56         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[4].DFF_A/Q_reg/C
                         clock pessimism              0.116    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.314    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[4].DFF_A/Q_reg
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[5].DFF_A/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 0.580ns (6.744%)  route 8.020ns (93.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        5.961    11.577    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[5].DFF_A/tc_axi_aresetn
    SLICE_X39Y56         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[5].DFF_A/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.565    12.757    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[5].DFF_A/tc_axi_aclk
    SLICE_X39Y56         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[5].DFF_A/Q_reg/C
                         clock pessimism              0.116    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X39Y56         FDCE (Recov_fdce_C_CLR)     -0.405    12.314    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[5].DFF_A/Q_reg
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[13].DFF_A/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 0.580ns (6.832%)  route 7.910ns (93.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        5.851    11.467    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[13].DFF_A/tc_axi_aresetn
    SLICE_X18Y51         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[13].DFF_A/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.491    12.683    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[13].DFF_A/tc_axi_aclk
    SLICE_X18Y51         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[13].DFF_A/Q_reg/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X18Y51         FDCE (Recov_fdce_C_CLR)     -0.405    12.240    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[13].DFF_A/Q_reg
  -------------------------------------------------------------------
                         required time                         12.240    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[14].DFF_A/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 0.580ns (6.832%)  route 7.910ns (93.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.669     2.977    base_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X11Y30         FDRE                                         r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  base_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          2.059     5.492    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/tc_axi_aresetn
    SLICE_X13Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.616 f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[31].DFF_B/TCReg[129][12]_i_1/O
                         net (fo=4746, routed)        5.851    11.467    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[14].DFF_A/tc_axi_aresetn
    SLICE_X18Y51         FDCE                                         f  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[14].DFF_A/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        1.491    12.683    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[14].DFF_A/tc_axi_aclk
    SLICE_X18Y51         FDCE                                         r  base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[14].DFF_A/Q_reg/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X18Y51         FDCE (Recov_fdce_C_CLR)     -0.405    12.240    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[14].DFF_A/Q_reg
  -------------------------------------------------------------------
                         required time                         12.240    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  0.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.968%)  route 0.530ns (74.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.567     0.908    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y2           FDRE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.049 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.170     1.219    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.045     1.264 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.360     1.624    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y1           FDCE                                         f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.854     1.224    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y1           FDCE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.262     0.962    
    SLICE_X2Y1           FDCE (Remov_fdce_C_CLR)     -0.092     0.870    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.968%)  route 0.530ns (74.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.567     0.908    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y2           FDRE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.049 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.170     1.219    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.045     1.264 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.360     1.624    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y1           FDCE                                         f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.854     1.224    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y1           FDCE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.262     0.962    
    SLICE_X2Y1           FDCE (Remov_fdce_C_CLR)     -0.092     0.870    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.968%)  route 0.530ns (74.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.567     0.908    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y2           FDRE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.049 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.170     1.219    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.045     1.264 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.360     1.624    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y1           FDCE                                         f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.854     1.224    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y1           FDCE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.262     0.962    
    SLICE_X2Y1           FDCE (Remov_fdce_C_CLR)     -0.092     0.870    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.886%)  route 0.561ns (75.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.567     0.908    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y2           FDRE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.049 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.170     1.219    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.045     1.264 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.391     1.655    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y0           FDCE                                         f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.854     1.224    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y0           FDCE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.262     0.962    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.067     0.895    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.886%)  route 0.561ns (75.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.567     0.908    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y2           FDRE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.049 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.170     1.219    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.045     1.264 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.391     1.655    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y0           FDCE                                         f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.854     1.224    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y0           FDCE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.262     0.962    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.067     0.895    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.886%)  route 0.561ns (75.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.567     0.908    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y2           FDRE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.049 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.170     1.219    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.045     1.264 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.391     1.655    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y0           FDCE                                         f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.854     1.224    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y0           FDCE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.262     0.962    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.067     0.895    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.886%)  route 0.561ns (75.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.567     0.908    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y2           FDRE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.049 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.170     1.219    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.045     1.264 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.391     1.655    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y0           FDCE                                         f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.854     1.224    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y0           FDCE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.262     0.962    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.067     0.895    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.886%)  route 0.561ns (75.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.567     0.908    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y2           FDRE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.049 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.170     1.219    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.045     1.264 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.391     1.655    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y0           FDCE                                         f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.854     1.224    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y0           FDCE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.262     0.962    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.067     0.895    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.886%)  route 0.561ns (75.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.567     0.908    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y2           FDRE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.049 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.170     1.219    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.045     1.264 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.391     1.655    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y0           FDCE                                         f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.854     1.224    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y0           FDCE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.262     0.962    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.067     0.895    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.226ns (31.890%)  route 0.483ns (68.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.564     0.905    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y11         FDRE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.128     1.033 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.241     1.274    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X11Y10         LUT3 (Prop_lut3_I1_O)        0.098     1.372 f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.242     1.613    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X12Y8          FDPE                                         f  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8706, routed)        0.833     1.203    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y8          FDPE                                         r  base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y8          FDPE (Remov_fdpe_C_PRE)     -0.071     0.851    base_zynq_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.763    





