{"Source Block": ["serv/rtl/serv_decode.v@175:185@HdlStmAssign", "   assign o_mem_en   = mem_op & cnt_en;\n   assign o_mem_cmd  = (opcode == OP_STORE);\n\n   assign o_mem_init = mem_op & (state == INIT);\n\n   assign jal_misalign  = imm[21] & (opcode == OP_JAL);\n\n   reg [4:0] opcode;\n   reg [31:0] imm;\n\n   always @(posedge clk) begin\n"], "Clone Blocks": [["serv/rtl/serv_decode.v@173:183", "   assign o_alu_sh_right = o_funct3[2];\n\n   assign o_mem_en   = mem_op & cnt_en;\n   assign o_mem_cmd  = (opcode == OP_STORE);\n\n   assign o_mem_init = mem_op & (state == INIT);\n\n   assign jal_misalign  = imm[21] & (opcode == OP_JAL);\n\n   reg [4:0] opcode;\n   reg [31:0] imm;\n"]], "Diff Content": {"Delete": [[180, "   assign jal_misalign  = imm[21] & (opcode == OP_JAL);\n"]], "Add": [[180, "   wire jal_misalign  = imm[21] & (opcode == OP_JAL);\n"]]}}