vcvtsi2sd xmm3,xmm2,qword [rdx - 0x80000000]
gs vcvtsi2sd xmm3,xmm2,qword [rsp]
gs vcvtsi2sd xmm3,xmm2,qword [rbx + 8 * rdx]
vcvtsi2sd xmm3,xmm3,qword [rdx - 0x80000000]
vcvtsi2sd xmm3,xmm3,qword [rsp]
gs vcvtsi2sd xmm3,xmm3,qword [rbx + 8 * rdx]
vcvtsi2sd xmm3,xmm0,qword [rdx - 0x80000000]
gs vcvtsi2sd xmm3,xmm0,qword [rsp]
gs vcvtsi2sd xmm3,xmm0,qword [rbx + 8 * rdx]
vcvtsi2sd xmm8,xmm2,qword [rdx - 0x80000000]
gs vcvtsi2sd xmm8,xmm2,qword [rsp]
vcvtsi2sd xmm8,xmm2,qword [rbx + 8 * rdx]
gs vcvtsi2sd xmm8,xmm3,qword [rdx - 0x80000000]
vcvtsi2sd xmm8,xmm3,qword [rsp]
vcvtsi2sd xmm8,xmm3,qword [rbx + 8 * rdx]
vcvtsi2sd xmm8,xmm0,qword [rdx - 0x80000000]
vcvtsi2sd xmm8,xmm0,qword [rsp]
vcvtsi2sd xmm8,xmm0,qword [rbx + 8 * rdx]
vcvtsi2sd xmm2,xmm2,qword [rdx - 0x80000000]
vcvtsi2sd xmm2,xmm2,qword [rsp]
gs vcvtsi2sd xmm2,xmm2,qword [rbx + 8 * rdx]
vcvtsi2sd xmm2,xmm3,qword [rdx - 0x80000000]
vcvtsi2sd xmm2,xmm3,qword [rsp]
gs vcvtsi2sd xmm2,xmm3,qword [rbx + 8 * rdx]
gs vcvtsi2sd xmm2,xmm0,qword [rdx - 0x80000000]
gs vcvtsi2sd xmm2,xmm0,qword [rsp]
gs vcvtsi2sd xmm2,xmm0,qword [rbx + 8 * rdx]
a32 vcvtsi2sd xmm13,xmm4,qword [edx - 0x80000000]
a32 gs vcvtsi2sd xmm13,xmm4,qword [eax]
a32 vcvtsi2sd xmm13,xmm4,qword [ebp]
gs vcvtsi2sd xmm13,xmm1,qword [edx - 0x80000000]
vcvtsi2sd xmm13,xmm1,qword [eax]
a32 gs vcvtsi2sd xmm13,xmm1,qword [ebp]
gs vcvtsi2sd xmm13,xmm9,qword [edx - 0x80000000]
vcvtsi2sd xmm13,xmm9,qword [eax]
vcvtsi2sd xmm13,xmm9,qword [ebp]
a32 vcvtsi2sd xmm5,xmm4,qword [edx - 0x80000000]
gs vcvtsi2sd xmm5,xmm4,qword [eax]
a32 gs vcvtsi2sd xmm5,xmm4,qword [ebp]
a32 gs vcvtsi2sd xmm5,xmm1,qword [edx - 0x80000000]
gs vcvtsi2sd xmm5,xmm1,qword [eax]
gs a32 vcvtsi2sd xmm5,xmm1,qword [ebp]
gs vcvtsi2sd xmm5,xmm9,qword [edx - 0x80000000]
gs vcvtsi2sd xmm5,xmm9,qword [eax]
gs vcvtsi2sd xmm5,xmm9,qword [ebp]
gs a32 vcvtsi2sd xmm2,xmm4,qword [edx - 0x80000000]
a32 vcvtsi2sd xmm2,xmm4,qword [eax]
a32 vcvtsi2sd xmm2,xmm4,qword [ebp]
a32 gs vcvtsi2sd xmm2,xmm1,qword [edx - 0x80000000]
gs a32 vcvtsi2sd xmm2,xmm1,qword [eax]
a32 gs vcvtsi2sd xmm2,xmm1,qword [ebp]
gs vcvtsi2sd xmm2,xmm9,qword [edx - 0x80000000]
vcvtsi2sd xmm2,xmm9,qword [eax]
a32 gs vcvtsi2sd xmm2,xmm9,qword [ebp]
vcvtsi2sd xmm15,xmm2,rdx
gs a32 vcvtsi2sd xmm15,xmm2,rsi
gs vcvtsi2sd xmm15,xmm2,rcx
gs vcvtsi2sd xmm15,xmm13,rdx
vcvtsi2sd xmm15,xmm13,rsi
gs a32 vcvtsi2sd xmm15,xmm13,rcx
a32 vcvtsi2sd xmm15,xmm0,rdx
gs vcvtsi2sd xmm15,xmm0,rsi
gs vcvtsi2sd xmm15,xmm0,rcx
gs vcvtsi2sd xmm7,xmm2,rdx
a32 gs vcvtsi2sd xmm7,xmm2,rsi
vcvtsi2sd xmm7,xmm2,rcx
vcvtsi2sd xmm7,xmm13,rdx
vcvtsi2sd xmm7,xmm13,rsi
gs a32 vcvtsi2sd xmm7,xmm13,rcx
gs vcvtsi2sd xmm7,xmm0,rdx
gs vcvtsi2sd xmm7,xmm0,rsi
a32 gs vcvtsi2sd xmm7,xmm0,rcx
vcvtsi2sd xmm1,xmm2,rdx
vcvtsi2sd xmm1,xmm2,rsi
gs a32 vcvtsi2sd xmm1,xmm2,rcx
gs vcvtsi2sd xmm1,xmm13,rdx
vcvtsi2sd xmm1,xmm13,rsi
a32 gs vcvtsi2sd xmm1,xmm13,rcx
a32 gs vcvtsi2sd xmm1,xmm0,rdx
gs vcvtsi2sd xmm1,xmm0,rsi
a32 gs vcvtsi2sd xmm1,xmm0,rcx
gs vcvtsi2sd xmm6,xmm0,dword [rbp]
gs vcvtsi2sd xmm6,xmm0,dword [rsp + 1 * rbp]
vcvtsi2sd xmm6,xmm0,dword [r15 + 2 * rdi + 0x72]
gs vcvtsi2sd xmm6,xmm8,dword [rbp]
vcvtsi2sd xmm6,xmm8,dword [rsp + 1 * rbp]
gs vcvtsi2sd xmm6,xmm8,dword [r15 + 2 * rdi + 0x72]
gs vcvtsi2sd xmm6,xmm2,dword [rbp]
vcvtsi2sd xmm6,xmm2,dword [rsp + 1 * rbp]
vcvtsi2sd xmm6,xmm2,dword [r15 + 2 * rdi + 0x72]
vcvtsi2sd xmm3,xmm0,dword [rbp]
vcvtsi2sd xmm3,xmm0,dword [rsp + 1 * rbp]
gs vcvtsi2sd xmm3,xmm0,dword [r15 + 2 * rdi + 0x72]
vcvtsi2sd xmm3,xmm8,dword [rbp]
gs vcvtsi2sd xmm3,xmm8,dword [rsp + 1 * rbp]
vcvtsi2sd xmm3,xmm8,dword [r15 + 2 * rdi + 0x72]
vcvtsi2sd xmm3,xmm2,dword [rbp]
vcvtsi2sd xmm3,xmm2,dword [rsp + 1 * rbp]
gs vcvtsi2sd xmm3,xmm2,dword [r15 + 2 * rdi + 0x72]
gs vcvtsi2sd xmm14,xmm0,dword [rbp]
vcvtsi2sd xmm14,xmm0,dword [rsp + 1 * rbp]
gs vcvtsi2sd xmm14,xmm0,dword [r15 + 2 * rdi + 0x72]
vcvtsi2sd xmm14,xmm8,dword [rbp]
vcvtsi2sd xmm14,xmm8,dword [rsp + 1 * rbp]
vcvtsi2sd xmm14,xmm8,dword [r15 + 2 * rdi + 0x72]
gs vcvtsi2sd xmm14,xmm2,dword [rbp]
gs vcvtsi2sd xmm14,xmm2,dword [rsp + 1 * rbp]
gs vcvtsi2sd xmm14,xmm2,dword [r15 + 2 * rdi + 0x72]
a32 gs vcvtsi2sd xmm4,xmm9,dword [r11d + r11d * 2 + 0x715afc09]
gs vcvtsi2sd xmm4,xmm9,dword [r13d]
gs a32 vcvtsi2sd xmm4,xmm9,dword [esp + 1 * ebp]
a32 vcvtsi2sd xmm4,xmm6,dword [r11d + r11d * 2 + 0x715afc09]
a32 gs vcvtsi2sd xmm4,xmm6,dword [r13d]
vcvtsi2sd xmm4,xmm6,dword [esp + 1 * ebp]
gs a32 vcvtsi2sd xmm4,xmm10,dword [r11d + r11d * 2 + 0x715afc09]
gs a32 vcvtsi2sd xmm4,xmm10,dword [r13d]
vcvtsi2sd xmm4,xmm10,dword [esp + 1 * ebp]
gs vcvtsi2sd xmm1,xmm9,dword [r11d + r11d * 2 + 0x715afc09]
gs vcvtsi2sd xmm1,xmm9,dword [r13d]
gs vcvtsi2sd xmm1,xmm9,dword [esp + 1 * ebp]
a32 gs vcvtsi2sd xmm1,xmm6,dword [r11d + r11d * 2 + 0x715afc09]
a32 vcvtsi2sd xmm1,xmm6,dword [r13d]
a32 vcvtsi2sd xmm1,xmm6,dword [esp + 1 * ebp]
gs a32 vcvtsi2sd xmm1,xmm10,dword [r11d + r11d * 2 + 0x715afc09]
a32 vcvtsi2sd xmm1,xmm10,dword [r13d]
gs vcvtsi2sd xmm1,xmm10,dword [esp + 1 * ebp]
a32 vcvtsi2sd xmm10,xmm9,dword [r11d + r11d * 2 + 0x715afc09]
gs a32 vcvtsi2sd xmm10,xmm9,dword [r13d]
a32 gs vcvtsi2sd xmm10,xmm9,dword [esp + 1 * ebp]
gs vcvtsi2sd xmm10,xmm6,dword [r11d + r11d * 2 + 0x715afc09]
vcvtsi2sd xmm10,xmm6,dword [r13d]
vcvtsi2sd xmm10,xmm6,dword [esp + 1 * ebp]
gs vcvtsi2sd xmm10,xmm10,dword [r11d + r11d * 2 + 0x715afc09]
gs vcvtsi2sd xmm10,xmm10,dword [r13d]
a32 vcvtsi2sd xmm10,xmm10,dword [esp + 1 * ebp]
gs vcvtsi2sd xmm4,xmm2,dword [rdx - 0x80000000]
vcvtsi2sd xmm4,xmm2,dword [r12]
gs vcvtsi2sd xmm4,xmm2,dword [rbp]
gs vcvtsi2sd xmm4,xmm14,dword [rdx - 0x80000000]
gs vcvtsi2sd xmm4,xmm14,dword [r12]
gs vcvtsi2sd xmm4,xmm14,dword [rbp]
gs vcvtsi2sd xmm4,xmm4,dword [rdx - 0x80000000]
vcvtsi2sd xmm4,xmm4,dword [r12]
gs vcvtsi2sd xmm4,xmm4,dword [rbp]
vcvtsi2sd xmm0,xmm2,dword [rdx - 0x80000000]
vcvtsi2sd xmm0,xmm2,dword [r12]
gs vcvtsi2sd xmm0,xmm2,dword [rbp]
gs vcvtsi2sd xmm0,xmm14,dword [rdx - 0x80000000]
gs vcvtsi2sd xmm0,xmm14,dword [r12]
vcvtsi2sd xmm0,xmm14,dword [rbp]
vcvtsi2sd xmm0,xmm4,dword [rdx - 0x80000000]
gs vcvtsi2sd xmm0,xmm4,dword [r12]
vcvtsi2sd xmm0,xmm4,dword [rbp]
vcvtsi2sd xmm11,xmm2,dword [rdx - 0x80000000]
vcvtsi2sd xmm11,xmm2,dword [r12]
vcvtsi2sd xmm11,xmm2,dword [rbp]
vcvtsi2sd xmm11,xmm14,dword [rdx - 0x80000000]
vcvtsi2sd xmm11,xmm14,dword [r12]
vcvtsi2sd xmm11,xmm14,dword [rbp]
vcvtsi2sd xmm11,xmm4,dword [rdx - 0x80000000]
vcvtsi2sd xmm11,xmm4,dword [r12]
gs vcvtsi2sd xmm11,xmm4,dword [rbp]
vcvtsi2sd xmm0,xmm3,dword [r14d + 1 * edx + 0x7FFFFFFF]
a32 gs vcvtsi2sd xmm0,xmm3,dword [r13d]
gs vcvtsi2sd xmm0,xmm3,dword [r11d + r11d * 2 + 0x715afc09]
a32 vcvtsi2sd xmm0,xmm1,dword [r14d + 1 * edx + 0x7FFFFFFF]
a32 vcvtsi2sd xmm0,xmm1,dword [r13d]
gs vcvtsi2sd xmm0,xmm1,dword [r11d + r11d * 2 + 0x715afc09]
gs a32 vcvtsi2sd xmm0,xmm15,dword [r14d + 1 * edx + 0x7FFFFFFF]
gs a32 vcvtsi2sd xmm0,xmm15,dword [r13d]
vcvtsi2sd xmm0,xmm15,dword [r11d + r11d * 2 + 0x715afc09]
gs vcvtsi2sd xmm8,xmm3,dword [r14d + 1 * edx + 0x7FFFFFFF]
a32 vcvtsi2sd xmm8,xmm3,dword [r13d]
a32 vcvtsi2sd xmm8,xmm3,dword [r11d + r11d * 2 + 0x715afc09]
gs a32 vcvtsi2sd xmm8,xmm1,dword [r14d + 1 * edx + 0x7FFFFFFF]
a32 gs vcvtsi2sd xmm8,xmm1,dword [r13d]
vcvtsi2sd xmm8,xmm1,dword [r11d + r11d * 2 + 0x715afc09]
gs a32 vcvtsi2sd xmm8,xmm15,dword [r14d + 1 * edx + 0x7FFFFFFF]
gs a32 vcvtsi2sd xmm8,xmm15,dword [r13d]
vcvtsi2sd xmm8,xmm15,dword [r11d + r11d * 2 + 0x715afc09]
vcvtsi2sd xmm9,xmm3,dword [r14d + 1 * edx + 0x7FFFFFFF]
gs vcvtsi2sd xmm9,xmm3,dword [r13d]
a32 vcvtsi2sd xmm9,xmm3,dword [r11d + r11d * 2 + 0x715afc09]
a32 gs vcvtsi2sd xmm9,xmm1,dword [r14d + 1 * edx + 0x7FFFFFFF]
a32 vcvtsi2sd xmm9,xmm1,dword [r13d]
gs a32 vcvtsi2sd xmm9,xmm1,dword [r11d + r11d * 2 + 0x715afc09]
gs vcvtsi2sd xmm9,xmm15,dword [r14d + 1 * edx + 0x7FFFFFFF]
gs vcvtsi2sd xmm9,xmm15,dword [r13d]
a32 vcvtsi2sd xmm9,xmm15,dword [r11d + r11d * 2 + 0x715afc09]
gs vcvtsi2sd xmm11,xmm1,r14d
gs vcvtsi2sd xmm11,xmm1,ebx
a32 vcvtsi2sd xmm11,xmm1,edi
a32 vcvtsi2sd xmm11,xmm0,r14d
a32 gs vcvtsi2sd xmm11,xmm0,ebx
vcvtsi2sd xmm11,xmm0,edi
a32 gs vcvtsi2sd xmm11,xmm9,r14d
gs a32 vcvtsi2sd xmm11,xmm9,ebx
vcvtsi2sd xmm11,xmm9,edi
vcvtsi2sd xmm6,xmm1,r14d
gs a32 vcvtsi2sd xmm6,xmm1,ebx
a32 gs vcvtsi2sd xmm6,xmm1,edi
a32 gs vcvtsi2sd xmm6,xmm0,r14d
a32 vcvtsi2sd xmm6,xmm0,ebx
vcvtsi2sd xmm6,xmm0,edi
vcvtsi2sd xmm6,xmm9,r14d
vcvtsi2sd xmm6,xmm9,ebx
gs vcvtsi2sd xmm6,xmm9,edi
vcvtsi2sd xmm9,xmm1,r14d
a32 vcvtsi2sd xmm9,xmm1,ebx
a32 gs vcvtsi2sd xmm9,xmm1,edi
gs a32 vcvtsi2sd xmm9,xmm0,r14d
vcvtsi2sd xmm9,xmm0,ebx
a32 vcvtsi2sd xmm9,xmm0,edi
gs vcvtsi2sd xmm9,xmm9,r14d
gs vcvtsi2sd xmm9,xmm9,ebx
gs vcvtsi2sd xmm9,xmm9,edi
a32 vcvtsi2sd xmm14,xmm5,edi
a32 gs vcvtsi2sd xmm14,xmm5,r11d
a32 gs vcvtsi2sd xmm14,xmm5,r8d
a32 gs vcvtsi2sd xmm14,xmm11,edi
a32 vcvtsi2sd xmm14,xmm11,r11d
a32 gs vcvtsi2sd xmm14,xmm11,r8d
gs a32 vcvtsi2sd xmm14,xmm7,edi
a32 gs vcvtsi2sd xmm14,xmm7,r11d
a32 gs vcvtsi2sd xmm14,xmm7,r8d
gs a32 vcvtsi2sd xmm11,xmm5,edi
a32 vcvtsi2sd xmm11,xmm5,r11d
gs a32 vcvtsi2sd xmm11,xmm5,r8d
vcvtsi2sd xmm11,xmm11,edi
gs vcvtsi2sd xmm11,xmm11,r11d
vcvtsi2sd xmm11,xmm11,r8d
vcvtsi2sd xmm11,xmm7,edi
a32 gs vcvtsi2sd xmm11,xmm7,r11d
gs vcvtsi2sd xmm11,xmm7,r8d
gs a32 vcvtsi2sd xmm1,xmm5,edi
a32 vcvtsi2sd xmm1,xmm5,r11d
a32 vcvtsi2sd xmm1,xmm5,r8d
gs a32 vcvtsi2sd xmm1,xmm11,edi
gs a32 vcvtsi2sd xmm1,xmm11,r11d
gs a32 vcvtsi2sd xmm1,xmm11,r8d
gs vcvtsi2sd xmm1,xmm7,edi
a32 vcvtsi2sd xmm1,xmm7,r11d
vcvtsi2sd xmm1,xmm7,r8d
