# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/test {E:/My_Document/ECE385/Final/test/test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:51 on Apr 13,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/test" E:/My_Document/ECE385/Final/test/test.sv 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 00:59:51 on Apr 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/test {E:/My_Document/ECE385/Final/test/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:59:51 on Apr 13,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/test" E:/My_Document/ECE385/Final/test/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:59:51 on Apr 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 00:59:51 on Apr 13,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.test
# ** Warning: (vsim-3008) E:/My_Document/ECE385/Final/test/testbench.sv(19): [CNNODP] - Component name (mem) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: E:/My_Document/ECE385/Final/test/testbench.sv
# ** Error: (vsim-3043) E:/My_Document/ECE385/Final/test/testbench.sv(19): Unresolved reference to 'mem' in testinst.mem.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: E:/My_Document/ECE385/Final/test/testbench.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./test_run_msim_rtl_verilog.do PAUSED at line 12
do test_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/test {E:/My_Document/ECE385/Final/test/test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:00:48 on Apr 13,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/test" E:/My_Document/ECE385/Final/test/test.sv 
# -- Compiling module test
# ** Error: E:/My_Document/ECE385/Final/test/test.sv(7): (vlog-2110) Illegal reference to net "num2".
# End time: 01:00:48 on Apr 13,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./test_run_msim_rtl_verilog.do line 8
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/test {E:/My_Document/ECE385/Final/test/test.sv}"
do test_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/test {E:/My_Document/ECE385/Final/test/test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:09 on Apr 13,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/test" E:/My_Document/ECE385/Final/test/test.sv 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 01:01:10 on Apr 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/test {E:/My_Document/ECE385/Final/test/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:10 on Apr 13,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/test" E:/My_Document/ECE385/Final/test/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:01:10 on Apr 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 00:59:51 on Apr 13,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.test
# ** Warning: (vsim-3008) E:/My_Document/ECE385/Final/test/testbench.sv(19): [CNNODP] - Component name (mem) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: E:/My_Document/ECE385/Final/test/testbench.sv
# ** Error: (vsim-3043) E:/My_Document/ECE385/Final/test/testbench.sv(19): Unresolved reference to 'mem' in testinst.mem.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: E:/My_Document/ECE385/Final/test/testbench.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./test_run_msim_rtl_verilog.do PAUSED at line 12
do test_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/test {E:/My_Document/ECE385/Final/test/test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:20 on Apr 13,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/test" E:/My_Document/ECE385/Final/test/test.sv 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 01:01:20 on Apr 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/test {E:/My_Document/ECE385/Final/test/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:20 on Apr 13,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/test" E:/My_Document/ECE385/Final/test/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 01:01:20 on Apr 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 00:59:51 on Apr 13,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.test
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 01:16:03 on Apr 13,2019, Elapsed time: 0:16:12
# Errors: 2, Warnings: 2
