Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 26 10:05:24 2018
| Host         : Wycer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    32 |
| Unused register locations in slices containing registers |   189 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |             132 |           63 |
| No           | Yes                   | No                     |               8 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              37 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------------------+----------------------------------+------------------+----------------+
|            Clock Signal           |           Enable Signal           |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------------------+-----------------------------------+----------------------------------+------------------+----------------+
|  am/delay_cnt_reg[13]_LDC_i_1_n_0 |                                   | el/delay_cnt_reg[13]_C           |                1 |              1 |
|  btn/dw_flag_reg[1]_LDC_i_1_n_0   |                                   | btn/dw_flag_reg[1]_LDC_i_2_n_0   |                1 |              1 |
|  btn/dw_flag_reg[3]_LDC_i_1_n_0   |                                   | btn/dw_flag_reg[3]_LDC_i_2_n_0   |                1 |              1 |
|  btn/dw_flag_reg[2]_LDC_i_1_n_0   |                                   | btn/dw_flag_reg[2]_LDC_i_2_n_0   |                1 |              1 |
|  btn/up_flag_reg[2]_LDC_i_1_n_0   |                                   | btn/up_flag_reg[2]_LDC_i_2_n_0   |                1 |              1 |
|  btn/up_flag_reg[0]_LDC_i_1_n_0   |                                   | btn/up_flag_reg[0]_LDC_i_2_n_0   |                1 |              1 |
|  btn/up_flag_reg[1]_LDC_i_1_n_0   |                                   | btn/up_flag_reg[1]_LDC_i_2_n_0   |                1 |              1 |
|  el/delay_cnt_reg[13]_C           |                                   | am/delay_cnt_reg[13]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |                                   | am/beep_i_2_n_0                  |                1 |              1 |
|  clk_IBUF_BUFG                    |                                   | btn/dw_flag_reg[1]_LDC_i_1_n_0   |                1 |              1 |
|  clk_IBUF_BUFG                    |                                   | btn/dw_flag_reg[1]_LDC_i_2_n_0   |                1 |              1 |
|  clk_IBUF_BUFG                    |                                   | btn/dw_flag_reg[3]_LDC_i_1_n_0   |                1 |              1 |
|  clk_IBUF_BUFG                    |                                   | btn/dw_flag_reg[3]_LDC_i_2_n_0   |                1 |              1 |
|  clk_IBUF_BUFG                    |                                   | btn/dw_flag_reg[2]_LDC_i_2_n_0   |                1 |              1 |
|  clk_IBUF_BUFG                    |                                   | btn/dw_flag_reg[2]_LDC_i_1_n_0   |                1 |              1 |
|  clk_IBUF_BUFG                    |                                   | btn/up_flag_reg[0]_LDC_i_2_n_0   |                1 |              1 |
|  clk_IBUF_BUFG                    |                                   | btn/up_flag_reg[2]_LDC_i_1_n_0   |                1 |              1 |
|  clk_IBUF_BUFG                    |                                   | btn/up_flag_reg[2]_LDC_i_2_n_0   |                1 |              1 |
|  clk_IBUF_BUFG                    |                                   | btn/up_flag_reg[0]_LDC_i_1_n_0   |                1 |              1 |
|  clk_IBUF_BUFG                    |                                   | btn/up_flag_reg[1]_LDC_i_1_n_0   |                1 |              1 |
|  clk_IBUF_BUFG                    |                                   | btn/up_flag_reg[1]_LDC_i_2_n_0   |                1 |              1 |
|  clk_IBUF_BUFG                    |                                   |                                  |                2 |              2 |
|  dp/clkout                        |                                   | dp/scan_cnt_reg[0]_0             |                1 |              3 |
|  tm/timer_clk                     | el/FSM_sequential_step[3]_i_1_n_0 | dp/scan_cnt_reg[0]_0             |                3 |              4 |
|  tm/timer_clk                     | el/process_ten[3]_i_1_n_0         | dp/scan_cnt_reg[0]_0             |                2 |              4 |
|  tm/timer_clk                     |                                   | dp/scan_cnt_reg[0]_0             |                5 |              6 |
|  clk_IBUF_BUFG                    | el/E[0]                           | am/delay_cnt_reg[13]_LDC_i_1_n_0 |                2 |              6 |
|  clk_IBUF_BUFG                    | el/E[0]                           | el/delay_cnt_reg[13]_C           |                3 |              6 |
|  tm/timer_clk                     | el/tmp[7]_i_1_n_0                 | dp/scan_cnt_reg[0]_0             |                7 |              8 |
|  clk_IBUF_BUFG                    | el/E[0]                           | el/counter_reg[0]                |                2 |              9 |
|  clk_IBUF_BUFG                    |                                   | el/counter_reg[0]                |                7 |             25 |
|  clk_IBUF_BUFG                    |                                   | dp/scan_cnt_reg[0]_0             |               37 |             85 |
+-----------------------------------+-----------------------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    21 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     2 |
| 6      |                     3 |
| 8      |                     1 |
| 9      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


