// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _CNN_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s_HH_
#define _CNN_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1.h"
#include "CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1.h"
#include "CNN_CNN_dcmp_64ns_64ns_1_2_no_dsp_1.h"
#include "CNN_CNN_add_32ns_32ns_32_1_1.h"
#include "CNN_CNN_add_6ns_6ns_6_1_1.h"
#include "CNN_CNN_add_10ns_10ns_10_1_1.h"
#include "CNN_CNN_add_4ns_4ns_4_1_1.h"
#include "CNN_CNN_add_31ns_31ns_31_1_1.h"
#include "CNN_CNN_add_3ns_3ns_3_1_1.h"
#include "CNN_CNN_add_8ns_8ns_8_1_1.h"
#include "CNN_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s_bias_conv5.h"
#include "CNN_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s_line_buffer_1.h"
#include "CNN_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s_line_buffer_0.h"
#include "CNN_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s_kernel_conv5.h"

namespace ap_rtl {

struct CNN_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > p_read;
    sc_out< sc_lv<64> > output_conv5;
    sc_out< sc_logic > output_conv5_ap_vld;
    sc_in< sc_lv<31> > padding;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const4;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<64> > ap_var_for_const0;
    sc_signal< sc_lv<10> > ap_var_for_const6;
    sc_signal< sc_lv<4> > ap_var_for_const7;
    sc_signal< sc_lv<10> > ap_var_for_const8;
    sc_signal< sc_lv<10> > ap_var_for_const9;
    sc_signal< sc_lv<10> > ap_var_for_const10;
    sc_signal< sc_lv<10> > ap_var_for_const11;
    sc_signal< sc_lv<10> > ap_var_for_const12;
    sc_signal< sc_lv<10> > ap_var_for_const13;
    sc_signal< sc_lv<10> > ap_var_for_const14;
    sc_signal< sc_lv<31> > ap_var_for_const15;
    sc_signal< sc_lv<3> > ap_var_for_const16;
    sc_signal< sc_lv<8> > ap_var_for_const17;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    CNN_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s(sc_module_name name);
    SC_HAS_PROCESS(CNN_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s);

    ~CNN_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s();

    sc_trace_file* mVcdFile;

    CNN_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s_bias_conv5* bias_conv5_U;
    CNN_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s_line_buffer_1* line_buffer_1_U;
    CNN_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s_line_buffer_0* line_buffer_0_U;
    CNN_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s_line_buffer_0* line_buffer_2_U;
    CNN_convolution_double_double_double_double_8_8_8_8_8_8_3_3_1_1_s_kernel_conv5* kernel_conv5_U;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U212;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U213;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U214;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U215;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U216;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U217;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U218;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U219;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U220;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U221;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U222;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U223;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U224;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U225;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U226;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U227;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U228;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U229;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U230;
    CNN_CNN_dcmp_64ns_64ns_1_2_no_dsp_1<1,2,64,64,1>* CNN_dcmp_64ns_64ns_1_2_no_dsp_1_U231;
    CNN_CNN_add_32ns_32ns_32_1_1<1,1,32,32,32>* CNN_add_32ns_32ns_32_1_1_U232;
    CNN_CNN_add_32ns_32ns_32_1_1<1,1,32,32,32>* CNN_add_32ns_32ns_32_1_1_U233;
    CNN_CNN_add_32ns_32ns_32_1_1<1,1,32,32,32>* CNN_add_32ns_32ns_32_1_1_U234;
    CNN_CNN_add_6ns_6ns_6_1_1<1,1,6,6,6>* CNN_add_6ns_6ns_6_1_1_U235;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U236;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U237;
    CNN_CNN_add_4ns_4ns_4_1_1<1,1,4,4,4>* CNN_add_4ns_4ns_4_1_1_U238;
    CNN_CNN_add_6ns_6ns_6_1_1<1,1,6,6,6>* CNN_add_6ns_6ns_6_1_1_U239;
    CNN_CNN_add_4ns_4ns_4_1_1<1,1,4,4,4>* CNN_add_4ns_4ns_4_1_1_U240;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U241;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U242;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U243;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U244;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U245;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U246;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U247;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U248;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U249;
    CNN_CNN_add_4ns_4ns_4_1_1<1,1,4,4,4>* CNN_add_4ns_4ns_4_1_1_U250;
    CNN_CNN_add_31ns_31ns_31_1_1<1,1,31,31,31>* CNN_add_31ns_31ns_31_1_1_U251;
    CNN_CNN_add_3ns_3ns_3_1_1<1,1,3,3,3>* CNN_add_3ns_3ns_3_1_1_U252;
    CNN_CNN_add_4ns_4ns_4_1_1<1,1,4,4,4>* CNN_add_4ns_4ns_4_1_1_U253;
    CNN_CNN_add_8ns_8ns_8_1_1<1,1,8,8,8>* CNN_add_8ns_8ns_8_1_1_U254;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > bias_conv5_address0;
    sc_signal< sc_logic > bias_conv5_ce0;
    sc_signal< sc_lv<64> > bias_conv5_q0;
    sc_signal< sc_lv<3> > line_buffer_1_address0;
    sc_signal< sc_logic > line_buffer_1_ce0;
    sc_signal< sc_lv<64> > line_buffer_1_q0;
    sc_signal< sc_lv<3> > line_buffer_1_address1;
    sc_signal< sc_logic > line_buffer_1_ce1;
    sc_signal< sc_logic > line_buffer_1_we1;
    sc_signal< sc_lv<64> > line_buffer_1_q1;
    sc_signal< sc_lv<3> > line_buffer_0_address0;
    sc_signal< sc_logic > line_buffer_0_ce0;
    sc_signal< sc_logic > line_buffer_0_we0;
    sc_signal< sc_lv<64> > line_buffer_0_q0;
    sc_signal< sc_lv<3> > line_buffer_0_address1;
    sc_signal< sc_logic > line_buffer_0_ce1;
    sc_signal< sc_lv<64> > line_buffer_0_q1;
    sc_signal< sc_lv<3> > line_buffer_2_address0;
    sc_signal< sc_logic > line_buffer_2_ce0;
    sc_signal< sc_logic > line_buffer_2_we0;
    sc_signal< sc_lv<64> > line_buffer_2_d0;
    sc_signal< sc_lv<64> > line_buffer_2_q0;
    sc_signal< sc_lv<3> > line_buffer_2_address1;
    sc_signal< sc_logic > line_buffer_2_ce1;
    sc_signal< sc_lv<64> > line_buffer_2_q1;
    sc_signal< sc_lv<10> > kernel_conv5_address0;
    sc_signal< sc_logic > kernel_conv5_ce0;
    sc_signal< sc_lv<64> > kernel_conv5_q0;
    sc_signal< sc_lv<10> > kernel_conv5_address1;
    sc_signal< sc_logic > kernel_conv5_ce1;
    sc_signal< sc_lv<64> > kernel_conv5_q1;
    sc_signal< sc_lv<10> > kernel_conv5_address2;
    sc_signal< sc_logic > kernel_conv5_ce2;
    sc_signal< sc_lv<64> > kernel_conv5_q2;
    sc_signal< sc_lv<10> > kernel_conv5_address3;
    sc_signal< sc_logic > kernel_conv5_ce3;
    sc_signal< sc_lv<64> > kernel_conv5_q3;
    sc_signal< sc_lv<10> > kernel_conv5_address4;
    sc_signal< sc_logic > kernel_conv5_ce4;
    sc_signal< sc_lv<64> > kernel_conv5_q4;
    sc_signal< sc_lv<10> > kernel_conv5_address5;
    sc_signal< sc_logic > kernel_conv5_ce5;
    sc_signal< sc_lv<64> > kernel_conv5_q5;
    sc_signal< sc_lv<10> > kernel_conv5_address6;
    sc_signal< sc_logic > kernel_conv5_ce6;
    sc_signal< sc_lv<64> > kernel_conv5_q6;
    sc_signal< sc_lv<10> > kernel_conv5_address7;
    sc_signal< sc_logic > kernel_conv5_ce7;
    sc_signal< sc_lv<64> > kernel_conv5_q7;
    sc_signal< sc_lv<10> > kernel_conv5_address8;
    sc_signal< sc_logic > kernel_conv5_ce8;
    sc_signal< sc_lv<64> > kernel_conv5_q8;
    sc_signal< sc_lv<4> > j_reg_430;
    sc_signal< sc_lv<31> > b_reg_441;
    sc_signal< sc_lv<64> > window_buffer_load_1_0_reg_452;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state13_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter12;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter13;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter14;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter15;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter16;
    sc_signal< bool > ap_block_state26_pp1_stage0_iter17;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter18;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter19;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter20;
    sc_signal< bool > ap_block_state30_pp1_stage0_iter21;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter22;
    sc_signal< bool > ap_block_state32_pp1_stage0_iter23;
    sc_signal< bool > ap_block_state33_pp1_stage0_iter24;
    sc_signal< bool > ap_block_state34_pp1_stage0_iter25;
    sc_signal< bool > ap_block_state35_pp1_stage0_iter26;
    sc_signal< bool > ap_block_state36_pp1_stage0_iter27;
    sc_signal< bool > ap_block_state37_pp1_stage0_iter28;
    sc_signal< bool > ap_block_state38_pp1_stage0_iter29;
    sc_signal< bool > ap_block_state39_pp1_stage0_iter30;
    sc_signal< bool > ap_block_state40_pp1_stage0_iter31;
    sc_signal< bool > ap_block_state41_pp1_stage0_iter32;
    sc_signal< bool > ap_block_state42_pp1_stage0_iter33;
    sc_signal< bool > ap_block_state43_pp1_stage0_iter34;
    sc_signal< bool > ap_block_state44_pp1_stage0_iter35;
    sc_signal< bool > ap_block_state45_pp1_stage0_iter36;
    sc_signal< bool > ap_block_state46_pp1_stage0_iter37;
    sc_signal< bool > ap_block_state47_pp1_stage0_iter38;
    sc_signal< bool > ap_block_state48_pp1_stage0_iter39;
    sc_signal< bool > ap_block_state49_pp1_stage0_iter40;
    sc_signal< bool > ap_block_state50_pp1_stage0_iter41;
    sc_signal< bool > ap_block_state51_pp1_stage0_iter42;
    sc_signal< bool > ap_block_state52_pp1_stage0_iter43;
    sc_signal< bool > ap_block_state53_pp1_stage0_iter44;
    sc_signal< bool > ap_block_state54_pp1_stage0_iter45;
    sc_signal< bool > ap_block_state55_pp1_stage0_iter46;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<64> > window_buffer_load_0_reg_462;
    sc_signal< sc_lv<64> > window_buffer_load_1_1_reg_473;
    sc_signal< sc_lv<64> > window_buffer_load_15_reg_483;
    sc_signal< sc_lv<64> > window_buffer_load_1_2_reg_494;
    sc_signal< sc_lv<64> > window_buffer_load_26_reg_504;
    sc_signal< sc_lv<32> > add_ln31_fu_611_p2;
    sc_signal< sc_lv<32> > add_ln31_reg_1153;
    sc_signal< sc_lv<1> > icmp_ln42_fu_617_p2;
    sc_signal< sc_lv<1> > icmp_ln42_reg_1158;
    sc_signal< sc_lv<32> > sub13_fu_623_p2;
    sc_signal< sc_lv<32> > sub13_reg_1162;
    sc_signal< sc_lv<32> > sub47_fu_629_p2;
    sc_signal< sc_lv<32> > sub47_reg_1167;
    sc_signal< sc_lv<1> > cmp4827_fu_635_p2;
    sc_signal< sc_lv<1> > cmp4827_reg_1172;
    sc_signal< sc_lv<64> > bitcast_ln49_fu_641_p1;
    sc_signal< sc_lv<64> > bitcast_ln49_reg_1176;
    sc_signal< sc_lv<3> > empty_15_fu_650_p1;
    sc_signal< sc_lv<3> > empty_15_reg_1181;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > bias_conv5_load_reg_1192;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<10> > add_ln39_fu_704_p2;
    sc_signal< sc_lv<10> > add_ln39_reg_1200;
    sc_signal< sc_lv<1> > icmp_ln40_fu_710_p2;
    sc_signal< sc_lv<1> > icmp_ln40_reg_1205;
    sc_signal< sc_lv<1> > icmp_ln39_fu_698_p2;
    sc_signal< sc_lv<1> > and_ln39_fu_788_p2;
    sc_signal< sc_lv<1> > and_ln39_reg_1212;
    sc_signal< sc_lv<4> > select_ln39_4_fu_794_p3;
    sc_signal< sc_lv<4> > select_ln39_4_reg_1218;
    sc_signal< sc_lv<4> > select_ln40_3_fu_938_p3;
    sc_signal< sc_lv<4> > select_ln40_3_reg_1273;
    sc_signal< sc_lv<4> > select_ln40_fu_956_p3;
    sc_signal< sc_lv<4> > select_ln40_reg_1278;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > select_ln40_1_fu_964_p3;
    sc_signal< sc_lv<64> > select_ln40_1_reg_1284;
    sc_signal< sc_lv<64> > kernel_conv5_load_reg_1289;
    sc_signal< sc_lv<64> > kernel_conv5_load_1_reg_1294;
    sc_signal< sc_lv<64> > kernel_conv5_load_2_reg_1299;
    sc_signal< sc_lv<64> > kernel_conv5_load_3_reg_1304;
    sc_signal< sc_lv<64> > kernel_conv5_load_4_reg_1309;
    sc_signal< sc_lv<64> > kernel_conv5_load_5_reg_1314;
    sc_signal< sc_lv<64> > kernel_conv5_load_6_reg_1319;
    sc_signal< sc_lv<64> > kernel_conv5_load_7_reg_1324;
    sc_signal< sc_lv<64> > kernel_conv5_load_8_reg_1329;
    sc_signal< sc_lv<1> > or_ln45_fu_983_p2;
    sc_signal< sc_lv<1> > or_ln45_reg_1334;
    sc_signal< sc_lv<1> > icmp_ln42_1_fu_993_p2;
    sc_signal< sc_lv<1> > icmp_ln42_1_reg_1339;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<4> > add_ln42_fu_998_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > j_cast4_fu_1004_p1;
    sc_signal< sc_lv<64> > j_cast4_reg_1348;
    sc_signal< sc_lv<3> > line_buffer_1_addr_reg_1353;
    sc_signal< sc_lv<1> > icmp_ln52_fu_1049_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > icmp_ln64_fu_1059_p2;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter28_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter29_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter30_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter31_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter32_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter33_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter34_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter35_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter36_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter37_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter38_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter39_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter40_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter41_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter42_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter43_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter44_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1398_pp1_iter45_reg;
    sc_signal< sc_lv<31> > add_ln64_fu_1064_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<64> > p_cast_fu_1080_p1;
    sc_signal< sc_lv<64> > p_cast_reg_1407;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter1_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter2_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter3_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter4_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter5_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter6_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter7_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter8_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter9_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter10_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter11_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter12_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter13_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter14_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter15_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter16_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter17_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter18_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter19_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter20_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter21_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter22_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1407_pp1_iter23_reg;
    sc_signal< sc_lv<64> > line_buffer_0_load_2_reg_1418;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<64> > line_buffer_0_load_2_reg_1418_pp1_iter2_reg;
    sc_signal< sc_lv<64> > grp_fu_556_p2;
    sc_signal< sc_lv<64> > mul_reg_1424;
    sc_signal< sc_lv<64> > grp_fu_561_p2;
    sc_signal< sc_lv<64> > mul_0_1_reg_1429;
    sc_signal< sc_lv<64> > mul_0_1_reg_1429_pp1_iter6_reg;
    sc_signal< sc_lv<64> > mul_0_1_reg_1429_pp1_iter7_reg;
    sc_signal< sc_lv<64> > mul_0_1_reg_1429_pp1_iter8_reg;
    sc_signal< sc_lv<64> > grp_fu_566_p2;
    sc_signal< sc_lv<64> > mul_0_2_reg_1434;
    sc_signal< sc_lv<64> > mul_0_2_reg_1434_pp1_iter7_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1434_pp1_iter8_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1434_pp1_iter9_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1434_pp1_iter10_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1434_pp1_iter11_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1434_pp1_iter12_reg;
    sc_signal< sc_lv<64> > grp_fu_515_p2;
    sc_signal< sc_lv<64> > sum_1_reg_1439;
    sc_signal< sc_lv<64> > grp_fu_520_p2;
    sc_signal< sc_lv<64> > sum_1_0_1_reg_1449;
    sc_signal< sc_lv<64> > line_buffer_1_load_3_reg_1454;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< sc_lv<64> > line_buffer_1_load_3_reg_1454_pp1_iter14_reg;
    sc_signal< sc_lv<64> > grp_fu_524_p2;
    sc_signal< sc_lv<64> > sum_1_0_2_reg_1460;
    sc_signal< sc_lv<64> > grp_fu_570_p2;
    sc_signal< sc_lv<64> > mul_1_reg_1465;
    sc_signal< sc_lv<64> > grp_fu_575_p2;
    sc_signal< sc_lv<64> > mul_1_1_reg_1470;
    sc_signal< sc_lv<64> > mul_1_1_reg_1470_pp1_iter18_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1470_pp1_iter19_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1470_pp1_iter20_reg;
    sc_signal< sc_lv<64> > grp_fu_580_p2;
    sc_signal< sc_lv<64> > mul_1_2_reg_1475;
    sc_signal< sc_lv<64> > mul_1_2_reg_1475_pp1_iter19_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1475_pp1_iter20_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1475_pp1_iter21_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1475_pp1_iter22_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1475_pp1_iter23_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1475_pp1_iter24_reg;
    sc_signal< sc_lv<64> > grp_fu_528_p2;
    sc_signal< sc_lv<64> > sum_1_1_reg_1480;
    sc_signal< sc_lv<64> > grp_fu_532_p2;
    sc_signal< sc_lv<64> > sum_1_1_1_reg_1490;
    sc_signal< sc_lv<64> > line_buffer_2_load_3_reg_1495;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter25;
    sc_signal< sc_lv<64> > line_buffer_2_load_3_reg_1495_pp1_iter26_reg;
    sc_signal< sc_lv<64> > grp_fu_536_p2;
    sc_signal< sc_lv<64> > sum_1_1_2_reg_1501;
    sc_signal< sc_lv<64> > grp_fu_584_p2;
    sc_signal< sc_lv<64> > mul_2_reg_1506;
    sc_signal< sc_lv<64> > grp_fu_589_p2;
    sc_signal< sc_lv<64> > mul_2_1_reg_1511;
    sc_signal< sc_lv<64> > mul_2_1_reg_1511_pp1_iter30_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1511_pp1_iter31_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1511_pp1_iter32_reg;
    sc_signal< sc_lv<64> > grp_fu_594_p2;
    sc_signal< sc_lv<64> > mul_2_2_reg_1516;
    sc_signal< sc_lv<64> > mul_2_2_reg_1516_pp1_iter31_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1516_pp1_iter32_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1516_pp1_iter33_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1516_pp1_iter34_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1516_pp1_iter35_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1516_pp1_iter36_reg;
    sc_signal< sc_lv<64> > grp_fu_540_p2;
    sc_signal< sc_lv<64> > sum_1_2_reg_1521;
    sc_signal< sc_lv<64> > grp_fu_544_p2;
    sc_signal< sc_lv<64> > sum_1_2_1_reg_1526;
    sc_signal< sc_lv<64> > grp_fu_548_p2;
    sc_signal< sc_lv<64> > sum_1_2_2_reg_1531;
    sc_signal< sc_lv<64> > grp_fu_552_p2;
    sc_signal< sc_lv<64> > sum_reg_1536;
    sc_signal< sc_lv<64> > sum_reg_1536_pp1_iter45_reg;
    sc_signal< sc_lv<4> > add_ln41_fu_1135_p2;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_lv<8> > select_ln40_4_fu_1146_p3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_flush_enable;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter26;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter25_state34;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter45;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter46;
    sc_signal< sc_lv<4> > num_ker_reg_372;
    sc_signal< sc_lv<10> > indvar_flatten109_reg_384;
    sc_signal< sc_lv<4> > num_channel_reg_395;
    sc_signal< sc_lv<8> > indvar_flatten_reg_406;
    sc_signal< sc_lv<4> > i_reg_418;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > ap_phi_mux_window_buffer_load_0_phi_fu_465_p4;
    sc_signal< sc_lv<64> > ap_phi_mux_window_buffer_load_15_phi_fu_486_p4;
    sc_signal< sc_lv<64> > ap_phi_mux_window_buffer_load_26_phi_fu_507_p4;
    sc_signal< sc_lv<64> > zext_ln40_fu_645_p1;
    sc_signal< sc_lv<64> > zext_ln40_1_fu_808_p1;
    sc_signal< sc_lv<64> > zext_ln83_4_fu_845_p1;
    sc_signal< sc_lv<64> > zext_ln40_2_fu_856_p1;
    sc_signal< sc_lv<64> > zext_ln40_3_fu_867_p1;
    sc_signal< sc_lv<64> > zext_ln40_4_fu_878_p1;
    sc_signal< sc_lv<64> > zext_ln40_5_fu_889_p1;
    sc_signal< sc_lv<64> > zext_ln40_6_fu_900_p1;
    sc_signal< sc_lv<64> > zext_ln40_7_fu_911_p1;
    sc_signal< sc_lv<64> > zext_ln40_8_fu_922_p1;
    sc_signal< sc_lv<64> > zext_ln40_9_fu_933_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< sc_lv<32> > shl_ln_fu_603_p3;
    sc_signal< sc_lv<3> > empty_fu_658_p1;
    sc_signal< sc_lv<6> > add_ln83_1_fu_670_p0;
    sc_signal< sc_lv<6> > add_ln83_1_fu_670_p1;
    sc_signal< sc_lv<6> > add_ln83_1_fu_670_p2;
    sc_signal< sc_lv<9> > tmp_fu_680_p4;
    sc_signal< sc_lv<10> > add_ln83_fu_692_p0;
    sc_signal< sc_lv<10> > add_ln83_fu_692_p1;
    sc_signal< sc_lv<4> > add_ln39_1_fu_724_p2;
    sc_signal< sc_lv<3> > empty_21_fu_734_p1;
    sc_signal< sc_lv<6> > add_ln83_2_fu_746_p0;
    sc_signal< sc_lv<6> > add_ln83_2_fu_746_p1;
    sc_signal< sc_lv<6> > add_ln83_2_fu_746_p2;
    sc_signal< sc_lv<6> > select_ln39_1_fu_756_p3;
    sc_signal< sc_lv<10> > zext_ln83_2_fu_752_p1;
    sc_signal< sc_lv<10> > add_ln83_fu_692_p2;
    sc_signal< sc_lv<1> > icmp_ln41_fu_782_p2;
    sc_signal< sc_lv<1> > xor_ln39_fu_776_p2;
    sc_signal< sc_lv<4> > select_ln39_fu_716_p3;
    sc_signal< sc_lv<4> > add_ln40_fu_802_p2;
    sc_signal< sc_lv<3> > empty_22_fu_813_p1;
    sc_signal< sc_lv<9> > tmp_mid1_fu_817_p4;
    sc_signal< sc_lv<10> > add_ln83_3_fu_831_p0;
    sc_signal< sc_lv<10> > add_ln83_3_fu_831_p1;
    sc_signal< sc_lv<10> > add_ln83_3_fu_831_p2;
    sc_signal< sc_lv<10> > select_ln39_3_fu_768_p3;
    sc_signal< sc_lv<10> > select_ln40_2_fu_837_p3;
    sc_signal< sc_lv<10> > add_ln40_1_fu_850_p2;
    sc_signal< sc_lv<10> > add_ln40_2_fu_861_p2;
    sc_signal< sc_lv<10> > add_ln40_3_fu_872_p2;
    sc_signal< sc_lv<10> > add_ln40_4_fu_883_p2;
    sc_signal< sc_lv<10> > add_ln40_5_fu_894_p2;
    sc_signal< sc_lv<10> > add_ln40_6_fu_905_p2;
    sc_signal< sc_lv<10> > add_ln40_7_fu_916_p2;
    sc_signal< sc_lv<10> > add_ln40_8_fu_927_p2;
    sc_signal< sc_lv<1> > or_ln40_fu_952_p2;
    sc_signal< sc_lv<64> > select_ln39_2_fu_946_p3;
    sc_signal< sc_lv<1> > icmp_ln45_2_fu_971_p2;
    sc_signal< sc_lv<1> > icmp_ln45_3_fu_977_p2;
    sc_signal< sc_lv<32> > j_cast_fu_989_p1;
    sc_signal< sc_lv<1> > icmp_ln45_1_fu_1016_p2;
    sc_signal< sc_lv<1> > icmp_ln45_fu_1010_p2;
    sc_signal< sc_lv<1> > or_ln45_1_fu_1021_p2;
    sc_signal< sc_lv<1> > or_ln45_2_fu_1027_p2;
    sc_signal< sc_lv<3> > tmp_1_fu_1040_p4;
    sc_signal< sc_lv<32> > b_cast_fu_1055_p1;
    sc_signal< sc_lv<3> > empty_19_fu_1074_p1;
    sc_signal< sc_lv<3> > empty_19_fu_1074_p2;
    sc_signal< sc_lv<64> > bitcast_ln11_fu_1085_p1;
    sc_signal< sc_lv<11> > tmp_2_fu_1088_p4;
    sc_signal< sc_lv<52> > trunc_ln11_fu_1098_p1;
    sc_signal< sc_lv<1> > icmp_ln11_1_fu_1108_p2;
    sc_signal< sc_lv<1> > icmp_ln11_fu_1102_p2;
    sc_signal< sc_lv<1> > or_ln11_fu_1114_p2;
    sc_signal< sc_lv<1> > grp_fu_598_p2;
    sc_signal< sc_lv<1> > and_ln11_fu_1120_p2;
    sc_signal< sc_lv<8> > add_ln40_9_fu_1140_p2;
    sc_signal< bool > ap_block_pp1_stage0_00001;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_state7;
    static const sc_lv<9> ap_ST_fsm_state8;
    static const sc_lv<9> ap_ST_fsm_pp1_stage0;
    static const sc_lv<9> ap_ST_fsm_state56;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<10> ap_const_lv10_280;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<8> ap_const_lv8_50;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<10> ap_const_lv10_2;
    static const sc_lv<10> ap_const_lv10_3;
    static const sc_lv<10> ap_const_lv10_4;
    static const sc_lv<10> ap_const_lv10_5;
    static const sc_lv<10> ap_const_lv10_6;
    static const sc_lv<10> ap_const_lv10_7;
    static const sc_lv<10> ap_const_lv10_8;
    static const sc_lv<64> ap_const_lv64_3FAD0A5C608F4818;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const13();
    void thread_ap_var_for_const14();
    void thread_ap_var_for_const15();
    void thread_ap_var_for_const16();
    void thread_ap_var_for_const17();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln83_1_fu_670_p0();
    void thread_add_ln83_1_fu_670_p1();
    void thread_add_ln83_2_fu_746_p0();
    void thread_add_ln83_2_fu_746_p1();
    void thread_add_ln83_3_fu_831_p0();
    void thread_add_ln83_3_fu_831_p1();
    void thread_add_ln83_fu_692_p0();
    void thread_add_ln83_fu_692_p1();
    void thread_and_ln11_fu_1120_p2();
    void thread_and_ln39_fu_788_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_00001();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp1_stage0_iter1();
    void thread_ap_block_state11_pp1_stage0_iter2();
    void thread_ap_block_state12_pp1_stage0_iter3();
    void thread_ap_block_state13_pp1_stage0_iter4();
    void thread_ap_block_state14_pp1_stage0_iter5();
    void thread_ap_block_state15_pp1_stage0_iter6();
    void thread_ap_block_state16_pp1_stage0_iter7();
    void thread_ap_block_state17_pp1_stage0_iter8();
    void thread_ap_block_state18_pp1_stage0_iter9();
    void thread_ap_block_state19_pp1_stage0_iter10();
    void thread_ap_block_state20_pp1_stage0_iter11();
    void thread_ap_block_state21_pp1_stage0_iter12();
    void thread_ap_block_state22_pp1_stage0_iter13();
    void thread_ap_block_state23_pp1_stage0_iter14();
    void thread_ap_block_state24_pp1_stage0_iter15();
    void thread_ap_block_state25_pp1_stage0_iter16();
    void thread_ap_block_state26_pp1_stage0_iter17();
    void thread_ap_block_state27_pp1_stage0_iter18();
    void thread_ap_block_state28_pp1_stage0_iter19();
    void thread_ap_block_state29_pp1_stage0_iter20();
    void thread_ap_block_state30_pp1_stage0_iter21();
    void thread_ap_block_state31_pp1_stage0_iter22();
    void thread_ap_block_state32_pp1_stage0_iter23();
    void thread_ap_block_state33_pp1_stage0_iter24();
    void thread_ap_block_state34_pp1_stage0_iter25();
    void thread_ap_block_state35_pp1_stage0_iter26();
    void thread_ap_block_state36_pp1_stage0_iter27();
    void thread_ap_block_state37_pp1_stage0_iter28();
    void thread_ap_block_state38_pp1_stage0_iter29();
    void thread_ap_block_state39_pp1_stage0_iter30();
    void thread_ap_block_state40_pp1_stage0_iter31();
    void thread_ap_block_state41_pp1_stage0_iter32();
    void thread_ap_block_state42_pp1_stage0_iter33();
    void thread_ap_block_state43_pp1_stage0_iter34();
    void thread_ap_block_state44_pp1_stage0_iter35();
    void thread_ap_block_state45_pp1_stage0_iter36();
    void thread_ap_block_state46_pp1_stage0_iter37();
    void thread_ap_block_state47_pp1_stage0_iter38();
    void thread_ap_block_state48_pp1_stage0_iter39();
    void thread_ap_block_state49_pp1_stage0_iter40();
    void thread_ap_block_state50_pp1_stage0_iter41();
    void thread_ap_block_state51_pp1_stage0_iter42();
    void thread_ap_block_state52_pp1_stage0_iter43();
    void thread_ap_block_state53_pp1_stage0_iter44();
    void thread_ap_block_state54_pp1_stage0_iter45();
    void thread_ap_block_state55_pp1_stage0_iter46();
    void thread_ap_block_state5_pp0_stage0_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state9_pp1_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state5();
    void thread_ap_condition_pp1_exit_iter25_state34();
    void thread_ap_condition_pp1_flush_enable();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_window_buffer_load_0_phi_fu_465_p4();
    void thread_ap_phi_mux_window_buffer_load_15_phi_fu_486_p4();
    void thread_ap_phi_mux_window_buffer_load_26_phi_fu_507_p4();
    void thread_ap_ready();
    void thread_b_cast_fu_1055_p1();
    void thread_bias_conv5_address0();
    void thread_bias_conv5_ce0();
    void thread_bitcast_ln11_fu_1085_p1();
    void thread_bitcast_ln49_fu_641_p1();
    void thread_cmp4827_fu_635_p2();
    void thread_empty_15_fu_650_p1();
    void thread_empty_19_fu_1074_p1();
    void thread_empty_21_fu_734_p1();
    void thread_empty_22_fu_813_p1();
    void thread_empty_fu_658_p1();
    void thread_icmp_ln11_1_fu_1108_p2();
    void thread_icmp_ln11_fu_1102_p2();
    void thread_icmp_ln39_fu_698_p2();
    void thread_icmp_ln40_fu_710_p2();
    void thread_icmp_ln41_fu_782_p2();
    void thread_icmp_ln42_1_fu_993_p2();
    void thread_icmp_ln42_fu_617_p2();
    void thread_icmp_ln45_1_fu_1016_p2();
    void thread_icmp_ln45_2_fu_971_p2();
    void thread_icmp_ln45_3_fu_977_p2();
    void thread_icmp_ln45_fu_1010_p2();
    void thread_icmp_ln52_fu_1049_p2();
    void thread_icmp_ln64_fu_1059_p2();
    void thread_j_cast4_fu_1004_p1();
    void thread_j_cast_fu_989_p1();
    void thread_kernel_conv5_address0();
    void thread_kernel_conv5_address1();
    void thread_kernel_conv5_address2();
    void thread_kernel_conv5_address3();
    void thread_kernel_conv5_address4();
    void thread_kernel_conv5_address5();
    void thread_kernel_conv5_address6();
    void thread_kernel_conv5_address7();
    void thread_kernel_conv5_address8();
    void thread_kernel_conv5_ce0();
    void thread_kernel_conv5_ce1();
    void thread_kernel_conv5_ce2();
    void thread_kernel_conv5_ce3();
    void thread_kernel_conv5_ce4();
    void thread_kernel_conv5_ce5();
    void thread_kernel_conv5_ce6();
    void thread_kernel_conv5_ce7();
    void thread_kernel_conv5_ce8();
    void thread_line_buffer_0_address0();
    void thread_line_buffer_0_address1();
    void thread_line_buffer_0_ce0();
    void thread_line_buffer_0_ce1();
    void thread_line_buffer_0_we0();
    void thread_line_buffer_1_address0();
    void thread_line_buffer_1_address1();
    void thread_line_buffer_1_ce0();
    void thread_line_buffer_1_ce1();
    void thread_line_buffer_1_we1();
    void thread_line_buffer_2_address0();
    void thread_line_buffer_2_address1();
    void thread_line_buffer_2_ce0();
    void thread_line_buffer_2_ce1();
    void thread_line_buffer_2_d0();
    void thread_line_buffer_2_we0();
    void thread_or_ln11_fu_1114_p2();
    void thread_or_ln40_fu_952_p2();
    void thread_or_ln45_1_fu_1021_p2();
    void thread_or_ln45_2_fu_1027_p2();
    void thread_or_ln45_fu_983_p2();
    void thread_output_conv5();
    void thread_output_conv5_ap_vld();
    void thread_p_cast_fu_1080_p1();
    void thread_select_ln39_1_fu_756_p3();
    void thread_select_ln39_2_fu_946_p3();
    void thread_select_ln39_3_fu_768_p3();
    void thread_select_ln39_4_fu_794_p3();
    void thread_select_ln39_fu_716_p3();
    void thread_select_ln40_1_fu_964_p3();
    void thread_select_ln40_2_fu_837_p3();
    void thread_select_ln40_3_fu_938_p3();
    void thread_select_ln40_4_fu_1146_p3();
    void thread_select_ln40_fu_956_p3();
    void thread_shl_ln_fu_603_p3();
    void thread_tmp_1_fu_1040_p4();
    void thread_tmp_2_fu_1088_p4();
    void thread_tmp_fu_680_p4();
    void thread_tmp_mid1_fu_817_p4();
    void thread_trunc_ln11_fu_1098_p1();
    void thread_xor_ln39_fu_776_p2();
    void thread_zext_ln40_1_fu_808_p1();
    void thread_zext_ln40_2_fu_856_p1();
    void thread_zext_ln40_3_fu_867_p1();
    void thread_zext_ln40_4_fu_878_p1();
    void thread_zext_ln40_5_fu_889_p1();
    void thread_zext_ln40_6_fu_900_p1();
    void thread_zext_ln40_7_fu_911_p1();
    void thread_zext_ln40_8_fu_922_p1();
    void thread_zext_ln40_9_fu_933_p1();
    void thread_zext_ln40_fu_645_p1();
    void thread_zext_ln83_2_fu_752_p1();
    void thread_zext_ln83_4_fu_845_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
