# Simple 8-bit RISC-Based CPU (SystemVerilog)

## Overview
This project implements a **simple RISC-based CPU** using **SystemVerilog**, designed to demonstrate the complete **fetchâ€“decodeâ€“execute** cycle using modular RTL components.

The CPU is instruction-driven, controlled by a finite state control unit, and supports basic arithmetic, logical, memory, and control-flow instructions.

---

## ğŸ” Patterns Detected
- 1101  
- 1010  
- 1001  
- 0110  

## ğŸ—‚ Repository Structure
RTL/1_RTL_code/seq_det.sv               â†’ RTL design

RTL/2_TESTBENCH/tb_seq_det.sv           â†’ Testbench

RTL/3_SIMULATION_VERIFICATION/README.md â†’ Simulation results

RTL/4_SCHEMATIC/netlist.pdf             â†’ Schematic

LOGIC_SYNTHESIS/SETUP_SYNTHESIS         â†’ Synthesis scripts

LOGIC_SYNTHESIS/NETLIST                 â†’ Synthesised netlist and schematic         

LOGIC_SYNTHESIS/PPA_Reports             â†’ PPA Analysis


## â–¶ Simulation
To run in ModelSim:
vsim -do 3_SIMULATION_VERIFICATION/seq.do


## ğŸ‘¨â€ğŸ’» Author
Aryan Mahajan

