#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jul 22 17:32:33 2025
# Process ID: 193435
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2440.406 ; gain = 115.992 ; free physical = 617214 ; free virtual = 701746
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 193460
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2857.863 ; gain = 393.570 ; free physical = 623908 ; free virtual = 708817
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1101]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1102]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1103]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1104]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1105]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1106]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1107]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1108]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1109]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1110]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1111]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1112]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1113]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1114]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1115]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1116]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1117]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1118]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1119]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1120]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1121]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1122]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1123]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1124]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1125]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1126]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1127]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1128]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1129]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1130]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1131]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1132]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1133]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1134]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1135]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1136]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1137]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1138]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1139]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1140]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1141]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1142]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1143]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1144]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1145]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1146]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1147]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1148]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1149]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1150]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1151]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1152]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1153]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1154]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1155]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1156]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1157]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1158]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1159]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1160]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1161]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1162]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1163]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1164]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1165]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1166]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1167]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1168]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1169]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1170]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1171]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1172]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1173]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1174]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1175]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1176]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1177]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1178]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1179]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1180]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1181]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1182]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1183]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1184]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1185]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1186]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1187]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1188]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1189]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1190]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:2164]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:2165]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:2166]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:2167]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:2168]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:2169]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:2170]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:2171]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:2172]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:2173]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_7ns_13s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_7ns_13s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 3208.676 ; gain = 744.383 ; free physical = 605087 ; free virtual = 690040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 3208.676 ; gain = 744.383 ; free physical = 605065 ; free virtual = 690026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 3216.680 ; gain = 752.387 ; free physical = 606872 ; free virtual = 691853
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 3988.219 ; gain = 1523.926 ; free physical = 619535 ; free virtual = 704687
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 10    
	   2 Input   13 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 222   
	   9 Input    8 Bit       Adders := 21    
	   3 Input    8 Bit       Adders := 377   
	   7 Input    8 Bit       Adders := 9     
	   5 Input    8 Bit       Adders := 20    
	   3 Input    7 Bit       Adders := 90    
	   2 Input    6 Bit       Adders := 360   
	   3 Input    5 Bit       Adders := 360   
	   2 Input    4 Bit       Adders := 271   
	   4 Input    4 Bit       Adders := 90    
	   2 Input    2 Bit       Adders := 200   
+---XORs : 
	   2 Input      1 Bit         XORs := 161   
+---Registers : 
	               14 Bit    Registers := 7     
	               12 Bit    Registers := 26    
	                8 Bit    Registers := 1532  
	                7 Bit    Registers := 68    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 284   
	                2 Bit    Registers := 110   
	                1 Bit    Registers := 489   
+---ROMs : 
	                    ROMs := 357   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    8 Bit        Muxes := 862   
	   2 Input    7 Bit        Muxes := 154   
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 238   
	   5 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 103   
	   2 Input    1 Bit        Muxes := 420   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_3_reg_46400_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18034]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_7_reg_46416_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18035]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_11_reg_46432_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18029]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_23_reg_46468_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18030]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_27_reg_46484_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18031]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_31_reg_46500_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18032]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_35_reg_46516_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18033]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_reg_46474_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18226]
WARNING: [Synth 8-6014] Unused sequential element tmp_5_reg_46506_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18243]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_46490_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18235]
WARNING: [Synth 8-6014] Unused sequential element tmp_2_reg_46406_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18091]
WARNING: [Synth 8-6014] Unused sequential element tmp_7_reg_46522_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18299]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_46438_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18163]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_reg_46422_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18099]
WARNING: [Synth 8-6014] Unused sequential element tmp_15_reg_46582_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18225]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_46602_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18241]
WARNING: [Synth 8-6014] Unused sequential element tmp_16_reg_46592_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18233]
WARNING: [Synth 8-6014] Unused sequential element tmp_10_reg_46532_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18089]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_46612_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18297]
WARNING: [Synth 8-6014] Unused sequential element tmp_12_reg_46552_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18161]
WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_46542_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18097]
WARNING: [Synth 8-6014] Unused sequential element tmp_25_reg_46672_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18227]
WARNING: [Synth 8-6014] Unused sequential element tmp_27_reg_46692_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18242]
WARNING: [Synth 8-6014] Unused sequential element tmp_26_reg_46682_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18234]
WARNING: [Synth 8-6014] Unused sequential element tmp_20_reg_46622_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18090]
WARNING: [Synth 8-6014] Unused sequential element tmp_28_reg_46702_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18298]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_reg_46642_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18162]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_reg_46632_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18098]
WARNING: [Synth 8-6014] Unused sequential element tmp_35_reg_46762_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18465]
WARNING: [Synth 8-6014] Unused sequential element tmp_37_reg_46782_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18481]
WARNING: [Synth 8-6014] Unused sequential element tmp_36_reg_46772_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18473]
WARNING: [Synth 8-6014] Unused sequential element tmp_38_reg_46792_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18489]
WARNING: [Synth 8-6014] Unused sequential element tmp_32_reg_46732_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18457]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_46722_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18449]
WARNING: [Synth 8-6014] Unused sequential element tmp_45_reg_46852_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18466]
WARNING: [Synth 8-6014] Unused sequential element tmp_47_reg_46872_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18482]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_46862_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18474]
WARNING: [Synth 8-6014] Unused sequential element tmp_48_reg_46882_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18490]
WARNING: [Synth 8-6014] Unused sequential element tmp_42_reg_46822_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18458]
WARNING: [Synth 8-6014] Unused sequential element tmp_41_reg_46812_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18450]
WARNING: [Synth 8-6014] Unused sequential element tmp_55_reg_46947_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18467]
WARNING: [Synth 8-6014] Unused sequential element tmp_57_reg_46967_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18483]
WARNING: [Synth 8-6014] Unused sequential element tmp_56_reg_46957_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18475]
WARNING: [Synth 8-6014] Unused sequential element tmp_58_reg_46977_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18491]
WARNING: [Synth 8-6014] Unused sequential element tmp_52_reg_46917_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18459]
WARNING: [Synth 8-6014] Unused sequential element tmp_51_reg_46907_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18451]
WARNING: [Synth 8-6014] Unused sequential element tmp_65_reg_47037_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18513]
WARNING: [Synth 8-6014] Unused sequential element tmp_67_reg_47057_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18529]
WARNING: [Synth 8-6014] Unused sequential element tmp_66_reg_47047_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18521]
WARNING: [Synth 8-6014] Unused sequential element tmp_68_reg_47067_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18537]
WARNING: [Synth 8-6014] Unused sequential element tmp_62_reg_47007_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18505]
WARNING: [Synth 8-6014] Unused sequential element tmp_60_reg_46997_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18497]
WARNING: [Synth 8-6014] Unused sequential element tmp_75_reg_47127_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18514]
WARNING: [Synth 8-6014] Unused sequential element tmp_77_reg_47147_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18530]
WARNING: [Synth 8-6014] Unused sequential element tmp_76_reg_47137_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18522]
WARNING: [Synth 8-6014] Unused sequential element tmp_78_reg_47157_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18538]
WARNING: [Synth 8-6014] Unused sequential element tmp_72_reg_47097_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18506]
WARNING: [Synth 8-6014] Unused sequential element tmp_70_reg_47087_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18498]
WARNING: [Synth 8-6014] Unused sequential element tmp_85_reg_47222_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18515]
WARNING: [Synth 8-6014] Unused sequential element tmp_87_reg_47242_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18531]
WARNING: [Synth 8-6014] Unused sequential element tmp_86_reg_47232_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18523]
WARNING: [Synth 8-6014] Unused sequential element tmp_88_reg_47252_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18539]
WARNING: [Synth 8-6014] Unused sequential element tmp_82_reg_47192_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18507]
WARNING: [Synth 8-6014] Unused sequential element tmp_80_reg_47177_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18499]
WARNING: [Synth 8-6014] Unused sequential element tmp_95_reg_47312_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18059]
WARNING: [Synth 8-6014] Unused sequential element tmp_97_reg_47332_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18075]
WARNING: [Synth 8-6014] Unused sequential element tmp_96_reg_47322_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18067]
WARNING: [Synth 8-6014] Unused sequential element tmp_98_reg_47342_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18083]
WARNING: [Synth 8-6014] Unused sequential element tmp_91_reg_47282_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18051]
WARNING: [Synth 8-6014] Unused sequential element tmp_90_reg_47272_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18043]
WARNING: [Synth 8-6014] Unused sequential element tmp_105_reg_47402_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18057]
WARNING: [Synth 8-6014] Unused sequential element tmp_107_reg_47422_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18073]
WARNING: [Synth 8-6014] Unused sequential element tmp_106_reg_47412_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18065]
WARNING: [Synth 8-6014] Unused sequential element tmp_108_reg_47432_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18081]
WARNING: [Synth 8-6014] Unused sequential element tmp_101_reg_47372_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18049]
WARNING: [Synth 8-6014] Unused sequential element tmp_100_reg_47362_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18041]
WARNING: [Synth 8-6014] Unused sequential element tmp_115_reg_47497_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18058]
WARNING: [Synth 8-6014] Unused sequential element tmp_117_reg_47517_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18074]
WARNING: [Synth 8-6014] Unused sequential element tmp_116_reg_47507_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18066]
WARNING: [Synth 8-6014] Unused sequential element tmp_118_reg_47527_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18082]
WARNING: [Synth 8-6014] Unused sequential element tmp_111_reg_47462_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18050]
WARNING: [Synth 8-6014] Unused sequential element tmp_110_reg_47452_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18042]
WARNING: [Synth 8-6014] Unused sequential element tmp_122_reg_47567_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18121]
WARNING: [Synth 8-6014] Unused sequential element tmp_125_reg_47587_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18129]
WARNING: [Synth 8-6014] Unused sequential element tmp_127_reg_47607_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18145]
WARNING: [Synth 8-6014] Unused sequential element tmp_126_reg_47597_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18137]
WARNING: [Synth 8-6014] Unused sequential element tmp_128_reg_47617_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18153]
WARNING: [Synth 8-6014] Unused sequential element tmp_121_reg_47557_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18113]
WARNING: [Synth 8-6014] Unused sequential element tmp_120_reg_47547_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18105]
WARNING: [Synth 8-6014] Unused sequential element tmp_132_reg_47657_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18122]
WARNING: [Synth 8-6014] Unused sequential element tmp_135_reg_47677_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18130]
WARNING: [Synth 8-6014] Unused sequential element tmp_137_reg_47697_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18146]
WARNING: [Synth 8-6014] Unused sequential element tmp_136_reg_47687_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18138]
WARNING: [Synth 8-6014] Unused sequential element tmp_138_reg_47707_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18154]
WARNING: [Synth 8-6014] Unused sequential element tmp_131_reg_47647_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18114]
WARNING: [Synth 8-6014] Unused sequential element tmp_130_reg_47637_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18106]
WARNING: [Synth 8-6014] Unused sequential element tmp_142_reg_47747_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18123]
WARNING: [Synth 8-6014] Unused sequential element tmp_145_reg_47767_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18131]
WARNING: [Synth 8-6014] Unused sequential element tmp_148_reg_47797_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18155]
WARNING: [Synth 8-6014] Unused sequential element tmp_141_reg_47737_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18115]
WARNING: [Synth 8-6014] Unused sequential element tmp_140_reg_47727_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18107]
WARNING: [Synth 8-6014] Unused sequential element tmp_152_reg_47837_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18185]
WARNING: [Synth 8-6014] Unused sequential element tmp_155_reg_47857_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18193]
WARNING: [Synth 8-6014] Unused sequential element tmp_151_reg_47827_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18177]
WARNING: [Synth 8-6014] Unused sequential element tmp_150_reg_47817_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18169]
WARNING: [Synth 8-6014] Unused sequential element tmp_162_reg_47927_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18186]
WARNING: [Synth 8-6014] Unused sequential element tmp_165_reg_47947_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f3/conv-p10-c2-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s.v:18194]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q179_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q177_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_15_reg_46511_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_13_reg_46495_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q182_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q176_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q180_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q178_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q181_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q172_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q170_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_33_reg_46607_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_31_reg_46597_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q175_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q169_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q173_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ff91).
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q171_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q174_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q165_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q163_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_51_reg_46697_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_49_reg_46687_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q168_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q162_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q166_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U562/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x6a).
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U562/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U562/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U562/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U562/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q164_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q167_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q160_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q158_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_69_reg_46787_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_67_reg_46777_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q161_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q159_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_71_reg_46797_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_59_reg_46737_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_57_reg_46727_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q156_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q154_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_87_reg_46877_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_85_reg_46867_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q157_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ff91).
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q155_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_89_reg_46887_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_77_reg_46827_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_75_reg_46817_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q152_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q150_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_105_reg_46972_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_103_reg_46962_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q153_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U592/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x6a).
DSP Report: register mac_muladd_8s_7ns_13s_14_1_1_U592/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U592/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U592/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U592/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U592/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U592/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q151_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_107_reg_46982_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_95_reg_46922_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_93_reg_46912_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q148_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q146_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_123_reg_47062_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_121_reg_47052_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q149_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q147_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_125_reg_47072_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_113_reg_47012_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_111_reg_47002_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q144_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q142_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_141_reg_47152_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_139_reg_47142_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q145_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ff91).
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q143_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_143_reg_47162_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_131_reg_47102_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_129_reg_47092_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q140_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q138_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_159_reg_47247_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_157_reg_47237_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q141_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U622/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x6a).
DSP Report: register mac_muladd_8s_7ns_13s_14_1_1_U622/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U622/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U622/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U622/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U622/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U622/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q139_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_161_reg_47257_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_149_reg_47197_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_147_reg_47182_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q134_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q132_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_177_reg_47337_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_175_reg_47327_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q137_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q131_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q135_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q133_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q136_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q127_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q125_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_195_reg_47427_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_193_reg_47417_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q130_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q124_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q128_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ff91).
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q126_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q129_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q120_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q118_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_213_reg_47522_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_211_reg_47512_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q123_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q117_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q121_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U652/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x6a).
DSP Report: register mac_muladd_8s_7ns_13s_14_1_1_U652/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U652/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U652/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U652/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U652/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U652/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q119_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q122_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q113_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q111_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_231_reg_47612_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_229_reg_47602_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q116_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q110_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q114_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q112_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q115_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q106_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q104_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_249_reg_47702_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_247_reg_47692_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q109_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q103_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q107_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ff91).
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q105_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q108_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q99_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q97_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q175_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_267_reg_47792_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q177_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_265_reg_47782_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q96_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q100_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U682/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x6a).
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U682/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U682/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U682/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U682/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q98_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q101_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q94_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q92_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q162_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_285_reg_47882_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q164_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_283_reg_47872_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q95_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q93_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q160_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_287_reg_47892_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q169_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_275_reg_47832_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q171_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_273_reg_47822_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q90_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q88_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q148_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_303_reg_47972_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q150_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_301_reg_47962_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q91_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ff91).
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q146_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_305_reg_47982_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q155_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_293_reg_47922_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q157_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_291_reg_47912_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q86_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q84_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q134_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_321_reg_48062_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q136_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_319_reg_48052_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q87_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U712/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x6a).
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U712/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U712/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U712/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U712/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q85_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q132_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_323_reg_48072_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q141_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_311_reg_48012_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q143_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_309_reg_48002_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q80_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q78_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q122_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_339_reg_48152_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q124_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_337_reg_48142_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q83_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q77_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q81_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q79_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q82_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q73_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q71_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q111_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_357_reg_48242_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q113_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_355_reg_48232_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q76_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q70_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q74_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ff91).
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q72_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q75_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q66_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q64_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q100_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_375_reg_48337_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_373_reg_48327_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q69_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q63_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q67_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U742/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x6a).
DSP Report: register mac_muladd_8s_7ns_13s_14_1_1_U742/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U742/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U742/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U742/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U742/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U742/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q65_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q68_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q59_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q57_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_393_reg_48427_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q91_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_391_reg_48417_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q62_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q56_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q60_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q58_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q61_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q52_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q50_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q78_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_411_reg_48517_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q80_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_409_reg_48507_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q55_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q49_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q53_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ff91).
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q51_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q54_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q45_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q43_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q67_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_429_reg_48612_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q69_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_427_reg_48597_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q48_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q42_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q46_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U772/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x6a).
DSP Report: register mac_muladd_8s_7ns_13s_14_1_1_U772/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U772/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U772/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U772/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U772/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U772/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q44_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q47_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q38_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q36_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q56_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_447_reg_48702_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q58_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_445_reg_48692_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q41_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q35_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q39_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q37_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q40_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q31_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q29_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q45_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_465_reg_48792_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q47_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_463_reg_48782_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q34_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q28_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q32_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ff91).
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q30_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q33_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q24_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q22_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q34_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_483_reg_48882_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q36_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_481_reg_48872_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q27_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q21_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q25_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U802/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x6a).
DSP Report: register mac_muladd_8s_7ns_13s_14_1_1_U802/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U802/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U802/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U802/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U802/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U802/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q23_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q26_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q17_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q23_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_501_reg_48977_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q25_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_499_reg_48967_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q20_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q14_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q18_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q16_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q10_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q8_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q12_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_519_reg_49067_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q14_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_517_reg_49057_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q13_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q7_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q11_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0x3ff91).
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q9_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q12_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q3_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q1_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q1_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_537_reg_49157_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q3_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_535_reg_49147_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q0_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q4_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_13s_14_1_1_U832/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x6a).
DSP Report: register mac_muladd_8s_7ns_13s_14_1_1_U832/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U832/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U832/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U832/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_7ns_13s_14_1_1_U832/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_7ns_13s_14_1_1_U832/hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q2_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q5_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:54 ; elapsed = 00:05:52 . Memory (MB): peak = 4979.523 ; gain = 2515.230 ; free physical = 610723 ; free virtual = 701356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+---------------+---------------+----------------+
|Module Name                                                                                | RTL Object    | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+---------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom0          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom0          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom1          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom1          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom2          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom2          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom3          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom3          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom4          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom4          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom5          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom5          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom6          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom6          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom7          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom7          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom8          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom8          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom9          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom9          | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom10         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom10         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom11         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom11         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom12         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom12         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom13         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom13         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom14         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom14         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom15         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom15         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom16         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom16         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom17         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom17         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom18         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom18         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom19         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom19         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom20         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom20         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom21         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom21         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom22         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom22         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom23         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom23         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom24         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom24         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom25         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom25         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom26         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom26         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom27         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom27         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom28         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom28         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom29         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom29         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom30         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom30         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom31         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom31         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom32         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom32         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom33         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom33         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom34         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom34         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom35         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom35         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom36         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom36         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom37         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom37         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom38         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom38         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom39         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom39         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom40         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom40         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom41         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom41         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom42         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom42         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom43         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom43         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom44         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom44         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom45         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom45         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom46         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom46         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom47         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom47         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom48         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom48         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom49         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom49         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom50         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom50         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom51         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom51         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom52         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom52         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom53         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom53         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom54         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom54         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom55         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom55         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom56         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom56         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom57         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom57         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom58         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom58         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom59         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom59         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom60         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom60         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom61         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom61         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom62         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom62         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom63         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom63         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom64         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom64         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom65         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom65         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom66         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom66         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom67         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom67         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom68         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom68         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom69         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom69         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom70         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom70         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom71         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom71         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom72         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom72         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom73         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom73         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom74         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom74         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom75         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom75         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom76         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom76         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom77         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom77         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom78         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom78         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom79         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom79         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom80         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom80         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom81         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom81         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom82         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom82         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom83         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom83         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom84         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom84         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom85         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom85         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom86         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom86         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom87         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom87         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom88         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom88         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom89         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom89         | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q353_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q347_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q349_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q352_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q342_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q336_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q338_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q341_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q331_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q325_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q327_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q330_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q318_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q312_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q314_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q323_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q317_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q310_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q319_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q321_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q304_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q298_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q300_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q309_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q303_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q296_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q305_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q307_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q290_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q284_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q286_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q295_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q289_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q282_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q291_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q293_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q276_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q270_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q272_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q281_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q275_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q268_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q277_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q279_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q262_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q256_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q258_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q267_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q261_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q254_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q263_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q265_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q248_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q242_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q244_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q253_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q247_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q240_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q249_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q251_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q236_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q230_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q232_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q239_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q235_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q225_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q219_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q221_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q228_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q224_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q214_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q208_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q210_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q217_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q213_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q197_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q199_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q206_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q202_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q186_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q188_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q195_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q191_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q184_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | p_0_out       | 256x8         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q353_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q347_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q349_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q352_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q342_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q336_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q338_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q341_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q331_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q325_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q327_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q330_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q318_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q312_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q314_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q323_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q317_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q310_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q319_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q321_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q304_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q298_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q300_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q309_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q303_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q296_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q305_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q307_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q290_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q284_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q286_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q295_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q289_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q282_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q291_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q293_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q276_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q270_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q272_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q281_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q275_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q268_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q277_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q279_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q262_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q256_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q258_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q267_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q261_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q254_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q263_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q265_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q248_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q242_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q244_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q253_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q247_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q240_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q249_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q251_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q236_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q230_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q232_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q239_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q235_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q225_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q219_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q221_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q228_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q224_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q214_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q208_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q210_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q217_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q213_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q197_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q199_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q206_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q202_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q186_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q188_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q195_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q191_reg | 256x8         | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | w4_U/q184_reg | 256x8         | Block RAM      | 
+-------------------------------------------------------------------------------------------+---------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | C+A*(B:0x3ff91) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*(B:0x6a)    | 8      | 8      | 13     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | C+A*(B:0x3ff91) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*(B:0x6a)   | 8      | 8      | 13     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | C+A*(B:0x3ff91) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*(B:0x6a)   | 8      | 8      | 13     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | C+A*(B:0x3ff91) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*(B:0x6a)   | 8      | 8      | 13     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | C+A*(B:0x3ff91) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*(B:0x6a)    | 8      | 8      | 13     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A*B2          | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | C+A*(B:0x3ff91) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | C+A*(B:0x6a)    | 8      | 8      | 13     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | C+A*(B:0x3ff91) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*(B:0x6a)   | 8      | 8      | 13     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | C+A*(B:0x3ff91) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''        | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*(B:0x6a)   | 8      | 8      | 13     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | C+A*(B:0x3ff91) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B2         | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*(B:0x6a)   | 8      | 8      | 13     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | C+A*(B:0x3ff91) | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B        | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*(B:0x6a)   | 8      | 8      | 13     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C+A2*B          | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A2*B         | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:07 ; elapsed = 00:06:06 . Memory (MB): peak = 4979.523 ; gain = 2515.230 ; free physical = 616166 ; free virtual = 706805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q353_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q349_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q342_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q338_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q331_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q327_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q318_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q314_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q317_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q319_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q319_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q304_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q300_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q303_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q305_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q305_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q290_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q286_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q289_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q291_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q291_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q276_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q272_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q275_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q277_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q277_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q262_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q258_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q261_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q263_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q263_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q248_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q244_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q247_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q249_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q249_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q236_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q232_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q219_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q219_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q214_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q210_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q213_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q199_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q202_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q188_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:44 ; elapsed = 00:06:43 . Memory (MB): peak = 5472.523 ; gain = 3008.230 ; free physical = 594398 ; free virtual = 685037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:53 ; elapsed = 00:06:52 . Memory (MB): peak = 5472.523 ; gain = 3008.230 ; free physical = 615654 ; free virtual = 706293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:53 ; elapsed = 00:06:53 . Memory (MB): peak = 5472.523 ; gain = 3008.230 ; free physical = 615422 ; free virtual = 706060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:01 ; elapsed = 00:07:00 . Memory (MB): peak = 5472.523 ; gain = 3008.230 ; free physical = 607606 ; free virtual = 698245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:04 ; elapsed = 00:07:03 . Memory (MB): peak = 5472.523 ; gain = 3008.230 ; free physical = 614999 ; free virtual = 705638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:06 ; elapsed = 00:07:06 . Memory (MB): peak = 5472.523 ; gain = 3008.230 ; free physical = 606435 ; free virtual = 697073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:07 ; elapsed = 00:07:06 . Memory (MB): peak = 5472.523 ; gain = 3008.230 ; free physical = 604205 ; free virtual = 694844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | (C+A*B)'    | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | (C+A*B)'    | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                               | (C+A*B)'    | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | (C+A*B)'    | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | (C+A*B)'    | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | (C+A*B)'    | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | (C+A*B)'    | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | (C+A*B)'    | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | (C+A*B)'    | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | (C+A*B)'    | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | (C+A*B)'    | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | (C+A*B)'    | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                               | (C+A*B)'    | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C+A'*B)'   | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
+-----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY8   |  3319|
|3     |DSP48E2  |   290|
|4     |LUT1     |   132|
|5     |LUT2     | 11702|
|6     |LUT3     |  4086|
|7     |LUT4     | 16470|
|8     |LUT5     |  8160|
|9     |LUT6     | 24227|
|10    |MUXF7    |   227|
|11    |RAMB18E2 |    42|
|12    |FDRE     |  8996|
|13    |FDSE     |   303|
|14    |IBUF     |   804|
|15    |OBUF     |   273|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|      |Instance                                                              |Module                                                                                     |Cells |
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|1     |top                                                                   |                                                                                           | 79032|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                               |   240|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w8_d2_S                                                                     |   854|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1249                                                       |   844|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_0                                                                   |    97|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1248                                                       |    87|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_1                                                                   |   767|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1247                                                       |   753|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_2                                                                   |   109|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1246                                                       |    99|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_3                                                                   |   776|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1245                                                       |   765|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w8_d2_S_4                                                                   |   111|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1244                                                       |   100|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w8_d2_S_5                                                                   |   789|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1243                                                       |   777|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w8_d2_S_6                                                                   |   110|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1242                                                       |   100|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w8_d2_S_7                                                                   |   800|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1241                                                       |   789|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w8_d2_S_8                                                                   |   109|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1240                                                       |    99|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_9                                                                   |    84|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1239                                                       |    74|
|25    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_10                                                                  |   705|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1238                                                       |   693|
|27    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_11                                                                  |    86|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1237                                                       |    75|
|29    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_12                                                                  |   714|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1236                                                       |   704|
|31    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_13                                                                  |    88|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1235                                                       |    75|
|33    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_14                                                                  |   727|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1234                                                       |   717|
|35    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_15                                                                  |    98|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1233                                                       |    85|
|37    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_16                                                                  |  1029|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1232                                                       |  1018|
|39    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_17                                                                  |   103|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1231                                                       |    93|
|41    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_18                                                                  |   859|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1230                                                       |   848|
|43    |  sparse_arr_feat_conv2_out_10_U                                      |hls_dummy_fifo_w8_d2_S_19                                                                  |    44|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1229                                                       |    32|
|45    |  sparse_arr_feat_conv2_out_11_U                                      |hls_dummy_fifo_w8_d2_S_20                                                                  |    41|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1228                                                       |    32|
|47    |  sparse_arr_feat_conv2_out_12_U                                      |hls_dummy_fifo_w8_d2_S_21                                                                  |    42|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1227                                                       |    32|
|49    |  sparse_arr_feat_conv2_out_13_U                                      |hls_dummy_fifo_w8_d2_S_22                                                                  |    41|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1226                                                       |    32|
|51    |  sparse_arr_feat_conv2_out_14_U                                      |hls_dummy_fifo_w8_d2_S_23                                                                  |    42|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1225                                                       |    32|
|53    |  sparse_arr_feat_conv2_out_15_U                                      |hls_dummy_fifo_w8_d2_S_24                                                                  |    41|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1224                                                       |    32|
|55    |  sparse_arr_feat_conv2_out_16_U                                      |hls_dummy_fifo_w8_d2_S_25                                                                  |    43|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1223                                                       |    32|
|57    |  sparse_arr_feat_conv2_out_17_U                                      |hls_dummy_fifo_w8_d2_S_26                                                                  |    43|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1222                                                       |    32|
|59    |  sparse_arr_feat_conv2_out_18_U                                      |hls_dummy_fifo_w8_d2_S_27                                                                  |    41|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1221                                                       |    32|
|61    |  sparse_arr_feat_conv2_out_19_U                                      |hls_dummy_fifo_w8_d2_S_28                                                                  |    43|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1220                                                       |    32|
|63    |  sparse_arr_feat_conv2_out_1_U                                       |hls_dummy_fifo_w8_d2_S_29                                                                  |    41|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1219                                                       |    32|
|65    |  sparse_arr_feat_conv2_out_20_U                                      |hls_dummy_fifo_w8_d2_S_30                                                                  |    42|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1218                                                       |    32|
|67    |  sparse_arr_feat_conv2_out_21_U                                      |hls_dummy_fifo_w8_d2_S_31                                                                  |    42|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1217                                                       |    32|
|69    |  sparse_arr_feat_conv2_out_22_U                                      |hls_dummy_fifo_w8_d2_S_32                                                                  |    42|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1216                                                       |    32|
|71    |  sparse_arr_feat_conv2_out_23_U                                      |hls_dummy_fifo_w8_d2_S_33                                                                  |    42|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1215                                                       |    32|
|73    |  sparse_arr_feat_conv2_out_24_U                                      |hls_dummy_fifo_w8_d2_S_34                                                                  |    42|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1214                                                       |    32|
|75    |  sparse_arr_feat_conv2_out_25_U                                      |hls_dummy_fifo_w8_d2_S_35                                                                  |    42|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1213                                                       |    32|
|77    |  sparse_arr_feat_conv2_out_26_U                                      |hls_dummy_fifo_w8_d2_S_36                                                                  |    41|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1212                                                       |    32|
|79    |  sparse_arr_feat_conv2_out_27_U                                      |hls_dummy_fifo_w8_d2_S_37                                                                  |    43|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1211                                                       |    32|
|81    |  sparse_arr_feat_conv2_out_28_U                                      |hls_dummy_fifo_w8_d2_S_38                                                                  |    42|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1210                                                       |    32|
|83    |  sparse_arr_feat_conv2_out_29_U                                      |hls_dummy_fifo_w8_d2_S_39                                                                  |    41|
|84    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1209                                                       |    32|
|85    |  sparse_arr_feat_conv2_out_2_U                                       |hls_dummy_fifo_w8_d2_S_40                                                                  |    43|
|86    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1208                                                       |    32|
|87    |  sparse_arr_feat_conv2_out_3_U                                       |hls_dummy_fifo_w8_d2_S_41                                                                  |    41|
|88    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1207                                                       |    32|
|89    |  sparse_arr_feat_conv2_out_4_U                                       |hls_dummy_fifo_w8_d2_S_42                                                                  |    41|
|90    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1206                                                       |    32|
|91    |  sparse_arr_feat_conv2_out_5_U                                       |hls_dummy_fifo_w8_d2_S_43                                                                  |    44|
|92    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1205                                                       |    32|
|93    |  sparse_arr_feat_conv2_out_6_U                                       |hls_dummy_fifo_w8_d2_S_44                                                                  |    45|
|94    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1204                                                       |    32|
|95    |  sparse_arr_feat_conv2_out_7_U                                       |hls_dummy_fifo_w8_d2_S_45                                                                  |    42|
|96    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1203                                                       |    32|
|97    |  sparse_arr_feat_conv2_out_8_U                                       |hls_dummy_fifo_w8_d2_S_46                                                                  |    42|
|98    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1202                                                       |    32|
|99    |  sparse_arr_feat_conv2_out_9_U                                       |hls_dummy_fifo_w8_d2_S_47                                                                  |    41|
|100   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1201                                                       |    32|
|101   |  sparse_arr_feat_conv2_out_U                                         |hls_dummy_fifo_w8_d2_S_48                                                                  |    43|
|102   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1200                                                       |    32|
|103   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_49                                                                  |   836|
|104   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1199                                                       |   827|
|105   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_50                                                                  |   793|
|106   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1198                                                       |   783|
|107   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_51                                                                  |   746|
|108   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1197                                                       |   737|
|109   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_52                                                                  |   697|
|110   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1196                                                       |   687|
|111   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_53                                                                  |   661|
|112   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1195                                                       |   651|
|113   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_54                                                                  |   608|
|114   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1194                                                       |   599|
|115   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_55                                                                  |   566|
|116   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1193                                                       |   555|
|117   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_56                                                                  |   521|
|118   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1192                                                       |   512|
|119   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_57                                                                  |   478|
|120   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1191                                                       |   467|
|121   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_58                                                                  |   873|
|122   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |   863|
|123   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                     |    94|
|124   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1190                                                       |    84|
|125   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_59                                                                  |    80|
|126   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1189                                                       |    69|
|127   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_60                                                                  |    80|
|128   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1188                                                       |    70|
|129   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_61                                                                  |    71|
|130   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1187                                                       |    61|
|131   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_62                                                                  |    93|
|132   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1186                                                       |    83|
|133   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_63                                                                  |    74|
|134   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1185                                                       |    65|
|135   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_64                                                                  |    87|
|136   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1184                                                       |    78|
|137   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_65                                                                  |    85|
|138   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1183                                                       |    76|
|139   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_66                                                                  |   126|
|140   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1182                                                       |   115|
|141   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_67                                                                  |    68|
|142   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1181                                                       |    59|
|143   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_68                                                                  |    81|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1180                                                       |    72|
|145   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_69                                                                  |    64|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1179                                                       |    55|
|147   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_70                                                                  |   118|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1178                                                       |   108|
|149   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_71                                                                  |    57|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1177                                                       |    48|
|151   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_72                                                                  |    83|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1176                                                       |    74|
|153   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_73                                                                  |    58|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1175                                                       |    49|
|155   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_74                                                                  |    62|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1174                                                       |    51|
|157   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_75                                                                  |    49|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1173                                                       |    40|
|159   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_76                                                                  |    82|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1172                                                       |    73|
|161   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_77                                                                  |    49|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1171                                                       |    40|
|163   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_78                                                                  |   101|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1170                                                       |    91|
|165   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_79                                                                  |   104|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1169                                                       |    95|
|167   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_80                                                                  |   130|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1168                                                       |   120|
|169   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_81                                                                  |    90|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1167                                                       |    81|
|171   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_82                                                                  |   101|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1166                                                       |    92|
|173   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_83                                                                  |   103|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1165                                                       |    94|
|175   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_84                                                                  |   131|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1164                                                       |   119|
|177   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_85                                                                  |    97|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1163                                                       |    88|
|179   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_86                                                                  |    83|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1162                                                       |    74|
|181   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_87                                                                  |   101|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1161                                                       |    92|
|183   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_88                                                                  |    97|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1160                                                       |    86|
|185   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_89                                                                  |    89|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1159                                                       |    80|
|187   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_90                                                                  |   100|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1158                                                       |    91|
|189   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_91                                                                  |   100|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1157                                                       |    91|
|191   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_92                                                                  |   112|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1156                                                       |   102|
|193   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_93                                                                  |    91|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1155                                                       |    82|
|195   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_94                                                                  |    85|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1154                                                       |    75|
|197   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_95                                                                  |    86|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1153                                                       |    75|
|199   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_96                                                                  |   144|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1152                                                       |   134|
|201   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_97                                                                  |   117|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                            |   108|
|203   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | 15403|
|204   |    mul_8s_7s_14_1_1_U119                                             |hls_dummy_mul_8s_7s_14_1_1_962                                                             |     2|
|205   |    mul_8s_7s_14_1_1_U139                                             |hls_dummy_mul_8s_7s_14_1_1_963                                                             |     2|
|206   |    mul_8s_7s_14_1_1_U159                                             |hls_dummy_mul_8s_7s_14_1_1_964                                                             |     2|
|207   |    mul_8s_7s_14_1_1_U179                                             |hls_dummy_mul_8s_7s_14_1_1_965                                                             |     2|
|208   |    mul_8s_7s_14_1_1_U19                                              |hls_dummy_mul_8s_7s_14_1_1_966                                                             |     2|
|209   |    mul_8s_7s_14_1_1_U199                                             |hls_dummy_mul_8s_7s_14_1_1_967                                                             |     2|
|210   |    mul_8s_7s_14_1_1_U39                                              |hls_dummy_mul_8s_7s_14_1_1_968                                                             |     2|
|211   |    mul_8s_7s_14_1_1_U59                                              |hls_dummy_mul_8s_7s_14_1_1_969                                                             |     2|
|212   |    mul_8s_7s_14_1_1_U79                                              |hls_dummy_mul_8s_7s_14_1_1_970                                                             |     2|
|213   |    mul_8s_7s_14_1_1_U99                                              |hls_dummy_mul_8s_7s_14_1_1_971                                                             |     2|
|214   |    mul_8s_8s_14_1_1_U10                                              |hls_dummy_mul_8s_8s_14_1_1_972                                                             |    16|
|215   |    mul_8s_8s_14_1_1_U100                                             |hls_dummy_mul_8s_8s_14_1_1_973                                                             |    17|
|216   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_974                                                             |    16|
|217   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_975                                                             |    22|
|218   |    mul_8s_8s_14_1_1_U103                                             |hls_dummy_mul_8s_8s_14_1_1_976                                                             |    25|
|219   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_977                                                             |    34|
|220   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_978                                                             |    16|
|221   |    mul_8s_8s_14_1_1_U106                                             |hls_dummy_mul_8s_8s_14_1_1_979                                                             |    34|
|222   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_980                                                             |    24|
|223   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_981                                                             |    16|
|224   |    mul_8s_8s_14_1_1_U109                                             |hls_dummy_mul_8s_8s_14_1_1_982                                                             |    17|
|225   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_983                                                             |    33|
|226   |    mul_8s_8s_14_1_1_U110                                             |hls_dummy_mul_8s_8s_14_1_1_984                                                             |    16|
|227   |    mul_8s_8s_14_1_1_U111                                             |hls_dummy_mul_8s_8s_14_1_1_985                                                             |    25|
|228   |    mul_8s_8s_14_1_1_U112                                             |hls_dummy_mul_8s_8s_14_1_1_986                                                             |    22|
|229   |    mul_8s_8s_14_1_1_U113                                             |hls_dummy_mul_8s_8s_14_1_1_987                                                             |    22|
|230   |    mul_8s_8s_14_1_1_U114                                             |hls_dummy_mul_8s_8s_14_1_1_988                                                             |    16|
|231   |    mul_8s_8s_14_1_1_U115                                             |hls_dummy_mul_8s_8s_14_1_1_989                                                             |    17|
|232   |    mul_8s_8s_14_1_1_U116                                             |hls_dummy_mul_8s_8s_14_1_1_990                                                             |    16|
|233   |    mul_8s_8s_14_1_1_U117                                             |hls_dummy_mul_8s_8s_14_1_1_991                                                             |    34|
|234   |    mul_8s_8s_14_1_1_U118                                             |hls_dummy_mul_8s_8s_14_1_1_992                                                             |    17|
|235   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_993                                                             |    22|
|236   |    mul_8s_8s_14_1_1_U120                                             |hls_dummy_mul_8s_8s_14_1_1_994                                                             |    16|
|237   |    mul_8s_8s_14_1_1_U121                                             |hls_dummy_mul_8s_8s_14_1_1_995                                                             |    22|
|238   |    mul_8s_8s_14_1_1_U122                                             |hls_dummy_mul_8s_8s_14_1_1_996                                                             |    25|
|239   |    mul_8s_8s_14_1_1_U123                                             |hls_dummy_mul_8s_8s_14_1_1_997                                                             |    34|
|240   |    mul_8s_8s_14_1_1_U124                                             |hls_dummy_mul_8s_8s_14_1_1_998                                                             |    16|
|241   |    mul_8s_8s_14_1_1_U125                                             |hls_dummy_mul_8s_8s_14_1_1_999                                                             |    34|
|242   |    mul_8s_8s_14_1_1_U126                                             |hls_dummy_mul_8s_8s_14_1_1_1000                                                            |    24|
|243   |    mul_8s_8s_14_1_1_U127                                             |hls_dummy_mul_8s_8s_14_1_1_1001                                                            |    16|
|244   |    mul_8s_8s_14_1_1_U128                                             |hls_dummy_mul_8s_8s_14_1_1_1002                                                            |    17|
|245   |    mul_8s_8s_14_1_1_U129                                             |hls_dummy_mul_8s_8s_14_1_1_1003                                                            |    16|
|246   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_1004                                                            |    16|
|247   |    mul_8s_8s_14_1_1_U130                                             |hls_dummy_mul_8s_8s_14_1_1_1005                                                            |    25|
|248   |    mul_8s_8s_14_1_1_U131                                             |hls_dummy_mul_8s_8s_14_1_1_1006                                                            |    22|
|249   |    mul_8s_8s_14_1_1_U132                                             |hls_dummy_mul_8s_8s_14_1_1_1007                                                            |    22|
|250   |    mul_8s_8s_14_1_1_U133                                             |hls_dummy_mul_8s_8s_14_1_1_1008                                                            |    16|
|251   |    mul_8s_8s_14_1_1_U134                                             |hls_dummy_mul_8s_8s_14_1_1_1009                                                            |    17|
|252   |    mul_8s_8s_14_1_1_U135                                             |hls_dummy_mul_8s_8s_14_1_1_1010                                                            |    16|
|253   |    mul_8s_8s_14_1_1_U136                                             |hls_dummy_mul_8s_8s_14_1_1_1011                                                            |    34|
|254   |    mul_8s_8s_14_1_1_U137                                             |hls_dummy_mul_8s_8s_14_1_1_1012                                                            |    17|
|255   |    mul_8s_8s_14_1_1_U138                                             |hls_dummy_mul_8s_8s_14_1_1_1013                                                            |    16|
|256   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_1014                                                            |    17|
|257   |    mul_8s_8s_14_1_1_U140                                             |hls_dummy_mul_8s_8s_14_1_1_1015                                                            |    22|
|258   |    mul_8s_8s_14_1_1_U141                                             |hls_dummy_mul_8s_8s_14_1_1_1016                                                            |    25|
|259   |    mul_8s_8s_14_1_1_U142                                             |hls_dummy_mul_8s_8s_14_1_1_1017                                                            |    34|
|260   |    mul_8s_8s_14_1_1_U143                                             |hls_dummy_mul_8s_8s_14_1_1_1018                                                            |    16|
|261   |    mul_8s_8s_14_1_1_U144                                             |hls_dummy_mul_8s_8s_14_1_1_1019                                                            |    34|
|262   |    mul_8s_8s_14_1_1_U145                                             |hls_dummy_mul_8s_8s_14_1_1_1020                                                            |    24|
|263   |    mul_8s_8s_14_1_1_U146                                             |hls_dummy_mul_8s_8s_14_1_1_1021                                                            |    16|
|264   |    mul_8s_8s_14_1_1_U147                                             |hls_dummy_mul_8s_8s_14_1_1_1022                                                            |    17|
|265   |    mul_8s_8s_14_1_1_U148                                             |hls_dummy_mul_8s_8s_14_1_1_1023                                                            |    16|
|266   |    mul_8s_8s_14_1_1_U149                                             |hls_dummy_mul_8s_8s_14_1_1_1024                                                            |    26|
|267   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_1025                                                            |    16|
|268   |    mul_8s_8s_14_1_1_U150                                             |hls_dummy_mul_8s_8s_14_1_1_1026                                                            |    22|
|269   |    mul_8s_8s_14_1_1_U151                                             |hls_dummy_mul_8s_8s_14_1_1_1027                                                            |    22|
|270   |    mul_8s_8s_14_1_1_U152                                             |hls_dummy_mul_8s_8s_14_1_1_1028                                                            |    16|
|271   |    mul_8s_8s_14_1_1_U153                                             |hls_dummy_mul_8s_8s_14_1_1_1029                                                            |    17|
|272   |    mul_8s_8s_14_1_1_U154                                             |hls_dummy_mul_8s_8s_14_1_1_1030                                                            |    16|
|273   |    mul_8s_8s_14_1_1_U155                                             |hls_dummy_mul_8s_8s_14_1_1_1031                                                            |    34|
|274   |    mul_8s_8s_14_1_1_U156                                             |hls_dummy_mul_8s_8s_14_1_1_1032                                                            |    17|
|275   |    mul_8s_8s_14_1_1_U157                                             |hls_dummy_mul_8s_8s_14_1_1_1033                                                            |    16|
|276   |    mul_8s_8s_14_1_1_U158                                             |hls_dummy_mul_8s_8s_14_1_1_1034                                                            |    22|
|277   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_1035                                                            |    25|
|278   |    mul_8s_8s_14_1_1_U160                                             |hls_dummy_mul_8s_8s_14_1_1_1036                                                            |    26|
|279   |    mul_8s_8s_14_1_1_U161                                             |hls_dummy_mul_8s_8s_14_1_1_1037                                                            |    34|
|280   |    mul_8s_8s_14_1_1_U162                                             |hls_dummy_mul_8s_8s_14_1_1_1038                                                            |    16|
|281   |    mul_8s_8s_14_1_1_U163                                             |hls_dummy_mul_8s_8s_14_1_1_1039                                                            |    34|
|282   |    mul_8s_8s_14_1_1_U164                                             |hls_dummy_mul_8s_8s_14_1_1_1040                                                            |    24|
|283   |    mul_8s_8s_14_1_1_U165                                             |hls_dummy_mul_8s_8s_14_1_1_1041                                                            |    16|
|284   |    mul_8s_8s_14_1_1_U166                                             |hls_dummy_mul_8s_8s_14_1_1_1042                                                            |    17|
|285   |    mul_8s_8s_14_1_1_U167                                             |hls_dummy_mul_8s_8s_14_1_1_1043                                                            |    16|
|286   |    mul_8s_8s_14_1_1_U168                                             |hls_dummy_mul_8s_8s_14_1_1_1044                                                            |    27|
|287   |    mul_8s_8s_14_1_1_U169                                             |hls_dummy_mul_8s_8s_14_1_1_1045                                                            |    22|
|288   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_1046                                                            |    22|
|289   |    mul_8s_8s_14_1_1_U170                                             |hls_dummy_mul_8s_8s_14_1_1_1047                                                            |    22|
|290   |    mul_8s_8s_14_1_1_U171                                             |hls_dummy_mul_8s_8s_14_1_1_1048                                                            |    16|
|291   |    mul_8s_8s_14_1_1_U172                                             |hls_dummy_mul_8s_8s_14_1_1_1049                                                            |    17|
|292   |    mul_8s_8s_14_1_1_U173                                             |hls_dummy_mul_8s_8s_14_1_1_1050                                                            |    16|
|293   |    mul_8s_8s_14_1_1_U174                                             |hls_dummy_mul_8s_8s_14_1_1_1051                                                            |    34|
|294   |    mul_8s_8s_14_1_1_U175                                             |hls_dummy_mul_8s_8s_14_1_1_1052                                                            |    17|
|295   |    mul_8s_8s_14_1_1_U176                                             |hls_dummy_mul_8s_8s_14_1_1_1053                                                            |    16|
|296   |    mul_8s_8s_14_1_1_U177                                             |hls_dummy_mul_8s_8s_14_1_1_1054                                                            |    22|
|297   |    mul_8s_8s_14_1_1_U178                                             |hls_dummy_mul_8s_8s_14_1_1_1055                                                            |    27|
|298   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_1056                                                            |    23|
|299   |    mul_8s_8s_14_1_1_U180                                             |hls_dummy_mul_8s_8s_14_1_1_1057                                                            |    34|
|300   |    mul_8s_8s_14_1_1_U181                                             |hls_dummy_mul_8s_8s_14_1_1_1058                                                            |    16|
|301   |    mul_8s_8s_14_1_1_U182                                             |hls_dummy_mul_8s_8s_14_1_1_1059                                                            |    34|
|302   |    mul_8s_8s_14_1_1_U183                                             |hls_dummy_mul_8s_8s_14_1_1_1060                                                            |    24|
|303   |    mul_8s_8s_14_1_1_U184                                             |hls_dummy_mul_8s_8s_14_1_1_1061                                                            |    16|
|304   |    mul_8s_8s_14_1_1_U185                                             |hls_dummy_mul_8s_8s_14_1_1_1062                                                            |    17|
|305   |    mul_8s_8s_14_1_1_U186                                             |hls_dummy_mul_8s_8s_14_1_1_1063                                                            |    16|
|306   |    mul_8s_8s_14_1_1_U187                                             |hls_dummy_mul_8s_8s_14_1_1_1064                                                            |    27|
|307   |    mul_8s_8s_14_1_1_U188                                             |hls_dummy_mul_8s_8s_14_1_1_1065                                                            |    22|
|308   |    mul_8s_8s_14_1_1_U189                                             |hls_dummy_mul_8s_8s_14_1_1_1066                                                            |    22|
|309   |    mul_8s_8s_14_1_1_U190                                             |hls_dummy_mul_8s_8s_14_1_1_1067                                                            |    16|
|310   |    mul_8s_8s_14_1_1_U191                                             |hls_dummy_mul_8s_8s_14_1_1_1068                                                            |    17|
|311   |    mul_8s_8s_14_1_1_U192                                             |hls_dummy_mul_8s_8s_14_1_1_1069                                                            |    16|
|312   |    mul_8s_8s_14_1_1_U193                                             |hls_dummy_mul_8s_8s_14_1_1_1070                                                            |    34|
|313   |    mul_8s_8s_14_1_1_U194                                             |hls_dummy_mul_8s_8s_14_1_1_1071                                                            |    17|
|314   |    mul_8s_8s_14_1_1_U195                                             |hls_dummy_mul_8s_8s_14_1_1_1072                                                            |    16|
|315   |    mul_8s_8s_14_1_1_U196                                             |hls_dummy_mul_8s_8s_14_1_1_1073                                                            |    22|
|316   |    mul_8s_8s_14_1_1_U197                                             |hls_dummy_mul_8s_8s_14_1_1_1074                                                            |    27|
|317   |    mul_8s_8s_14_1_1_U198                                             |hls_dummy_mul_8s_8s_14_1_1_1075                                                            |    34|
|318   |    mul_8s_8s_14_1_1_U20                                              |hls_dummy_mul_8s_8s_14_1_1_1076                                                            |    16|
|319   |    mul_8s_8s_14_1_1_U21                                              |hls_dummy_mul_8s_8s_14_1_1_1077                                                            |    17|
|320   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_1078                                                            |    16|
|321   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_1079                                                            |    33|
|322   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_1080                                                            |    17|
|323   |    mul_8s_8s_14_1_1_U25                                              |hls_dummy_mul_8s_8s_14_1_1_1081                                                            |    16|
|324   |    mul_8s_8s_14_1_1_U26                                              |hls_dummy_mul_8s_8s_14_1_1_1082                                                            |    22|
|325   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_1083                                                            |    25|
|326   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_1084                                                            |    33|
|327   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_1085                                                            |    16|
|328   |    mul_8s_8s_14_1_1_U30                                              |hls_dummy_mul_8s_8s_14_1_1_1086                                                            |    33|
|329   |    mul_8s_8s_14_1_1_U31                                              |hls_dummy_mul_8s_8s_14_1_1_1087                                                            |    22|
|330   |    mul_8s_8s_14_1_1_U32                                              |hls_dummy_mul_8s_8s_14_1_1_1088                                                            |    16|
|331   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_1089                                                            |    17|
|332   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_1090                                                            |    16|
|333   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_1091                                                            |    25|
|334   |    mul_8s_8s_14_1_1_U36                                              |hls_dummy_mul_8s_8s_14_1_1_1092                                                            |    22|
|335   |    mul_8s_8s_14_1_1_U37                                              |hls_dummy_mul_8s_8s_14_1_1_1093                                                            |    23|
|336   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_1094                                                            |    16|
|337   |    mul_8s_8s_14_1_1_U40                                              |hls_dummy_mul_8s_8s_14_1_1_1095                                                            |    17|
|338   |    mul_8s_8s_14_1_1_U41                                              |hls_dummy_mul_8s_8s_14_1_1_1096                                                            |    16|
|339   |    mul_8s_8s_14_1_1_U42                                              |hls_dummy_mul_8s_8s_14_1_1_1097                                                            |    33|
|340   |    mul_8s_8s_14_1_1_U43                                              |hls_dummy_mul_8s_8s_14_1_1_1098                                                            |    17|
|341   |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_1099                                                            |    16|
|342   |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_1100                                                            |    22|
|343   |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_1101                                                            |    25|
|344   |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_1102                                                            |    33|
|345   |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_1103                                                            |    16|
|346   |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_1104                                                            |    33|
|347   |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_1105                                                            |    22|
|348   |    mul_8s_8s_14_1_1_U51                                              |hls_dummy_mul_8s_8s_14_1_1_1106                                                            |    16|
|349   |    mul_8s_8s_14_1_1_U52                                              |hls_dummy_mul_8s_8s_14_1_1_1107                                                            |    17|
|350   |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_1108                                                            |    16|
|351   |    mul_8s_8s_14_1_1_U54                                              |hls_dummy_mul_8s_8s_14_1_1_1109                                                            |    25|
|352   |    mul_8s_8s_14_1_1_U55                                              |hls_dummy_mul_8s_8s_14_1_1_1110                                                            |    22|
|353   |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_1111                                                            |    23|
|354   |    mul_8s_8s_14_1_1_U57                                              |hls_dummy_mul_8s_8s_14_1_1_1112                                                            |    16|
|355   |    mul_8s_8s_14_1_1_U58                                              |hls_dummy_mul_8s_8s_14_1_1_1113                                                            |    17|
|356   |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_1114                                                            |    16|
|357   |    mul_8s_8s_14_1_1_U61                                              |hls_dummy_mul_8s_8s_14_1_1_1115                                                            |    33|
|358   |    mul_8s_8s_14_1_1_U62                                              |hls_dummy_mul_8s_8s_14_1_1_1116                                                            |    17|
|359   |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_1117                                                            |    16|
|360   |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_1118                                                            |    22|
|361   |    mul_8s_8s_14_1_1_U65                                              |hls_dummy_mul_8s_8s_14_1_1_1119                                                            |    25|
|362   |    mul_8s_8s_14_1_1_U66                                              |hls_dummy_mul_8s_8s_14_1_1_1120                                                            |    33|
|363   |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_1121                                                            |    16|
|364   |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_1122                                                            |    33|
|365   |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_1123                                                            |    24|
|366   |    mul_8s_8s_14_1_1_U70                                              |hls_dummy_mul_8s_8s_14_1_1_1124                                                            |    16|
|367   |    mul_8s_8s_14_1_1_U71                                              |hls_dummy_mul_8s_8s_14_1_1_1125                                                            |    17|
|368   |    mul_8s_8s_14_1_1_U72                                              |hls_dummy_mul_8s_8s_14_1_1_1126                                                            |    16|
|369   |    mul_8s_8s_14_1_1_U73                                              |hls_dummy_mul_8s_8s_14_1_1_1127                                                            |    25|
|370   |    mul_8s_8s_14_1_1_U74                                              |hls_dummy_mul_8s_8s_14_1_1_1128                                                            |    22|
|371   |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_1129                                                            |    22|
|372   |    mul_8s_8s_14_1_1_U76                                              |hls_dummy_mul_8s_8s_14_1_1_1130                                                            |    16|
|373   |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_1131                                                            |    17|
|374   |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_1132                                                            |    16|
|375   |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_1133                                                            |    33|
|376   |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_1134                                                            |    17|
|377   |    mul_8s_8s_14_1_1_U82                                              |hls_dummy_mul_8s_8s_14_1_1_1135                                                            |    16|
|378   |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_1136                                                            |    22|
|379   |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_1137                                                            |    25|
|380   |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_1138                                                            |    34|
|381   |    mul_8s_8s_14_1_1_U86                                              |hls_dummy_mul_8s_8s_14_1_1_1139                                                            |    16|
|382   |    mul_8s_8s_14_1_1_U87                                              |hls_dummy_mul_8s_8s_14_1_1_1140                                                            |    33|
|383   |    mul_8s_8s_14_1_1_U88                                              |hls_dummy_mul_8s_8s_14_1_1_1141                                                            |    24|
|384   |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_1142                                                            |    16|
|385   |    mul_8s_8s_14_1_1_U90                                              |hls_dummy_mul_8s_8s_14_1_1_1143                                                            |    17|
|386   |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_1144                                                            |    16|
|387   |    mul_8s_8s_14_1_1_U92                                              |hls_dummy_mul_8s_8s_14_1_1_1145                                                            |    25|
|388   |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_1146                                                            |    22|
|389   |    mul_8s_8s_14_1_1_U94                                              |hls_dummy_mul_8s_8s_14_1_1_1147                                                            |    22|
|390   |    mul_8s_8s_14_1_1_U95                                              |hls_dummy_mul_8s_8s_14_1_1_1148                                                            |    16|
|391   |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_1149                                                            |    17|
|392   |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_1150                                                            |    16|
|393   |    mul_8s_8s_14_1_1_U98                                              |hls_dummy_mul_8s_8s_14_1_1_1151                                                            |    33|
|394   |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb |  7883|
|395   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s               | 37791|
|396   |    mac_muladd_8s_7ns_13s_14_1_1_U562                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1                                                     |     4|
|397   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_961                                         |     4|
|398   |    mac_muladd_8s_7ns_13s_14_1_1_U592                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_98                                                  |     7|
|399   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_960                                         |     7|
|400   |    mac_muladd_8s_7ns_13s_14_1_1_U622                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_99                                                  |     5|
|401   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_959                                         |     5|
|402   |    mac_muladd_8s_7ns_13s_14_1_1_U652                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_100                                                 |     6|
|403   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_958                                         |     6|
|404   |    mac_muladd_8s_7ns_13s_14_1_1_U682                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_101                                                 |     5|
|405   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_957                                         |     5|
|406   |    mac_muladd_8s_7ns_13s_14_1_1_U712                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_102                                                 |     5|
|407   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_956                                         |     5|
|408   |    mac_muladd_8s_7ns_13s_14_1_1_U742                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_103                                                 |     6|
|409   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_955                                         |     6|
|410   |    mac_muladd_8s_7ns_13s_14_1_1_U772                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_104                                                 |     6|
|411   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_954                                         |     6|
|412   |    mac_muladd_8s_7ns_13s_14_1_1_U802                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_105                                                 |     6|
|413   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_953                                         |     6|
|414   |    mac_muladd_8s_7ns_13s_14_1_1_U832                                 |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_106                                                 |     6|
|415   |      hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_7ns_13s_14_1_1_DSP48_1                                             |     6|
|416   |    mac_muladd_8s_8s_14ns_14_1_1_U543                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1                                                     |    74|
|417   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_952                                         |    74|
|418   |    mac_muladd_8s_8s_14ns_14_1_1_U544                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_107                                                 |    51|
|419   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_951                                         |    51|
|420   |    mac_muladd_8s_8s_14ns_14_1_1_U545                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_108                                                 |    51|
|421   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_950                                         |    51|
|422   |    mac_muladd_8s_8s_14ns_14_1_1_U546                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_109                                                 |    85|
|423   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_949                                         |    85|
|424   |    mac_muladd_8s_8s_14ns_14_1_1_U547                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_110                                                 |    74|
|425   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_948                                         |    74|
|426   |    mac_muladd_8s_8s_14ns_14_1_1_U548                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_111                                                 |     5|
|427   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_947                                         |     5|
|428   |    mac_muladd_8s_8s_14ns_14_1_1_U549                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_112                                                 |    18|
|429   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_946                                         |    18|
|430   |    mac_muladd_8s_8s_14ns_14_1_1_U550                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_113                                                 |     4|
|431   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_945                                         |     4|
|432   |    mac_muladd_8s_8s_14ns_14_1_1_U551                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_114                                                 |    54|
|433   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_944                                         |    54|
|434   |    mac_muladd_8s_8s_14ns_14_1_1_U552                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_115                                                 |     4|
|435   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_943                                         |     4|
|436   |    mac_muladd_8s_8s_14ns_14_1_1_U553                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_116                                                 |     8|
|437   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_942                                         |     8|
|438   |    mac_muladd_8s_8s_14ns_14_1_1_U554                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_117                                                 |    50|
|439   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_941                                         |    50|
|440   |    mac_muladd_8s_8s_14ns_14_1_1_U555                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_118                                                 |    56|
|441   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_940                                         |    56|
|442   |    mac_muladd_8s_8s_14ns_14_1_1_U556                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_119                                                 |    81|
|443   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_939                                         |    81|
|444   |    mac_muladd_8s_8s_14ns_14_1_1_U557                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_120                                                 |    39|
|445   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_938                                         |    39|
|446   |    mac_muladd_8s_8s_14ns_14_1_1_U558                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_121                                                 |    44|
|447   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_937                                         |    44|
|448   |    mac_muladd_8s_8s_14ns_14_1_1_U559                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_122                                                 |    16|
|449   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_936                                         |    16|
|450   |    mac_muladd_8s_8s_14ns_14_1_1_U560                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_123                                                 |     2|
|451   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_935                                         |     2|
|452   |    mac_muladd_8s_8s_14ns_14_1_1_U561                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_124                                                 |    15|
|453   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_934                                         |    15|
|454   |    mac_muladd_8s_8s_14ns_14_1_1_U563                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_125                                                 |    53|
|455   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_933                                         |    53|
|456   |    mac_muladd_8s_8s_14ns_14_1_1_U564                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_126                                                 |    48|
|457   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_932                                         |    48|
|458   |    mac_muladd_8s_8s_14ns_14_1_1_U565                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_127                                                 |    75|
|459   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_931                                         |    75|
|460   |    mac_muladd_8s_8s_14ns_14_1_1_U566                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_128                                                 |    99|
|461   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_930                                         |    99|
|462   |    mac_muladd_8s_8s_14ns_14_1_1_U567                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_129                                                 |    26|
|463   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_929                                         |    26|
|464   |    mac_muladd_8s_8s_14ns_14_1_1_U568                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_130                                                 |    55|
|465   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_928                                         |    55|
|466   |    mac_muladd_8s_8s_14ns_14_1_1_U569                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_131                                                 |    16|
|467   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_927                                         |    16|
|468   |    mac_muladd_8s_8s_14ns_14_1_1_U570                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_132                                                 |     2|
|469   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_926                                         |     2|
|470   |    mac_muladd_8s_8s_14ns_14_1_1_U571                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_133                                                 |     6|
|471   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_925                                         |     6|
|472   |    mac_muladd_8s_8s_14ns_14_1_1_U572                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_134                                                 |    89|
|473   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_924                                         |    89|
|474   |    mac_muladd_8s_8s_14ns_14_1_1_U573                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_135                                                 |     5|
|475   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_923                                         |     5|
|476   |    mac_muladd_8s_8s_14ns_14_1_1_U574                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_136                                                 |     8|
|477   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_922                                         |     8|
|478   |    mac_muladd_8s_8s_14ns_14_1_1_U575                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_137                                                 |    17|
|479   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_921                                         |    17|
|480   |    mac_muladd_8s_8s_14ns_14_1_1_U576                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_138                                                 |    73|
|481   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_920                                         |    73|
|482   |    mac_muladd_8s_8s_14ns_14_1_1_U577                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_139                                                 |    50|
|483   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_919                                         |    50|
|484   |    mac_muladd_8s_8s_14ns_14_1_1_U578                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_140                                                 |    17|
|485   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_918                                         |    17|
|486   |    mac_muladd_8s_8s_14ns_14_1_1_U579                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_141                                                 |     3|
|487   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_917                                         |     3|
|488   |    mac_muladd_8s_8s_14ns_14_1_1_U580                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_142                                                 |    15|
|489   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_916                                         |    15|
|490   |    mac_muladd_8s_8s_14ns_14_1_1_U581                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_143                                                 |    45|
|491   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_915                                         |    45|
|492   |    mac_muladd_8s_8s_14ns_14_1_1_U582                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_144                                                 |     9|
|493   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_914                                         |     9|
|494   |    mac_muladd_8s_8s_14ns_14_1_1_U583                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_145                                                 |     4|
|495   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_913                                         |     4|
|496   |    mac_muladd_8s_8s_14ns_14_1_1_U584                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_146                                                 |     7|
|497   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_912                                         |     7|
|498   |    mac_muladd_8s_8s_14ns_14_1_1_U585                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_147                                                 |    58|
|499   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_911                                         |    58|
|500   |    mac_muladd_8s_8s_14ns_14_1_1_U586                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_148                                                 |    28|
|501   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_910                                         |    28|
|502   |    mac_muladd_8s_8s_14ns_14_1_1_U587                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_149                                                 |    62|
|503   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_909                                         |    62|
|504   |    mac_muladd_8s_8s_14ns_14_1_1_U588                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_150                                                 |    16|
|505   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_908                                         |    16|
|506   |    mac_muladd_8s_8s_14ns_14_1_1_U589                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_151                                                 |     2|
|507   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_907                                         |     2|
|508   |    mac_muladd_8s_8s_14ns_14_1_1_U590                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_152                                                 |    14|
|509   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_906                                         |    14|
|510   |    mac_muladd_8s_8s_14ns_14_1_1_U591                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_153                                                 |   105|
|511   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_905                                         |   105|
|512   |    mac_muladd_8s_8s_14ns_14_1_1_U593                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_154                                                 |     4|
|513   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_904                                         |     4|
|514   |    mac_muladd_8s_8s_14ns_14_1_1_U594                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_155                                                 |     8|
|515   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_903                                         |     8|
|516   |    mac_muladd_8s_8s_14ns_14_1_1_U595                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_156                                                 |    66|
|517   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_902                                         |    66|
|518   |    mac_muladd_8s_8s_14ns_14_1_1_U596                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_157                                                 |    69|
|519   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_901                                         |    69|
|520   |    mac_muladd_8s_8s_14ns_14_1_1_U597                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_158                                                 |     7|
|521   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_900                                         |     7|
|522   |    mac_muladd_8s_8s_14ns_14_1_1_U598                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_159                                                 |    17|
|523   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_899                                         |    17|
|524   |    mac_muladd_8s_8s_14ns_14_1_1_U599                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_160                                                 |     3|
|525   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_898                                         |     3|
|526   |    mac_muladd_8s_8s_14ns_14_1_1_U600                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_161                                                 |    15|
|527   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_897                                         |    15|
|528   |    mac_muladd_8s_8s_14ns_14_1_1_U601                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_162                                                 |    90|
|529   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_896                                         |    90|
|530   |    mac_muladd_8s_8s_14ns_14_1_1_U602                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_163                                                 |     5|
|531   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_895                                         |     5|
|532   |    mac_muladd_8s_8s_14ns_14_1_1_U603                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_164                                                 |     8|
|533   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_894                                         |     8|
|534   |    mac_muladd_8s_8s_14ns_14_1_1_U604                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_165                                                 |    14|
|535   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_893                                         |    14|
|536   |    mac_muladd_8s_8s_14ns_14_1_1_U605                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_166                                                 |    66|
|537   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_892                                         |    66|
|538   |    mac_muladd_8s_8s_14ns_14_1_1_U606                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_167                                                 |     6|
|539   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_891                                         |     6|
|540   |    mac_muladd_8s_8s_14ns_14_1_1_U607                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_168                                                 |    17|
|541   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_890                                         |    17|
|542   |    mac_muladd_8s_8s_14ns_14_1_1_U608                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_169                                                 |     3|
|543   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_889                                         |     3|
|544   |    mac_muladd_8s_8s_14ns_14_1_1_U609                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_170                                                 |    15|
|545   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_888                                         |    15|
|546   |    mac_muladd_8s_8s_14ns_14_1_1_U610                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_171                                                 |    86|
|547   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_887                                         |    86|
|548   |    mac_muladd_8s_8s_14ns_14_1_1_U611                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_172                                                 |     4|
|549   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_886                                         |     4|
|550   |    mac_muladd_8s_8s_14ns_14_1_1_U612                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_173                                                 |     8|
|551   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_885                                         |     8|
|552   |    mac_muladd_8s_8s_14ns_14_1_1_U613                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_174                                                 |     7|
|553   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_884                                         |     7|
|554   |    mac_muladd_8s_8s_14ns_14_1_1_U614                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_175                                                 |    59|
|555   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_883                                         |    59|
|556   |    mac_muladd_8s_8s_14ns_14_1_1_U615                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_176                                                 |    36|
|557   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_882                                         |    36|
|558   |    mac_muladd_8s_8s_14ns_14_1_1_U616                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_177                                                 |    51|
|559   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_881                                         |    51|
|560   |    mac_muladd_8s_8s_14ns_14_1_1_U617                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_178                                                 |    16|
|561   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_880                                         |    16|
|562   |    mac_muladd_8s_8s_14ns_14_1_1_U618                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_179                                                 |     2|
|563   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_879                                         |     2|
|564   |    mac_muladd_8s_8s_14ns_14_1_1_U619                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_180                                                 |    14|
|565   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_878                                         |    14|
|566   |    mac_muladd_8s_8s_14ns_14_1_1_U620                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_181                                                 |    39|
|567   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_877                                         |    39|
|568   |    mac_muladd_8s_8s_14ns_14_1_1_U621                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_182                                                 |     5|
|569   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_876                                         |     5|
|570   |    mac_muladd_8s_8s_14ns_14_1_1_U623                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_183                                                 |     8|
|571   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_875                                         |     8|
|572   |    mac_muladd_8s_8s_14ns_14_1_1_U624                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_184                                                 |    60|
|573   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_874                                         |    60|
|574   |    mac_muladd_8s_8s_14ns_14_1_1_U625                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_185                                                 |    93|
|575   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_873                                         |    93|
|576   |    mac_muladd_8s_8s_14ns_14_1_1_U626                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_186                                                 |    56|
|577   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_872                                         |    56|
|578   |    mac_muladd_8s_8s_14ns_14_1_1_U627                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_187                                                 |    17|
|579   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_871                                         |    17|
|580   |    mac_muladd_8s_8s_14ns_14_1_1_U628                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_188                                                 |     3|
|581   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_870                                         |     3|
|582   |    mac_muladd_8s_8s_14ns_14_1_1_U629                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_189                                                 |    15|
|583   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_869                                         |    15|
|584   |    mac_muladd_8s_8s_14ns_14_1_1_U630                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_190                                                 |    73|
|585   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_868                                         |    73|
|586   |    mac_muladd_8s_8s_14ns_14_1_1_U631                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_191                                                 |     4|
|587   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_867                                         |     4|
|588   |    mac_muladd_8s_8s_14ns_14_1_1_U632                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_192                                                 |    40|
|589   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_866                                         |    40|
|590   |    mac_muladd_8s_8s_14ns_14_1_1_U633                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_193                                                 |    53|
|591   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_865                                         |    53|
|592   |    mac_muladd_8s_8s_14ns_14_1_1_U634                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_194                                                 |    67|
|593   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_864                                         |    67|
|594   |    mac_muladd_8s_8s_14ns_14_1_1_U635                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_195                                                 |     5|
|595   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_863                                         |     5|
|596   |    mac_muladd_8s_8s_14ns_14_1_1_U636                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_196                                                 |    17|
|597   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_862                                         |    17|
|598   |    mac_muladd_8s_8s_14ns_14_1_1_U637                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_197                                                 |     3|
|599   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_861                                         |     3|
|600   |    mac_muladd_8s_8s_14ns_14_1_1_U638                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_198                                                 |    46|
|601   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_860                                         |    46|
|602   |    mac_muladd_8s_8s_14ns_14_1_1_U639                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_199                                                 |    78|
|603   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_859                                         |    78|
|604   |    mac_muladd_8s_8s_14ns_14_1_1_U640                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_200                                                 |    54|
|605   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_858                                         |    54|
|606   |    mac_muladd_8s_8s_14ns_14_1_1_U641                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_201                                                 |    47|
|607   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_857                                         |    47|
|608   |    mac_muladd_8s_8s_14ns_14_1_1_U642                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_202                                                 |    10|
|609   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_856                                         |    10|
|610   |    mac_muladd_8s_8s_14ns_14_1_1_U643                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_203                                                 |    97|
|611   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_855                                         |    97|
|612   |    mac_muladd_8s_8s_14ns_14_1_1_U644                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_204                                                 |    71|
|613   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_854                                         |    71|
|614   |    mac_muladd_8s_8s_14ns_14_1_1_U645                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_205                                                 |    45|
|615   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_853                                         |    45|
|616   |    mac_muladd_8s_8s_14ns_14_1_1_U646                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_206                                                 |    16|
|617   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_852                                         |    16|
|618   |    mac_muladd_8s_8s_14ns_14_1_1_U647                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_207                                                 |     2|
|619   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_851                                         |     2|
|620   |    mac_muladd_8s_8s_14ns_14_1_1_U648                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_208                                                 |     1|
|621   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_850                                         |     1|
|622   |    mac_muladd_8s_8s_14ns_14_1_1_U649                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_209                                                 |    79|
|623   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_849                                         |    79|
|624   |    mac_muladd_8s_8s_14ns_14_1_1_U650                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_210                                                 |     7|
|625   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_848                                         |     7|
|626   |    mac_muladd_8s_8s_14ns_14_1_1_U651                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_211                                                 |    49|
|627   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_847                                         |    49|
|628   |    mac_muladd_8s_8s_14ns_14_1_1_U653                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_212                                                 |   105|
|629   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_846                                         |   105|
|630   |    mac_muladd_8s_8s_14ns_14_1_1_U654                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_213                                                 |    75|
|631   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_845                                         |    75|
|632   |    mac_muladd_8s_8s_14ns_14_1_1_U655                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_214                                                 |    53|
|633   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_844                                         |    53|
|634   |    mac_muladd_8s_8s_14ns_14_1_1_U656                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_215                                                 |    17|
|635   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_843                                         |    17|
|636   |    mac_muladd_8s_8s_14ns_14_1_1_U657                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_216                                                 |     3|
|637   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_842                                         |     3|
|638   |    mac_muladd_8s_8s_14ns_14_1_1_U658                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_217                                                 |    57|
|639   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_841                                         |    57|
|640   |    mac_muladd_8s_8s_14ns_14_1_1_U659                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_218                                                 |    99|
|641   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_840                                         |    99|
|642   |    mac_muladd_8s_8s_14ns_14_1_1_U660                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_219                                                 |    54|
|643   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_839                                         |    54|
|644   |    mac_muladd_8s_8s_14ns_14_1_1_U661                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_220                                                 |    44|
|645   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_838                                         |    44|
|646   |    mac_muladd_8s_8s_14ns_14_1_1_U662                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_221                                                 |    25|
|647   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_837                                         |    25|
|648   |    mac_muladd_8s_8s_14ns_14_1_1_U663                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_222                                                 |    65|
|649   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_836                                         |    65|
|650   |    mac_muladd_8s_8s_14ns_14_1_1_U664                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_223                                                 |    13|
|651   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_835                                         |    13|
|652   |    mac_muladd_8s_8s_14ns_14_1_1_U665                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_224                                                 |    18|
|653   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_834                                         |    18|
|654   |    mac_muladd_8s_8s_14ns_14_1_1_U666                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_225                                                 |     4|
|655   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_833                                         |     4|
|656   |    mac_muladd_8s_8s_14ns_14_1_1_U667                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_226                                                 |    54|
|657   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_832                                         |    54|
|658   |    mac_muladd_8s_8s_14ns_14_1_1_U668                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_227                                                 |    85|
|659   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_831                                         |    85|
|660   |    mac_muladd_8s_8s_14ns_14_1_1_U669                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_228                                                 |    54|
|661   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_830                                         |    54|
|662   |    mac_muladd_8s_8s_14ns_14_1_1_U670                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_229                                                 |    51|
|663   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_829                                         |    51|
|664   |    mac_muladd_8s_8s_14ns_14_1_1_U671                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_230                                                 |    67|
|665   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_828                                         |    67|
|666   |    mac_muladd_8s_8s_14ns_14_1_1_U672                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_231                                                 |     6|
|667   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_827                                         |     6|
|668   |    mac_muladd_8s_8s_14ns_14_1_1_U673                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_232                                                 |    92|
|669   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_826                                         |    92|
|670   |    mac_muladd_8s_8s_14ns_14_1_1_U674                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_233                                                 |    65|
|671   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_825                                         |    65|
|672   |    mac_muladd_8s_8s_14ns_14_1_1_U675                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_234                                                 |    16|
|673   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_824                                         |    16|
|674   |    mac_muladd_8s_8s_14ns_14_1_1_U676                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_235                                                 |     2|
|675   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_823                                         |     2|
|676   |    mac_muladd_8s_8s_14ns_14_1_1_U677                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_236                                                 |    54|
|677   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_822                                         |    54|
|678   |    mac_muladd_8s_8s_14ns_14_1_1_U678                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_237                                                 |    54|
|679   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_821                                         |    54|
|680   |    mac_muladd_8s_8s_14ns_14_1_1_U679                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_238                                                 |    43|
|681   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_820                                         |    43|
|682   |    mac_muladd_8s_8s_14ns_14_1_1_U680                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_239                                                 |     4|
|683   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_819                                         |     4|
|684   |    mac_muladd_8s_8s_14ns_14_1_1_U681                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_240                                                 |    69|
|685   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_818                                         |    69|
|686   |    mac_muladd_8s_8s_14ns_14_1_1_U683                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_241                                                 |    82|
|687   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_817                                         |    82|
|688   |    mac_muladd_8s_8s_14ns_14_1_1_U684                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_242                                                 |    57|
|689   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_816                                         |    57|
|690   |    mac_muladd_8s_8s_14ns_14_1_1_U685                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_243                                                 |    33|
|691   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_815                                         |    33|
|692   |    mac_muladd_8s_8s_14ns_14_1_1_U686                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_244                                                 |    37|
|693   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_814                                         |    37|
|694   |    mac_muladd_8s_8s_14ns_14_1_1_U687                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_245                                                 |    54|
|695   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_813                                         |    54|
|696   |    mac_muladd_8s_8s_14ns_14_1_1_U688                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_246                                                 |    97|
|697   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_812                                         |    97|
|698   |    mac_muladd_8s_8s_14ns_14_1_1_U689                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_247                                                 |    50|
|699   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_811                                         |    50|
|700   |    mac_muladd_8s_8s_14ns_14_1_1_U690                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_248                                                 |    53|
|701   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_810                                         |    53|
|702   |    mac_muladd_8s_8s_14ns_14_1_1_U691                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_249                                                 |    53|
|703   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_809                                         |    53|
|704   |    mac_muladd_8s_8s_14ns_14_1_1_U692                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_250                                                 |    74|
|705   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_808                                         |    74|
|706   |    mac_muladd_8s_8s_14ns_14_1_1_U693                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_251                                                 |    58|
|707   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_807                                         |    58|
|708   |    mac_muladd_8s_8s_14ns_14_1_1_U694                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_252                                                 |    49|
|709   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_806                                         |    49|
|710   |    mac_muladd_8s_8s_14ns_14_1_1_U695                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_253                                                 |    35|
|711   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_805                                         |    35|
|712   |    mac_muladd_8s_8s_14ns_14_1_1_U696                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_254                                                 |    41|
|713   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_804                                         |    41|
|714   |    mac_muladd_8s_8s_14ns_14_1_1_U697                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_255                                                 |    46|
|715   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_803                                         |    46|
|716   |    mac_muladd_8s_8s_14ns_14_1_1_U698                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_256                                                 |    39|
|717   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_802                                         |    39|
|718   |    mac_muladd_8s_8s_14ns_14_1_1_U699                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_257                                                 |    40|
|719   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_801                                         |    40|
|720   |    mac_muladd_8s_8s_14ns_14_1_1_U700                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_258                                                 |    47|
|721   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_800                                         |    47|
|722   |    mac_muladd_8s_8s_14ns_14_1_1_U701                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_259                                                 |    35|
|723   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_799                                         |    35|
|724   |    mac_muladd_8s_8s_14ns_14_1_1_U702                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_260                                                 |     5|
|725   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_798                                         |     5|
|726   |    mac_muladd_8s_8s_14ns_14_1_1_U703                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_261                                                 |    55|
|727   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_797                                         |    55|
|728   |    mac_muladd_8s_8s_14ns_14_1_1_U704                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_262                                                 |    52|
|729   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_796                                         |    52|
|730   |    mac_muladd_8s_8s_14ns_14_1_1_U705                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_263                                                 |    21|
|731   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_795                                         |    21|
|732   |    mac_muladd_8s_8s_14ns_14_1_1_U706                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_264                                                 |    32|
|733   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_794                                         |    32|
|734   |    mac_muladd_8s_8s_14ns_14_1_1_U707                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_265                                                 |   109|
|735   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_793                                         |   109|
|736   |    mac_muladd_8s_8s_14ns_14_1_1_U708                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_266                                                 |    39|
|737   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_792                                         |    39|
|738   |    mac_muladd_8s_8s_14ns_14_1_1_U709                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_267                                                 |    40|
|739   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_791                                         |    40|
|740   |    mac_muladd_8s_8s_14ns_14_1_1_U710                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_268                                                 |    55|
|741   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_790                                         |    55|
|742   |    mac_muladd_8s_8s_14ns_14_1_1_U711                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_269                                                 |    78|
|743   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_789                                         |    78|
|744   |    mac_muladd_8s_8s_14ns_14_1_1_U713                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_270                                                 |    55|
|745   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_788                                         |    55|
|746   |    mac_muladd_8s_8s_14ns_14_1_1_U714                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_271                                                 |    32|
|747   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_787                                         |    32|
|748   |    mac_muladd_8s_8s_14ns_14_1_1_U715                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_272                                                 |    22|
|749   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_786                                         |    22|
|750   |    mac_muladd_8s_8s_14ns_14_1_1_U716                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_273                                                 |    34|
|751   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_785                                         |    34|
|752   |    mac_muladd_8s_8s_14ns_14_1_1_U717                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_274                                                 |    86|
|753   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_784                                         |    86|
|754   |    mac_muladd_8s_8s_14ns_14_1_1_U718                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_275                                                 |    50|
|755   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_783                                         |    50|
|756   |    mac_muladd_8s_8s_14ns_14_1_1_U719                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_276                                                 |    40|
|757   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_782                                         |    40|
|758   |    mac_muladd_8s_8s_14ns_14_1_1_U720                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_277                                                 |     8|
|759   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_781                                         |     8|
|760   |    mac_muladd_8s_8s_14ns_14_1_1_U721                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_278                                                 |    67|
|761   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_780                                         |    67|
|762   |    mac_muladd_8s_8s_14ns_14_1_1_U722                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_279                                                 |    45|
|763   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_779                                         |    45|
|764   |    mac_muladd_8s_8s_14ns_14_1_1_U723                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_280                                                 |    58|
|765   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_778                                         |    58|
|766   |    mac_muladd_8s_8s_14ns_14_1_1_U724                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_281                                                 |    31|
|767   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_777                                         |    31|
|768   |    mac_muladd_8s_8s_14ns_14_1_1_U725                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_282                                                 |    52|
|769   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_776                                         |    52|
|770   |    mac_muladd_8s_8s_14ns_14_1_1_U726                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_283                                                 |    97|
|771   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_775                                         |    97|
|772   |    mac_muladd_8s_8s_14ns_14_1_1_U727                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_284                                                 |    54|
|773   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_774                                         |    54|
|774   |    mac_muladd_8s_8s_14ns_14_1_1_U728                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_285                                                 |    51|
|775   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_773                                         |    51|
|776   |    mac_muladd_8s_8s_14ns_14_1_1_U729                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_286                                                 |    60|
|777   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_772                                         |    60|
|778   |    mac_muladd_8s_8s_14ns_14_1_1_U730                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_287                                                 |    82|
|779   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_771                                         |    82|
|780   |    mac_muladd_8s_8s_14ns_14_1_1_U731                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_288                                                 |    86|
|781   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_770                                         |    86|
|782   |    mac_muladd_8s_8s_14ns_14_1_1_U732                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_289                                                 |    10|
|783   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_769                                         |    10|
|784   |    mac_muladd_8s_8s_14ns_14_1_1_U733                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_290                                                 |    33|
|785   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_768                                         |    33|
|786   |    mac_muladd_8s_8s_14ns_14_1_1_U734                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_291                                                 |    23|
|787   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_767                                         |    23|
|788   |    mac_muladd_8s_8s_14ns_14_1_1_U735                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_292                                                 |    45|
|789   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_766                                         |    45|
|790   |    mac_muladd_8s_8s_14ns_14_1_1_U736                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_293                                                 |    50|
|791   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_765                                         |    50|
|792   |    mac_muladd_8s_8s_14ns_14_1_1_U737                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_294                                                 |    45|
|793   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_764                                         |    45|
|794   |    mac_muladd_8s_8s_14ns_14_1_1_U738                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_295                                                 |     6|
|795   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_763                                         |     6|
|796   |    mac_muladd_8s_8s_14ns_14_1_1_U739                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_296                                                 |    56|
|797   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_762                                         |    56|
|798   |    mac_muladd_8s_8s_14ns_14_1_1_U740                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_297                                                 |    71|
|799   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_761                                         |    71|
|800   |    mac_muladd_8s_8s_14ns_14_1_1_U741                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_298                                                 |    85|
|801   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_760                                         |    85|
|802   |    mac_muladd_8s_8s_14ns_14_1_1_U743                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_299                                                 |    47|
|803   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_759                                         |    47|
|804   |    mac_muladd_8s_8s_14ns_14_1_1_U744                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_300                                                 |    38|
|805   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_758                                         |    38|
|806   |    mac_muladd_8s_8s_14ns_14_1_1_U745                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_301                                                 |    50|
|807   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_757                                         |    50|
|808   |    mac_muladd_8s_8s_14ns_14_1_1_U746                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_302                                                 |    94|
|809   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_756                                         |    94|
|810   |    mac_muladd_8s_8s_14ns_14_1_1_U747                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_303                                                 |    48|
|811   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_755                                         |    48|
|812   |    mac_muladd_8s_8s_14ns_14_1_1_U748                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_304                                                 |    45|
|813   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_754                                         |    45|
|814   |    mac_muladd_8s_8s_14ns_14_1_1_U749                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_305                                                 |    55|
|815   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_753                                         |    55|
|816   |    mac_muladd_8s_8s_14ns_14_1_1_U750                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_306                                                 |    25|
|817   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_752                                         |    25|
|818   |    mac_muladd_8s_8s_14ns_14_1_1_U751                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_307                                                 |    90|
|819   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_751                                         |    90|
|820   |    mac_muladd_8s_8s_14ns_14_1_1_U752                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_308                                                 |    52|
|821   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_750                                         |    52|
|822   |    mac_muladd_8s_8s_14ns_14_1_1_U753                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_309                                                 |    44|
|823   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_749                                         |    44|
|824   |    mac_muladd_8s_8s_14ns_14_1_1_U754                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_310                                                 |     2|
|825   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_748                                         |     2|
|826   |    mac_muladd_8s_8s_14ns_14_1_1_U755                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_311                                                 |    85|
|827   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_747                                         |    85|
|828   |    mac_muladd_8s_8s_14ns_14_1_1_U756                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_312                                                 |    56|
|829   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_746                                         |    56|
|830   |    mac_muladd_8s_8s_14ns_14_1_1_U757                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_313                                                 |    56|
|831   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_745                                         |    56|
|832   |    mac_muladd_8s_8s_14ns_14_1_1_U758                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_314                                                 |    63|
|833   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_744                                         |    63|
|834   |    mac_muladd_8s_8s_14ns_14_1_1_U759                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_315                                                 |    84|
|835   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_743                                         |    84|
|836   |    mac_muladd_8s_8s_14ns_14_1_1_U760                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_316                                                 |    97|
|837   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_742                                         |    97|
|838   |    mac_muladd_8s_8s_14ns_14_1_1_U761                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_317                                                 |    34|
|839   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_741                                         |    34|
|840   |    mac_muladd_8s_8s_14ns_14_1_1_U762                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_318                                                 |    10|
|841   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_740                                         |    10|
|842   |    mac_muladd_8s_8s_14ns_14_1_1_U763                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_319                                                 |    21|
|843   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_739                                         |    21|
|844   |    mac_muladd_8s_8s_14ns_14_1_1_U764                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_320                                                 |    58|
|845   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_738                                         |    58|
|846   |    mac_muladd_8s_8s_14ns_14_1_1_U765                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_321                                                 |    97|
|847   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_737                                         |    97|
|848   |    mac_muladd_8s_8s_14ns_14_1_1_U766                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_322                                                 |     4|
|849   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_736                                         |     4|
|850   |    mac_muladd_8s_8s_14ns_14_1_1_U767                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_323                                                 |    44|
|851   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_735                                         |    44|
|852   |    mac_muladd_8s_8s_14ns_14_1_1_U768                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_324                                                 |     8|
|853   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_734                                         |     8|
|854   |    mac_muladd_8s_8s_14ns_14_1_1_U769                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_325                                                 |    75|
|855   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_733                                         |    75|
|856   |    mac_muladd_8s_8s_14ns_14_1_1_U770                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_326                                                 |    93|
|857   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_732                                         |    93|
|858   |    mac_muladd_8s_8s_14ns_14_1_1_U771                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_327                                                 |    54|
|859   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_731                                         |    54|
|860   |    mac_muladd_8s_8s_14ns_14_1_1_U773                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_328                                                 |    35|
|861   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_730                                         |    35|
|862   |    mac_muladd_8s_8s_14ns_14_1_1_U774                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_329                                                 |    51|
|863   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_729                                         |    51|
|864   |    mac_muladd_8s_8s_14ns_14_1_1_U775                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_330                                                 |    76|
|865   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_728                                         |    76|
|866   |    mac_muladd_8s_8s_14ns_14_1_1_U776                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_331                                                 |    48|
|867   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_727                                         |    48|
|868   |    mac_muladd_8s_8s_14ns_14_1_1_U777                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_332                                                 |    43|
|869   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_726                                         |    43|
|870   |    mac_muladd_8s_8s_14ns_14_1_1_U778                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_333                                                 |    48|
|871   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_725                                         |    48|
|872   |    mac_muladd_8s_8s_14ns_14_1_1_U779                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_334                                                 |    77|
|873   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_724                                         |    77|
|874   |    mac_muladd_8s_8s_14ns_14_1_1_U780                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_335                                                 |    39|
|875   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_723                                         |    39|
|876   |    mac_muladd_8s_8s_14ns_14_1_1_U781                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_336                                                 |    34|
|877   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_722                                         |    34|
|878   |    mac_muladd_8s_8s_14ns_14_1_1_U782                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_337                                                 |    20|
|879   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_721                                         |    20|
|880   |    mac_muladd_8s_8s_14ns_14_1_1_U783                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_338                                                 |    47|
|881   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_720                                         |    47|
|882   |    mac_muladd_8s_8s_14ns_14_1_1_U784                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_339                                                 |    42|
|883   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_719                                         |    42|
|884   |    mac_muladd_8s_8s_14ns_14_1_1_U785                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_340                                                 |    56|
|885   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_718                                         |    56|
|886   |    mac_muladd_8s_8s_14ns_14_1_1_U786                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_341                                                 |    48|
|887   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_717                                         |    48|
|888   |    mac_muladd_8s_8s_14ns_14_1_1_U787                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_342                                                 |    55|
|889   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_716                                         |    55|
|890   |    mac_muladd_8s_8s_14ns_14_1_1_U788                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_343                                                 |    71|
|891   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_715                                         |    71|
|892   |    mac_muladd_8s_8s_14ns_14_1_1_U789                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_344                                                 |    85|
|893   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_714                                         |    85|
|894   |    mac_muladd_8s_8s_14ns_14_1_1_U790                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_345                                                 |    48|
|895   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_713                                         |    48|
|896   |    mac_muladd_8s_8s_14ns_14_1_1_U791                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_346                                                 |    38|
|897   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_712                                         |    38|
|898   |    mac_muladd_8s_8s_14ns_14_1_1_U792                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_347                                                 |    10|
|899   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_711                                         |    10|
|900   |    mac_muladd_8s_8s_14ns_14_1_1_U793                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_348                                                 |    50|
|901   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_710                                         |    50|
|902   |    mac_muladd_8s_8s_14ns_14_1_1_U794                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_349                                                 |    89|
|903   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_709                                         |    89|
|904   |    mac_muladd_8s_8s_14ns_14_1_1_U795                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_350                                                 |    45|
|905   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_708                                         |    45|
|906   |    mac_muladd_8s_8s_14ns_14_1_1_U796                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_351                                                 |     3|
|907   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_707                                         |     3|
|908   |    mac_muladd_8s_8s_14ns_14_1_1_U797                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_352                                                 |    62|
|909   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_706                                         |    62|
|910   |    mac_muladd_8s_8s_14ns_14_1_1_U798                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_353                                                 |    27|
|911   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_705                                         |    27|
|912   |    mac_muladd_8s_8s_14ns_14_1_1_U799                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_354                                                 |    96|
|913   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_704                                         |    96|
|914   |    mac_muladd_8s_8s_14ns_14_1_1_U800                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_355                                                 |    35|
|915   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_703                                         |    35|
|916   |    mac_muladd_8s_8s_14ns_14_1_1_U801                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_356                                                 |    37|
|917   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_702                                         |    37|
|918   |    mac_muladd_8s_8s_14ns_14_1_1_U803                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_357                                                 |    52|
|919   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_701                                         |    52|
|920   |    mac_muladd_8s_8s_14ns_14_1_1_U804                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_358                                                 |   100|
|921   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_700                                         |   100|
|922   |    mac_muladd_8s_8s_14ns_14_1_1_U805                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_359                                                 |    50|
|923   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_699                                         |    50|
|924   |    mac_muladd_8s_8s_14ns_14_1_1_U806                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_360                                                 |    46|
|925   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_698                                         |    46|
|926   |    mac_muladd_8s_8s_14ns_14_1_1_U807                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_361                                                 |    56|
|927   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_697                                         |    56|
|928   |    mac_muladd_8s_8s_14ns_14_1_1_U808                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_362                                                 |    76|
|929   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_696                                         |    76|
|930   |    mac_muladd_8s_8s_14ns_14_1_1_U809                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_363                                                 |    78|
|931   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_695                                         |    78|
|932   |    mac_muladd_8s_8s_14ns_14_1_1_U810                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_364                                                 |    61|
|933   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_694                                         |    61|
|934   |    mac_muladd_8s_8s_14ns_14_1_1_U811                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_365                                                 |    35|
|935   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_693                                         |    35|
|936   |    mac_muladd_8s_8s_14ns_14_1_1_U812                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_366                                                 |     1|
|937   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_692                                         |     1|
|938   |    mac_muladd_8s_8s_14ns_14_1_1_U813                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_367                                                 |    92|
|939   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_691                                         |    92|
|940   |    mac_muladd_8s_8s_14ns_14_1_1_U814                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_368                                                 |    35|
|941   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_690                                         |    35|
|942   |    mac_muladd_8s_8s_14ns_14_1_1_U815                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_369                                                 |    56|
|943   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_689                                         |    56|
|944   |    mac_muladd_8s_8s_14ns_14_1_1_U816                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_370                                                 |    62|
|945   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_688                                         |    62|
|946   |    mac_muladd_8s_8s_14ns_14_1_1_U817                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_371                                                 |    78|
|947   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_687                                         |    78|
|948   |    mac_muladd_8s_8s_14ns_14_1_1_U818                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_372                                                 |    88|
|949   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_686                                         |    88|
|950   |    mac_muladd_8s_8s_14ns_14_1_1_U819                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_373                                                 |    34|
|951   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_685                                         |    34|
|952   |    mac_muladd_8s_8s_14ns_14_1_1_U820                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_374                                                 |     2|
|953   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_684                                         |     2|
|954   |    mac_muladd_8s_8s_14ns_14_1_1_U821                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_375                                                 |    55|
|955   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_683                                         |    55|
|956   |    mac_muladd_8s_8s_14ns_14_1_1_U822                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_376                                                 |    10|
|957   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_682                                         |    10|
|958   |    mac_muladd_8s_8s_14ns_14_1_1_U823                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_377                                                 |    92|
|959   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_681                                         |    92|
|960   |    mac_muladd_8s_8s_14ns_14_1_1_U824                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_378                                                 |    51|
|961   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_680                                         |    51|
|962   |    mac_muladd_8s_8s_14ns_14_1_1_U825                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_379                                                 |    46|
|963   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_679                                         |    46|
|964   |    mac_muladd_8s_8s_14ns_14_1_1_U826                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_380                                                 |    10|
|965   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_678                                         |    10|
|966   |    mac_muladd_8s_8s_14ns_14_1_1_U827                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_381                                                 |    68|
|967   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_677                                         |    68|
|968   |    mac_muladd_8s_8s_14ns_14_1_1_U828                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_382                                                 |    48|
|969   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_676                                         |    48|
|970   |    mac_muladd_8s_8s_14ns_14_1_1_U829                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_383                                                 |    51|
|971   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_675                                         |    51|
|972   |    mac_muladd_8s_8s_14ns_14_1_1_U830                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_384                                                 |    40|
|973   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_674                                         |    40|
|974   |    mac_muladd_8s_8s_14ns_14_1_1_U831                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_385                                                 |    51|
|975   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                             |    51|
|976   |    mul_8s_7s_14_1_1_U445                                             |hls_dummy_mul_8s_7s_14_1_1                                                                 |     2|
|977   |    mul_8s_7s_14_1_1_U455                                             |hls_dummy_mul_8s_7s_14_1_1_386                                                             |    23|
|978   |    mul_8s_7s_14_1_1_U466                                             |hls_dummy_mul_8s_7s_14_1_1_387                                                             |    23|
|979   |    mul_8s_7s_14_1_1_U477                                             |hls_dummy_mul_8s_7s_14_1_1_388                                                             |    23|
|980   |    mul_8s_7s_14_1_1_U487                                             |hls_dummy_mul_8s_7s_14_1_1_389                                                             |     2|
|981   |    mul_8s_7s_14_1_1_U496                                             |hls_dummy_mul_8s_7s_14_1_1_390                                                             |     2|
|982   |    mul_8s_7s_14_1_1_U506                                             |hls_dummy_mul_8s_7s_14_1_1_391                                                             |    23|
|983   |    mul_8s_7s_14_1_1_U517                                             |hls_dummy_mul_8s_7s_14_1_1_392                                                             |    23|
|984   |    mul_8s_7s_14_1_1_U528                                             |hls_dummy_mul_8s_7s_14_1_1_393                                                             |    23|
|985   |    mul_8s_7s_14_1_1_U539                                             |hls_dummy_mul_8s_7s_14_1_1_394                                                             |    23|
|986   |    mul_8s_8s_14_1_1_U253                                             |hls_dummy_mul_8s_8s_14_1_1                                                                 |    17|
|987   |    mul_8s_8s_14_1_1_U254                                             |hls_dummy_mul_8s_8s_14_1_1_395                                                             |    17|
|988   |    mul_8s_8s_14_1_1_U255                                             |hls_dummy_mul_8s_8s_14_1_1_396                                                             |    17|
|989   |    mul_8s_8s_14_1_1_U256                                             |hls_dummy_mul_8s_8s_14_1_1_397                                                             |    17|
|990   |    mul_8s_8s_14_1_1_U257                                             |hls_dummy_mul_8s_8s_14_1_1_398                                                             |    17|
|991   |    mul_8s_8s_14_1_1_U258                                             |hls_dummy_mul_8s_8s_14_1_1_399                                                             |    17|
|992   |    mul_8s_8s_14_1_1_U259                                             |hls_dummy_mul_8s_8s_14_1_1_400                                                             |    17|
|993   |    mul_8s_8s_14_1_1_U260                                             |hls_dummy_mul_8s_8s_14_1_1_401                                                             |    17|
|994   |    mul_8s_8s_14_1_1_U261                                             |hls_dummy_mul_8s_8s_14_1_1_402                                                             |    17|
|995   |    mul_8s_8s_14_1_1_U262                                             |hls_dummy_mul_8s_8s_14_1_1_403                                                             |    17|
|996   |    mul_8s_8s_14_1_1_U263                                             |hls_dummy_mul_8s_8s_14_1_1_404                                                             |    17|
|997   |    mul_8s_8s_14_1_1_U264                                             |hls_dummy_mul_8s_8s_14_1_1_405                                                             |    17|
|998   |    mul_8s_8s_14_1_1_U265                                             |hls_dummy_mul_8s_8s_14_1_1_406                                                             |    17|
|999   |    mul_8s_8s_14_1_1_U266                                             |hls_dummy_mul_8s_8s_14_1_1_407                                                             |    17|
|1000  |    mul_8s_8s_14_1_1_U267                                             |hls_dummy_mul_8s_8s_14_1_1_408                                                             |    17|
|1001  |    mul_8s_8s_14_1_1_U268                                             |hls_dummy_mul_8s_8s_14_1_1_409                                                             |    17|
|1002  |    mul_8s_8s_14_1_1_U269                                             |hls_dummy_mul_8s_8s_14_1_1_410                                                             |    17|
|1003  |    mul_8s_8s_14_1_1_U270                                             |hls_dummy_mul_8s_8s_14_1_1_411                                                             |    17|
|1004  |    mul_8s_8s_14_1_1_U271                                             |hls_dummy_mul_8s_8s_14_1_1_412                                                             |    17|
|1005  |    mul_8s_8s_14_1_1_U272                                             |hls_dummy_mul_8s_8s_14_1_1_413                                                             |    17|
|1006  |    mul_8s_8s_14_1_1_U273                                             |hls_dummy_mul_8s_8s_14_1_1_414                                                             |    17|
|1007  |    mul_8s_8s_14_1_1_U274                                             |hls_dummy_mul_8s_8s_14_1_1_415                                                             |    17|
|1008  |    mul_8s_8s_14_1_1_U275                                             |hls_dummy_mul_8s_8s_14_1_1_416                                                             |    17|
|1009  |    mul_8s_8s_14_1_1_U276                                             |hls_dummy_mul_8s_8s_14_1_1_417                                                             |    17|
|1010  |    mul_8s_8s_14_1_1_U277                                             |hls_dummy_mul_8s_8s_14_1_1_418                                                             |    17|
|1011  |    mul_8s_8s_14_1_1_U278                                             |hls_dummy_mul_8s_8s_14_1_1_419                                                             |    17|
|1012  |    mul_8s_8s_14_1_1_U279                                             |hls_dummy_mul_8s_8s_14_1_1_420                                                             |    17|
|1013  |    mul_8s_8s_14_1_1_U280                                             |hls_dummy_mul_8s_8s_14_1_1_421                                                             |    17|
|1014  |    mul_8s_8s_14_1_1_U281                                             |hls_dummy_mul_8s_8s_14_1_1_422                                                             |    17|
|1015  |    mul_8s_8s_14_1_1_U282                                             |hls_dummy_mul_8s_8s_14_1_1_423                                                             |    17|
|1016  |    mul_8s_8s_14_1_1_U283                                             |hls_dummy_mul_8s_8s_14_1_1_424                                                             |    17|
|1017  |    mul_8s_8s_14_1_1_U284                                             |hls_dummy_mul_8s_8s_14_1_1_425                                                             |    17|
|1018  |    mul_8s_8s_14_1_1_U285                                             |hls_dummy_mul_8s_8s_14_1_1_426                                                             |    17|
|1019  |    mul_8s_8s_14_1_1_U286                                             |hls_dummy_mul_8s_8s_14_1_1_427                                                             |    17|
|1020  |    mul_8s_8s_14_1_1_U287                                             |hls_dummy_mul_8s_8s_14_1_1_428                                                             |    17|
|1021  |    mul_8s_8s_14_1_1_U288                                             |hls_dummy_mul_8s_8s_14_1_1_429                                                             |    17|
|1022  |    mul_8s_8s_14_1_1_U289                                             |hls_dummy_mul_8s_8s_14_1_1_430                                                             |    17|
|1023  |    mul_8s_8s_14_1_1_U290                                             |hls_dummy_mul_8s_8s_14_1_1_431                                                             |    17|
|1024  |    mul_8s_8s_14_1_1_U291                                             |hls_dummy_mul_8s_8s_14_1_1_432                                                             |    17|
|1025  |    mul_8s_8s_14_1_1_U292                                             |hls_dummy_mul_8s_8s_14_1_1_433                                                             |    16|
|1026  |    mul_8s_8s_14_1_1_U293                                             |hls_dummy_mul_8s_8s_14_1_1_434                                                             |    17|
|1027  |    mul_8s_8s_14_1_1_U294                                             |hls_dummy_mul_8s_8s_14_1_1_435                                                             |    17|
|1028  |    mul_8s_8s_14_1_1_U295                                             |hls_dummy_mul_8s_8s_14_1_1_436                                                             |    17|
|1029  |    mul_8s_8s_14_1_1_U296                                             |hls_dummy_mul_8s_8s_14_1_1_437                                                             |    17|
|1030  |    mul_8s_8s_14_1_1_U297                                             |hls_dummy_mul_8s_8s_14_1_1_438                                                             |    17|
|1031  |    mul_8s_8s_14_1_1_U298                                             |hls_dummy_mul_8s_8s_14_1_1_439                                                             |    16|
|1032  |    mul_8s_8s_14_1_1_U299                                             |hls_dummy_mul_8s_8s_14_1_1_440                                                             |    17|
|1033  |    mul_8s_8s_14_1_1_U300                                             |hls_dummy_mul_8s_8s_14_1_1_441                                                             |    17|
|1034  |    mul_8s_8s_14_1_1_U301                                             |hls_dummy_mul_8s_8s_14_1_1_442                                                             |    17|
|1035  |    mul_8s_8s_14_1_1_U302                                             |hls_dummy_mul_8s_8s_14_1_1_443                                                             |    17|
|1036  |    mul_8s_8s_14_1_1_U303                                             |hls_dummy_mul_8s_8s_14_1_1_444                                                             |    17|
|1037  |    mul_8s_8s_14_1_1_U304                                             |hls_dummy_mul_8s_8s_14_1_1_445                                                             |    16|
|1038  |    mul_8s_8s_14_1_1_U305                                             |hls_dummy_mul_8s_8s_14_1_1_446                                                             |    17|
|1039  |    mul_8s_8s_14_1_1_U306                                             |hls_dummy_mul_8s_8s_14_1_1_447                                                             |    17|
|1040  |    mul_8s_8s_14_1_1_U307                                             |hls_dummy_mul_8s_8s_14_1_1_448                                                             |    17|
|1041  |    mul_8s_8s_14_1_1_U308                                             |hls_dummy_mul_8s_8s_14_1_1_449                                                             |    17|
|1042  |    mul_8s_8s_14_1_1_U309                                             |hls_dummy_mul_8s_8s_14_1_1_450                                                             |    17|
|1043  |    mul_8s_8s_14_1_1_U310                                             |hls_dummy_mul_8s_8s_14_1_1_451                                                             |    16|
|1044  |    mul_8s_8s_14_1_1_U311                                             |hls_dummy_mul_8s_8s_14_1_1_452                                                             |    16|
|1045  |    mul_8s_8s_14_1_1_U312                                             |hls_dummy_mul_8s_8s_14_1_1_453                                                             |    17|
|1046  |    mul_8s_8s_14_1_1_U313                                             |hls_dummy_mul_8s_8s_14_1_1_454                                                             |    17|
|1047  |    mul_8s_8s_14_1_1_U314                                             |hls_dummy_mul_8s_8s_14_1_1_455                                                             |    17|
|1048  |    mul_8s_8s_14_1_1_U315                                             |hls_dummy_mul_8s_8s_14_1_1_456                                                             |    17|
|1049  |    mul_8s_8s_14_1_1_U316                                             |hls_dummy_mul_8s_8s_14_1_1_457                                                             |    16|
|1050  |    mul_8s_8s_14_1_1_U317                                             |hls_dummy_mul_8s_8s_14_1_1_458                                                             |    16|
|1051  |    mul_8s_8s_14_1_1_U318                                             |hls_dummy_mul_8s_8s_14_1_1_459                                                             |    17|
|1052  |    mul_8s_8s_14_1_1_U319                                             |hls_dummy_mul_8s_8s_14_1_1_460                                                             |    17|
|1053  |    mul_8s_8s_14_1_1_U320                                             |hls_dummy_mul_8s_8s_14_1_1_461                                                             |    17|
|1054  |    mul_8s_8s_14_1_1_U321                                             |hls_dummy_mul_8s_8s_14_1_1_462                                                             |    17|
|1055  |    mul_8s_8s_14_1_1_U322                                             |hls_dummy_mul_8s_8s_14_1_1_463                                                             |    16|
|1056  |    mul_8s_8s_14_1_1_U323                                             |hls_dummy_mul_8s_8s_14_1_1_464                                                             |    16|
|1057  |    mul_8s_8s_14_1_1_U324                                             |hls_dummy_mul_8s_8s_14_1_1_465                                                             |    17|
|1058  |    mul_8s_8s_14_1_1_U325                                             |hls_dummy_mul_8s_8s_14_1_1_466                                                             |    17|
|1059  |    mul_8s_8s_14_1_1_U326                                             |hls_dummy_mul_8s_8s_14_1_1_467                                                             |    17|
|1060  |    mul_8s_8s_14_1_1_U327                                             |hls_dummy_mul_8s_8s_14_1_1_468                                                             |    17|
|1061  |    mul_8s_8s_14_1_1_U328                                             |hls_dummy_mul_8s_8s_14_1_1_469                                                             |    16|
|1062  |    mul_8s_8s_14_1_1_U329                                             |hls_dummy_mul_8s_8s_14_1_1_470                                                             |    16|
|1063  |    mul_8s_8s_14_1_1_U330                                             |hls_dummy_mul_8s_8s_14_1_1_471                                                             |    16|
|1064  |    mul_8s_8s_14_1_1_U331                                             |hls_dummy_mul_8s_8s_14_1_1_472                                                             |    17|
|1065  |    mul_8s_8s_14_1_1_U332                                             |hls_dummy_mul_8s_8s_14_1_1_473                                                             |    17|
|1066  |    mul_8s_8s_14_1_1_U333                                             |hls_dummy_mul_8s_8s_14_1_1_474                                                             |    17|
|1067  |    mul_8s_8s_14_1_1_U334                                             |hls_dummy_mul_8s_8s_14_1_1_475                                                             |    17|
|1068  |    mul_8s_8s_14_1_1_U335                                             |hls_dummy_mul_8s_8s_14_1_1_476                                                             |    16|
|1069  |    mul_8s_8s_14_1_1_U336                                             |hls_dummy_mul_8s_8s_14_1_1_477                                                             |    16|
|1070  |    mul_8s_8s_14_1_1_U337                                             |hls_dummy_mul_8s_8s_14_1_1_478                                                             |    16|
|1071  |    mul_8s_8s_14_1_1_U338                                             |hls_dummy_mul_8s_8s_14_1_1_479                                                             |    17|
|1072  |    mul_8s_8s_14_1_1_U339                                             |hls_dummy_mul_8s_8s_14_1_1_480                                                             |    17|
|1073  |    mul_8s_8s_14_1_1_U340                                             |hls_dummy_mul_8s_8s_14_1_1_481                                                             |    17|
|1074  |    mul_8s_8s_14_1_1_U341                                             |hls_dummy_mul_8s_8s_14_1_1_482                                                             |    17|
|1075  |    mul_8s_8s_14_1_1_U342                                             |hls_dummy_mul_8s_8s_14_1_1_483                                                             |    16|
|1076  |    mul_8s_8s_14_1_1_U343                                             |hls_dummy_mul_8s_8s_14_1_1_484                                                             |    16|
|1077  |    mul_8s_8s_14_1_1_U344                                             |hls_dummy_mul_8s_8s_14_1_1_485                                                             |    16|
|1078  |    mul_8s_8s_14_1_1_U345                                             |hls_dummy_mul_8s_8s_14_1_1_486                                                             |    17|
|1079  |    mul_8s_8s_14_1_1_U346                                             |hls_dummy_mul_8s_8s_14_1_1_487                                                             |    17|
|1080  |    mul_8s_8s_14_1_1_U347                                             |hls_dummy_mul_8s_8s_14_1_1_488                                                             |    17|
|1081  |    mul_8s_8s_14_1_1_U348                                             |hls_dummy_mul_8s_8s_14_1_1_489                                                             |    17|
|1082  |    mul_8s_8s_14_1_1_U349                                             |hls_dummy_mul_8s_8s_14_1_1_490                                                             |    16|
|1083  |    mul_8s_8s_14_1_1_U350                                             |hls_dummy_mul_8s_8s_14_1_1_491                                                             |    16|
|1084  |    mul_8s_8s_14_1_1_U351                                             |hls_dummy_mul_8s_8s_14_1_1_492                                                             |    16|
|1085  |    mul_8s_8s_14_1_1_U352                                             |hls_dummy_mul_8s_8s_14_1_1_493                                                             |    17|
|1086  |    mul_8s_8s_14_1_1_U353                                             |hls_dummy_mul_8s_8s_14_1_1_494                                                             |    17|
|1087  |    mul_8s_8s_14_1_1_U354                                             |hls_dummy_mul_8s_8s_14_1_1_495                                                             |    17|
|1088  |    mul_8s_8s_14_1_1_U355                                             |hls_dummy_mul_8s_8s_14_1_1_496                                                             |    17|
|1089  |    mul_8s_8s_14_1_1_U356                                             |hls_dummy_mul_8s_8s_14_1_1_497                                                             |    16|
|1090  |    mul_8s_8s_14_1_1_U357                                             |hls_dummy_mul_8s_8s_14_1_1_498                                                             |    16|
|1091  |    mul_8s_8s_14_1_1_U358                                             |hls_dummy_mul_8s_8s_14_1_1_499                                                             |    16|
|1092  |    mul_8s_8s_14_1_1_U359                                             |hls_dummy_mul_8s_8s_14_1_1_500                                                             |    17|
|1093  |    mul_8s_8s_14_1_1_U360                                             |hls_dummy_mul_8s_8s_14_1_1_501                                                             |    17|
|1094  |    mul_8s_8s_14_1_1_U361                                             |hls_dummy_mul_8s_8s_14_1_1_502                                                             |    17|
|1095  |    mul_8s_8s_14_1_1_U362                                             |hls_dummy_mul_8s_8s_14_1_1_503                                                             |    17|
|1096  |    mul_8s_8s_14_1_1_U363                                             |hls_dummy_mul_8s_8s_14_1_1_504                                                             |    16|
|1097  |    mul_8s_8s_14_1_1_U364                                             |hls_dummy_mul_8s_8s_14_1_1_505                                                             |    16|
|1098  |    mul_8s_8s_14_1_1_U365                                             |hls_dummy_mul_8s_8s_14_1_1_506                                                             |    16|
|1099  |    mul_8s_8s_14_1_1_U366                                             |hls_dummy_mul_8s_8s_14_1_1_507                                                             |    17|
|1100  |    mul_8s_8s_14_1_1_U367                                             |hls_dummy_mul_8s_8s_14_1_1_508                                                             |    17|
|1101  |    mul_8s_8s_14_1_1_U368                                             |hls_dummy_mul_8s_8s_14_1_1_509                                                             |    17|
|1102  |    mul_8s_8s_14_1_1_U369                                             |hls_dummy_mul_8s_8s_14_1_1_510                                                             |    17|
|1103  |    mul_8s_8s_14_1_1_U370                                             |hls_dummy_mul_8s_8s_14_1_1_511                                                             |    16|
|1104  |    mul_8s_8s_14_1_1_U371                                             |hls_dummy_mul_8s_8s_14_1_1_512                                                             |    16|
|1105  |    mul_8s_8s_14_1_1_U372                                             |hls_dummy_mul_8s_8s_14_1_1_513                                                             |    16|
|1106  |    mul_8s_8s_14_1_1_U373                                             |hls_dummy_mul_8s_8s_14_1_1_514                                                             |    17|
|1107  |    mul_8s_8s_14_1_1_U374                                             |hls_dummy_mul_8s_8s_14_1_1_515                                                             |    17|
|1108  |    mul_8s_8s_14_1_1_U375                                             |hls_dummy_mul_8s_8s_14_1_1_516                                                             |    17|
|1109  |    mul_8s_8s_14_1_1_U376                                             |hls_dummy_mul_8s_8s_14_1_1_517                                                             |    16|
|1110  |    mul_8s_8s_14_1_1_U377                                             |hls_dummy_mul_8s_8s_14_1_1_518                                                             |    16|
|1111  |    mul_8s_8s_14_1_1_U378                                             |hls_dummy_mul_8s_8s_14_1_1_519                                                             |    16|
|1112  |    mul_8s_8s_14_1_1_U379                                             |hls_dummy_mul_8s_8s_14_1_1_520                                                             |    17|
|1113  |    mul_8s_8s_14_1_1_U380                                             |hls_dummy_mul_8s_8s_14_1_1_521                                                             |    17|
|1114  |    mul_8s_8s_14_1_1_U381                                             |hls_dummy_mul_8s_8s_14_1_1_522                                                             |    17|
|1115  |    mul_8s_8s_14_1_1_U382                                             |hls_dummy_mul_8s_8s_14_1_1_523                                                             |    16|
|1116  |    mul_8s_8s_14_1_1_U383                                             |hls_dummy_mul_8s_8s_14_1_1_524                                                             |    16|
|1117  |    mul_8s_8s_14_1_1_U384                                             |hls_dummy_mul_8s_8s_14_1_1_525                                                             |    16|
|1118  |    mul_8s_8s_14_1_1_U385                                             |hls_dummy_mul_8s_8s_14_1_1_526                                                             |    17|
|1119  |    mul_8s_8s_14_1_1_U386                                             |hls_dummy_mul_8s_8s_14_1_1_527                                                             |    17|
|1120  |    mul_8s_8s_14_1_1_U387                                             |hls_dummy_mul_8s_8s_14_1_1_528                                                             |    17|
|1121  |    mul_8s_8s_14_1_1_U388                                             |hls_dummy_mul_8s_8s_14_1_1_529                                                             |    16|
|1122  |    mul_8s_8s_14_1_1_U389                                             |hls_dummy_mul_8s_8s_14_1_1_530                                                             |    16|
|1123  |    mul_8s_8s_14_1_1_U390                                             |hls_dummy_mul_8s_8s_14_1_1_531                                                             |    16|
|1124  |    mul_8s_8s_14_1_1_U391                                             |hls_dummy_mul_8s_8s_14_1_1_532                                                             |    16|
|1125  |    mul_8s_8s_14_1_1_U392                                             |hls_dummy_mul_8s_8s_14_1_1_533                                                             |    17|
|1126  |    mul_8s_8s_14_1_1_U393                                             |hls_dummy_mul_8s_8s_14_1_1_534                                                             |    17|
|1127  |    mul_8s_8s_14_1_1_U394                                             |hls_dummy_mul_8s_8s_14_1_1_535                                                             |    16|
|1128  |    mul_8s_8s_14_1_1_U395                                             |hls_dummy_mul_8s_8s_14_1_1_536                                                             |    16|
|1129  |    mul_8s_8s_14_1_1_U396                                             |hls_dummy_mul_8s_8s_14_1_1_537                                                             |    16|
|1130  |    mul_8s_8s_14_1_1_U397                                             |hls_dummy_mul_8s_8s_14_1_1_538                                                             |    16|
|1131  |    mul_8s_8s_14_1_1_U398                                             |hls_dummy_mul_8s_8s_14_1_1_539                                                             |    17|
|1132  |    mul_8s_8s_14_1_1_U399                                             |hls_dummy_mul_8s_8s_14_1_1_540                                                             |    17|
|1133  |    mul_8s_8s_14_1_1_U400                                             |hls_dummy_mul_8s_8s_14_1_1_541                                                             |    16|
|1134  |    mul_8s_8s_14_1_1_U401                                             |hls_dummy_mul_8s_8s_14_1_1_542                                                             |    16|
|1135  |    mul_8s_8s_14_1_1_U402                                             |hls_dummy_mul_8s_8s_14_1_1_543                                                             |    16|
|1136  |    mul_8s_8s_14_1_1_U403                                             |hls_dummy_mul_8s_8s_14_1_1_544                                                             |    16|
|1137  |    mul_8s_8s_14_1_1_U404                                             |hls_dummy_mul_8s_8s_14_1_1_545                                                             |    17|
|1138  |    mul_8s_8s_14_1_1_U405                                             |hls_dummy_mul_8s_8s_14_1_1_546                                                             |    17|
|1139  |    mul_8s_8s_14_1_1_U406                                             |hls_dummy_mul_8s_8s_14_1_1_547                                                             |    16|
|1140  |    mul_8s_8s_14_1_1_U407                                             |hls_dummy_mul_8s_8s_14_1_1_548                                                             |    16|
|1141  |    mul_8s_8s_14_1_1_U408                                             |hls_dummy_mul_8s_8s_14_1_1_549                                                             |    16|
|1142  |    mul_8s_8s_14_1_1_U409                                             |hls_dummy_mul_8s_8s_14_1_1_550                                                             |    16|
|1143  |    mul_8s_8s_14_1_1_U410                                             |hls_dummy_mul_8s_8s_14_1_1_551                                                             |    16|
|1144  |    mul_8s_8s_14_1_1_U411                                             |hls_dummy_mul_8s_8s_14_1_1_552                                                             |    17|
|1145  |    mul_8s_8s_14_1_1_U412                                             |hls_dummy_mul_8s_8s_14_1_1_553                                                             |    16|
|1146  |    mul_8s_8s_14_1_1_U413                                             |hls_dummy_mul_8s_8s_14_1_1_554                                                             |    16|
|1147  |    mul_8s_8s_14_1_1_U414                                             |hls_dummy_mul_8s_8s_14_1_1_555                                                             |    16|
|1148  |    mul_8s_8s_14_1_1_U415                                             |hls_dummy_mul_8s_8s_14_1_1_556                                                             |    16|
|1149  |    mul_8s_8s_14_1_1_U416                                             |hls_dummy_mul_8s_8s_14_1_1_557                                                             |    16|
|1150  |    mul_8s_8s_14_1_1_U417                                             |hls_dummy_mul_8s_8s_14_1_1_558                                                             |    17|
|1151  |    mul_8s_8s_14_1_1_U418                                             |hls_dummy_mul_8s_8s_14_1_1_559                                                             |    16|
|1152  |    mul_8s_8s_14_1_1_U419                                             |hls_dummy_mul_8s_8s_14_1_1_560                                                             |    16|
|1153  |    mul_8s_8s_14_1_1_U420                                             |hls_dummy_mul_8s_8s_14_1_1_561                                                             |    16|
|1154  |    mul_8s_8s_14_1_1_U421                                             |hls_dummy_mul_8s_8s_14_1_1_562                                                             |    16|
|1155  |    mul_8s_8s_14_1_1_U422                                             |hls_dummy_mul_8s_8s_14_1_1_563                                                             |    16|
|1156  |    mul_8s_8s_14_1_1_U423                                             |hls_dummy_mul_8s_8s_14_1_1_564                                                             |    17|
|1157  |    mul_8s_8s_14_1_1_U424                                             |hls_dummy_mul_8s_8s_14_1_1_565                                                             |    16|
|1158  |    mul_8s_8s_14_1_1_U425                                             |hls_dummy_mul_8s_8s_14_1_1_566                                                             |    16|
|1159  |    mul_8s_8s_14_1_1_U426                                             |hls_dummy_mul_8s_8s_14_1_1_567                                                             |    16|
|1160  |    mul_8s_8s_14_1_1_U427                                             |hls_dummy_mul_8s_8s_14_1_1_568                                                             |    16|
|1161  |    mul_8s_8s_14_1_1_U428                                             |hls_dummy_mul_8s_8s_14_1_1_569                                                             |    16|
|1162  |    mul_8s_8s_14_1_1_U429                                             |hls_dummy_mul_8s_8s_14_1_1_570                                                             |    16|
|1163  |    mul_8s_8s_14_1_1_U430                                             |hls_dummy_mul_8s_8s_14_1_1_571                                                             |    16|
|1164  |    mul_8s_8s_14_1_1_U431                                             |hls_dummy_mul_8s_8s_14_1_1_572                                                             |    16|
|1165  |    mul_8s_8s_14_1_1_U432                                             |hls_dummy_mul_8s_8s_14_1_1_573                                                             |    16|
|1166  |    mul_8s_8s_14_1_1_U433                                             |hls_dummy_mul_8s_8s_14_1_1_574                                                             |    16|
|1167  |    mul_8s_8s_14_1_1_U434                                             |hls_dummy_mul_8s_8s_14_1_1_575                                                             |    16|
|1168  |    mul_8s_8s_14_1_1_U435                                             |hls_dummy_mul_8s_8s_14_1_1_576                                                             |    16|
|1169  |    mul_8s_8s_14_1_1_U436                                             |hls_dummy_mul_8s_8s_14_1_1_577                                                             |    16|
|1170  |    mul_8s_8s_14_1_1_U437                                             |hls_dummy_mul_8s_8s_14_1_1_578                                                             |    16|
|1171  |    mul_8s_8s_14_1_1_U438                                             |hls_dummy_mul_8s_8s_14_1_1_579                                                             |    16|
|1172  |    mul_8s_8s_14_1_1_U439                                             |hls_dummy_mul_8s_8s_14_1_1_580                                                             |    16|
|1173  |    mul_8s_8s_14_1_1_U440                                             |hls_dummy_mul_8s_8s_14_1_1_581                                                             |    16|
|1174  |    mul_8s_8s_14_1_1_U441                                             |hls_dummy_mul_8s_8s_14_1_1_582                                                             |    16|
|1175  |    mul_8s_8s_14_1_1_U442                                             |hls_dummy_mul_8s_8s_14_1_1_583                                                             |     2|
|1176  |    mul_8s_8s_14_1_1_U443                                             |hls_dummy_mul_8s_8s_14_1_1_584                                                             |    22|
|1177  |    mul_8s_8s_14_1_1_U444                                             |hls_dummy_mul_8s_8s_14_1_1_585                                                             |    17|
|1178  |    mul_8s_8s_14_1_1_U446                                             |hls_dummy_mul_8s_8s_14_1_1_586                                                             |    22|
|1179  |    mul_8s_8s_14_1_1_U447                                             |hls_dummy_mul_8s_8s_14_1_1_587                                                             |    17|
|1180  |    mul_8s_8s_14_1_1_U448                                             |hls_dummy_mul_8s_8s_14_1_1_588                                                             |    22|
|1181  |    mul_8s_8s_14_1_1_U449                                             |hls_dummy_mul_8s_8s_14_1_1_589                                                             |    17|
|1182  |    mul_8s_8s_14_1_1_U450                                             |hls_dummy_mul_8s_8s_14_1_1_590                                                             |    16|
|1183  |    mul_8s_8s_14_1_1_U451                                             |hls_dummy_mul_8s_8s_14_1_1_591                                                             |    26|
|1184  |    mul_8s_8s_14_1_1_U452                                             |hls_dummy_mul_8s_8s_14_1_1_592                                                             |    22|
|1185  |    mul_8s_8s_14_1_1_U453                                             |hls_dummy_mul_8s_8s_14_1_1_593                                                             |    17|
|1186  |    mul_8s_8s_14_1_1_U454                                             |hls_dummy_mul_8s_8s_14_1_1_594                                                             |    16|
|1187  |    mul_8s_8s_14_1_1_U456                                             |hls_dummy_mul_8s_8s_14_1_1_595                                                             |    22|
|1188  |    mul_8s_8s_14_1_1_U457                                             |hls_dummy_mul_8s_8s_14_1_1_596                                                             |    17|
|1189  |    mul_8s_8s_14_1_1_U458                                             |hls_dummy_mul_8s_8s_14_1_1_597                                                             |    16|
|1190  |    mul_8s_8s_14_1_1_U459                                             |hls_dummy_mul_8s_8s_14_1_1_598                                                             |    22|
|1191  |    mul_8s_8s_14_1_1_U460                                             |hls_dummy_mul_8s_8s_14_1_1_599                                                             |    17|
|1192  |    mul_8s_8s_14_1_1_U461                                             |hls_dummy_mul_8s_8s_14_1_1_600                                                             |    16|
|1193  |    mul_8s_8s_14_1_1_U462                                             |hls_dummy_mul_8s_8s_14_1_1_601                                                             |    26|
|1194  |    mul_8s_8s_14_1_1_U463                                             |hls_dummy_mul_8s_8s_14_1_1_602                                                             |    22|
|1195  |    mul_8s_8s_14_1_1_U464                                             |hls_dummy_mul_8s_8s_14_1_1_603                                                             |    17|
|1196  |    mul_8s_8s_14_1_1_U465                                             |hls_dummy_mul_8s_8s_14_1_1_604                                                             |    16|
|1197  |    mul_8s_8s_14_1_1_U467                                             |hls_dummy_mul_8s_8s_14_1_1_605                                                             |    22|
|1198  |    mul_8s_8s_14_1_1_U468                                             |hls_dummy_mul_8s_8s_14_1_1_606                                                             |    17|
|1199  |    mul_8s_8s_14_1_1_U469                                             |hls_dummy_mul_8s_8s_14_1_1_607                                                             |    16|
|1200  |    mul_8s_8s_14_1_1_U470                                             |hls_dummy_mul_8s_8s_14_1_1_608                                                             |    22|
|1201  |    mul_8s_8s_14_1_1_U471                                             |hls_dummy_mul_8s_8s_14_1_1_609                                                             |    17|
|1202  |    mul_8s_8s_14_1_1_U472                                             |hls_dummy_mul_8s_8s_14_1_1_610                                                             |    16|
|1203  |    mul_8s_8s_14_1_1_U473                                             |hls_dummy_mul_8s_8s_14_1_1_611                                                             |    26|
|1204  |    mul_8s_8s_14_1_1_U474                                             |hls_dummy_mul_8s_8s_14_1_1_612                                                             |    22|
|1205  |    mul_8s_8s_14_1_1_U475                                             |hls_dummy_mul_8s_8s_14_1_1_613                                                             |    17|
|1206  |    mul_8s_8s_14_1_1_U476                                             |hls_dummy_mul_8s_8s_14_1_1_614                                                             |    16|
|1207  |    mul_8s_8s_14_1_1_U478                                             |hls_dummy_mul_8s_8s_14_1_1_615                                                             |    22|
|1208  |    mul_8s_8s_14_1_1_U479                                             |hls_dummy_mul_8s_8s_14_1_1_616                                                             |    17|
|1209  |    mul_8s_8s_14_1_1_U480                                             |hls_dummy_mul_8s_8s_14_1_1_617                                                             |    16|
|1210  |    mul_8s_8s_14_1_1_U481                                             |hls_dummy_mul_8s_8s_14_1_1_618                                                             |    22|
|1211  |    mul_8s_8s_14_1_1_U482                                             |hls_dummy_mul_8s_8s_14_1_1_619                                                             |    17|
|1212  |    mul_8s_8s_14_1_1_U483                                             |hls_dummy_mul_8s_8s_14_1_1_620                                                             |    16|
|1213  |    mul_8s_8s_14_1_1_U484                                             |hls_dummy_mul_8s_8s_14_1_1_621                                                             |     2|
|1214  |    mul_8s_8s_14_1_1_U485                                             |hls_dummy_mul_8s_8s_14_1_1_622                                                             |    17|
|1215  |    mul_8s_8s_14_1_1_U486                                             |hls_dummy_mul_8s_8s_14_1_1_623                                                             |    16|
|1216  |    mul_8s_8s_14_1_1_U488                                             |hls_dummy_mul_8s_8s_14_1_1_624                                                             |    17|
|1217  |    mul_8s_8s_14_1_1_U489                                             |hls_dummy_mul_8s_8s_14_1_1_625                                                             |    16|
|1218  |    mul_8s_8s_14_1_1_U490                                             |hls_dummy_mul_8s_8s_14_1_1_626                                                             |    57|
|1219  |    mul_8s_8s_14_1_1_U491                                             |hls_dummy_mul_8s_8s_14_1_1_627                                                             |    55|
|1220  |    mul_8s_8s_14_1_1_U492                                             |hls_dummy_mul_8s_8s_14_1_1_628                                                             |    48|
|1221  |    mul_8s_8s_14_1_1_U493                                             |hls_dummy_mul_8s_8s_14_1_1_629                                                             |     2|
|1222  |    mul_8s_8s_14_1_1_U494                                             |hls_dummy_mul_8s_8s_14_1_1_630                                                             |    57|
|1223  |    mul_8s_8s_14_1_1_U495                                             |hls_dummy_mul_8s_8s_14_1_1_631                                                             |    48|
|1224  |    mul_8s_8s_14_1_1_U497                                             |hls_dummy_mul_8s_8s_14_1_1_632                                                             |    61|
|1225  |    mul_8s_8s_14_1_1_U498                                             |hls_dummy_mul_8s_8s_14_1_1_633                                                             |    48|
|1226  |    mul_8s_8s_14_1_1_U499                                             |hls_dummy_mul_8s_8s_14_1_1_634                                                             |    59|
|1227  |    mul_8s_8s_14_1_1_U500                                             |hls_dummy_mul_8s_8s_14_1_1_635                                                             |    48|
|1228  |    mul_8s_8s_14_1_1_U501                                             |hls_dummy_mul_8s_8s_14_1_1_636                                                             |    57|
|1229  |    mul_8s_8s_14_1_1_U502                                             |hls_dummy_mul_8s_8s_14_1_1_637                                                             |    26|
|1230  |    mul_8s_8s_14_1_1_U503                                             |hls_dummy_mul_8s_8s_14_1_1_638                                                             |    59|
|1231  |    mul_8s_8s_14_1_1_U504                                             |hls_dummy_mul_8s_8s_14_1_1_639                                                             |    48|
|1232  |    mul_8s_8s_14_1_1_U505                                             |hls_dummy_mul_8s_8s_14_1_1_640                                                             |    63|
|1233  |    mul_8s_8s_14_1_1_U507                                             |hls_dummy_mul_8s_8s_14_1_1_641                                                             |    61|
|1234  |    mul_8s_8s_14_1_1_U508                                             |hls_dummy_mul_8s_8s_14_1_1_642                                                             |    48|
|1235  |    mul_8s_8s_14_1_1_U509                                             |hls_dummy_mul_8s_8s_14_1_1_643                                                             |    59|
|1236  |    mul_8s_8s_14_1_1_U510                                             |hls_dummy_mul_8s_8s_14_1_1_644                                                             |    59|
|1237  |    mul_8s_8s_14_1_1_U511                                             |hls_dummy_mul_8s_8s_14_1_1_645                                                             |    48|
|1238  |    mul_8s_8s_14_1_1_U512                                             |hls_dummy_mul_8s_8s_14_1_1_646                                                             |    61|
|1239  |    mul_8s_8s_14_1_1_U513                                             |hls_dummy_mul_8s_8s_14_1_1_647                                                             |    26|
|1240  |    mul_8s_8s_14_1_1_U514                                             |hls_dummy_mul_8s_8s_14_1_1_648                                                             |    57|
|1241  |    mul_8s_8s_14_1_1_U515                                             |hls_dummy_mul_8s_8s_14_1_1_649                                                             |    48|
|1242  |    mul_8s_8s_14_1_1_U516                                             |hls_dummy_mul_8s_8s_14_1_1_650                                                             |    57|
|1243  |    mul_8s_8s_14_1_1_U518                                             |hls_dummy_mul_8s_8s_14_1_1_651                                                             |    61|
|1244  |    mul_8s_8s_14_1_1_U519                                             |hls_dummy_mul_8s_8s_14_1_1_652                                                             |    48|
|1245  |    mul_8s_8s_14_1_1_U520                                             |hls_dummy_mul_8s_8s_14_1_1_653                                                             |    61|
|1246  |    mul_8s_8s_14_1_1_U521                                             |hls_dummy_mul_8s_8s_14_1_1_654                                                             |    61|
|1247  |    mul_8s_8s_14_1_1_U522                                             |hls_dummy_mul_8s_8s_14_1_1_655                                                             |    48|
|1248  |    mul_8s_8s_14_1_1_U523                                             |hls_dummy_mul_8s_8s_14_1_1_656                                                             |    63|
|1249  |    mul_8s_8s_14_1_1_U524                                             |hls_dummy_mul_8s_8s_14_1_1_657                                                             |    26|
|1250  |    mul_8s_8s_14_1_1_U525                                             |hls_dummy_mul_8s_8s_14_1_1_658                                                             |    57|
|1251  |    mul_8s_8s_14_1_1_U526                                             |hls_dummy_mul_8s_8s_14_1_1_659                                                             |    48|
|1252  |    mul_8s_8s_14_1_1_U527                                             |hls_dummy_mul_8s_8s_14_1_1_660                                                             |    57|
|1253  |    mul_8s_8s_14_1_1_U529                                             |hls_dummy_mul_8s_8s_14_1_1_661                                                             |    55|
|1254  |    mul_8s_8s_14_1_1_U530                                             |hls_dummy_mul_8s_8s_14_1_1_662                                                             |    48|
|1255  |    mul_8s_8s_14_1_1_U531                                             |hls_dummy_mul_8s_8s_14_1_1_663                                                             |    55|
|1256  |    mul_8s_8s_14_1_1_U532                                             |hls_dummy_mul_8s_8s_14_1_1_664                                                             |    61|
|1257  |    mul_8s_8s_14_1_1_U533                                             |hls_dummy_mul_8s_8s_14_1_1_665                                                             |    48|
|1258  |    mul_8s_8s_14_1_1_U534                                             |hls_dummy_mul_8s_8s_14_1_1_666                                                             |    61|
|1259  |    mul_8s_8s_14_1_1_U535                                             |hls_dummy_mul_8s_8s_14_1_1_667                                                             |    26|
|1260  |    mul_8s_8s_14_1_1_U536                                             |hls_dummy_mul_8s_8s_14_1_1_668                                                             |    63|
|1261  |    mul_8s_8s_14_1_1_U537                                             |hls_dummy_mul_8s_8s_14_1_1_669                                                             |    48|
|1262  |    mul_8s_8s_14_1_1_U538                                             |hls_dummy_mul_8s_8s_14_1_1_670                                                             |    61|
|1263  |    mul_8s_8s_14_1_1_U540                                             |hls_dummy_mul_8s_8s_14_1_1_671                                                             |    59|
|1264  |    mul_8s_8s_14_1_1_U541                                             |hls_dummy_mul_8s_8s_14_1_1_672                                                             |    48|
|1265  |    mul_8s_8s_14_1_1_U542                                             |hls_dummy_mul_8s_8s_14_1_1_673                                                             |    61|
|1266  |    w4_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_s_w4_ROM_AUTcud | 14198|
|1267  |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4                   |  3760|
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:07 ; elapsed = 00:07:07 . Memory (MB): peak = 5472.523 ; gain = 3008.230 ; free physical = 603480 ; free virtual = 694118
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 361 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:07 ; elapsed = 00:07:07 . Memory (MB): peak = 5472.523 ; gain = 3008.230 ; free physical = 603365 ; free virtual = 694004
Synthesis Optimization Complete : Time (s): cpu = 00:06:07 ; elapsed = 00:07:07 . Memory (MB): peak = 5472.531 ; gain = 3008.230 ; free physical = 603355 ; free virtual = 693993
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5472.531 ; gain = 0.000 ; free physical = 615814 ; free virtual = 706497
INFO: [Netlist 29-17] Analyzing 4641 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q188_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q191_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q199_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q202_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q210_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q213_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q214_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q219_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q228_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q232_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q235_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q236_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q244_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q247_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q248_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q249_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q258_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q261_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q262_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q263_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q272_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q275_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q276_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q277_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q286_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q289_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q290_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q291_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q300_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q303_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q304_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q305_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q314_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q317_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q318_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q319_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q327_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q331_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q338_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q342_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q349_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_3_5_U0/w4_U/q353_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5528.551 ; gain = 0.000 ; free physical = 615774 ; free virtual = 706589
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1095 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 290 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: 60ce157f
INFO: [Common 17-83] Releasing license: Synthesis
246 Infos, 208 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:42 ; elapsed = 00:07:41 . Memory (MB): peak = 5528.551 ; gain = 3088.145 ; free physical = 615722 ; free virtual = 706537
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 5086.147; main = 4822.182; forked = 357.793
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 6427.980; main = 5528.555; forked = 955.453
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 5592.582 ; gain = 64.031 ; free physical = 615330 ; free virtual = 706269

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8c6625ce

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 5632.160 ; gain = 39.578 ; free physical = 611522 ; free virtual = 703017

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14a9597ac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 5632.160 ; gain = 0.000 ; free physical = 614702 ; free virtual = 706205
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 14 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a1de25e6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5632.160 ; gain = 0.000 ; free physical = 614699 ; free virtual = 706202
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 21 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a5c58aa3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 5632.160 ; gain = 0.000 ; free physical = 609195 ; free virtual = 700698
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1612b714a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 5632.160 ; gain = 0.000 ; free physical = 589980 ; free virtual = 681484
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 132931d0d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 5632.160 ; gain = 0.000 ; free physical = 592737 ; free virtual = 684240
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              14  |                                              0  |
|  Constant propagation         |               8  |              21  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 8c848ec6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 5632.160 ; gain = 0.000 ; free physical = 594165 ; free virtual = 685669

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 42 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 84
Ending PowerOpt Patch Enables Task | Checksum: 8c848ec6

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.96 . Memory (MB): peak = 5847.699 ; gain = 0.000 ; free physical = 610371 ; free virtual = 702130
Ending Power Optimization Task | Checksum: 8c848ec6

Time (s): cpu = 00:01:41 ; elapsed = 00:00:42 . Memory (MB): peak = 5847.699 ; gain = 215.539 ; free physical = 609851 ; free virtual = 701611

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8c848ec6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5847.699 ; gain = 0.000 ; free physical = 609825 ; free virtual = 701584

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5847.699 ; gain = 0.000 ; free physical = 609743 ; free virtual = 701503
Ending Netlist Obfuscation Task | Checksum: 8c848ec6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5847.699 ; gain = 0.000 ; free physical = 609707 ; free virtual = 701466
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:00 ; elapsed = 00:01:24 . Memory (MB): peak = 5847.699 ; gain = 319.148 ; free physical = 609701 ; free virtual = 701460
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Tue Jul 22 17:42:35 2025...
