{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656631204950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656631204951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 19:20:04 2022 " "Processing started: Thu Jun 30 19:20:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656631204951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656631204951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656631204951 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1656631205385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205881 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8bitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-rtl " "Found design unit 1: eightBitRegister-rtl" {  } { { "8bitregister.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/8bitregister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205885 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "8bitregister.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/8bitregister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator8_bit-dataflow " "Found design unit 1: comparator8_bit-dataflow" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/comparator8_bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205889 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator8_bit " "Found entity 1: comparator8_bit" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/comparator8_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1bit-rtl " "Found design unit 1: MUX2_1bit-rtl" {  } { { "MUX2_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX2_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205894 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1bit " "Found entity 1: MUX2_1bit" {  } { { "MUX2_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX2_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-rtl " "Found design unit 1: fullAdder-rtl" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/fullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205898 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_1bit-rtl " "Found design unit 1: MUX4_1bit-rtl" {  } { { "MUX4_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX4_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205902 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1bit " "Found entity 1: MUX4_1bit" {  } { { "MUX4_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX4_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/topLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8_1bit-rtl " "Found design unit 1: MUX8_1bit-rtl" {  } { { "MUX8_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX8_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205910 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8_1bit " "Found entity 1: MUX8_1bit" {  } { { "MUX8_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX8_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluCU-rtl " "Found design unit 1: aluCU-rtl" {  } { { "aluCU.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/aluCU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205913 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluCU " "Found entity 1: aluCU" {  } { { "aluCU.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/aluCU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-rtl " "Found design unit 1: ControlUnit-rtl" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/ControlUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205916 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8_8bit-rtl " "Found design unit 1: MUX8_8bit-rtl" {  } { { "MUX8_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX8_8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205920 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8_8bit " "Found entity 1: MUX8_8bit" {  } { { "MUX8_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX8_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder_8bit-rtl " "Found design unit 1: fullAdder_8bit-rtl" {  } { { "fullAdder_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/fullAdder_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205923 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_8bit " "Found entity 1: fullAdder_8bit" {  } { { "fullAdder_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/fullAdder_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "ALU.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205927 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub_8bit-rtl " "Found design unit 1: AddSub_8bit-rtl" {  } { { "AddSub_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/AddSub_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205931 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub_8bit " "Found entity 1: AddSub_8bit" {  } { { "AddSub_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/AddSub_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-rtl " "Found design unit 1: SignExtend-rtl" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/SignExtend.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205938 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/SignExtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder_32bit-rtl " "Found design unit 1: fullAdder_32bit-rtl" {  } { { "fullAdder_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/fullAdder_32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205941 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_32bit " "Found entity 1: fullAdder_32bit" {  } { { "fullAdder_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/fullAdder_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleproc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file singlecycleproc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProc " "Found entity 1: singleCycleProc" {  } { { "singleCycleProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_32bit-rtl " "Found design unit 1: MUX2_32bit-rtl" {  } { { "MUX2_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX2_32bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205948 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_32bit " "Found entity 1: MUX2_32bit" {  } { { "MUX2_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX2_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32bit-rtl " "Found design unit 1: reg_32bit-rtl" {  } { { "reg_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/reg_32bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205951 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_32bit " "Found entity 1: reg_32bit" {  } { { "reg_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/reg_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_8bit-rtl " "Found design unit 1: MUX2_8bit-rtl" {  } { { "MUX2_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX2_8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205955 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_8bit " "Found entity 1: MUX2_8bit" {  } { { "MUX2_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX2_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-rtl " "Found design unit 1: RegisterFile-rtl" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/RegisterFile.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205959 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/RegisterFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode3x8-rtl " "Found design unit 1: Decode3x8-rtl" {  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/Decode3x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205962 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode3x8 " "Found entity 1: Decode3x8" {  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/Decode3x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode2x4-rtl " "Found design unit 1: Decode2x4-rtl" {  } { { "Decode2x4.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/Decode2x4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205966 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode2x4 " "Found entity 1: Decode2x4" {  } { { "Decode2x4.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/Decode2x4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode5x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode5x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode5x32-rtl " "Found design unit 1: Decode5x32-rtl" {  } { { "Decode5x32.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/Decode5x32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205970 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode5x32 " "Found entity 1: Decode5x32" {  } { { "Decode5x32.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/Decode5x32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_8bit-rtl " "Found design unit 1: MUX4_8bit-rtl" {  } { { "MUX4_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX4_8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205973 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_8bit " "Found entity 1: MUX4_8bit" {  } { { "MUX4_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX4_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX32_8bit-rtl " "Found design unit 1: MUX32_8bit-rtl" {  } { { "MUX32_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX32_8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205977 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX32_8bit " "Found entity 1: MUX32_8bit" {  } { { "MUX32_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX32_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8bit-rtl " "Found design unit 1: reg_8bit-rtl" {  } { { "reg_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/reg_8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205980 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit " "Found entity 1: reg_8bit" {  } { { "reg_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/reg_8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_5bit-rtl " "Found design unit 1: MUX2_5bit-rtl" {  } { { "MUX2_5bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX2_5bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205984 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_5bit " "Found entity 1: MUX2_5bit" {  } { { "MUX2_5bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX2_5bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test1 " "Found entity 1: test1" {  } { { "test1.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/test1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631205987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631205987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singleCycleProc " "Elaborating entity \"singleCycleProc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1656631206793 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst " "Primitive \"GND\" of instance \"inst\" not used" {  } { { "singleCycleProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { 384 1128 1160 416 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1656631206818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnit\"" {  } { { "singleCycleProc.bdf" "ControlUnit" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { -232 584 792 -24 "ControlUnit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631206836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:InstructionMemory " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:InstructionMemory\"" {  } { { "singleCycleProc.bdf" "InstructionMemory" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { 192 256 368 288 "InstructionMemory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631206868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:InstructionMemory " "Elaborated megafunction instantiation \"LPM_ROM:InstructionMemory\"" {  } { { "singleCycleProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { 192 256 368 288 "InstructionMemory" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656631206871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:InstructionMemory " "Instantiated megafunction \"LPM_ROM:InstructionMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631206872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE InstMem.mif " "Parameter \"LPM_FILE\" = \"InstMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631206872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631206872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631206872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631206872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631206872 ""}  } { { "singleCycleProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { 192 256 368 288 "InstructionMemory" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1656631206872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:InstructionMemory\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:InstructionMemory\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631206941 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:InstructionMemory\|altrom:srom LPM_ROM:InstructionMemory " "Elaborated megafunction instantiation \"LPM_ROM:InstructionMemory\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:InstructionMemory\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "singleCycleProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { 192 256 368 288 "InstructionMemory" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631206944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:InstructionMemory\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:InstructionMemory\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631206987 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:InstructionMemory\|altrom:srom\|altsyncram:rom_block LPM_ROM:InstructionMemory " "Elaborated megafunction instantiation \"LPM_ROM:InstructionMemory\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:InstructionMemory\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "singleCycleProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { 192 256 368 288 "InstructionMemory" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qd01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qd01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qd01 " "Found entity 1: altsyncram_qd01" {  } { { "db/altsyncram_qd01.tdf" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/db/altsyncram_qd01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631207097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631207097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qd01 LPM_ROM:InstructionMemory\|altrom:srom\|altsyncram:rom_block\|altsyncram_qd01:auto_generated " "Elaborating entity \"altsyncram_qd01\" for hierarchy \"LPM_ROM:InstructionMemory\|altrom:srom\|altsyncram:rom_block\|altsyncram_qd01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister eightBitRegister:PC " "Elaborating entity \"eightBitRegister\" for hierarchy \"eightBitRegister:PC\"" {  } { { "singleCycleProc.bdf" "PC" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { 184 -8 200 296 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue 8bitregister.vhd(15) " "Verilog HDL or VHDL warning at 8bitregister.vhd(15): object \"int_notValue\" assigned a value but never read" {  } { { "8bitregister.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/8bitregister.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656631207108 "|singleCycleProc|eightBitRegister:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 eightBitRegister:PC\|enARdFF_2:bit7 " "Elaborating entity \"enARdFF_2\" for hierarchy \"eightBitRegister:PC\|enARdFF_2:bit7\"" {  } { { "8bitregister.vhd" "bit7" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/8bitregister.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_8bit MUX2_8bit:JumpMUX " "Elaborating entity \"MUX2_8bit\" for hierarchy \"MUX2_8bit:JumpMUX\"" {  } { { "singleCycleProc.bdf" "JumpMUX" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { -264 1472 1632 -152 "JumpMUX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1bit MUX2_8bit:JumpMUX\|MUX2_1bit:mux0 " "Elaborating entity \"MUX2_1bit\" for hierarchy \"MUX2_8bit:JumpMUX\|MUX2_1bit:mux0\"" {  } { { "MUX2_8bit.vhd" "mux0" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX2_8bit.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst3\"" {  } { { "singleCycleProc.bdf" "inst3" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { 0 944 1168 112 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AddSubCout ALU.vhd(15) " "Verilog HDL or VHDL warning at ALU.vhd(15): object \"AddSubCout\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/ALU.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656631207157 "|topLevel|ALU:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator8_bit ALU:inst3\|comparator8_bit:comparator " "Elaborating entity \"comparator8_bit\" for hierarchy \"ALU:inst3\|comparator8_bit:comparator\"" {  } { { "ALU.vhd" "comparator" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/ALU.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207159 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outs comparator8_bit.vhd(22) " "VHDL Process Statement warning at comparator8_bit.vhd(22): signal \"outs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/comparator8_bit.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1656631207161 "|topLevel|ALU:inst1|comparator8_bit:comparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outs comparator8_bit.vhd(23) " "VHDL Process Statement warning at comparator8_bit.vhd(23): signal \"outs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/comparator8_bit.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1656631207161 "|topLevel|ALU:inst1|comparator8_bit:comparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outs comparator8_bit.vhd(24) " "VHDL Process Statement warning at comparator8_bit.vhd(24): signal \"outs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/comparator8_bit.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1656631207161 "|topLevel|ALU:inst1|comparator8_bit:comparator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outs comparator8_bit.vhd(13) " "VHDL Process Statement warning at comparator8_bit.vhd(13): inferring latch(es) for signal or variable \"outs\", which holds its previous value in one or more paths through the process" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/comparator8_bit.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1656631207161 "|topLevel|ALU:inst1|comparator8_bit:comparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outs\[0\] comparator8_bit.vhd(13) " "Inferred latch for \"outs\[0\]\" at comparator8_bit.vhd(13)" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/comparator8_bit.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1656631207161 "|topLevel|ALU:inst1|comparator8_bit:comparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outs\[1\] comparator8_bit.vhd(13) " "Inferred latch for \"outs\[1\]\" at comparator8_bit.vhd(13)" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/comparator8_bit.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1656631207161 "|topLevel|ALU:inst1|comparator8_bit:comparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outs\[2\] comparator8_bit.vhd(13) " "Inferred latch for \"outs\[2\]\" at comparator8_bit.vhd(13)" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/comparator8_bit.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1656631207161 "|topLevel|ALU:inst1|comparator8_bit:comparator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub_8bit ALU:inst3\|AddSub_8bit:fa " "Elaborating entity \"AddSub_8bit\" for hierarchy \"ALU:inst3\|AddSub_8bit:fa\"" {  } { { "ALU.vhd" "fa" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/ALU.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder ALU:inst3\|AddSub_8bit:fa\|fullAdder:fa0 " "Elaborating entity \"fullAdder\" for hierarchy \"ALU:inst3\|AddSub_8bit:fa\|fullAdder:fa0\"" {  } { { "AddSub_8bit.vhd" "fa0" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/AddSub_8bit.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_8bit ALU:inst3\|MUX8_8bit:mux " "Elaborating entity \"MUX8_8bit\" for hierarchy \"ALU:inst3\|MUX8_8bit:mux\"" {  } { { "ALU.vhd" "mux" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/ALU.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_1bit ALU:inst3\|MUX8_8bit:mux\|MUX8_1bit:m0 " "Elaborating entity \"MUX8_1bit\" for hierarchy \"ALU:inst3\|MUX8_8bit:mux\|MUX8_1bit:m0\"" {  } { { "MUX8_8bit.vhd" "m0" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX8_8bit.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1bit ALU:inst3\|MUX8_8bit:mux\|MUX8_1bit:m0\|MUX4_1bit:mux03 " "Elaborating entity \"MUX4_1bit\" for hierarchy \"ALU:inst3\|MUX8_8bit:mux\|MUX8_1bit:m0\|MUX4_1bit:mux03\"" {  } { { "MUX8_1bit.vhd" "mux03" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX8_1bit.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RegFile\"" {  } { { "singleCycleProc.bdf" "RegFile" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { 0 592 824 176 "RegFile" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode5x32 RegisterFile:RegFile\|Decode5x32:decodeTop " "Elaborating entity \"Decode5x32\" for hierarchy \"RegisterFile:RegFile\|Decode5x32:decodeTop\"" {  } { { "RegisterFile.vhd" "decodeTop" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/RegisterFile.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode2x4 RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode2x4:dec04 " "Elaborating entity \"Decode2x4\" for hierarchy \"RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode2x4:dec04\"" {  } { { "Decode5x32.vhd" "dec04" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/Decode5x32.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode3x8 RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07 " "Elaborating entity \"Decode3x8\" for hierarchy \"RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\"" {  } { { "Decode5x32.vhd" "dec07" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/Decode5x32.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32_8bit RegisterFile:RegFile\|MUX32_8bit:Mux1 " "Elaborating entity \"MUX32_8bit\" for hierarchy \"RegisterFile:RegFile\|MUX32_8bit:Mux1\"" {  } { { "RegisterFile.vhd" "Mux1" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/RegisterFile.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_8bit RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX4_8bit:MUXTop " "Elaborating entity \"MUX4_8bit\" for hierarchy \"RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX4_8bit:MUXTop\"" {  } { { "MUX32_8bit.vhd" "MUXTop" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX32_8bit.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631207701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ LPM_RAM_DQ:DataMemory " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"LPM_RAM_DQ:DataMemory\"" {  } { { "singleCycleProc.bdf" "DataMemory" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { -8 1256 1376 104 "DataMemory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631208214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_DQ:DataMemory " "Elaborated megafunction instantiation \"LPM_RAM_DQ:DataMemory\"" {  } { { "singleCycleProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { -8 1256 1376 104 "DataMemory" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656631208215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_DQ:DataMemory " "Instantiated megafunction \"LPM_RAM_DQ:DataMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631208215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE dataMem.mif " "Parameter \"LPM_FILE\" = \"dataMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631208215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631208215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631208215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631208215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631208215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631208215 ""}  } { { "singleCycleProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { -8 1256 1376 104 "DataMemory" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1656631208215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_DQ:DataMemory\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_DQ:DataMemory\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631208243 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "singleCycleProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { -8 1256 1376 104 "DataMemory" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1656631208246 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:DataMemory\|altram:sram LPM_RAM_DQ:DataMemory " "Elaborated megafunction instantiation \"LPM_RAM_DQ:DataMemory\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_DQ:DataMemory\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "singleCycleProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { -8 1256 1376 104 "DataMemory" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631208248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_DQ:DataMemory\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_DQ:DataMemory\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631208259 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:DataMemory\|altram:sram\|altsyncram:ram_block LPM_RAM_DQ:DataMemory " "Elaborated megafunction instantiation \"LPM_RAM_DQ:DataMemory\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_DQ:DataMemory\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "singleCycleProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { -8 1256 1376 104 "DataMemory" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631208285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1u91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1u91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1u91 " "Found entity 1: altsyncram_1u91" {  } { { "db/altsyncram_1u91.tdf" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/db/altsyncram_1u91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656631208352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656631208352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1u91 LPM_RAM_DQ:DataMemory\|altram:sram\|altsyncram:ram_block\|altsyncram_1u91:auto_generated " "Elaborating entity \"altsyncram_1u91\" for hierarchy \"LPM_RAM_DQ:DataMemory\|altram:sram\|altsyncram:ram_block\|altsyncram_1u91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631208353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_5bit MUX2_5bit:RegDstMUX " "Elaborating entity \"MUX2_5bit\" for hierarchy \"MUX2_5bit:RegDstMUX\"" {  } { { "singleCycleProc.bdf" "RegDstMUX" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { 296 384 544 408 "RegDstMUX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631208359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluCU aluCU:ALUControl " "Elaborating entity \"aluCU\" for hierarchy \"aluCU:ALUControl\"" {  } { { "singleCycleProc.bdf" "ALUControl" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { 208 608 816 288 "ALUControl" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631208382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder_8bit fullAdder_8bit:PCadd4 " "Elaborating entity \"fullAdder_8bit\" for hierarchy \"fullAdder_8bit:PCadd4\"" {  } { { "singleCycleProc.bdf" "PCadd4" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { -40 312 480 72 "PCadd4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631208385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_8bit MUX8_8bit:OutputMux " "Elaborating entity \"MUX8_8bit\" for hierarchy \"MUX8_8bit:OutputMux\"" {  } { { "singleCycleProc.bdf" "OutputMux" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/singleCycleProc.bdf" { { 232 1384 1544 440 "OutputMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656631208413 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2_5bit:RegDstMUX\|MUX2_1bit:mux0\|y~synth " "Found clock multiplexer MUX2_5bit:RegDstMUX\|MUX2_1bit:mux0\|y~synth" {  } { { "MUX2_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX2_1bit.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1656631209245 "|singleCycleProc|MUX2_5bit:RegDstMUX|MUX2_1bit:mux0|y"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2_5bit:RegDstMUX\|MUX2_1bit:mux1\|y~synth " "Found clock multiplexer MUX2_5bit:RegDstMUX\|MUX2_1bit:mux1\|y~synth" {  } { { "MUX2_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX2_1bit.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1656631209245 "|singleCycleProc|MUX2_5bit:RegDstMUX|MUX2_1bit:mux1|y"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2_5bit:RegDstMUX\|MUX2_1bit:mux2\|y~synth " "Found clock multiplexer MUX2_5bit:RegDstMUX\|MUX2_1bit:mux2\|y~synth" {  } { { "MUX2_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX2_1bit.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1656631209245 "|singleCycleProc|MUX2_5bit:RegDstMUX|MUX2_1bit:mux2|y"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2_5bit:RegDstMUX\|MUX2_1bit:mux3\|y~synth " "Found clock multiplexer MUX2_5bit:RegDstMUX\|MUX2_1bit:mux3\|y~synth" {  } { { "MUX2_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX2_1bit.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1656631209245 "|singleCycleProc|MUX2_5bit:RegDstMUX|MUX2_1bit:mux3|y"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ControlUnit:ControlUnit\|RegWrite~synth " "Found clock multiplexer ControlUnit:ControlUnit\|RegWrite~synth" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/ControlUnit.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1656631209245 "|singleCycleProc|ControlUnit:ControlUnit|RegWrite"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX2_5bit:RegDstMUX\|MUX2_1bit:mux4\|y~synth " "Found clock multiplexer MUX2_5bit:RegDstMUX\|MUX2_1bit:mux4\|y~synth" {  } { { "MUX2_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 2/MUX2_1bit.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1656631209245 "|singleCycleProc|MUX2_5bit:RegDstMUX|MUX2_1bit:mux4|y"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1656631209245 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[10\] InstructionOut\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[10\]\" to the node \"InstructionOut\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[9\] InstructionOut\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[9\]\" to the node \"InstructionOut\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[8\] InstructionOut\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[8\]\" to the node \"InstructionOut\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[27\] InstructionOut\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[27\]\" to the node \"InstructionOut\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[26\] InstructionOut\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[26\]\" to the node \"InstructionOut\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[31\] InstructionOut\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[31\]\" to the node \"InstructionOut\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[30\] InstructionOut\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[30\]\" to the node \"InstructionOut\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[29\] InstructionOut\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[29\]\" to the node \"InstructionOut\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[28\] InstructionOut\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[28\]\" to the node \"InstructionOut\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[15\] InstructionOut\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[15\]\" to the node \"InstructionOut\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[20\] InstructionOut\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[20\]\" to the node \"InstructionOut\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[14\] InstructionOut\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[14\]\" to the node \"InstructionOut\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[19\] InstructionOut\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[19\]\" to the node \"InstructionOut\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[13\] InstructionOut\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[13\]\" to the node \"InstructionOut\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[18\] InstructionOut\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[18\]\" to the node \"InstructionOut\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[12\] InstructionOut\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[12\]\" to the node \"InstructionOut\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[17\] InstructionOut\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[17\]\" to the node \"InstructionOut\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[11\] InstructionOut\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[11\]\" to the node \"InstructionOut\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[16\] InstructionOut\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[16\]\" to the node \"InstructionOut\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[1\] InstructionOut\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[1\]\" to the node \"InstructionOut\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[5\] InstructionOut\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[5\]\" to the node \"InstructionOut\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[22\] InstructionOut\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[22\]\" to the node \"InstructionOut\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[21\] InstructionOut\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[21\]\" to the node \"InstructionOut\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[23\] InstructionOut\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[23\]\" to the node \"InstructionOut\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[25\] InstructionOut\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[25\]\" to the node \"InstructionOut\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[24\] InstructionOut\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[24\]\" to the node \"InstructionOut\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[0\] InstructionOut\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[0\]\" to the node \"InstructionOut\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[2\] InstructionOut\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[2\]\" to the node \"InstructionOut\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[3\] InstructionOut\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[3\]\" to the node \"InstructionOut\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[4\] InstructionOut\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[4\]\" to the node \"InstructionOut\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[6\] InstructionOut\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[6\]\" to the node \"InstructionOut\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[7\] InstructionOut\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[7\]\" to the node \"InstructionOut\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[15\] MUX2_5bit:RegDstMUX\|MUX2_1bit:mux4\|y " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[15\]\" to the node \"MUX2_5bit:RegDstMUX\|MUX2_1bit:mux4\|y\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[14\] MUX2_5bit:RegDstMUX\|MUX2_1bit:mux3\|y " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[14\]\" to the node \"MUX2_5bit:RegDstMUX\|MUX2_1bit:mux3\|y\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[13\] MUX2_5bit:RegDstMUX\|MUX2_1bit:mux2\|y " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[13\]\" to the node \"MUX2_5bit:RegDstMUX\|MUX2_1bit:mux2\|y\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[12\] MUX2_5bit:RegDstMUX\|MUX2_1bit:mux1\|y " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[12\]\" to the node \"MUX2_5bit:RegDstMUX\|MUX2_1bit:mux1\|y\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:InstructionMemory\|otri\[11\] MUX2_5bit:RegDstMUX\|MUX2_1bit:mux0\|y " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:InstructionMemory\|otri\[11\]\" to the node \"MUX2_5bit:RegDstMUX\|MUX2_1bit:mux0\|y\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1656631209912 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1656631209912 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[27\] ControlUnit:ControlUnit\|rFormat " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[27\]\" to the node \"ControlUnit:ControlUnit\|rFormat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[26\] ControlUnit:ControlUnit\|rFormat " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[26\]\" to the node \"ControlUnit:ControlUnit\|rFormat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[31\] ControlUnit:ControlUnit\|MemRead " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[31\]\" to the node \"ControlUnit:ControlUnit\|MemRead\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[30\] ControlUnit:ControlUnit\|rFormat " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[30\]\" to the node \"ControlUnit:ControlUnit\|rFormat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[29\] ControlUnit:ControlUnit\|Jump " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[29\]\" to the node \"ControlUnit:ControlUnit\|Jump\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[28\] ControlUnit:ControlUnit\|lw " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[28\]\" to the node \"ControlUnit:ControlUnit\|lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[20\] RegisterFile:RegFile\|MUX32_8bit:Mux2\|MUX4_8bit:MUXTop\|MUX4_1bit:m2\|y " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[20\]\" to the node \"RegisterFile:RegFile\|MUX32_8bit:Mux2\|MUX4_8bit:MUXTop\|MUX4_1bit:m2\|y\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[19\] RegisterFile:RegFile\|MUX32_8bit:Mux2\|MUX4_8bit:MUXTop\|MUX4_1bit:m2\|y " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[19\]\" to the node \"RegisterFile:RegFile\|MUX32_8bit:Mux2\|MUX4_8bit:MUXTop\|MUX4_1bit:m2\|y\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[18\] MUX2_5bit:RegDstMUX\|MUX2_1bit:mux2\|y " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[18\]\" to the node \"MUX2_5bit:RegDstMUX\|MUX2_1bit:mux2\|y\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[17\] RegisterFile:RegFile\|MUX32_8bit:Mux2\|MUX8_8bit:MUX815\|MUX8_1bit:m1\|MUX4_1bit:mux03\|y " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[17\]\" to the node \"RegisterFile:RegFile\|MUX32_8bit:Mux2\|MUX8_8bit:MUX815\|MUX8_1bit:m1\|MUX4_1bit:mux03\|y\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[16\] RegisterFile:RegFile\|MUX32_8bit:Mux2\|MUX8_8bit:MUX815\|MUX8_1bit:m1\|MUX4_1bit:mux03\|y " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[16\]\" to the node \"RegisterFile:RegFile\|MUX32_8bit:Mux2\|MUX8_8bit:MUX815\|MUX8_1bit:m1\|MUX4_1bit:mux03\|y\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[1\] aluCU:ALUControl\|nextOP " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[1\]\" to the node \"aluCU:ALUControl\|nextOP\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[5\] MUX2_8bit:inst6\|MUX2_1bit:mux5\|y " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[5\]\" to the node \"MUX2_8bit:inst6\|MUX2_1bit:mux5\|y\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[22\] RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX8_8bit:MUX3124\|MUX8_1bit:m6\|MUX4_1bit:mux47\|y " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[22\]\" to the node \"RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX8_8bit:MUX3124\|MUX8_1bit:m6\|MUX4_1bit:mux47\|y\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[21\] RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX8_8bit:MUX3124\|MUX8_1bit:m6\|MUX4_1bit:mux47\|y " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[21\]\" to the node \"RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX8_8bit:MUX3124\|MUX8_1bit:m6\|MUX4_1bit:mux47\|y\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[23\] RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX8_8bit:MUX3124\|MUX8_1bit:m5\|MUX2_1bit:muxtop\|y " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[23\]\" to the node \"RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX8_8bit:MUX3124\|MUX8_1bit:m5\|MUX2_1bit:muxtop\|y\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[25\] RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX4_8bit:MUXTop\|MUX4_1bit:m0\|y " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[25\]\" to the node \"RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX4_8bit:MUXTop\|MUX4_1bit:m0\|y\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[24\] RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX4_8bit:MUXTop\|MUX4_1bit:m0\|y " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[24\]\" to the node \"RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX4_8bit:MUXTop\|MUX4_1bit:m0\|y\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[0\] aluCU:ALUControl\|nextOP " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[0\]\" to the node \"aluCU:ALUControl\|nextOP\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[2\] aluCU:ALUControl\|Operation\[1\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[2\]\" to the node \"aluCU:ALUControl\|Operation\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[3\] aluCU:ALUControl\|nextOP " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[3\]\" to the node \"aluCU:ALUControl\|nextOP\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[4\] MUX2_8bit:inst6\|MUX2_1bit:mux4\|y " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[4\]\" to the node \"MUX2_8bit:inst6\|MUX2_1bit:mux4\|y\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[6\] MUX2_8bit:inst6\|MUX2_1bit:mux6\|y " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[6\]\" to the node \"MUX2_8bit:inst6\|MUX2_1bit:mux6\|y\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:InstructionMemory\|otri\[7\] MUX2_8bit:inst6\|MUX2_1bit:mux7\|y " "Converted the fan-out from the tri-state buffer \"lpm_rom:InstructionMemory\|otri\[7\]\" to the node \"MUX2_8bit:inst6\|MUX2_1bit:mux7\|y\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656631209914 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1656631209914 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1656631210449 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1656631213509 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656631213509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "974 " "Implemented 974 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1656631213682 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1656631213682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "869 " "Implemented 869 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1656631213682 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1656631213682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1656631213682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656631213723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 19:20:13 2022 " "Processing ended: Thu Jun 30 19:20:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656631213723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656631213723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656631213723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656631213723 ""}
