// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
// Date        : Fri Jul 26 00:42:47 2019
// Host        : base running 64-bit Ubuntu 18.04.2 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ roboy_plexus_myoControl_2_0_sim_netlist.v
// Design      : roboy_plexus_myoControl_2_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-3
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PIDController
   (\axi_awaddr_reg[4] ,
    \axi_awaddr_reg[4]_0 ,
    \deadBand_reg[0][27] ,
    \sp_reg[0][27] ,
    \sp_reg[0][27]_0 ,
    \axi_awaddr_reg[8] ,
    \axi_awaddr_reg[2] ,
    \axi_awaddr_reg[7] ,
    \axi_awaddr_reg[8]_0 ,
    \axi_awaddr_reg[10] ,
    \axi_awaddr_reg[8]_1 ,
    axi_awready_reg,
    \pwmRef_reg[15]_0 ,
    myocontrol_aclk,
    myocontrol_wdata,
    Q,
    update_controller_prev_reg_0,
    update_controller_prev_reg_1,
    \pwmRef[15]_i_27_0 ,
    \lastError_reg[15]_i_4_0 ,
    \lastError_reg[15]_i_4_1 ,
    \lastError_reg[15]_i_4_2 ,
    \lastError_reg[11]_i_4_0 ,
    \lastError_reg[11]_i_4_1 ,
    \lastError_reg[11]_i_4_2 ,
    \lastError_reg[11]_i_4_3 ,
    \lastError_reg[7]_i_4_0 ,
    \lastError_reg[7]_i_4_1 ,
    \lastError_reg[7]_i_4_2 ,
    \lastError_reg[7]_i_4_3 ,
    \lastError_reg[3]_i_4_0 ,
    \lastError_reg[3]_i_4_1 ,
    \lastError_reg[3]_i_4_2 ,
    \lastError_reg[3]_i_4_3 ,
    O,
    \lastError_reg[11]_i_3_0 ,
    \lastError_reg[7]_i_3_0 ,
    \lastError_reg[3]_i_3_0 ,
    \lastError_reg[0]_0 ,
    \lastError_reg[0]_1 ,
    \lastError_reg[0]_2 ,
    \pwmRef_reg[15]_i_48_0 ,
    \pwmRef_reg[15]_i_49_0 ,
    p_1_in,
    result3__4_0,
    result3__4_1,
    CO,
    result3__3_0,
    \pwmRef_reg[15]_i_6_0 ,
    \pwmRef_reg[15]_i_3_0 ,
    \pwmRef[15]_i_50_0 ,
    \lastError_reg[27]_i_3_0 ,
    result3_0,
    myocontrol_aresetn,
    \counter_reg[0] ,
    \counter_reg[0]_0 ,
    myocontrol_awvalid,
    myocontrol_wvalid);
  output \axi_awaddr_reg[4] ;
  output \axi_awaddr_reg[4]_0 ;
  output [0:0]\deadBand_reg[0][27] ;
  output [0:0]\sp_reg[0][27] ;
  output [0:0]\sp_reg[0][27]_0 ;
  output \axi_awaddr_reg[8] ;
  output \axi_awaddr_reg[2] ;
  output \axi_awaddr_reg[7] ;
  output \axi_awaddr_reg[8]_0 ;
  output \axi_awaddr_reg[10] ;
  output \axi_awaddr_reg[8]_1 ;
  output axi_awready_reg;
  output [15:0]\pwmRef_reg[15]_0 ;
  input myocontrol_aclk;
  input [31:0]myocontrol_wdata;
  input [3:0]Q;
  input update_controller_prev_reg_0;
  input update_controller_prev_reg_1;
  input [31:0]\pwmRef[15]_i_27_0 ;
  input \lastError_reg[15]_i_4_0 ;
  input \lastError_reg[15]_i_4_1 ;
  input \lastError_reg[15]_i_4_2 ;
  input \lastError_reg[11]_i_4_0 ;
  input \lastError_reg[11]_i_4_1 ;
  input \lastError_reg[11]_i_4_2 ;
  input \lastError_reg[11]_i_4_3 ;
  input \lastError_reg[7]_i_4_0 ;
  input \lastError_reg[7]_i_4_1 ;
  input \lastError_reg[7]_i_4_2 ;
  input \lastError_reg[7]_i_4_3 ;
  input \lastError_reg[3]_i_4_0 ;
  input \lastError_reg[3]_i_4_1 ;
  input \lastError_reg[3]_i_4_2 ;
  input \lastError_reg[3]_i_4_3 ;
  input [1:0]O;
  input [3:0]\lastError_reg[11]_i_3_0 ;
  input [3:0]\lastError_reg[7]_i_3_0 ;
  input [3:0]\lastError_reg[3]_i_3_0 ;
  input \lastError_reg[0]_0 ;
  input \lastError_reg[0]_1 ;
  input \lastError_reg[0]_2 ;
  input [3:0]\pwmRef_reg[15]_i_48_0 ;
  input [31:0]\pwmRef_reg[15]_i_49_0 ;
  input [31:0]p_1_in;
  input [3:0]result3__4_0;
  input [3:0]result3__4_1;
  input [0:0]CO;
  input [0:0]result3__3_0;
  input [31:0]\pwmRef_reg[15]_i_6_0 ;
  input [31:0]\pwmRef_reg[15]_i_3_0 ;
  input [31:0]\pwmRef[15]_i_50_0 ;
  input [0:0]\lastError_reg[27]_i_3_0 ;
  input [8:0]result3_0;
  input myocontrol_aresetn;
  input \counter_reg[0] ;
  input \counter_reg[0]_0 ;
  input myocontrol_awvalid;
  input myocontrol_wvalid;

  wire [0:0]CO;
  wire [1:0]O;
  wire [3:0]Q;
  wire \axi_awaddr_reg[10] ;
  wire \axi_awaddr_reg[2] ;
  wire \axi_awaddr_reg[4] ;
  wire \axi_awaddr_reg[4]_0 ;
  wire \axi_awaddr_reg[7] ;
  wire \axi_awaddr_reg[8] ;
  wire \axi_awaddr_reg[8]_0 ;
  wire \axi_awaddr_reg[8]_1 ;
  wire axi_awready_reg;
  wire \counter_reg[0] ;
  wire \counter_reg[0]_0 ;
  wire [0:0]\deadBand_reg[0][27] ;
  wire [27:0]err0;
  wire [27:0]err00_in;
  wire lastError;
  wire \lastError[0]_i_1_n_0 ;
  wire \lastError[10]_i_1_n_0 ;
  wire \lastError[11]_i_10_n_0 ;
  wire \lastError[11]_i_11_n_0 ;
  wire \lastError[11]_i_12_n_0 ;
  wire \lastError[11]_i_13_n_0 ;
  wire \lastError[11]_i_14_n_0 ;
  wire \lastError[11]_i_15_n_0 ;
  wire \lastError[11]_i_16_n_0 ;
  wire \lastError[11]_i_1_n_0 ;
  wire \lastError[11]_i_9_n_0 ;
  wire \lastError[12]_i_1_n_0 ;
  wire \lastError[13]_i_1_n_0 ;
  wire \lastError[14]_i_1_n_0 ;
  wire \lastError[15]_i_10_n_0 ;
  wire \lastError[15]_i_11_n_0 ;
  wire \lastError[15]_i_12_n_0 ;
  wire \lastError[15]_i_13_n_0 ;
  wire \lastError[15]_i_14_n_0 ;
  wire \lastError[15]_i_15_n_0 ;
  wire \lastError[15]_i_16_n_0 ;
  wire \lastError[15]_i_1_n_0 ;
  wire \lastError[15]_i_9_n_0 ;
  wire \lastError[16]_i_1_n_0 ;
  wire \lastError[17]_i_1_n_0 ;
  wire \lastError[18]_i_1_n_0 ;
  wire \lastError[19]_i_10_n_0 ;
  wire \lastError[19]_i_11_n_0 ;
  wire \lastError[19]_i_12_n_0 ;
  wire \lastError[19]_i_13_n_0 ;
  wire \lastError[19]_i_14_n_0 ;
  wire \lastError[19]_i_15_n_0 ;
  wire \lastError[19]_i_16_n_0 ;
  wire \lastError[19]_i_1_n_0 ;
  wire \lastError[19]_i_9_n_0 ;
  wire \lastError[1]_i_1_n_0 ;
  wire \lastError[20]_i_1_n_0 ;
  wire \lastError[21]_i_1_n_0 ;
  wire \lastError[22]_i_1_n_0 ;
  wire \lastError[23]_i_10_n_0 ;
  wire \lastError[23]_i_11_n_0 ;
  wire \lastError[23]_i_12_n_0 ;
  wire \lastError[23]_i_13_n_0 ;
  wire \lastError[23]_i_14_n_0 ;
  wire \lastError[23]_i_15_n_0 ;
  wire \lastError[23]_i_16_n_0 ;
  wire \lastError[23]_i_1_n_0 ;
  wire \lastError[23]_i_9_n_0 ;
  wire \lastError[24]_i_1_n_0 ;
  wire \lastError[25]_i_1_n_0 ;
  wire \lastError[26]_i_1_n_0 ;
  wire \lastError[27]_i_10_n_0 ;
  wire \lastError[27]_i_11_n_0 ;
  wire \lastError[27]_i_12_n_0 ;
  wire \lastError[27]_i_13_n_0 ;
  wire \lastError[27]_i_14_n_0 ;
  wire \lastError[27]_i_15_n_0 ;
  wire \lastError[27]_i_16_n_0 ;
  wire \lastError[27]_i_1_n_0 ;
  wire \lastError[27]_i_9_n_0 ;
  wire \lastError[28]_i_1_n_0 ;
  wire \lastError[29]_i_1_n_0 ;
  wire \lastError[2]_i_1_n_0 ;
  wire \lastError[30]_i_1_n_0 ;
  wire \lastError[31]_i_2_n_0 ;
  wire \lastError[31]_i_3_n_0 ;
  wire \lastError[31]_i_5_n_0 ;
  wire \lastError[31]_i_8_n_0 ;
  wire \lastError[3]_i_10_n_0 ;
  wire \lastError[3]_i_11_n_0 ;
  wire \lastError[3]_i_12_n_0 ;
  wire \lastError[3]_i_13_n_0 ;
  wire \lastError[3]_i_14_n_0 ;
  wire \lastError[3]_i_15_n_0 ;
  wire \lastError[3]_i_16_n_0 ;
  wire \lastError[3]_i_1_n_0 ;
  wire \lastError[3]_i_9_n_0 ;
  wire \lastError[4]_i_1_n_0 ;
  wire \lastError[5]_i_1_n_0 ;
  wire \lastError[6]_i_1_n_0 ;
  wire \lastError[7]_i_10_n_0 ;
  wire \lastError[7]_i_11_n_0 ;
  wire \lastError[7]_i_12_n_0 ;
  wire \lastError[7]_i_13_n_0 ;
  wire \lastError[7]_i_14_n_0 ;
  wire \lastError[7]_i_15_n_0 ;
  wire \lastError[7]_i_16_n_0 ;
  wire \lastError[7]_i_1_n_0 ;
  wire \lastError[7]_i_9_n_0 ;
  wire \lastError[8]_i_1_n_0 ;
  wire \lastError[9]_i_1_n_0 ;
  wire \lastError_reg[0]_0 ;
  wire \lastError_reg[0]_1 ;
  wire \lastError_reg[0]_2 ;
  wire [3:0]\lastError_reg[11]_i_3_0 ;
  wire \lastError_reg[11]_i_3_n_0 ;
  wire \lastError_reg[11]_i_3_n_1 ;
  wire \lastError_reg[11]_i_3_n_2 ;
  wire \lastError_reg[11]_i_3_n_3 ;
  wire \lastError_reg[11]_i_4_0 ;
  wire \lastError_reg[11]_i_4_1 ;
  wire \lastError_reg[11]_i_4_2 ;
  wire \lastError_reg[11]_i_4_3 ;
  wire \lastError_reg[11]_i_4_n_0 ;
  wire \lastError_reg[11]_i_4_n_1 ;
  wire \lastError_reg[11]_i_4_n_2 ;
  wire \lastError_reg[11]_i_4_n_3 ;
  wire \lastError_reg[15]_i_3_n_0 ;
  wire \lastError_reg[15]_i_3_n_1 ;
  wire \lastError_reg[15]_i_3_n_2 ;
  wire \lastError_reg[15]_i_3_n_3 ;
  wire \lastError_reg[15]_i_4_0 ;
  wire \lastError_reg[15]_i_4_1 ;
  wire \lastError_reg[15]_i_4_2 ;
  wire \lastError_reg[15]_i_4_n_0 ;
  wire \lastError_reg[15]_i_4_n_1 ;
  wire \lastError_reg[15]_i_4_n_2 ;
  wire \lastError_reg[15]_i_4_n_3 ;
  wire \lastError_reg[19]_i_3_n_0 ;
  wire \lastError_reg[19]_i_3_n_1 ;
  wire \lastError_reg[19]_i_3_n_2 ;
  wire \lastError_reg[19]_i_3_n_3 ;
  wire \lastError_reg[19]_i_4_n_0 ;
  wire \lastError_reg[19]_i_4_n_1 ;
  wire \lastError_reg[19]_i_4_n_2 ;
  wire \lastError_reg[19]_i_4_n_3 ;
  wire \lastError_reg[23]_i_3_n_0 ;
  wire \lastError_reg[23]_i_3_n_1 ;
  wire \lastError_reg[23]_i_3_n_2 ;
  wire \lastError_reg[23]_i_3_n_3 ;
  wire \lastError_reg[23]_i_4_n_0 ;
  wire \lastError_reg[23]_i_4_n_1 ;
  wire \lastError_reg[23]_i_4_n_2 ;
  wire \lastError_reg[23]_i_4_n_3 ;
  wire [0:0]\lastError_reg[27]_i_3_0 ;
  wire \lastError_reg[27]_i_3_n_1 ;
  wire \lastError_reg[27]_i_3_n_2 ;
  wire \lastError_reg[27]_i_3_n_3 ;
  wire \lastError_reg[27]_i_4_n_1 ;
  wire \lastError_reg[27]_i_4_n_2 ;
  wire \lastError_reg[27]_i_4_n_3 ;
  wire [3:0]\lastError_reg[3]_i_3_0 ;
  wire \lastError_reg[3]_i_3_n_0 ;
  wire \lastError_reg[3]_i_3_n_1 ;
  wire \lastError_reg[3]_i_3_n_2 ;
  wire \lastError_reg[3]_i_3_n_3 ;
  wire \lastError_reg[3]_i_4_0 ;
  wire \lastError_reg[3]_i_4_1 ;
  wire \lastError_reg[3]_i_4_2 ;
  wire \lastError_reg[3]_i_4_3 ;
  wire \lastError_reg[3]_i_4_n_0 ;
  wire \lastError_reg[3]_i_4_n_1 ;
  wire \lastError_reg[3]_i_4_n_2 ;
  wire \lastError_reg[3]_i_4_n_3 ;
  wire [3:0]\lastError_reg[7]_i_3_0 ;
  wire \lastError_reg[7]_i_3_n_0 ;
  wire \lastError_reg[7]_i_3_n_1 ;
  wire \lastError_reg[7]_i_3_n_2 ;
  wire \lastError_reg[7]_i_3_n_3 ;
  wire \lastError_reg[7]_i_4_0 ;
  wire \lastError_reg[7]_i_4_1 ;
  wire \lastError_reg[7]_i_4_2 ;
  wire \lastError_reg[7]_i_4_3 ;
  wire \lastError_reg[7]_i_4_n_0 ;
  wire \lastError_reg[7]_i_4_n_1 ;
  wire \lastError_reg[7]_i_4_n_2 ;
  wire \lastError_reg[7]_i_4_n_3 ;
  wire \lastError_reg_n_0_[0] ;
  wire \lastError_reg_n_0_[10] ;
  wire \lastError_reg_n_0_[11] ;
  wire \lastError_reg_n_0_[12] ;
  wire \lastError_reg_n_0_[13] ;
  wire \lastError_reg_n_0_[14] ;
  wire \lastError_reg_n_0_[15] ;
  wire \lastError_reg_n_0_[16] ;
  wire \lastError_reg_n_0_[17] ;
  wire \lastError_reg_n_0_[18] ;
  wire \lastError_reg_n_0_[19] ;
  wire \lastError_reg_n_0_[1] ;
  wire \lastError_reg_n_0_[20] ;
  wire \lastError_reg_n_0_[21] ;
  wire \lastError_reg_n_0_[22] ;
  wire \lastError_reg_n_0_[23] ;
  wire \lastError_reg_n_0_[24] ;
  wire \lastError_reg_n_0_[25] ;
  wire \lastError_reg_n_0_[26] ;
  wire \lastError_reg_n_0_[27] ;
  wire \lastError_reg_n_0_[28] ;
  wire \lastError_reg_n_0_[29] ;
  wire \lastError_reg_n_0_[2] ;
  wire \lastError_reg_n_0_[30] ;
  wire \lastError_reg_n_0_[31] ;
  wire \lastError_reg_n_0_[3] ;
  wire \lastError_reg_n_0_[4] ;
  wire \lastError_reg_n_0_[5] ;
  wire \lastError_reg_n_0_[6] ;
  wire \lastError_reg_n_0_[7] ;
  wire \lastError_reg_n_0_[8] ;
  wire \lastError_reg_n_0_[9] ;
  wire myocontrol_aclk;
  wire myocontrol_aresetn;
  wire myocontrol_awvalid;
  wire [31:0]myocontrol_wdata;
  wire myocontrol_wvalid;
  wire [31:17]p_0_in0_in;
  wire [31:0]p_1_in;
  wire [31:0]p_1_in1_in;
  wire \pwmRef[0]_i_1_n_0 ;
  wire \pwmRef[0]_i_2_n_0 ;
  wire \pwmRef[0]_i_3_n_0 ;
  wire \pwmRef[0]_i_4_n_0 ;
  wire \pwmRef[0]_i_5_n_0 ;
  wire \pwmRef[10]_i_1_n_0 ;
  wire \pwmRef[10]_i_2_n_0 ;
  wire \pwmRef[10]_i_3_n_0 ;
  wire \pwmRef[10]_i_4_n_0 ;
  wire \pwmRef[10]_i_5_n_0 ;
  wire \pwmRef[11]_i_10_n_0 ;
  wire \pwmRef[11]_i_11_n_0 ;
  wire \pwmRef[11]_i_12_n_0 ;
  wire \pwmRef[11]_i_13_n_0 ;
  wire \pwmRef[11]_i_14_n_0 ;
  wire \pwmRef[11]_i_1_n_0 ;
  wire \pwmRef[11]_i_2_n_0 ;
  wire \pwmRef[11]_i_3_n_0 ;
  wire \pwmRef[11]_i_4_n_0 ;
  wire \pwmRef[11]_i_5_n_0 ;
  wire \pwmRef[11]_i_7_n_0 ;
  wire \pwmRef[11]_i_8_n_0 ;
  wire \pwmRef[11]_i_9_n_0 ;
  wire \pwmRef[12]_i_1_n_0 ;
  wire \pwmRef[12]_i_2_n_0 ;
  wire \pwmRef[12]_i_3_n_0 ;
  wire \pwmRef[12]_i_4_n_0 ;
  wire \pwmRef[12]_i_5_n_0 ;
  wire \pwmRef[13]_i_1_n_0 ;
  wire \pwmRef[13]_i_2_n_0 ;
  wire \pwmRef[13]_i_3_n_0 ;
  wire \pwmRef[13]_i_4_n_0 ;
  wire \pwmRef[13]_i_5_n_0 ;
  wire \pwmRef[14]_i_1_n_0 ;
  wire \pwmRef[14]_i_2_n_0 ;
  wire \pwmRef[14]_i_3_n_0 ;
  wire \pwmRef[14]_i_4_n_0 ;
  wire \pwmRef[14]_i_5_n_0 ;
  wire \pwmRef[15]_i_100_n_0 ;
  wire \pwmRef[15]_i_101_n_0 ;
  wire \pwmRef[15]_i_102_n_0 ;
  wire \pwmRef[15]_i_103_n_0 ;
  wire \pwmRef[15]_i_104_n_0 ;
  wire \pwmRef[15]_i_106_n_0 ;
  wire \pwmRef[15]_i_107_n_0 ;
  wire \pwmRef[15]_i_108_n_0 ;
  wire \pwmRef[15]_i_109_n_0 ;
  wire \pwmRef[15]_i_10_n_0 ;
  wire \pwmRef[15]_i_110_n_0 ;
  wire \pwmRef[15]_i_111_n_0 ;
  wire \pwmRef[15]_i_112_n_0 ;
  wire \pwmRef[15]_i_113_n_0 ;
  wire \pwmRef[15]_i_115_n_0 ;
  wire \pwmRef[15]_i_116_n_0 ;
  wire \pwmRef[15]_i_117_n_0 ;
  wire \pwmRef[15]_i_118_n_0 ;
  wire \pwmRef[15]_i_119_n_0 ;
  wire \pwmRef[15]_i_11_n_0 ;
  wire \pwmRef[15]_i_120_n_0 ;
  wire \pwmRef[15]_i_121_n_0 ;
  wire \pwmRef[15]_i_122_n_0 ;
  wire \pwmRef[15]_i_123_n_0 ;
  wire \pwmRef[15]_i_124_n_0 ;
  wire \pwmRef[15]_i_125_n_0 ;
  wire \pwmRef[15]_i_126_n_0 ;
  wire \pwmRef[15]_i_12_n_0 ;
  wire \pwmRef[15]_i_131_n_0 ;
  wire \pwmRef[15]_i_132_n_0 ;
  wire \pwmRef[15]_i_133_n_0 ;
  wire \pwmRef[15]_i_134_n_0 ;
  wire \pwmRef[15]_i_135_n_0 ;
  wire \pwmRef[15]_i_136_n_0 ;
  wire \pwmRef[15]_i_137_n_0 ;
  wire \pwmRef[15]_i_139_n_0 ;
  wire \pwmRef[15]_i_13_n_0 ;
  wire \pwmRef[15]_i_140_n_0 ;
  wire \pwmRef[15]_i_141_n_0 ;
  wire \pwmRef[15]_i_142_n_0 ;
  wire \pwmRef[15]_i_143_n_0 ;
  wire \pwmRef[15]_i_144_n_0 ;
  wire \pwmRef[15]_i_145_n_0 ;
  wire \pwmRef[15]_i_146_n_0 ;
  wire \pwmRef[15]_i_147_n_0 ;
  wire \pwmRef[15]_i_148_n_0 ;
  wire \pwmRef[15]_i_149_n_0 ;
  wire \pwmRef[15]_i_14_n_0 ;
  wire \pwmRef[15]_i_150_n_0 ;
  wire \pwmRef[15]_i_151_n_0 ;
  wire \pwmRef[15]_i_152_n_0 ;
  wire \pwmRef[15]_i_153_n_0 ;
  wire \pwmRef[15]_i_154_n_0 ;
  wire \pwmRef[15]_i_155_n_0 ;
  wire \pwmRef[15]_i_156_n_0 ;
  wire \pwmRef[15]_i_157_n_0 ;
  wire \pwmRef[15]_i_158_n_0 ;
  wire \pwmRef[15]_i_159_n_0 ;
  wire \pwmRef[15]_i_15_n_0 ;
  wire \pwmRef[15]_i_160_n_0 ;
  wire \pwmRef[15]_i_161_n_0 ;
  wire \pwmRef[15]_i_162_n_0 ;
  wire \pwmRef[15]_i_163_n_0 ;
  wire \pwmRef[15]_i_164_n_0 ;
  wire \pwmRef[15]_i_165_n_0 ;
  wire \pwmRef[15]_i_166_n_0 ;
  wire \pwmRef[15]_i_167_n_0 ;
  wire \pwmRef[15]_i_168_n_0 ;
  wire \pwmRef[15]_i_169_n_0 ;
  wire \pwmRef[15]_i_16_n_0 ;
  wire \pwmRef[15]_i_170_n_0 ;
  wire \pwmRef[15]_i_171_n_0 ;
  wire \pwmRef[15]_i_172_n_0 ;
  wire \pwmRef[15]_i_173_n_0 ;
  wire \pwmRef[15]_i_174_n_0 ;
  wire \pwmRef[15]_i_175_n_0 ;
  wire \pwmRef[15]_i_177_n_0 ;
  wire \pwmRef[15]_i_178_n_0 ;
  wire \pwmRef[15]_i_179_n_0 ;
  wire \pwmRef[15]_i_17_n_0 ;
  wire \pwmRef[15]_i_180_n_0 ;
  wire \pwmRef[15]_i_181_n_0 ;
  wire \pwmRef[15]_i_182_n_0 ;
  wire \pwmRef[15]_i_183_n_0 ;
  wire \pwmRef[15]_i_184_n_0 ;
  wire \pwmRef[15]_i_188_n_0 ;
  wire \pwmRef[15]_i_189_n_0 ;
  wire \pwmRef[15]_i_18_n_0 ;
  wire \pwmRef[15]_i_190_n_0 ;
  wire \pwmRef[15]_i_191_n_0 ;
  wire \pwmRef[15]_i_192_n_0 ;
  wire \pwmRef[15]_i_193_n_0 ;
  wire \pwmRef[15]_i_194_n_0 ;
  wire \pwmRef[15]_i_195_n_0 ;
  wire \pwmRef[15]_i_196_n_0 ;
  wire \pwmRef[15]_i_197_n_0 ;
  wire \pwmRef[15]_i_198_n_0 ;
  wire \pwmRef[15]_i_199_n_0 ;
  wire \pwmRef[15]_i_19_n_0 ;
  wire \pwmRef[15]_i_1_n_0 ;
  wire \pwmRef[15]_i_200_n_0 ;
  wire \pwmRef[15]_i_201_n_0 ;
  wire \pwmRef[15]_i_202_n_0 ;
  wire \pwmRef[15]_i_203_n_0 ;
  wire \pwmRef[15]_i_204_n_0 ;
  wire \pwmRef[15]_i_205_n_0 ;
  wire \pwmRef[15]_i_206_n_0 ;
  wire \pwmRef[15]_i_207_n_0 ;
  wire \pwmRef[15]_i_208_n_0 ;
  wire \pwmRef[15]_i_209_n_0 ;
  wire \pwmRef[15]_i_20_n_0 ;
  wire \pwmRef[15]_i_210_n_0 ;
  wire \pwmRef[15]_i_211_n_0 ;
  wire \pwmRef[15]_i_212_n_0 ;
  wire \pwmRef[15]_i_213_n_0 ;
  wire \pwmRef[15]_i_214_n_0 ;
  wire \pwmRef[15]_i_215_n_0 ;
  wire \pwmRef[15]_i_216_n_0 ;
  wire \pwmRef[15]_i_217_n_0 ;
  wire \pwmRef[15]_i_218_n_0 ;
  wire \pwmRef[15]_i_219_n_0 ;
  wire \pwmRef[15]_i_21_n_0 ;
  wire \pwmRef[15]_i_220_n_0 ;
  wire \pwmRef[15]_i_221_n_0 ;
  wire \pwmRef[15]_i_222_n_0 ;
  wire \pwmRef[15]_i_223_n_0 ;
  wire \pwmRef[15]_i_224_n_0 ;
  wire \pwmRef[15]_i_225_n_0 ;
  wire \pwmRef[15]_i_226_n_0 ;
  wire \pwmRef[15]_i_227_n_0 ;
  wire \pwmRef[15]_i_232_n_0 ;
  wire \pwmRef[15]_i_233_n_0 ;
  wire \pwmRef[15]_i_234_n_0 ;
  wire \pwmRef[15]_i_235_n_0 ;
  wire \pwmRef[15]_i_236_n_0 ;
  wire \pwmRef[15]_i_237_n_0 ;
  wire \pwmRef[15]_i_238_n_0 ;
  wire \pwmRef[15]_i_239_n_0 ;
  wire \pwmRef[15]_i_23_n_0 ;
  wire \pwmRef[15]_i_240_n_0 ;
  wire \pwmRef[15]_i_241_n_0 ;
  wire \pwmRef[15]_i_242_n_0 ;
  wire \pwmRef[15]_i_243_n_0 ;
  wire \pwmRef[15]_i_244_n_0 ;
  wire \pwmRef[15]_i_246_n_0 ;
  wire \pwmRef[15]_i_247_n_0 ;
  wire \pwmRef[15]_i_248_n_0 ;
  wire \pwmRef[15]_i_249_n_0 ;
  wire \pwmRef[15]_i_24_n_0 ;
  wire \pwmRef[15]_i_250_n_0 ;
  wire \pwmRef[15]_i_251_n_0 ;
  wire \pwmRef[15]_i_252_n_0 ;
  wire \pwmRef[15]_i_253_n_0 ;
  wire \pwmRef[15]_i_25_n_0 ;
  wire \pwmRef[15]_i_260_n_0 ;
  wire \pwmRef[15]_i_261_n_0 ;
  wire \pwmRef[15]_i_262_n_0 ;
  wire \pwmRef[15]_i_263_n_0 ;
  wire \pwmRef[15]_i_265_n_0 ;
  wire \pwmRef[15]_i_266_n_0 ;
  wire \pwmRef[15]_i_267_n_0 ;
  wire \pwmRef[15]_i_268_n_0 ;
  wire \pwmRef[15]_i_269_n_0 ;
  wire \pwmRef[15]_i_26_n_0 ;
  wire \pwmRef[15]_i_270_n_0 ;
  wire \pwmRef[15]_i_271_n_0 ;
  wire \pwmRef[15]_i_272_n_0 ;
  wire \pwmRef[15]_i_277_n_0 ;
  wire \pwmRef[15]_i_278_n_0 ;
  wire \pwmRef[15]_i_279_n_0 ;
  wire [31:0]\pwmRef[15]_i_27_0 ;
  wire \pwmRef[15]_i_27_n_0 ;
  wire \pwmRef[15]_i_280_n_0 ;
  wire \pwmRef[15]_i_281_n_0 ;
  wire \pwmRef[15]_i_282_n_0 ;
  wire \pwmRef[15]_i_283_n_0 ;
  wire \pwmRef[15]_i_284_n_0 ;
  wire \pwmRef[15]_i_285_n_0 ;
  wire \pwmRef[15]_i_286_n_0 ;
  wire \pwmRef[15]_i_287_n_0 ;
  wire \pwmRef[15]_i_288_n_0 ;
  wire \pwmRef[15]_i_289_n_0 ;
  wire \pwmRef[15]_i_28_n_0 ;
  wire \pwmRef[15]_i_290_n_0 ;
  wire \pwmRef[15]_i_291_n_0 ;
  wire \pwmRef[15]_i_292_n_0 ;
  wire \pwmRef[15]_i_293_n_0 ;
  wire \pwmRef[15]_i_294_n_0 ;
  wire \pwmRef[15]_i_295_n_0 ;
  wire \pwmRef[15]_i_296_n_0 ;
  wire \pwmRef[15]_i_297_n_0 ;
  wire \pwmRef[15]_i_298_n_0 ;
  wire \pwmRef[15]_i_299_n_0 ;
  wire \pwmRef[15]_i_29_n_0 ;
  wire \pwmRef[15]_i_2_n_0 ;
  wire \pwmRef[15]_i_300_n_0 ;
  wire \pwmRef[15]_i_303_n_0 ;
  wire \pwmRef[15]_i_304_n_0 ;
  wire \pwmRef[15]_i_305_n_0 ;
  wire \pwmRef[15]_i_306_n_0 ;
  wire \pwmRef[15]_i_307_n_0 ;
  wire \pwmRef[15]_i_308_n_0 ;
  wire \pwmRef[15]_i_309_n_0 ;
  wire \pwmRef[15]_i_30_n_0 ;
  wire \pwmRef[15]_i_310_n_0 ;
  wire \pwmRef[15]_i_311_n_0 ;
  wire \pwmRef[15]_i_312_n_0 ;
  wire \pwmRef[15]_i_313_n_0 ;
  wire \pwmRef[15]_i_314_n_0 ;
  wire \pwmRef[15]_i_315_n_0 ;
  wire \pwmRef[15]_i_316_n_0 ;
  wire \pwmRef[15]_i_317_n_0 ;
  wire \pwmRef[15]_i_318_n_0 ;
  wire \pwmRef[15]_i_319_n_0 ;
  wire \pwmRef[15]_i_320_n_0 ;
  wire \pwmRef[15]_i_321_n_0 ;
  wire \pwmRef[15]_i_322_n_0 ;
  wire \pwmRef[15]_i_323_n_0 ;
  wire \pwmRef[15]_i_324_n_0 ;
  wire \pwmRef[15]_i_325_n_0 ;
  wire \pwmRef[15]_i_326_n_0 ;
  wire \pwmRef[15]_i_327_n_0 ;
  wire \pwmRef[15]_i_328_n_0 ;
  wire \pwmRef[15]_i_329_n_0 ;
  wire \pwmRef[15]_i_32_n_0 ;
  wire \pwmRef[15]_i_330_n_0 ;
  wire \pwmRef[15]_i_331_n_0 ;
  wire \pwmRef[15]_i_332_n_0 ;
  wire \pwmRef[15]_i_335_n_0 ;
  wire \pwmRef[15]_i_336_n_0 ;
  wire \pwmRef[15]_i_337_n_0 ;
  wire \pwmRef[15]_i_338_n_0 ;
  wire \pwmRef[15]_i_339_n_0 ;
  wire \pwmRef[15]_i_33_n_0 ;
  wire \pwmRef[15]_i_340_n_0 ;
  wire \pwmRef[15]_i_341_n_0 ;
  wire \pwmRef[15]_i_342_n_0 ;
  wire \pwmRef[15]_i_343_n_0 ;
  wire \pwmRef[15]_i_344_n_0 ;
  wire \pwmRef[15]_i_345_n_0 ;
  wire \pwmRef[15]_i_346_n_0 ;
  wire \pwmRef[15]_i_347_n_0 ;
  wire \pwmRef[15]_i_348_n_0 ;
  wire \pwmRef[15]_i_349_n_0 ;
  wire \pwmRef[15]_i_34_n_0 ;
  wire \pwmRef[15]_i_35_n_0 ;
  wire \pwmRef[15]_i_36_n_0 ;
  wire \pwmRef[15]_i_37_n_0 ;
  wire \pwmRef[15]_i_38_n_0 ;
  wire \pwmRef[15]_i_39_n_0 ;
  wire \pwmRef[15]_i_40_n_0 ;
  wire \pwmRef[15]_i_41_n_0 ;
  wire \pwmRef[15]_i_42_n_0 ;
  wire \pwmRef[15]_i_43_n_0 ;
  wire \pwmRef[15]_i_44_n_0 ;
  wire \pwmRef[15]_i_45_n_0 ;
  wire \pwmRef[15]_i_46_n_0 ;
  wire \pwmRef[15]_i_47_n_0 ;
  wire \pwmRef[15]_i_4_n_0 ;
  wire [31:0]\pwmRef[15]_i_50_0 ;
  wire \pwmRef[15]_i_50_n_0 ;
  wire \pwmRef[15]_i_51_n_0 ;
  wire \pwmRef[15]_i_52_n_0 ;
  wire \pwmRef[15]_i_53_n_0 ;
  wire \pwmRef[15]_i_54_n_0 ;
  wire \pwmRef[15]_i_55_n_0 ;
  wire \pwmRef[15]_i_56_n_0 ;
  wire \pwmRef[15]_i_57_n_0 ;
  wire \pwmRef[15]_i_58_n_0 ;
  wire \pwmRef[15]_i_59_n_0 ;
  wire \pwmRef[15]_i_5_n_0 ;
  wire \pwmRef[15]_i_60_n_0 ;
  wire \pwmRef[15]_i_63_n_0 ;
  wire \pwmRef[15]_i_64_n_0 ;
  wire \pwmRef[15]_i_65_n_0 ;
  wire \pwmRef[15]_i_66_n_0 ;
  wire \pwmRef[15]_i_67_n_0 ;
  wire \pwmRef[15]_i_68_n_0 ;
  wire \pwmRef[15]_i_69_n_0 ;
  wire \pwmRef[15]_i_70_n_0 ;
  wire \pwmRef[15]_i_72_n_0 ;
  wire \pwmRef[15]_i_73_n_0 ;
  wire \pwmRef[15]_i_74_n_0 ;
  wire \pwmRef[15]_i_75_n_0 ;
  wire \pwmRef[15]_i_76_n_0 ;
  wire \pwmRef[15]_i_77_n_0 ;
  wire \pwmRef[15]_i_78_n_0 ;
  wire \pwmRef[15]_i_79_n_0 ;
  wire \pwmRef[15]_i_80_n_0 ;
  wire \pwmRef[15]_i_81_n_0 ;
  wire \pwmRef[15]_i_82_n_0 ;
  wire \pwmRef[15]_i_83_n_0 ;
  wire \pwmRef[15]_i_84_n_0 ;
  wire \pwmRef[15]_i_85_n_0 ;
  wire \pwmRef[15]_i_86_n_0 ;
  wire \pwmRef[15]_i_87_n_0 ;
  wire \pwmRef[15]_i_88_n_0 ;
  wire \pwmRef[15]_i_89_n_0 ;
  wire \pwmRef[15]_i_8_n_0 ;
  wire \pwmRef[15]_i_90_n_0 ;
  wire \pwmRef[15]_i_91_n_0 ;
  wire \pwmRef[15]_i_92_n_0 ;
  wire \pwmRef[15]_i_93_n_0 ;
  wire \pwmRef[15]_i_94_n_0 ;
  wire \pwmRef[15]_i_95_n_0 ;
  wire \pwmRef[15]_i_97_n_0 ;
  wire \pwmRef[15]_i_98_n_0 ;
  wire \pwmRef[15]_i_99_n_0 ;
  wire \pwmRef[15]_i_9_n_0 ;
  wire \pwmRef[1]_i_1_n_0 ;
  wire \pwmRef[1]_i_2_n_0 ;
  wire \pwmRef[1]_i_3_n_0 ;
  wire \pwmRef[1]_i_4_n_0 ;
  wire \pwmRef[1]_i_5_n_0 ;
  wire \pwmRef[2]_i_1_n_0 ;
  wire \pwmRef[2]_i_2_n_0 ;
  wire \pwmRef[2]_i_3_n_0 ;
  wire \pwmRef[2]_i_4_n_0 ;
  wire \pwmRef[2]_i_5_n_0 ;
  wire \pwmRef[3]_i_10_n_0 ;
  wire \pwmRef[3]_i_11_n_0 ;
  wire \pwmRef[3]_i_12_n_0 ;
  wire \pwmRef[3]_i_13_n_0 ;
  wire \pwmRef[3]_i_1_n_0 ;
  wire \pwmRef[3]_i_2_n_0 ;
  wire \pwmRef[3]_i_3_n_0 ;
  wire \pwmRef[3]_i_4_n_0 ;
  wire \pwmRef[3]_i_5_n_0 ;
  wire \pwmRef[3]_i_7_n_0 ;
  wire \pwmRef[3]_i_8_n_0 ;
  wire \pwmRef[3]_i_9_n_0 ;
  wire \pwmRef[4]_i_1_n_0 ;
  wire \pwmRef[4]_i_2_n_0 ;
  wire \pwmRef[4]_i_3_n_0 ;
  wire \pwmRef[4]_i_4_n_0 ;
  wire \pwmRef[4]_i_5_n_0 ;
  wire \pwmRef[5]_i_1_n_0 ;
  wire \pwmRef[5]_i_2_n_0 ;
  wire \pwmRef[5]_i_3_n_0 ;
  wire \pwmRef[5]_i_4_n_0 ;
  wire \pwmRef[5]_i_5_n_0 ;
  wire \pwmRef[6]_i_1_n_0 ;
  wire \pwmRef[6]_i_2_n_0 ;
  wire \pwmRef[6]_i_3_n_0 ;
  wire \pwmRef[6]_i_4_n_0 ;
  wire \pwmRef[6]_i_5_n_0 ;
  wire \pwmRef[7]_i_10_n_0 ;
  wire \pwmRef[7]_i_11_n_0 ;
  wire \pwmRef[7]_i_12_n_0 ;
  wire \pwmRef[7]_i_13_n_0 ;
  wire \pwmRef[7]_i_14_n_0 ;
  wire \pwmRef[7]_i_1_n_0 ;
  wire \pwmRef[7]_i_2_n_0 ;
  wire \pwmRef[7]_i_3_n_0 ;
  wire \pwmRef[7]_i_4_n_0 ;
  wire \pwmRef[7]_i_5_n_0 ;
  wire \pwmRef[7]_i_7_n_0 ;
  wire \pwmRef[7]_i_8_n_0 ;
  wire \pwmRef[7]_i_9_n_0 ;
  wire \pwmRef[8]_i_1_n_0 ;
  wire \pwmRef[8]_i_2_n_0 ;
  wire \pwmRef[8]_i_3_n_0 ;
  wire \pwmRef[8]_i_4_n_0 ;
  wire \pwmRef[8]_i_5_n_0 ;
  wire \pwmRef[9]_i_1_n_0 ;
  wire \pwmRef[9]_i_2_n_0 ;
  wire \pwmRef[9]_i_3_n_0 ;
  wire \pwmRef[9]_i_4_n_0 ;
  wire \pwmRef[9]_i_5_n_0 ;
  wire \pwmRef_reg[11]_i_6_n_0 ;
  wire \pwmRef_reg[11]_i_6_n_1 ;
  wire \pwmRef_reg[11]_i_6_n_2 ;
  wire \pwmRef_reg[11]_i_6_n_3 ;
  wire [15:0]\pwmRef_reg[15]_0 ;
  wire \pwmRef_reg[15]_i_105_n_0 ;
  wire \pwmRef_reg[15]_i_105_n_1 ;
  wire \pwmRef_reg[15]_i_105_n_2 ;
  wire \pwmRef_reg[15]_i_105_n_3 ;
  wire \pwmRef_reg[15]_i_114_n_0 ;
  wire \pwmRef_reg[15]_i_114_n_1 ;
  wire \pwmRef_reg[15]_i_114_n_2 ;
  wire \pwmRef_reg[15]_i_114_n_3 ;
  wire \pwmRef_reg[15]_i_127_n_0 ;
  wire \pwmRef_reg[15]_i_127_n_1 ;
  wire \pwmRef_reg[15]_i_127_n_2 ;
  wire \pwmRef_reg[15]_i_127_n_3 ;
  wire \pwmRef_reg[15]_i_128_n_0 ;
  wire \pwmRef_reg[15]_i_128_n_1 ;
  wire \pwmRef_reg[15]_i_128_n_2 ;
  wire \pwmRef_reg[15]_i_128_n_3 ;
  wire \pwmRef_reg[15]_i_129_n_0 ;
  wire \pwmRef_reg[15]_i_129_n_1 ;
  wire \pwmRef_reg[15]_i_129_n_2 ;
  wire \pwmRef_reg[15]_i_129_n_3 ;
  wire \pwmRef_reg[15]_i_130_n_0 ;
  wire \pwmRef_reg[15]_i_130_n_1 ;
  wire \pwmRef_reg[15]_i_130_n_2 ;
  wire \pwmRef_reg[15]_i_130_n_3 ;
  wire \pwmRef_reg[15]_i_138_n_0 ;
  wire \pwmRef_reg[15]_i_138_n_1 ;
  wire \pwmRef_reg[15]_i_138_n_2 ;
  wire \pwmRef_reg[15]_i_138_n_3 ;
  wire \pwmRef_reg[15]_i_176_n_0 ;
  wire \pwmRef_reg[15]_i_176_n_1 ;
  wire \pwmRef_reg[15]_i_176_n_2 ;
  wire \pwmRef_reg[15]_i_176_n_3 ;
  wire \pwmRef_reg[15]_i_186_n_1 ;
  wire \pwmRef_reg[15]_i_186_n_2 ;
  wire \pwmRef_reg[15]_i_186_n_3 ;
  wire \pwmRef_reg[15]_i_187_n_0 ;
  wire \pwmRef_reg[15]_i_187_n_1 ;
  wire \pwmRef_reg[15]_i_187_n_2 ;
  wire \pwmRef_reg[15]_i_187_n_3 ;
  wire \pwmRef_reg[15]_i_228_n_1 ;
  wire \pwmRef_reg[15]_i_228_n_2 ;
  wire \pwmRef_reg[15]_i_228_n_3 ;
  wire \pwmRef_reg[15]_i_229_n_1 ;
  wire \pwmRef_reg[15]_i_229_n_2 ;
  wire \pwmRef_reg[15]_i_229_n_3 ;
  wire \pwmRef_reg[15]_i_22_n_0 ;
  wire \pwmRef_reg[15]_i_22_n_1 ;
  wire \pwmRef_reg[15]_i_22_n_2 ;
  wire \pwmRef_reg[15]_i_22_n_3 ;
  wire \pwmRef_reg[15]_i_230_n_0 ;
  wire \pwmRef_reg[15]_i_230_n_1 ;
  wire \pwmRef_reg[15]_i_230_n_2 ;
  wire \pwmRef_reg[15]_i_230_n_3 ;
  wire \pwmRef_reg[15]_i_231_n_0 ;
  wire \pwmRef_reg[15]_i_231_n_1 ;
  wire \pwmRef_reg[15]_i_231_n_2 ;
  wire \pwmRef_reg[15]_i_231_n_3 ;
  wire \pwmRef_reg[15]_i_245_n_0 ;
  wire \pwmRef_reg[15]_i_245_n_1 ;
  wire \pwmRef_reg[15]_i_245_n_2 ;
  wire \pwmRef_reg[15]_i_245_n_3 ;
  wire \pwmRef_reg[15]_i_254_n_0 ;
  wire \pwmRef_reg[15]_i_254_n_1 ;
  wire \pwmRef_reg[15]_i_254_n_2 ;
  wire \pwmRef_reg[15]_i_254_n_3 ;
  wire \pwmRef_reg[15]_i_255_n_0 ;
  wire \pwmRef_reg[15]_i_255_n_1 ;
  wire \pwmRef_reg[15]_i_255_n_2 ;
  wire \pwmRef_reg[15]_i_255_n_3 ;
  wire \pwmRef_reg[15]_i_264_n_0 ;
  wire \pwmRef_reg[15]_i_264_n_1 ;
  wire \pwmRef_reg[15]_i_264_n_2 ;
  wire \pwmRef_reg[15]_i_264_n_3 ;
  wire \pwmRef_reg[15]_i_273_n_0 ;
  wire \pwmRef_reg[15]_i_273_n_1 ;
  wire \pwmRef_reg[15]_i_273_n_2 ;
  wire \pwmRef_reg[15]_i_273_n_3 ;
  wire \pwmRef_reg[15]_i_274_n_0 ;
  wire \pwmRef_reg[15]_i_274_n_1 ;
  wire \pwmRef_reg[15]_i_274_n_2 ;
  wire \pwmRef_reg[15]_i_274_n_3 ;
  wire \pwmRef_reg[15]_i_275_n_0 ;
  wire \pwmRef_reg[15]_i_275_n_1 ;
  wire \pwmRef_reg[15]_i_275_n_2 ;
  wire \pwmRef_reg[15]_i_275_n_3 ;
  wire \pwmRef_reg[15]_i_276_n_0 ;
  wire \pwmRef_reg[15]_i_276_n_1 ;
  wire \pwmRef_reg[15]_i_276_n_2 ;
  wire \pwmRef_reg[15]_i_276_n_3 ;
  wire \pwmRef_reg[15]_i_301_n_0 ;
  wire \pwmRef_reg[15]_i_301_n_1 ;
  wire \pwmRef_reg[15]_i_301_n_2 ;
  wire \pwmRef_reg[15]_i_301_n_3 ;
  wire \pwmRef_reg[15]_i_302_n_0 ;
  wire \pwmRef_reg[15]_i_302_n_1 ;
  wire \pwmRef_reg[15]_i_302_n_2 ;
  wire \pwmRef_reg[15]_i_302_n_3 ;
  wire \pwmRef_reg[15]_i_31_n_0 ;
  wire \pwmRef_reg[15]_i_31_n_1 ;
  wire \pwmRef_reg[15]_i_31_n_2 ;
  wire \pwmRef_reg[15]_i_31_n_3 ;
  wire \pwmRef_reg[15]_i_333_n_0 ;
  wire \pwmRef_reg[15]_i_333_n_1 ;
  wire \pwmRef_reg[15]_i_333_n_2 ;
  wire \pwmRef_reg[15]_i_333_n_3 ;
  wire \pwmRef_reg[15]_i_334_n_0 ;
  wire \pwmRef_reg[15]_i_334_n_1 ;
  wire \pwmRef_reg[15]_i_334_n_2 ;
  wire \pwmRef_reg[15]_i_334_n_3 ;
  wire [31:0]\pwmRef_reg[15]_i_3_0 ;
  wire \pwmRef_reg[15]_i_3_n_0 ;
  wire \pwmRef_reg[15]_i_3_n_1 ;
  wire \pwmRef_reg[15]_i_3_n_2 ;
  wire \pwmRef_reg[15]_i_3_n_3 ;
  wire [3:0]\pwmRef_reg[15]_i_48_0 ;
  wire \pwmRef_reg[15]_i_48_n_0 ;
  wire \pwmRef_reg[15]_i_48_n_1 ;
  wire \pwmRef_reg[15]_i_48_n_2 ;
  wire \pwmRef_reg[15]_i_48_n_3 ;
  wire [31:0]\pwmRef_reg[15]_i_49_0 ;
  wire \pwmRef_reg[15]_i_49_n_0 ;
  wire \pwmRef_reg[15]_i_49_n_1 ;
  wire \pwmRef_reg[15]_i_49_n_2 ;
  wire \pwmRef_reg[15]_i_49_n_3 ;
  wire \pwmRef_reg[15]_i_61_n_1 ;
  wire \pwmRef_reg[15]_i_61_n_2 ;
  wire \pwmRef_reg[15]_i_61_n_3 ;
  wire \pwmRef_reg[15]_i_62_n_0 ;
  wire \pwmRef_reg[15]_i_62_n_1 ;
  wire \pwmRef_reg[15]_i_62_n_2 ;
  wire \pwmRef_reg[15]_i_62_n_3 ;
  wire [31:0]\pwmRef_reg[15]_i_6_0 ;
  wire \pwmRef_reg[15]_i_6_n_1 ;
  wire \pwmRef_reg[15]_i_6_n_2 ;
  wire \pwmRef_reg[15]_i_6_n_3 ;
  wire \pwmRef_reg[15]_i_71_n_0 ;
  wire \pwmRef_reg[15]_i_71_n_1 ;
  wire \pwmRef_reg[15]_i_71_n_2 ;
  wire \pwmRef_reg[15]_i_71_n_3 ;
  wire \pwmRef_reg[15]_i_7_n_0 ;
  wire \pwmRef_reg[15]_i_7_n_1 ;
  wire \pwmRef_reg[15]_i_7_n_2 ;
  wire \pwmRef_reg[15]_i_7_n_3 ;
  wire \pwmRef_reg[3]_i_6_n_0 ;
  wire \pwmRef_reg[3]_i_6_n_1 ;
  wire \pwmRef_reg[3]_i_6_n_2 ;
  wire \pwmRef_reg[3]_i_6_n_3 ;
  wire \pwmRef_reg[7]_i_6_n_0 ;
  wire \pwmRef_reg[7]_i_6_n_1 ;
  wire \pwmRef_reg[7]_i_6_n_2 ;
  wire \pwmRef_reg[7]_i_6_n_3 ;
  wire [29:29]result0;
  wire [31:0]result1;
  wire result10_in;
  wire [31:16]result30_in;
  wire [8:0]result3_0;
  wire [31:16]result3__0__0;
  wire result3__0_i_10_n_0;
  wire result3__0_i_11_n_0;
  wire result3__0_i_12_n_0;
  wire result3__0_i_13_n_0;
  wire result3__0_i_14_n_0;
  wire result3__0_i_15_n_0;
  wire result3__0_i_16_n_0;
  wire result3__0_i_17_n_0;
  wire result3__0_i_18_n_0;
  wire result3__0_i_19_n_0;
  wire result3__0_i_1_n_0;
  wire result3__0_i_1_n_1;
  wire result3__0_i_1_n_2;
  wire result3__0_i_1_n_3;
  wire result3__0_i_1_n_4;
  wire result3__0_i_1_n_5;
  wire result3__0_i_1_n_6;
  wire result3__0_i_1_n_7;
  wire result3__0_i_20_n_0;
  wire result3__0_i_2_n_0;
  wire result3__0_i_2_n_1;
  wire result3__0_i_2_n_2;
  wire result3__0_i_2_n_3;
  wire result3__0_i_2_n_4;
  wire result3__0_i_2_n_5;
  wire result3__0_i_2_n_6;
  wire result3__0_i_2_n_7;
  wire result3__0_i_3_n_0;
  wire result3__0_i_3_n_1;
  wire result3__0_i_3_n_2;
  wire result3__0_i_3_n_3;
  wire result3__0_i_3_n_4;
  wire result3__0_i_3_n_5;
  wire result3__0_i_3_n_6;
  wire result3__0_i_3_n_7;
  wire result3__0_i_4_n_0;
  wire result3__0_i_4_n_1;
  wire result3__0_i_4_n_2;
  wire result3__0_i_4_n_3;
  wire result3__0_i_4_n_4;
  wire result3__0_i_4_n_5;
  wire result3__0_i_4_n_6;
  wire result3__0_i_4_n_7;
  wire result3__0_i_5_n_0;
  wire result3__0_i_6_n_0;
  wire result3__0_i_7_n_0;
  wire result3__0_i_8_n_0;
  wire result3__0_i_9_n_0;
  wire result3__0_n_100;
  wire result3__0_n_101;
  wire result3__0_n_102;
  wire result3__0_n_103;
  wire result3__0_n_104;
  wire result3__0_n_105;
  wire result3__0_n_106;
  wire result3__0_n_107;
  wire result3__0_n_108;
  wire result3__0_n_109;
  wire result3__0_n_110;
  wire result3__0_n_111;
  wire result3__0_n_112;
  wire result3__0_n_113;
  wire result3__0_n_114;
  wire result3__0_n_115;
  wire result3__0_n_116;
  wire result3__0_n_117;
  wire result3__0_n_118;
  wire result3__0_n_119;
  wire result3__0_n_120;
  wire result3__0_n_121;
  wire result3__0_n_122;
  wire result3__0_n_123;
  wire result3__0_n_124;
  wire result3__0_n_125;
  wire result3__0_n_126;
  wire result3__0_n_127;
  wire result3__0_n_128;
  wire result3__0_n_129;
  wire result3__0_n_130;
  wire result3__0_n_131;
  wire result3__0_n_132;
  wire result3__0_n_133;
  wire result3__0_n_134;
  wire result3__0_n_135;
  wire result3__0_n_136;
  wire result3__0_n_137;
  wire result3__0_n_138;
  wire result3__0_n_139;
  wire result3__0_n_140;
  wire result3__0_n_141;
  wire result3__0_n_142;
  wire result3__0_n_143;
  wire result3__0_n_144;
  wire result3__0_n_145;
  wire result3__0_n_146;
  wire result3__0_n_147;
  wire result3__0_n_148;
  wire result3__0_n_149;
  wire result3__0_n_150;
  wire result3__0_n_151;
  wire result3__0_n_152;
  wire result3__0_n_153;
  wire result3__0_n_58;
  wire result3__0_n_59;
  wire result3__0_n_60;
  wire result3__0_n_61;
  wire result3__0_n_62;
  wire result3__0_n_63;
  wire result3__0_n_64;
  wire result3__0_n_65;
  wire result3__0_n_66;
  wire result3__0_n_67;
  wire result3__0_n_68;
  wire result3__0_n_69;
  wire result3__0_n_70;
  wire result3__0_n_71;
  wire result3__0_n_72;
  wire result3__0_n_73;
  wire result3__0_n_74;
  wire result3__0_n_75;
  wire result3__0_n_76;
  wire result3__0_n_77;
  wire result3__0_n_78;
  wire result3__0_n_79;
  wire result3__0_n_80;
  wire result3__0_n_81;
  wire result3__0_n_82;
  wire result3__0_n_83;
  wire result3__0_n_84;
  wire result3__0_n_85;
  wire result3__0_n_86;
  wire result3__0_n_87;
  wire result3__0_n_88;
  wire result3__0_n_89;
  wire result3__0_n_90;
  wire result3__0_n_91;
  wire result3__0_n_92;
  wire result3__0_n_93;
  wire result3__0_n_94;
  wire result3__0_n_95;
  wire result3__0_n_96;
  wire result3__0_n_97;
  wire result3__0_n_98;
  wire result3__0_n_99;
  wire result3__1_n_100;
  wire result3__1_n_101;
  wire result3__1_n_102;
  wire result3__1_n_103;
  wire result3__1_n_104;
  wire result3__1_n_105;
  wire result3__1_n_91;
  wire result3__1_n_92;
  wire result3__1_n_93;
  wire result3__1_n_94;
  wire result3__1_n_95;
  wire result3__1_n_96;
  wire result3__1_n_97;
  wire result3__1_n_98;
  wire result3__1_n_99;
  wire [0:0]result3__3_0;
  wire result3__3_n_106;
  wire result3__3_n_107;
  wire result3__3_n_108;
  wire result3__3_n_109;
  wire result3__3_n_110;
  wire result3__3_n_111;
  wire result3__3_n_112;
  wire result3__3_n_113;
  wire result3__3_n_114;
  wire result3__3_n_115;
  wire result3__3_n_116;
  wire result3__3_n_117;
  wire result3__3_n_118;
  wire result3__3_n_119;
  wire result3__3_n_120;
  wire result3__3_n_121;
  wire result3__3_n_122;
  wire result3__3_n_123;
  wire result3__3_n_124;
  wire result3__3_n_125;
  wire result3__3_n_126;
  wire result3__3_n_127;
  wire result3__3_n_128;
  wire result3__3_n_129;
  wire result3__3_n_130;
  wire result3__3_n_131;
  wire result3__3_n_132;
  wire result3__3_n_133;
  wire result3__3_n_134;
  wire result3__3_n_135;
  wire result3__3_n_136;
  wire result3__3_n_137;
  wire result3__3_n_138;
  wire result3__3_n_139;
  wire result3__3_n_140;
  wire result3__3_n_141;
  wire result3__3_n_142;
  wire result3__3_n_143;
  wire result3__3_n_144;
  wire result3__3_n_145;
  wire result3__3_n_146;
  wire result3__3_n_147;
  wire result3__3_n_148;
  wire result3__3_n_149;
  wire result3__3_n_150;
  wire result3__3_n_151;
  wire result3__3_n_152;
  wire result3__3_n_153;
  wire result3__3_n_58;
  wire result3__3_n_59;
  wire result3__3_n_60;
  wire result3__3_n_61;
  wire result3__3_n_62;
  wire result3__3_n_63;
  wire result3__3_n_64;
  wire result3__3_n_65;
  wire result3__3_n_66;
  wire result3__3_n_67;
  wire result3__3_n_68;
  wire result3__3_n_69;
  wire result3__3_n_70;
  wire result3__3_n_71;
  wire result3__3_n_72;
  wire result3__3_n_73;
  wire result3__3_n_74;
  wire result3__3_n_75;
  wire result3__3_n_76;
  wire result3__3_n_77;
  wire result3__3_n_78;
  wire result3__3_n_79;
  wire result3__3_n_80;
  wire result3__3_n_81;
  wire result3__3_n_82;
  wire result3__3_n_83;
  wire result3__3_n_84;
  wire result3__3_n_85;
  wire result3__3_n_86;
  wire result3__3_n_87;
  wire result3__3_n_88;
  wire [3:0]result3__4_0;
  wire [3:0]result3__4_1;
  wire [27:0]result3__5;
  wire result3_i_10_n_0;
  wire result3_i_11_n_0;
  wire result3_i_12_n_0;
  wire result3_i_13_n_0;
  wire result3_i_14_n_0;
  wire result3_i_15_n_0;
  wire result3_i_16_n_0;
  wire result3_i_17_n_0;
  wire result3_i_18_n_0;
  wire result3_i_19_n_0;
  wire result3_i_20_n_0;
  wire result3_i_21_n_0;
  wire result3_i_22_n_0;
  wire result3_i_23_n_0;
  wire result3_i_24_n_0;
  wire result3_i_25_n_0;
  wire result3_i_2_n_1;
  wire result3_i_2_n_2;
  wire result3_i_2_n_3;
  wire result3_i_2_n_4;
  wire result3_i_2_n_5;
  wire result3_i_2_n_6;
  wire result3_i_2_n_7;
  wire result3_i_3_n_0;
  wire result3_i_3_n_1;
  wire result3_i_3_n_2;
  wire result3_i_3_n_3;
  wire result3_i_3_n_4;
  wire result3_i_3_n_5;
  wire result3_i_3_n_6;
  wire result3_i_3_n_7;
  wire result3_i_4_n_0;
  wire result3_i_4_n_1;
  wire result3_i_4_n_2;
  wire result3_i_4_n_3;
  wire result3_i_4_n_4;
  wire result3_i_4_n_5;
  wire result3_i_4_n_6;
  wire result3_i_4_n_7;
  wire result3_i_5_n_0;
  wire result3_i_5_n_1;
  wire result3_i_5_n_2;
  wire result3_i_5_n_3;
  wire result3_i_5_n_4;
  wire result3_i_5_n_5;
  wire result3_i_5_n_6;
  wire result3_i_5_n_7;
  wire result3_n_100;
  wire result3_n_101;
  wire result3_n_102;
  wire result3_n_103;
  wire result3_n_104;
  wire result3_n_105;
  wire result3_n_91;
  wire result3_n_92;
  wire result3_n_93;
  wire result3_n_94;
  wire result3_n_95;
  wire result3_n_96;
  wire result3_n_97;
  wire result3_n_98;
  wire result3_n_99;
  wire [0:0]\sp_reg[0][27] ;
  wire [0:0]\sp_reg[0][27]_0 ;
  wire update_controller_prev;
  wire update_controller_prev_i_1_n_0;
  wire update_controller_prev_reg_0;
  wire update_controller_prev_reg_1;
  wire [3:0]\NLW_pwmRef_reg[15]_i_105_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_114_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_138_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_176_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_187_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_22_O_UNCONNECTED ;
  wire [3:3]\NLW_pwmRef_reg[15]_i_228_CO_UNCONNECTED ;
  wire [3:3]\NLW_pwmRef_reg[15]_i_229_CO_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_245_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_264_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_48_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_49_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_pwmRef_reg[15]_i_61_CO_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_62_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_71_O_UNCONNECTED ;
  wire NLW_result3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3_OVERFLOW_UNCONNECTED;
  wire NLW_result3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_result3_P_UNCONNECTED;
  wire [47:0]NLW_result3_PCOUT_UNCONNECTED;
  wire NLW_result3__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__0_OVERFLOW_UNCONNECTED;
  wire NLW_result3__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__0_CARRYOUT_UNCONNECTED;
  wire NLW_result3__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__1_OVERFLOW_UNCONNECTED;
  wire NLW_result3__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__1_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_result3__1_P_UNCONNECTED;
  wire [47:0]NLW_result3__1_PCOUT_UNCONNECTED;
  wire NLW_result3__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__2_OVERFLOW_UNCONNECTED;
  wire NLW_result3__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__2_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_result3__2_P_UNCONNECTED;
  wire [47:0]NLW_result3__2_PCOUT_UNCONNECTED;
  wire NLW_result3__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__3_OVERFLOW_UNCONNECTED;
  wire NLW_result3__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__3_CARRYOUT_UNCONNECTED;
  wire NLW_result3__4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__4_OVERFLOW_UNCONNECTED;
  wire NLW_result3__4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__4_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__4_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_result3__4_P_UNCONNECTED;
  wire [47:0]NLW_result3__4_PCOUT_UNCONNECTED;
  wire [3:3]NLW_result3_i_2_CO_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8000)) 
    \counter[0]_i_2 
       (.I0(\counter_reg[0] ),
        .I1(\counter_reg[0]_0 ),
        .I2(myocontrol_awvalid),
        .I3(myocontrol_wvalid),
        .O(axi_awready_reg));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[0]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[0]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[0]),
        .I4(err0[0]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[10]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[10]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[10]),
        .I4(err0[10]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[11]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[11]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[11]),
        .I4(err0[11]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_10 
       (.I0(\pwmRef[15]_i_27_0 [10]),
        .I1(\lastError_reg[11]_i_3_0 [2]),
        .O(\lastError[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_11 
       (.I0(\pwmRef[15]_i_27_0 [9]),
        .I1(\lastError_reg[11]_i_3_0 [1]),
        .O(\lastError[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_12 
       (.I0(\pwmRef[15]_i_27_0 [8]),
        .I1(\lastError_reg[11]_i_3_0 [0]),
        .O(\lastError[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_13 
       (.I0(\pwmRef[15]_i_27_0 [11]),
        .I1(\lastError_reg[11]_i_4_0 ),
        .O(\lastError[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_14 
       (.I0(\pwmRef[15]_i_27_0 [10]),
        .I1(\lastError_reg[11]_i_4_1 ),
        .O(\lastError[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_15 
       (.I0(\pwmRef[15]_i_27_0 [9]),
        .I1(\lastError_reg[11]_i_4_2 ),
        .O(\lastError[11]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_16 
       (.I0(\pwmRef[15]_i_27_0 [8]),
        .I1(\lastError_reg[11]_i_4_3 ),
        .O(\lastError[11]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_9 
       (.I0(\pwmRef[15]_i_27_0 [11]),
        .I1(\lastError_reg[11]_i_3_0 [3]),
        .O(\lastError[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[12]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[12]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[12]),
        .I4(err0[12]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[13]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[13]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[13]),
        .I4(err0[13]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[14]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[14]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[14]),
        .I4(err0[14]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[15]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[15]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[15]),
        .I4(err0[15]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[15]_i_10 
       (.I0(\pwmRef[15]_i_27_0 [14]),
        .I1(\lastError_reg[27]_i_3_0 ),
        .O(\lastError[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_11 
       (.I0(\pwmRef[15]_i_27_0 [13]),
        .I1(O[1]),
        .O(\lastError[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_12 
       (.I0(\pwmRef[15]_i_27_0 [12]),
        .I1(O[0]),
        .O(\lastError[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_13 
       (.I0(\pwmRef[15]_i_27_0 [15]),
        .I1(\lastError_reg[15]_i_4_0 ),
        .O(\lastError[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_14 
       (.I0(\pwmRef[15]_i_27_0 [14]),
        .I1(\lastError_reg[15]_i_4_0 ),
        .O(\lastError[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_15 
       (.I0(\pwmRef[15]_i_27_0 [13]),
        .I1(\lastError_reg[15]_i_4_1 ),
        .O(\lastError[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_16 
       (.I0(\pwmRef[15]_i_27_0 [12]),
        .I1(\lastError_reg[15]_i_4_2 ),
        .O(\lastError[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[15]_i_9 
       (.I0(\pwmRef[15]_i_27_0 [15]),
        .I1(\lastError_reg[27]_i_3_0 ),
        .O(\lastError[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[16]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[16]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[16]),
        .I4(err0[16]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[17]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[17]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[17]),
        .I4(err0[17]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[18]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[18]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[18]),
        .I4(err0[18]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[19]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[19]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[19]),
        .I4(err0[19]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[19]_i_10 
       (.I0(\pwmRef[15]_i_27_0 [18]),
        .I1(\lastError_reg[27]_i_3_0 ),
        .O(\lastError[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[19]_i_11 
       (.I0(\pwmRef[15]_i_27_0 [17]),
        .I1(\lastError_reg[27]_i_3_0 ),
        .O(\lastError[19]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[19]_i_12 
       (.I0(\pwmRef[15]_i_27_0 [16]),
        .I1(\lastError_reg[27]_i_3_0 ),
        .O(\lastError[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[19]_i_13 
       (.I0(\pwmRef[15]_i_27_0 [19]),
        .I1(\lastError_reg[15]_i_4_0 ),
        .O(\lastError[19]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[19]_i_14 
       (.I0(\pwmRef[15]_i_27_0 [18]),
        .I1(\lastError_reg[15]_i_4_0 ),
        .O(\lastError[19]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[19]_i_15 
       (.I0(\pwmRef[15]_i_27_0 [17]),
        .I1(\lastError_reg[15]_i_4_0 ),
        .O(\lastError[19]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[19]_i_16 
       (.I0(\pwmRef[15]_i_27_0 [16]),
        .I1(\lastError_reg[15]_i_4_0 ),
        .O(\lastError[19]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[19]_i_9 
       (.I0(\pwmRef[15]_i_27_0 [19]),
        .I1(\lastError_reg[27]_i_3_0 ),
        .O(\lastError[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[1]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[1]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[1]),
        .I4(err0[1]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[20]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[20]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[20]),
        .I4(err0[20]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[21]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[21]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[21]),
        .I4(err0[21]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[22]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[22]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[22]),
        .I4(err0[22]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[23]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[23]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[23]),
        .I4(err0[23]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[23]_i_10 
       (.I0(\pwmRef[15]_i_27_0 [22]),
        .I1(\lastError_reg[27]_i_3_0 ),
        .O(\lastError[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[23]_i_11 
       (.I0(\pwmRef[15]_i_27_0 [21]),
        .I1(\lastError_reg[27]_i_3_0 ),
        .O(\lastError[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[23]_i_12 
       (.I0(\pwmRef[15]_i_27_0 [20]),
        .I1(\lastError_reg[27]_i_3_0 ),
        .O(\lastError[23]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[23]_i_13 
       (.I0(\pwmRef[15]_i_27_0 [23]),
        .I1(\lastError_reg[15]_i_4_0 ),
        .O(\lastError[23]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[23]_i_14 
       (.I0(\pwmRef[15]_i_27_0 [22]),
        .I1(\lastError_reg[15]_i_4_0 ),
        .O(\lastError[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[23]_i_15 
       (.I0(\pwmRef[15]_i_27_0 [21]),
        .I1(\lastError_reg[15]_i_4_0 ),
        .O(\lastError[23]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[23]_i_16 
       (.I0(\pwmRef[15]_i_27_0 [20]),
        .I1(\lastError_reg[15]_i_4_0 ),
        .O(\lastError[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[23]_i_9 
       (.I0(\pwmRef[15]_i_27_0 [23]),
        .I1(\lastError_reg[27]_i_3_0 ),
        .O(\lastError[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[24]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[24]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[24]),
        .I4(err0[24]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[25]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[25]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[25]),
        .I4(err0[25]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[26]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[26]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[26]),
        .I4(err0[26]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[27]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[27]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[27]),
        .I4(err0[27]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[27]_i_10 
       (.I0(\pwmRef[15]_i_27_0 [26]),
        .I1(\lastError_reg[27]_i_3_0 ),
        .O(\lastError[27]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[27]_i_11 
       (.I0(\pwmRef[15]_i_27_0 [25]),
        .I1(\lastError_reg[27]_i_3_0 ),
        .O(\lastError[27]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[27]_i_12 
       (.I0(\pwmRef[15]_i_27_0 [24]),
        .I1(\lastError_reg[27]_i_3_0 ),
        .O(\lastError[27]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[27]_i_13 
       (.I0(\pwmRef[15]_i_27_0 [27]),
        .I1(\lastError_reg[15]_i_4_0 ),
        .O(\lastError[27]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[27]_i_14 
       (.I0(\pwmRef[15]_i_27_0 [26]),
        .I1(\lastError_reg[15]_i_4_0 ),
        .O(\lastError[27]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[27]_i_15 
       (.I0(\pwmRef[15]_i_27_0 [25]),
        .I1(\lastError_reg[15]_i_4_0 ),
        .O(\lastError[27]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[27]_i_16 
       (.I0(\pwmRef[15]_i_27_0 [24]),
        .I1(\lastError_reg[15]_i_4_0 ),
        .O(\lastError[27]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[27]_i_9 
       (.I0(\pwmRef[15]_i_27_0 [27]),
        .I1(\lastError_reg[27]_i_3_0 ),
        .O(\lastError[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[28]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[28]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(result3__4_0[0]),
        .I4(result3__4_1[0]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[29]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[29]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(result3__4_0[1]),
        .I4(result3__4_1[1]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[2]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[2]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[2]),
        .I4(err0[2]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[30]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[30]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(result3__4_0[2]),
        .I4(result3__4_1[2]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20222222)) 
    \lastError[31]_i_1 
       (.I0(update_controller_prev_i_1_n_0),
        .I1(update_controller_prev),
        .I2(\lastError_reg[0]_0 ),
        .I3(\lastError_reg[0]_1 ),
        .I4(\lastError_reg[0]_2 ),
        .O(lastError));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[31]_i_2 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[31]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(result3__4_0[3]),
        .I4(result3__4_1[3]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \lastError[31]_i_3 
       (.I0(\lastError_reg[0]_1 ),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_2 ),
        .O(\lastError[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \lastError[31]_i_5 
       (.I0(CO),
        .I1(\lastError_reg[0]_2 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_0 ),
        .I4(result3__3_0),
        .O(\lastError[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \lastError[31]_i_8 
       (.I0(CO),
        .I1(\lastError_reg[0]_2 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_0 ),
        .I4(result3__3_0),
        .O(\lastError[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[3]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[3]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[3]),
        .I4(err0[3]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_10 
       (.I0(\pwmRef[15]_i_27_0 [2]),
        .I1(\lastError_reg[3]_i_3_0 [2]),
        .O(\lastError[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_11 
       (.I0(\pwmRef[15]_i_27_0 [1]),
        .I1(\lastError_reg[3]_i_3_0 [1]),
        .O(\lastError[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_12 
       (.I0(\pwmRef[15]_i_27_0 [0]),
        .I1(\lastError_reg[3]_i_3_0 [0]),
        .O(\lastError[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_13 
       (.I0(\pwmRef[15]_i_27_0 [3]),
        .I1(\lastError_reg[3]_i_4_0 ),
        .O(\lastError[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_14 
       (.I0(\pwmRef[15]_i_27_0 [2]),
        .I1(\lastError_reg[3]_i_4_1 ),
        .O(\lastError[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_15 
       (.I0(\pwmRef[15]_i_27_0 [1]),
        .I1(\lastError_reg[3]_i_4_2 ),
        .O(\lastError[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_16 
       (.I0(\pwmRef[15]_i_27_0 [0]),
        .I1(\lastError_reg[3]_i_4_3 ),
        .O(\lastError[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_9 
       (.I0(\pwmRef[15]_i_27_0 [3]),
        .I1(\lastError_reg[3]_i_3_0 [3]),
        .O(\lastError[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[4]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[4]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[4]),
        .I4(err0[4]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[5]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[5]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[5]),
        .I4(err0[5]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[6]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[6]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[6]),
        .I4(err0[6]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[7]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[7]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[7]),
        .I4(err0[7]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_10 
       (.I0(\pwmRef[15]_i_27_0 [6]),
        .I1(\lastError_reg[7]_i_3_0 [2]),
        .O(\lastError[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_11 
       (.I0(\pwmRef[15]_i_27_0 [5]),
        .I1(\lastError_reg[7]_i_3_0 [1]),
        .O(\lastError[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_12 
       (.I0(\pwmRef[15]_i_27_0 [4]),
        .I1(\lastError_reg[7]_i_3_0 [0]),
        .O(\lastError[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_13 
       (.I0(\pwmRef[15]_i_27_0 [7]),
        .I1(\lastError_reg[7]_i_4_0 ),
        .O(\lastError[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_14 
       (.I0(\pwmRef[15]_i_27_0 [6]),
        .I1(\lastError_reg[7]_i_4_1 ),
        .O(\lastError[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_15 
       (.I0(\pwmRef[15]_i_27_0 [5]),
        .I1(\lastError_reg[7]_i_4_2 ),
        .O(\lastError[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_16 
       (.I0(\pwmRef[15]_i_27_0 [4]),
        .I1(\lastError_reg[7]_i_4_3 ),
        .O(\lastError[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_9 
       (.I0(\pwmRef[15]_i_27_0 [7]),
        .I1(\lastError_reg[7]_i_3_0 [3]),
        .O(\lastError[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[8]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[8]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[8]),
        .I4(err0[8]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[9]_i_1 
       (.I0(\lastError[31]_i_3_n_0 ),
        .I1(p_1_in[9]),
        .I2(\lastError[31]_i_5_n_0 ),
        .I3(err00_in[9]),
        .I4(err0[9]),
        .I5(\lastError[31]_i_8_n_0 ),
        .O(\lastError[9]_i_1_n_0 ));
  FDRE \lastError_reg[0] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[0]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \lastError_reg[10] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[10]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \lastError_reg[11] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[11]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[11] ),
        .R(1'b0));
  CARRY4 \lastError_reg[11]_i_3 
       (.CI(\lastError_reg[7]_i_3_n_0 ),
        .CO({\lastError_reg[11]_i_3_n_0 ,\lastError_reg[11]_i_3_n_1 ,\lastError_reg[11]_i_3_n_2 ,\lastError_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27_0 [11:8]),
        .O(err00_in[11:8]),
        .S({\lastError[11]_i_9_n_0 ,\lastError[11]_i_10_n_0 ,\lastError[11]_i_11_n_0 ,\lastError[11]_i_12_n_0 }));
  CARRY4 \lastError_reg[11]_i_4 
       (.CI(\lastError_reg[7]_i_4_n_0 ),
        .CO({\lastError_reg[11]_i_4_n_0 ,\lastError_reg[11]_i_4_n_1 ,\lastError_reg[11]_i_4_n_2 ,\lastError_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27_0 [11:8]),
        .O(err0[11:8]),
        .S({\lastError[11]_i_13_n_0 ,\lastError[11]_i_14_n_0 ,\lastError[11]_i_15_n_0 ,\lastError[11]_i_16_n_0 }));
  FDRE \lastError_reg[12] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[12]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \lastError_reg[13] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[13]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \lastError_reg[14] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[14]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \lastError_reg[15] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[15]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \lastError_reg[15]_i_3 
       (.CI(\lastError_reg[11]_i_3_n_0 ),
        .CO({\lastError_reg[15]_i_3_n_0 ,\lastError_reg[15]_i_3_n_1 ,\lastError_reg[15]_i_3_n_2 ,\lastError_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27_0 [15:12]),
        .O(err00_in[15:12]),
        .S({\lastError[15]_i_9_n_0 ,\lastError[15]_i_10_n_0 ,\lastError[15]_i_11_n_0 ,\lastError[15]_i_12_n_0 }));
  CARRY4 \lastError_reg[15]_i_4 
       (.CI(\lastError_reg[11]_i_4_n_0 ),
        .CO({\lastError_reg[15]_i_4_n_0 ,\lastError_reg[15]_i_4_n_1 ,\lastError_reg[15]_i_4_n_2 ,\lastError_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27_0 [15:12]),
        .O(err0[15:12]),
        .S({\lastError[15]_i_13_n_0 ,\lastError[15]_i_14_n_0 ,\lastError[15]_i_15_n_0 ,\lastError[15]_i_16_n_0 }));
  FDRE \lastError_reg[16] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[16]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \lastError_reg[17] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[17]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \lastError_reg[18] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[18]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \lastError_reg[19] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[19]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \lastError_reg[19]_i_3 
       (.CI(\lastError_reg[15]_i_3_n_0 ),
        .CO({\lastError_reg[19]_i_3_n_0 ,\lastError_reg[19]_i_3_n_1 ,\lastError_reg[19]_i_3_n_2 ,\lastError_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27_0 [19:16]),
        .O(err00_in[19:16]),
        .S({\lastError[19]_i_9_n_0 ,\lastError[19]_i_10_n_0 ,\lastError[19]_i_11_n_0 ,\lastError[19]_i_12_n_0 }));
  CARRY4 \lastError_reg[19]_i_4 
       (.CI(\lastError_reg[15]_i_4_n_0 ),
        .CO({\lastError_reg[19]_i_4_n_0 ,\lastError_reg[19]_i_4_n_1 ,\lastError_reg[19]_i_4_n_2 ,\lastError_reg[19]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27_0 [19:16]),
        .O(err0[19:16]),
        .S({\lastError[19]_i_13_n_0 ,\lastError[19]_i_14_n_0 ,\lastError[19]_i_15_n_0 ,\lastError[19]_i_16_n_0 }));
  FDRE \lastError_reg[1] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[1]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \lastError_reg[20] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[20]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \lastError_reg[21] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[21]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \lastError_reg[22] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[22]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \lastError_reg[23] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[23]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \lastError_reg[23]_i_3 
       (.CI(\lastError_reg[19]_i_3_n_0 ),
        .CO({\lastError_reg[23]_i_3_n_0 ,\lastError_reg[23]_i_3_n_1 ,\lastError_reg[23]_i_3_n_2 ,\lastError_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27_0 [23:20]),
        .O(err00_in[23:20]),
        .S({\lastError[23]_i_9_n_0 ,\lastError[23]_i_10_n_0 ,\lastError[23]_i_11_n_0 ,\lastError[23]_i_12_n_0 }));
  CARRY4 \lastError_reg[23]_i_4 
       (.CI(\lastError_reg[19]_i_4_n_0 ),
        .CO({\lastError_reg[23]_i_4_n_0 ,\lastError_reg[23]_i_4_n_1 ,\lastError_reg[23]_i_4_n_2 ,\lastError_reg[23]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27_0 [23:20]),
        .O(err0[23:20]),
        .S({\lastError[23]_i_13_n_0 ,\lastError[23]_i_14_n_0 ,\lastError[23]_i_15_n_0 ,\lastError[23]_i_16_n_0 }));
  FDRE \lastError_reg[24] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[24]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \lastError_reg[25] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[25]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \lastError_reg[26] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[26]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \lastError_reg[27] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[27]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \lastError_reg[27]_i_3 
       (.CI(\lastError_reg[23]_i_3_n_0 ),
        .CO({\sp_reg[0][27]_0 ,\lastError_reg[27]_i_3_n_1 ,\lastError_reg[27]_i_3_n_2 ,\lastError_reg[27]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27_0 [27:24]),
        .O(err00_in[27:24]),
        .S({\lastError[27]_i_9_n_0 ,\lastError[27]_i_10_n_0 ,\lastError[27]_i_11_n_0 ,\lastError[27]_i_12_n_0 }));
  CARRY4 \lastError_reg[27]_i_4 
       (.CI(\lastError_reg[23]_i_4_n_0 ),
        .CO({\sp_reg[0][27] ,\lastError_reg[27]_i_4_n_1 ,\lastError_reg[27]_i_4_n_2 ,\lastError_reg[27]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27_0 [27:24]),
        .O(err0[27:24]),
        .S({\lastError[27]_i_13_n_0 ,\lastError[27]_i_14_n_0 ,\lastError[27]_i_15_n_0 ,\lastError[27]_i_16_n_0 }));
  FDRE \lastError_reg[28] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[28]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \lastError_reg[29] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[29]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \lastError_reg[2] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[2]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \lastError_reg[30] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[30]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \lastError_reg[31] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[31]_i_2_n_0 ),
        .Q(\lastError_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \lastError_reg[3] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[3]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \lastError_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\lastError_reg[3]_i_3_n_0 ,\lastError_reg[3]_i_3_n_1 ,\lastError_reg[3]_i_3_n_2 ,\lastError_reg[3]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI(\pwmRef[15]_i_27_0 [3:0]),
        .O(err00_in[3:0]),
        .S({\lastError[3]_i_9_n_0 ,\lastError[3]_i_10_n_0 ,\lastError[3]_i_11_n_0 ,\lastError[3]_i_12_n_0 }));
  CARRY4 \lastError_reg[3]_i_4 
       (.CI(1'b0),
        .CO({\lastError_reg[3]_i_4_n_0 ,\lastError_reg[3]_i_4_n_1 ,\lastError_reg[3]_i_4_n_2 ,\lastError_reg[3]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI(\pwmRef[15]_i_27_0 [3:0]),
        .O(err0[3:0]),
        .S({\lastError[3]_i_13_n_0 ,\lastError[3]_i_14_n_0 ,\lastError[3]_i_15_n_0 ,\lastError[3]_i_16_n_0 }));
  FDRE \lastError_reg[4] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[4]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \lastError_reg[5] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[5]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \lastError_reg[6] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[6]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \lastError_reg[7] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[7]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \lastError_reg[7]_i_3 
       (.CI(\lastError_reg[3]_i_3_n_0 ),
        .CO({\lastError_reg[7]_i_3_n_0 ,\lastError_reg[7]_i_3_n_1 ,\lastError_reg[7]_i_3_n_2 ,\lastError_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27_0 [7:4]),
        .O(err00_in[7:4]),
        .S({\lastError[7]_i_9_n_0 ,\lastError[7]_i_10_n_0 ,\lastError[7]_i_11_n_0 ,\lastError[7]_i_12_n_0 }));
  CARRY4 \lastError_reg[7]_i_4 
       (.CI(\lastError_reg[3]_i_4_n_0 ),
        .CO({\lastError_reg[7]_i_4_n_0 ,\lastError_reg[7]_i_4_n_1 ,\lastError_reg[7]_i_4_n_2 ,\lastError_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27_0 [7:4]),
        .O(err0[7:4]),
        .S({\lastError[7]_i_13_n_0 ,\lastError[7]_i_14_n_0 ,\lastError[7]_i_15_n_0 ,\lastError[7]_i_16_n_0 }));
  FDRE \lastError_reg[8] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[8]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \lastError_reg[9] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[9]_i_1_n_0 ),
        .Q(\lastError_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[0]_i_1 
       (.I0(\pwmRef_reg[15]_i_3_n_0 ),
        .I1(\pwmRef[0]_i_2_n_0 ),
        .I2(\pwmRef[0]_i_3_n_0 ),
        .I3(\pwmRef_reg[15]_i_3_0 [0]),
        .I4(\pwmRef_reg[15]_i_6_0 [0]),
        .I5(result10_in),
        .O(\pwmRef[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[0]_i_2 
       (.I0(\pwmRef[15]_i_27_0 [0]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[0]_i_3 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[1]_i_4_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[0]_i_4_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[0]_i_4 
       (.I0(\pwmRef[0]_i_5_n_0 ),
        .I1(\pwmRef[4]_i_5_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[6]_i_5_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[2]_i_5_n_0 ),
        .O(\pwmRef[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[0]_i_5 
       (.I0(result1[0]),
        .I1(result1[16]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[24]),
        .I4(\pwmRef[15]_i_50_0 [4]),
        .I5(result1[8]),
        .O(\pwmRef[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[10]_i_1 
       (.I0(\pwmRef_reg[15]_i_3_n_0 ),
        .I1(\pwmRef[10]_i_2_n_0 ),
        .I2(\pwmRef[10]_i_3_n_0 ),
        .I3(\pwmRef_reg[15]_i_3_0 [10]),
        .I4(\pwmRef_reg[15]_i_6_0 [10]),
        .I5(result10_in),
        .O(\pwmRef[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[10]_i_2 
       (.I0(\pwmRef[15]_i_27_0 [10]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[10]_i_3 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[11]_i_4_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[10]_i_4_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[10]_i_4 
       (.I0(\pwmRef[15]_i_56_n_0 ),
        .I1(\pwmRef[12]_i_5_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[14]_i_5_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[10]_i_5_n_0 ),
        .O(\pwmRef[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[10]_i_5 
       (.I0(result1[18]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[26]),
        .I4(\pwmRef[15]_i_50_0 [4]),
        .I5(result1[10]),
        .O(\pwmRef[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[11]_i_1 
       (.I0(\pwmRef_reg[15]_i_3_n_0 ),
        .I1(\pwmRef[11]_i_2_n_0 ),
        .I2(\pwmRef[11]_i_3_n_0 ),
        .I3(\pwmRef_reg[15]_i_3_0 [11]),
        .I4(\pwmRef_reg[15]_i_6_0 [11]),
        .I5(result10_in),
        .O(\pwmRef[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[11]_i_10 
       (.I0(result3__0_n_98),
        .I1(p_1_in1_in[7]),
        .O(\pwmRef[11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[11]_i_11 
       (.I0(p_1_in1_in[10]),
        .I1(result3__0_n_95),
        .I2(result3__0_n_94),
        .I3(p_1_in1_in[11]),
        .O(\pwmRef[11]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[11]_i_12 
       (.I0(p_1_in1_in[9]),
        .I1(result3__0_n_96),
        .I2(result3__0_n_95),
        .I3(p_1_in1_in[10]),
        .O(\pwmRef[11]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[11]_i_13 
       (.I0(p_1_in1_in[8]),
        .I1(result3__0_n_97),
        .I2(result3__0_n_96),
        .I3(p_1_in1_in[9]),
        .O(\pwmRef[11]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[11]_i_14 
       (.I0(p_1_in1_in[7]),
        .I1(result3__0_n_98),
        .I2(result3__0_n_97),
        .I3(p_1_in1_in[8]),
        .O(\pwmRef[11]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[11]_i_2 
       (.I0(\pwmRef[15]_i_27_0 [11]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[11]_i_3 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[12]_i_4_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[11]_i_4_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[11]_i_4 
       (.I0(\pwmRef[15]_i_58_n_0 ),
        .I1(\pwmRef[13]_i_5_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[15]_i_60_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[11]_i_5_n_0 ),
        .O(\pwmRef[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[11]_i_5 
       (.I0(result1[19]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[27]),
        .I4(\pwmRef[15]_i_50_0 [4]),
        .I5(result1[11]),
        .O(\pwmRef[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[11]_i_7 
       (.I0(result3__0_n_95),
        .I1(p_1_in1_in[10]),
        .O(\pwmRef[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[11]_i_8 
       (.I0(result3__0_n_96),
        .I1(p_1_in1_in[9]),
        .O(\pwmRef[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[11]_i_9 
       (.I0(result3__0_n_97),
        .I1(p_1_in1_in[8]),
        .O(\pwmRef[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[12]_i_1 
       (.I0(\pwmRef_reg[15]_i_3_n_0 ),
        .I1(\pwmRef[12]_i_2_n_0 ),
        .I2(\pwmRef[12]_i_3_n_0 ),
        .I3(\pwmRef_reg[15]_i_3_0 [12]),
        .I4(\pwmRef_reg[15]_i_6_0 [12]),
        .I5(result10_in),
        .O(\pwmRef[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[12]_i_2 
       (.I0(\pwmRef[15]_i_27_0 [12]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[12]_i_3 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[13]_i_4_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[12]_i_4_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[12]_i_4 
       (.I0(\pwmRef[15]_i_54_n_0 ),
        .I1(\pwmRef[14]_i_5_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[15]_i_56_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[12]_i_5_n_0 ),
        .O(\pwmRef[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[12]_i_5 
       (.I0(result1[20]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[28]),
        .I4(\pwmRef[15]_i_50_0 [4]),
        .I5(result1[12]),
        .O(\pwmRef[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[13]_i_1 
       (.I0(\pwmRef_reg[15]_i_3_n_0 ),
        .I1(\pwmRef[13]_i_2_n_0 ),
        .I2(\pwmRef[13]_i_3_n_0 ),
        .I3(\pwmRef_reg[15]_i_3_0 [13]),
        .I4(\pwmRef_reg[15]_i_6_0 [13]),
        .I5(result10_in),
        .O(\pwmRef[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[13]_i_2 
       (.I0(\pwmRef[15]_i_27_0 [13]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[13]_i_3 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[14]_i_4_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[13]_i_4_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[13]_i_4 
       (.I0(\pwmRef[15]_i_59_n_0 ),
        .I1(\pwmRef[15]_i_60_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[15]_i_58_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[13]_i_5_n_0 ),
        .O(\pwmRef[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[13]_i_5 
       (.I0(result1[21]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[29]),
        .I4(\pwmRef[15]_i_50_0 [4]),
        .I5(result1[13]),
        .O(\pwmRef[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[14]_i_1 
       (.I0(\pwmRef_reg[15]_i_3_n_0 ),
        .I1(\pwmRef[14]_i_2_n_0 ),
        .I2(\pwmRef[14]_i_3_n_0 ),
        .I3(\pwmRef_reg[15]_i_3_0 [14]),
        .I4(\pwmRef_reg[15]_i_6_0 [14]),
        .I5(result10_in),
        .O(\pwmRef[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[14]_i_2 
       (.I0(\pwmRef[15]_i_27_0 [14]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[14]_i_3 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[15]_i_20_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[14]_i_4_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[14]_i_4 
       (.I0(\pwmRef[15]_i_55_n_0 ),
        .I1(\pwmRef[15]_i_56_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[15]_i_54_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[14]_i_5_n_0 ),
        .O(\pwmRef[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[14]_i_5 
       (.I0(result1[22]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[30]),
        .I4(\pwmRef[15]_i_50_0 [4]),
        .I5(result1[14]),
        .O(\pwmRef[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \pwmRef[15]_i_1 
       (.I0(update_controller_prev_i_1_n_0),
        .I1(update_controller_prev),
        .O(\pwmRef[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_10 
       (.I0(\pwmRef[15]_i_44_n_0 ),
        .I1(\pwmRef_reg[15]_i_3_0 [26]),
        .I2(\pwmRef_reg[15]_i_3_0 [27]),
        .I3(\pwmRef[15]_i_45_n_0 ),
        .O(\pwmRef[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_100 
       (.I0(\pwmRef[15]_i_169_n_0 ),
        .I1(\pwmRef[15]_i_50_0 [1]),
        .I2(\pwmRef[15]_i_170_n_0 ),
        .O(\pwmRef[15]_i_100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_101 
       (.I0(\pwmRef[15]_i_19_n_0 ),
        .I1(\pwmRef[15]_i_171_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[15]_i_174_n_0 ),
        .I4(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[15]_i_101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_102 
       (.I0(\pwmRef[15]_i_173_n_0 ),
        .I1(\pwmRef[15]_i_50_0 [1]),
        .I2(\pwmRef[15]_i_175_n_0 ),
        .O(\pwmRef[15]_i_102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_103 
       (.I0(\pwmRef[15]_i_19_n_0 ),
        .I1(\pwmRef[15]_i_173_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[15]_i_175_n_0 ),
        .I4(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[15]_i_103_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_104 
       (.I0(\pwmRef[15]_i_170_n_0 ),
        .I1(\pwmRef[15]_i_50_0 [1]),
        .I2(\pwmRef[15]_i_171_n_0 ),
        .O(\pwmRef[15]_i_104_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_106 
       (.I0(\lastError[30]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_48_0 [2]),
        .I2(\pwmRef_reg[15]_i_48_0 [3]),
        .I3(\lastError[31]_i_2_n_0 ),
        .O(\pwmRef[15]_i_106_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_107 
       (.I0(\lastError[28]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_48_0 [0]),
        .I2(\lastError[29]_i_1_n_0 ),
        .I3(\pwmRef_reg[15]_i_48_0 [1]),
        .O(\pwmRef[15]_i_107_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_108 
       (.I0(\lastError[26]_i_1_n_0 ),
        .I1(result3__5[26]),
        .I2(\lastError[27]_i_1_n_0 ),
        .I3(result3__5[27]),
        .O(\pwmRef[15]_i_108_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_109 
       (.I0(\lastError[24]_i_1_n_0 ),
        .I1(result3__5[24]),
        .I2(\lastError[25]_i_1_n_0 ),
        .I3(result3__5[25]),
        .O(\pwmRef[15]_i_109_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_11 
       (.I0(\pwmRef[15]_i_46_n_0 ),
        .I1(\pwmRef_reg[15]_i_3_0 [24]),
        .I2(\pwmRef_reg[15]_i_3_0 [25]),
        .I3(\pwmRef[15]_i_47_n_0 ),
        .O(\pwmRef[15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_110 
       (.I0(\lastError[30]_i_1_n_0 ),
        .I1(\lastError[31]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_48_0 [3]),
        .I3(\pwmRef_reg[15]_i_48_0 [2]),
        .O(\pwmRef[15]_i_110_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_111 
       (.I0(\lastError[28]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_48_0 [1]),
        .I2(\lastError[29]_i_1_n_0 ),
        .I3(\pwmRef_reg[15]_i_48_0 [0]),
        .O(\pwmRef[15]_i_111_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_112 
       (.I0(\lastError[26]_i_1_n_0 ),
        .I1(result3__5[27]),
        .I2(\lastError[27]_i_1_n_0 ),
        .I3(result3__5[26]),
        .O(\pwmRef[15]_i_112_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_113 
       (.I0(\lastError[24]_i_1_n_0 ),
        .I1(result3__5[25]),
        .I2(\lastError[25]_i_1_n_0 ),
        .I3(result3__5[24]),
        .O(\pwmRef[15]_i_113_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_115 
       (.I0(\lastError[30]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49_0 [30]),
        .I2(\lastError[31]_i_2_n_0 ),
        .I3(\pwmRef_reg[15]_i_49_0 [31]),
        .O(\pwmRef[15]_i_115_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_116 
       (.I0(\lastError[28]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49_0 [28]),
        .I2(\pwmRef_reg[15]_i_49_0 [29]),
        .I3(\lastError[29]_i_1_n_0 ),
        .O(\pwmRef[15]_i_116_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_117 
       (.I0(\lastError[26]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49_0 [26]),
        .I2(\pwmRef_reg[15]_i_49_0 [27]),
        .I3(\lastError[27]_i_1_n_0 ),
        .O(\pwmRef[15]_i_117_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_118 
       (.I0(\lastError[24]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49_0 [24]),
        .I2(\pwmRef_reg[15]_i_49_0 [25]),
        .I3(\lastError[25]_i_1_n_0 ),
        .O(\pwmRef[15]_i_118_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_119 
       (.I0(\lastError[30]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49_0 [31]),
        .I2(\lastError[31]_i_2_n_0 ),
        .I3(\pwmRef_reg[15]_i_49_0 [30]),
        .O(\pwmRef[15]_i_119_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_12 
       (.I0(\pwmRef[15]_i_40_n_0 ),
        .I1(\pwmRef_reg[15]_i_3_0 [31]),
        .I2(\pwmRef[15]_i_41_n_0 ),
        .I3(\pwmRef_reg[15]_i_3_0 [30]),
        .O(\pwmRef[15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_120 
       (.I0(\lastError[28]_i_1_n_0 ),
        .I1(\lastError[29]_i_1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49_0 [29]),
        .I3(\pwmRef_reg[15]_i_49_0 [28]),
        .O(\pwmRef[15]_i_120_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_121 
       (.I0(\lastError[26]_i_1_n_0 ),
        .I1(\lastError[27]_i_1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49_0 [27]),
        .I3(\pwmRef_reg[15]_i_49_0 [26]),
        .O(\pwmRef[15]_i_121_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_122 
       (.I0(\lastError[24]_i_1_n_0 ),
        .I1(\lastError[25]_i_1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49_0 [25]),
        .I3(\pwmRef_reg[15]_i_49_0 [24]),
        .O(\pwmRef[15]_i_122_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwmRef[15]_i_123 
       (.I0(\pwmRef[15]_i_50_0 [28]),
        .I1(\pwmRef[15]_i_50_0 [25]),
        .I2(\pwmRef[15]_i_50_0 [31]),
        .I3(\pwmRef[15]_i_50_0 [27]),
        .O(\pwmRef[15]_i_123_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwmRef[15]_i_124 
       (.I0(\pwmRef[15]_i_50_0 [24]),
        .I1(\pwmRef[15]_i_50_0 [21]),
        .I2(\pwmRef[15]_i_50_0 [26]),
        .I3(\pwmRef[15]_i_50_0 [23]),
        .O(\pwmRef[15]_i_124_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \pwmRef[15]_i_125 
       (.I0(\pwmRef[15]_i_50_0 [12]),
        .I1(\pwmRef[15]_i_50_0 [11]),
        .I2(\pwmRef[15]_i_50_0 [10]),
        .I3(\pwmRef[15]_i_50_0 [9]),
        .O(\pwmRef[15]_i_125_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \pwmRef[15]_i_126 
       (.I0(\pwmRef[15]_i_50_0 [16]),
        .I1(\pwmRef[15]_i_50_0 [15]),
        .I2(\pwmRef[15]_i_50_0 [14]),
        .I3(\pwmRef[15]_i_50_0 [13]),
        .O(\pwmRef[15]_i_126_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_13 
       (.I0(\pwmRef[15]_i_42_n_0 ),
        .I1(\pwmRef[15]_i_43_n_0 ),
        .I2(\pwmRef_reg[15]_i_3_0 [29]),
        .I3(\pwmRef_reg[15]_i_3_0 [28]),
        .O(\pwmRef[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_131 
       (.I0(result3__0__0[29]),
        .I1(result30_in[29]),
        .O(\pwmRef[15]_i_131_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_132 
       (.I0(result3__0__0[28]),
        .I1(result30_in[28]),
        .O(\pwmRef[15]_i_132_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_133 
       (.I0(result3__0__0[27]),
        .I1(result30_in[27]),
        .O(\pwmRef[15]_i_133_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_134 
       (.I0(result30_in[30]),
        .I1(result3__0__0[30]),
        .I2(result3__0__0[31]),
        .I3(result30_in[31]),
        .O(\pwmRef[15]_i_134_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_135 
       (.I0(result30_in[29]),
        .I1(result3__0__0[29]),
        .I2(result3__0__0[30]),
        .I3(result30_in[30]),
        .O(\pwmRef[15]_i_135_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_136 
       (.I0(result30_in[28]),
        .I1(result3__0__0[28]),
        .I2(result3__0__0[29]),
        .I3(result30_in[29]),
        .O(\pwmRef[15]_i_136_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_137 
       (.I0(result30_in[27]),
        .I1(result3__0__0[27]),
        .I2(result3__0__0[28]),
        .I3(result30_in[28]),
        .O(\pwmRef[15]_i_137_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_139 
       (.I0(\pwmRef[14]_i_3_n_0 ),
        .I1(\pwmRef[14]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [14]),
        .I3(\pwmRef[15]_i_5_n_0 ),
        .I4(\pwmRef[15]_i_4_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [15]),
        .O(\pwmRef[15]_i_139_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_14 
       (.I0(\pwmRef[15]_i_44_n_0 ),
        .I1(\pwmRef[15]_i_45_n_0 ),
        .I2(\pwmRef_reg[15]_i_3_0 [27]),
        .I3(\pwmRef_reg[15]_i_3_0 [26]),
        .O(\pwmRef[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_140 
       (.I0(\pwmRef[12]_i_3_n_0 ),
        .I1(\pwmRef[12]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [12]),
        .I3(\pwmRef[13]_i_3_n_0 ),
        .I4(\pwmRef[13]_i_2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [13]),
        .O(\pwmRef[15]_i_140_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_141 
       (.I0(\pwmRef[10]_i_3_n_0 ),
        .I1(\pwmRef[10]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [10]),
        .I3(\pwmRef[11]_i_3_n_0 ),
        .I4(\pwmRef[11]_i_2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [11]),
        .O(\pwmRef[15]_i_141_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_142 
       (.I0(\pwmRef[8]_i_3_n_0 ),
        .I1(\pwmRef[8]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [8]),
        .I3(\pwmRef[9]_i_3_n_0 ),
        .I4(\pwmRef[9]_i_2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [9]),
        .O(\pwmRef[15]_i_142_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_143 
       (.I0(\pwmRef[14]_i_3_n_0 ),
        .I1(\pwmRef[14]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [15]),
        .I3(\pwmRef[15]_i_5_n_0 ),
        .I4(\pwmRef[15]_i_4_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [14]),
        .O(\pwmRef[15]_i_143_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_144 
       (.I0(\pwmRef[12]_i_3_n_0 ),
        .I1(\pwmRef[12]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [13]),
        .I3(\pwmRef[13]_i_3_n_0 ),
        .I4(\pwmRef[13]_i_2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [12]),
        .O(\pwmRef[15]_i_144_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_145 
       (.I0(\pwmRef[10]_i_3_n_0 ),
        .I1(\pwmRef[10]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [11]),
        .I3(\pwmRef[11]_i_3_n_0 ),
        .I4(\pwmRef[11]_i_2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [10]),
        .O(\pwmRef[15]_i_145_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_146 
       (.I0(\pwmRef[8]_i_3_n_0 ),
        .I1(\pwmRef[8]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [9]),
        .I3(\pwmRef[9]_i_3_n_0 ),
        .I4(\pwmRef[9]_i_2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [8]),
        .O(\pwmRef[15]_i_146_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_147 
       (.I0(\pwmRef[6]_i_3_n_0 ),
        .I1(\pwmRef[6]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3_0 [6]),
        .I3(\pwmRef_reg[15]_i_3_0 [7]),
        .I4(\pwmRef[7]_i_3_n_0 ),
        .I5(\pwmRef[7]_i_2_n_0 ),
        .O(\pwmRef[15]_i_147_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_148 
       (.I0(\pwmRef[4]_i_3_n_0 ),
        .I1(\pwmRef[4]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3_0 [4]),
        .I3(\pwmRef_reg[15]_i_3_0 [5]),
        .I4(\pwmRef[5]_i_3_n_0 ),
        .I5(\pwmRef[5]_i_2_n_0 ),
        .O(\pwmRef[15]_i_148_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_149 
       (.I0(\pwmRef[2]_i_3_n_0 ),
        .I1(\pwmRef[2]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3_0 [2]),
        .I3(\pwmRef_reg[15]_i_3_0 [3]),
        .I4(\pwmRef[3]_i_3_n_0 ),
        .I5(\pwmRef[3]_i_2_n_0 ),
        .O(\pwmRef[15]_i_149_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_15 
       (.I0(\pwmRef[15]_i_46_n_0 ),
        .I1(\pwmRef[15]_i_47_n_0 ),
        .I2(\pwmRef_reg[15]_i_3_0 [25]),
        .I3(\pwmRef_reg[15]_i_3_0 [24]),
        .O(\pwmRef[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_150 
       (.I0(\pwmRef[0]_i_3_n_0 ),
        .I1(\pwmRef[0]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3_0 [0]),
        .I3(\pwmRef_reg[15]_i_3_0 [1]),
        .I4(\pwmRef[1]_i_3_n_0 ),
        .I5(\pwmRef[1]_i_2_n_0 ),
        .O(\pwmRef[15]_i_150_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_151 
       (.I0(\pwmRef[6]_i_3_n_0 ),
        .I1(\pwmRef[6]_i_2_n_0 ),
        .I2(\pwmRef[7]_i_3_n_0 ),
        .I3(\pwmRef[7]_i_2_n_0 ),
        .I4(\pwmRef_reg[15]_i_3_0 [7]),
        .I5(\pwmRef_reg[15]_i_3_0 [6]),
        .O(\pwmRef[15]_i_151_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_152 
       (.I0(\pwmRef[4]_i_3_n_0 ),
        .I1(\pwmRef[4]_i_2_n_0 ),
        .I2(\pwmRef[5]_i_3_n_0 ),
        .I3(\pwmRef[5]_i_2_n_0 ),
        .I4(\pwmRef_reg[15]_i_3_0 [5]),
        .I5(\pwmRef_reg[15]_i_3_0 [4]),
        .O(\pwmRef[15]_i_152_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_153 
       (.I0(\pwmRef[2]_i_3_n_0 ),
        .I1(\pwmRef[2]_i_2_n_0 ),
        .I2(\pwmRef[3]_i_3_n_0 ),
        .I3(\pwmRef[3]_i_2_n_0 ),
        .I4(\pwmRef_reg[15]_i_3_0 [3]),
        .I5(\pwmRef_reg[15]_i_3_0 [2]),
        .O(\pwmRef[15]_i_153_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_154 
       (.I0(\pwmRef[0]_i_3_n_0 ),
        .I1(\pwmRef[0]_i_2_n_0 ),
        .I2(\pwmRef[1]_i_3_n_0 ),
        .I3(\pwmRef[1]_i_2_n_0 ),
        .I4(\pwmRef_reg[15]_i_3_0 [1]),
        .I5(\pwmRef_reg[15]_i_3_0 [0]),
        .O(\pwmRef[15]_i_154_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pwmRef[15]_i_155 
       (.I0(\pwmRef[15]_i_174_n_0 ),
        .I1(\pwmRef[15]_i_50_0 [1]),
        .I2(\pwmRef[15]_i_240_n_0 ),
        .I3(\pwmRef[15]_i_50_0 [2]),
        .I4(\pwmRef[15]_i_53_n_0 ),
        .O(\pwmRef[15]_i_155_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \pwmRef[15]_i_156 
       (.I0(\pwmRef[15]_i_17_n_0 ),
        .I1(\pwmRef[15]_i_241_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[15]_i_175_n_0 ),
        .O(\pwmRef[15]_i_156_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_157 
       (.I0(\pwmRef[15]_i_27_0 [22]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_157_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_158 
       (.I0(\pwmRef[15]_i_19_n_0 ),
        .I1(\pwmRef[15]_i_175_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[15]_i_241_n_0 ),
        .I4(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[15]_i_158_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_159 
       (.I0(\pwmRef[15]_i_171_n_0 ),
        .I1(\pwmRef[15]_i_50_0 [1]),
        .I2(\pwmRef[15]_i_174_n_0 ),
        .O(\pwmRef[15]_i_159_n_0 ));
  LUT5 #(
    .INIT(32'hBFBFBF00)) 
    \pwmRef[15]_i_16 
       (.I0(\lastError_reg[0]_0 ),
        .I1(\lastError_reg[0]_1 ),
        .I2(\lastError_reg[0]_2 ),
        .I3(\pwmRef_reg[15]_i_48_n_0 ),
        .I4(\pwmRef_reg[15]_i_49_n_0 ),
        .O(\pwmRef[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_160 
       (.I0(\pwmRef[15]_i_240_n_0 ),
        .I1(\pwmRef[15]_i_53_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[15]_i_242_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[15]_i_55_n_0 ),
        .O(\pwmRef[15]_i_160_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \pwmRef[15]_i_161 
       (.I0(\pwmRef[15]_i_17_n_0 ),
        .I1(\pwmRef[15]_i_57_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [2]),
        .I3(\pwmRef[15]_i_243_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [1]),
        .I5(\pwmRef[15]_i_241_n_0 ),
        .O(\pwmRef[15]_i_161_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_162 
       (.I0(\pwmRef[15]_i_27_0 [20]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_162_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pwmRef[15]_i_163 
       (.I0(\pwmRef[15]_i_241_n_0 ),
        .I1(\pwmRef[15]_i_50_0 [1]),
        .I2(\pwmRef[15]_i_243_n_0 ),
        .I3(\pwmRef[15]_i_50_0 [2]),
        .I4(\pwmRef[15]_i_57_n_0 ),
        .O(\pwmRef[15]_i_163_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \pwmRef[15]_i_164 
       (.I0(\pwmRef[15]_i_17_n_0 ),
        .I1(\pwmRef[15]_i_53_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [2]),
        .I3(\pwmRef[15]_i_240_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [1]),
        .I5(\pwmRef[15]_i_174_n_0 ),
        .O(\pwmRef[15]_i_164_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_165 
       (.I0(\pwmRef[15]_i_27_0 [21]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_165_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_166 
       (.I0(\pwmRef[15]_i_243_n_0 ),
        .I1(\pwmRef[15]_i_57_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[15]_i_244_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[15]_i_59_n_0 ),
        .O(\pwmRef[15]_i_166_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_167 
       (.I0(\pwmRef[15]_i_242_n_0 ),
        .I1(\pwmRef[15]_i_55_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[15]_i_53_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[15]_i_54_n_0 ),
        .O(\pwmRef[15]_i_167_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_168 
       (.I0(\pwmRef[15]_i_244_n_0 ),
        .I1(\pwmRef[15]_i_59_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[15]_i_57_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[15]_i_58_n_0 ),
        .O(\pwmRef[15]_i_168_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \pwmRef[15]_i_169 
       (.I0(result1[30]),
        .I1(\pwmRef[15]_i_50_0 [4]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(\pwmRef[15]_i_50_0 [2]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_169_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \pwmRef[15]_i_17 
       (.I0(\pwmRef[15]_i_50_n_0 ),
        .I1(\pwmRef[15]_i_51_n_0 ),
        .I2(\pwmRef[15]_i_52_n_0 ),
        .I3(\pwmRef[15]_i_50_0 [0]),
        .O(\pwmRef[15]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \pwmRef[15]_i_170 
       (.I0(result1[28]),
        .I1(\pwmRef[15]_i_50_0 [4]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(\pwmRef[15]_i_50_0 [2]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_170_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \pwmRef[15]_i_171 
       (.I0(result1[30]),
        .I1(\pwmRef[15]_i_50_0 [2]),
        .I2(result1[26]),
        .I3(\pwmRef[15]_i_50_0 [4]),
        .I4(\pwmRef[15]_i_50_0 [3]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_171_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \pwmRef[15]_i_172 
       (.I0(result1[29]),
        .I1(\pwmRef[15]_i_50_0 [4]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(\pwmRef[15]_i_50_0 [2]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_172_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \pwmRef[15]_i_173 
       (.I0(result1[27]),
        .I1(\pwmRef[15]_i_50_0 [4]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(\pwmRef[15]_i_50_0 [2]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_173_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \pwmRef[15]_i_174 
       (.I0(result1[28]),
        .I1(\pwmRef[15]_i_50_0 [2]),
        .I2(result1[24]),
        .I3(\pwmRef[15]_i_50_0 [4]),
        .I4(\pwmRef[15]_i_50_0 [3]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_174_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \pwmRef[15]_i_175 
       (.I0(result1[29]),
        .I1(\pwmRef[15]_i_50_0 [2]),
        .I2(result1[25]),
        .I3(\pwmRef[15]_i_50_0 [4]),
        .I4(\pwmRef[15]_i_50_0 [3]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_175_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_177 
       (.I0(\lastError[22]_i_1_n_0 ),
        .I1(result3__5[22]),
        .I2(\lastError[23]_i_1_n_0 ),
        .I3(result3__5[23]),
        .O(\pwmRef[15]_i_177_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_178 
       (.I0(\lastError[20]_i_1_n_0 ),
        .I1(result3__5[20]),
        .I2(\lastError[21]_i_1_n_0 ),
        .I3(result3__5[21]),
        .O(\pwmRef[15]_i_178_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_179 
       (.I0(\lastError[18]_i_1_n_0 ),
        .I1(result3__5[18]),
        .I2(\lastError[19]_i_1_n_0 ),
        .I3(result3__5[19]),
        .O(\pwmRef[15]_i_179_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_18 
       (.I0(\pwmRef[15]_i_53_n_0 ),
        .I1(\pwmRef[15]_i_54_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[15]_i_55_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[15]_i_56_n_0 ),
        .O(\pwmRef[15]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_180 
       (.I0(\lastError[16]_i_1_n_0 ),
        .I1(result3__5[16]),
        .I2(\lastError[17]_i_1_n_0 ),
        .I3(result3__5[17]),
        .O(\pwmRef[15]_i_180_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_181 
       (.I0(\lastError[22]_i_1_n_0 ),
        .I1(result3__5[23]),
        .I2(\lastError[23]_i_1_n_0 ),
        .I3(result3__5[22]),
        .O(\pwmRef[15]_i_181_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_182 
       (.I0(\lastError[20]_i_1_n_0 ),
        .I1(result3__5[21]),
        .I2(\lastError[21]_i_1_n_0 ),
        .I3(result3__5[20]),
        .O(\pwmRef[15]_i_182_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_183 
       (.I0(\lastError[18]_i_1_n_0 ),
        .I1(result3__5[19]),
        .I2(\lastError[19]_i_1_n_0 ),
        .I3(result3__5[18]),
        .O(\pwmRef[15]_i_183_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_184 
       (.I0(\lastError[16]_i_1_n_0 ),
        .I1(result3__5[17]),
        .I2(\lastError[17]_i_1_n_0 ),
        .I3(result3__5[16]),
        .O(\pwmRef[15]_i_184_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_188 
       (.I0(\lastError[22]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49_0 [22]),
        .I2(\pwmRef_reg[15]_i_49_0 [23]),
        .I3(\lastError[23]_i_1_n_0 ),
        .O(\pwmRef[15]_i_188_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_189 
       (.I0(\lastError[20]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49_0 [20]),
        .I2(\pwmRef_reg[15]_i_49_0 [21]),
        .I3(\lastError[21]_i_1_n_0 ),
        .O(\pwmRef[15]_i_189_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \pwmRef[15]_i_19 
       (.I0(\pwmRef[15]_i_50_0 [0]),
        .I1(\pwmRef[15]_i_50_n_0 ),
        .I2(\pwmRef[15]_i_51_n_0 ),
        .I3(\pwmRef[15]_i_52_n_0 ),
        .O(\pwmRef[15]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_190 
       (.I0(\lastError[18]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49_0 [18]),
        .I2(\pwmRef_reg[15]_i_49_0 [19]),
        .I3(\lastError[19]_i_1_n_0 ),
        .O(\pwmRef[15]_i_190_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_191 
       (.I0(\lastError[16]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49_0 [16]),
        .I2(\pwmRef_reg[15]_i_49_0 [17]),
        .I3(\lastError[17]_i_1_n_0 ),
        .O(\pwmRef[15]_i_191_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_192 
       (.I0(\lastError[22]_i_1_n_0 ),
        .I1(\lastError[23]_i_1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49_0 [23]),
        .I3(\pwmRef_reg[15]_i_49_0 [22]),
        .O(\pwmRef[15]_i_192_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_193 
       (.I0(\lastError[20]_i_1_n_0 ),
        .I1(\lastError[21]_i_1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49_0 [21]),
        .I3(\pwmRef_reg[15]_i_49_0 [20]),
        .O(\pwmRef[15]_i_193_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_194 
       (.I0(\lastError[18]_i_1_n_0 ),
        .I1(\lastError[19]_i_1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49_0 [19]),
        .I3(\pwmRef_reg[15]_i_49_0 [18]),
        .O(\pwmRef[15]_i_194_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_195 
       (.I0(\lastError[16]_i_1_n_0 ),
        .I1(\lastError[17]_i_1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49_0 [17]),
        .I3(\pwmRef_reg[15]_i_49_0 [16]),
        .O(\pwmRef[15]_i_195_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_196 
       (.I0(result3__0__0[22]),
        .I1(result30_in[22]),
        .O(\pwmRef[15]_i_196_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_197 
       (.I0(result3__0__0[21]),
        .I1(result30_in[21]),
        .O(\pwmRef[15]_i_197_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_198 
       (.I0(result3__0__0[20]),
        .I1(result30_in[20]),
        .O(\pwmRef[15]_i_198_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_199 
       (.I0(result3__0__0[19]),
        .I1(result30_in[19]),
        .O(\pwmRef[15]_i_199_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[15]_i_2 
       (.I0(\pwmRef_reg[15]_i_3_n_0 ),
        .I1(\pwmRef[15]_i_4_n_0 ),
        .I2(\pwmRef[15]_i_5_n_0 ),
        .I3(\pwmRef_reg[15]_i_3_0 [15]),
        .I4(\pwmRef_reg[15]_i_6_0 [15]),
        .I5(result10_in),
        .O(\pwmRef[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_20 
       (.I0(\pwmRef[15]_i_57_n_0 ),
        .I1(\pwmRef[15]_i_58_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[15]_i_59_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[15]_i_60_n_0 ),
        .O(\pwmRef[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_200 
       (.I0(result30_in[22]),
        .I1(result3__0__0[22]),
        .I2(result3__0__0[23]),
        .I3(result30_in[23]),
        .O(\pwmRef[15]_i_200_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_201 
       (.I0(result30_in[21]),
        .I1(result3__0__0[21]),
        .I2(result3__0__0[22]),
        .I3(result30_in[22]),
        .O(\pwmRef[15]_i_201_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_202 
       (.I0(result30_in[20]),
        .I1(result3__0__0[20]),
        .I2(result3__0__0[21]),
        .I3(result30_in[21]),
        .O(\pwmRef[15]_i_202_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_203 
       (.I0(result30_in[19]),
        .I1(result3__0__0[19]),
        .I2(result3__0__0[20]),
        .I3(result30_in[20]),
        .O(\pwmRef[15]_i_203_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_204 
       (.I0(result3__0__0[26]),
        .I1(result30_in[26]),
        .O(\pwmRef[15]_i_204_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_205 
       (.I0(result3__0__0[25]),
        .I1(result30_in[25]),
        .O(\pwmRef[15]_i_205_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_206 
       (.I0(result3__0__0[24]),
        .I1(result30_in[24]),
        .O(\pwmRef[15]_i_206_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_207 
       (.I0(result3__0__0[23]),
        .I1(result30_in[23]),
        .O(\pwmRef[15]_i_207_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_208 
       (.I0(result30_in[26]),
        .I1(result3__0__0[26]),
        .I2(result3__0__0[27]),
        .I3(result30_in[27]),
        .O(\pwmRef[15]_i_208_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_209 
       (.I0(result30_in[25]),
        .I1(result3__0__0[25]),
        .I2(result3__0__0[26]),
        .I3(result30_in[26]),
        .O(\pwmRef[15]_i_209_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \pwmRef[15]_i_21 
       (.I0(result1[31]),
        .I1(\pwmRef[15]_i_50_n_0 ),
        .I2(\pwmRef[15]_i_51_n_0 ),
        .I3(\pwmRef[15]_i_52_n_0 ),
        .O(\pwmRef[15]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_210 
       (.I0(result30_in[24]),
        .I1(result3__0__0[24]),
        .I2(result3__0__0[25]),
        .I3(result30_in[25]),
        .O(\pwmRef[15]_i_210_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_211 
       (.I0(result30_in[23]),
        .I1(result3__0__0[23]),
        .I2(result3__0__0[24]),
        .I3(result30_in[24]),
        .O(\pwmRef[15]_i_211_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_212 
       (.I0(result3__0__0[18]),
        .I1(result30_in[18]),
        .O(\pwmRef[15]_i_212_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_213 
       (.I0(result3__0__0[17]),
        .I1(result30_in[17]),
        .O(\pwmRef[15]_i_213_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_214 
       (.I0(result3__0__0[16]),
        .I1(result30_in[16]),
        .O(\pwmRef[15]_i_214_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_215 
       (.I0(result3__0_n_90),
        .I1(p_1_in1_in[15]),
        .O(\pwmRef[15]_i_215_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_216 
       (.I0(result30_in[18]),
        .I1(result3__0__0[18]),
        .I2(result3__0__0[19]),
        .I3(result30_in[19]),
        .O(\pwmRef[15]_i_216_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_217 
       (.I0(result30_in[17]),
        .I1(result3__0__0[17]),
        .I2(result3__0__0[18]),
        .I3(result30_in[18]),
        .O(\pwmRef[15]_i_217_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_218 
       (.I0(result30_in[16]),
        .I1(result3__0__0[16]),
        .I2(result3__0__0[17]),
        .I3(result30_in[17]),
        .O(\pwmRef[15]_i_218_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_219 
       (.I0(p_1_in1_in[15]),
        .I1(result3__0_n_90),
        .I2(result3__0__0[16]),
        .I3(result30_in[16]),
        .O(\pwmRef[15]_i_219_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_220 
       (.I0(result3__0_n_91),
        .I1(p_1_in1_in[14]),
        .O(\pwmRef[15]_i_220_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_221 
       (.I0(result3__0_n_92),
        .I1(p_1_in1_in[13]),
        .O(\pwmRef[15]_i_221_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_222 
       (.I0(result3__0_n_93),
        .I1(p_1_in1_in[12]),
        .O(\pwmRef[15]_i_222_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_223 
       (.I0(result3__0_n_94),
        .I1(p_1_in1_in[11]),
        .O(\pwmRef[15]_i_223_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_224 
       (.I0(p_1_in1_in[14]),
        .I1(result3__0_n_91),
        .I2(result3__0_n_90),
        .I3(p_1_in1_in[15]),
        .O(\pwmRef[15]_i_224_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_225 
       (.I0(p_1_in1_in[13]),
        .I1(result3__0_n_92),
        .I2(result3__0_n_91),
        .I3(p_1_in1_in[14]),
        .O(\pwmRef[15]_i_225_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_226 
       (.I0(p_1_in1_in[12]),
        .I1(result3__0_n_93),
        .I2(result3__0_n_92),
        .I3(p_1_in1_in[13]),
        .O(\pwmRef[15]_i_226_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_227 
       (.I0(p_1_in1_in[11]),
        .I1(result3__0_n_94),
        .I2(result3__0_n_93),
        .I3(p_1_in1_in[12]),
        .O(\pwmRef[15]_i_227_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_23 
       (.I0(\pwmRef[15]_i_40_n_0 ),
        .I1(\pwmRef_reg[15]_i_6_0 [30]),
        .I2(\pwmRef_reg[15]_i_6_0 [31]),
        .I3(\pwmRef[15]_i_41_n_0 ),
        .O(\pwmRef[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_232 
       (.I0(\pwmRef[6]_i_3_n_0 ),
        .I1(\pwmRef[6]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [6]),
        .I3(\pwmRef[7]_i_3_n_0 ),
        .I4(\pwmRef[7]_i_2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [7]),
        .O(\pwmRef[15]_i_232_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_233 
       (.I0(\pwmRef[4]_i_3_n_0 ),
        .I1(\pwmRef[4]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [4]),
        .I3(\pwmRef[5]_i_3_n_0 ),
        .I4(\pwmRef[5]_i_2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [5]),
        .O(\pwmRef[15]_i_233_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_234 
       (.I0(\pwmRef[2]_i_3_n_0 ),
        .I1(\pwmRef[2]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [2]),
        .I3(\pwmRef[3]_i_3_n_0 ),
        .I4(\pwmRef[3]_i_2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [3]),
        .O(\pwmRef[15]_i_234_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_235 
       (.I0(\pwmRef[0]_i_3_n_0 ),
        .I1(\pwmRef[0]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [0]),
        .I3(\pwmRef[1]_i_3_n_0 ),
        .I4(\pwmRef[1]_i_2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [1]),
        .O(\pwmRef[15]_i_235_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_236 
       (.I0(\pwmRef[6]_i_3_n_0 ),
        .I1(\pwmRef[6]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [7]),
        .I3(\pwmRef[7]_i_3_n_0 ),
        .I4(\pwmRef[7]_i_2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [6]),
        .O(\pwmRef[15]_i_236_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_237 
       (.I0(\pwmRef[4]_i_3_n_0 ),
        .I1(\pwmRef[4]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [5]),
        .I3(\pwmRef[5]_i_3_n_0 ),
        .I4(\pwmRef[5]_i_2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [4]),
        .O(\pwmRef[15]_i_237_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_238 
       (.I0(\pwmRef[2]_i_3_n_0 ),
        .I1(\pwmRef[2]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [3]),
        .I3(\pwmRef[3]_i_3_n_0 ),
        .I4(\pwmRef[3]_i_2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [2]),
        .O(\pwmRef[15]_i_238_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_239 
       (.I0(\pwmRef[0]_i_3_n_0 ),
        .I1(\pwmRef[0]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [1]),
        .I3(\pwmRef[1]_i_3_n_0 ),
        .I4(\pwmRef[1]_i_2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [0]),
        .O(\pwmRef[15]_i_239_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_24 
       (.I0(\pwmRef[15]_i_42_n_0 ),
        .I1(\pwmRef_reg[15]_i_6_0 [28]),
        .I2(\pwmRef[15]_i_43_n_0 ),
        .I3(\pwmRef_reg[15]_i_6_0 [29]),
        .O(\pwmRef[15]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pwmRef[15]_i_240 
       (.I0(result1[26]),
        .I1(\pwmRef[15]_i_50_0 [4]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[31]),
        .O(\pwmRef[15]_i_240_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \pwmRef[15]_i_241 
       (.I0(result1[27]),
        .I1(\pwmRef[15]_i_50_0 [2]),
        .I2(result1[23]),
        .I3(\pwmRef[15]_i_50_0 [4]),
        .I4(\pwmRef[15]_i_50_0 [3]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_241_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pwmRef[15]_i_242 
       (.I0(result1[24]),
        .I1(\pwmRef[15]_i_50_0 [4]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[31]),
        .O(\pwmRef[15]_i_242_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pwmRef[15]_i_243 
       (.I0(result1[25]),
        .I1(\pwmRef[15]_i_50_0 [4]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[31]),
        .O(\pwmRef[15]_i_243_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pwmRef[15]_i_244 
       (.I0(result1[23]),
        .I1(\pwmRef[15]_i_50_0 [4]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[31]),
        .O(\pwmRef[15]_i_244_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_246 
       (.I0(\lastError[14]_i_1_n_0 ),
        .I1(result3__5[14]),
        .I2(\lastError[15]_i_1_n_0 ),
        .I3(result3__5[15]),
        .O(\pwmRef[15]_i_246_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_247 
       (.I0(\lastError[12]_i_1_n_0 ),
        .I1(result3__5[12]),
        .I2(\lastError[13]_i_1_n_0 ),
        .I3(result3__5[13]),
        .O(\pwmRef[15]_i_247_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_248 
       (.I0(\lastError[10]_i_1_n_0 ),
        .I1(result3__5[10]),
        .I2(\lastError[11]_i_1_n_0 ),
        .I3(result3__5[11]),
        .O(\pwmRef[15]_i_248_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_249 
       (.I0(\lastError[8]_i_1_n_0 ),
        .I1(result3__5[8]),
        .I2(\lastError[9]_i_1_n_0 ),
        .I3(result3__5[9]),
        .O(\pwmRef[15]_i_249_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_25 
       (.I0(\pwmRef[15]_i_44_n_0 ),
        .I1(\pwmRef_reg[15]_i_6_0 [26]),
        .I2(\pwmRef[15]_i_45_n_0 ),
        .I3(\pwmRef_reg[15]_i_6_0 [27]),
        .O(\pwmRef[15]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_250 
       (.I0(\lastError[14]_i_1_n_0 ),
        .I1(result3__5[15]),
        .I2(\lastError[15]_i_1_n_0 ),
        .I3(result3__5[14]),
        .O(\pwmRef[15]_i_250_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_251 
       (.I0(\lastError[12]_i_1_n_0 ),
        .I1(result3__5[13]),
        .I2(\lastError[13]_i_1_n_0 ),
        .I3(result3__5[12]),
        .O(\pwmRef[15]_i_251_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_252 
       (.I0(\lastError[10]_i_1_n_0 ),
        .I1(result3__5[11]),
        .I2(\lastError[11]_i_1_n_0 ),
        .I3(result3__5[10]),
        .O(\pwmRef[15]_i_252_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_253 
       (.I0(\lastError[8]_i_1_n_0 ),
        .I1(result3__5[9]),
        .I2(\lastError[9]_i_1_n_0 ),
        .I3(result3__5[8]),
        .O(\pwmRef[15]_i_253_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_26 
       (.I0(\pwmRef[15]_i_46_n_0 ),
        .I1(\pwmRef_reg[15]_i_6_0 [24]),
        .I2(\pwmRef[15]_i_47_n_0 ),
        .I3(\pwmRef_reg[15]_i_6_0 [25]),
        .O(\pwmRef[15]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_260 
       (.I0(\pwmRef_reg[15]_i_49_0 [27]),
        .O(\pwmRef[15]_i_260_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_261 
       (.I0(\pwmRef_reg[15]_i_49_0 [26]),
        .O(\pwmRef[15]_i_261_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_262 
       (.I0(\pwmRef_reg[15]_i_49_0 [25]),
        .O(\pwmRef[15]_i_262_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_263 
       (.I0(\pwmRef_reg[15]_i_49_0 [24]),
        .O(\pwmRef[15]_i_263_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_265 
       (.I0(\lastError[14]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49_0 [14]),
        .I2(\pwmRef_reg[15]_i_49_0 [15]),
        .I3(\lastError[15]_i_1_n_0 ),
        .O(\pwmRef[15]_i_265_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_266 
       (.I0(\lastError[12]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49_0 [12]),
        .I2(\pwmRef_reg[15]_i_49_0 [13]),
        .I3(\lastError[13]_i_1_n_0 ),
        .O(\pwmRef[15]_i_266_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_267 
       (.I0(\lastError[10]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49_0 [10]),
        .I2(\pwmRef_reg[15]_i_49_0 [11]),
        .I3(\lastError[11]_i_1_n_0 ),
        .O(\pwmRef[15]_i_267_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_268 
       (.I0(\lastError[8]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49_0 [8]),
        .I2(\pwmRef_reg[15]_i_49_0 [9]),
        .I3(\lastError[9]_i_1_n_0 ),
        .O(\pwmRef[15]_i_268_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_269 
       (.I0(\lastError[14]_i_1_n_0 ),
        .I1(\lastError[15]_i_1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49_0 [15]),
        .I3(\pwmRef_reg[15]_i_49_0 [14]),
        .O(\pwmRef[15]_i_269_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_27 
       (.I0(\pwmRef[15]_i_40_n_0 ),
        .I1(\pwmRef[15]_i_41_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [31]),
        .I3(\pwmRef_reg[15]_i_6_0 [30]),
        .O(\pwmRef[15]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_270 
       (.I0(\lastError[12]_i_1_n_0 ),
        .I1(\lastError[13]_i_1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49_0 [13]),
        .I3(\pwmRef_reg[15]_i_49_0 [12]),
        .O(\pwmRef[15]_i_270_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_271 
       (.I0(\lastError[10]_i_1_n_0 ),
        .I1(\lastError[11]_i_1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49_0 [11]),
        .I3(\pwmRef_reg[15]_i_49_0 [10]),
        .O(\pwmRef[15]_i_271_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_272 
       (.I0(\lastError[8]_i_1_n_0 ),
        .I1(\lastError[9]_i_1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49_0 [9]),
        .I3(\pwmRef_reg[15]_i_49_0 [8]),
        .O(\pwmRef[15]_i_272_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_277 
       (.I0(result3__1_n_91),
        .I1(result3_n_91),
        .O(\pwmRef[15]_i_277_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_278 
       (.I0(result3__1_n_92),
        .I1(result3_n_92),
        .O(\pwmRef[15]_i_278_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_279 
       (.I0(result3__1_n_93),
        .I1(result3_n_93),
        .O(\pwmRef[15]_i_279_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_28 
       (.I0(\pwmRef[15]_i_42_n_0 ),
        .I1(\pwmRef_reg[15]_i_6_0 [29]),
        .I2(\pwmRef[15]_i_43_n_0 ),
        .I3(\pwmRef_reg[15]_i_6_0 [28]),
        .O(\pwmRef[15]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_280 
       (.I0(result3__1_n_94),
        .I1(result3_n_94),
        .O(\pwmRef[15]_i_280_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_281 
       (.I0(p_1_in1_in[31]),
        .I1(p_0_in0_in[31]),
        .O(\pwmRef[15]_i_281_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_282 
       (.I0(p_1_in1_in[30]),
        .I1(p_0_in0_in[30]),
        .O(\pwmRef[15]_i_282_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_283 
       (.I0(p_1_in1_in[29]),
        .I1(p_0_in0_in[29]),
        .O(\pwmRef[15]_i_283_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_284 
       (.I0(p_1_in1_in[28]),
        .I1(p_0_in0_in[28]),
        .O(\pwmRef[15]_i_284_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_285 
       (.I0(result3__1_n_95),
        .I1(result3_n_95),
        .O(\pwmRef[15]_i_285_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_286 
       (.I0(result3__1_n_96),
        .I1(result3_n_96),
        .O(\pwmRef[15]_i_286_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_287 
       (.I0(result3__1_n_97),
        .I1(result3_n_97),
        .O(\pwmRef[15]_i_287_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_288 
       (.I0(result3__1_n_98),
        .I1(result3_n_98),
        .O(\pwmRef[15]_i_288_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_289 
       (.I0(p_1_in1_in[27]),
        .I1(p_0_in0_in[27]),
        .O(\pwmRef[15]_i_289_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_29 
       (.I0(\pwmRef[15]_i_44_n_0 ),
        .I1(\pwmRef_reg[15]_i_6_0 [27]),
        .I2(\pwmRef[15]_i_45_n_0 ),
        .I3(\pwmRef_reg[15]_i_6_0 [26]),
        .O(\pwmRef[15]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_290 
       (.I0(p_1_in1_in[26]),
        .I1(p_0_in0_in[26]),
        .O(\pwmRef[15]_i_290_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_291 
       (.I0(p_1_in1_in[25]),
        .I1(p_0_in0_in[25]),
        .O(\pwmRef[15]_i_291_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_292 
       (.I0(p_1_in1_in[24]),
        .I1(p_0_in0_in[24]),
        .O(\pwmRef[15]_i_292_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_293 
       (.I0(\lastError[6]_i_1_n_0 ),
        .I1(result3__5[6]),
        .I2(\lastError[7]_i_1_n_0 ),
        .I3(result3__5[7]),
        .O(\pwmRef[15]_i_293_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_294 
       (.I0(\lastError[4]_i_1_n_0 ),
        .I1(result3__5[4]),
        .I2(\lastError[5]_i_1_n_0 ),
        .I3(result3__5[5]),
        .O(\pwmRef[15]_i_294_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_295 
       (.I0(\lastError[2]_i_1_n_0 ),
        .I1(result3__5[2]),
        .I2(\lastError[3]_i_1_n_0 ),
        .I3(result3__5[3]),
        .O(\pwmRef[15]_i_295_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_296 
       (.I0(\lastError[0]_i_1_n_0 ),
        .I1(result3__5[0]),
        .I2(\lastError[1]_i_1_n_0 ),
        .I3(result3__5[1]),
        .O(\pwmRef[15]_i_296_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_297 
       (.I0(\lastError[6]_i_1_n_0 ),
        .I1(result3__5[7]),
        .I2(\lastError[7]_i_1_n_0 ),
        .I3(result3__5[6]),
        .O(\pwmRef[15]_i_297_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_298 
       (.I0(\lastError[4]_i_1_n_0 ),
        .I1(result3__5[5]),
        .I2(\lastError[5]_i_1_n_0 ),
        .I3(result3__5[4]),
        .O(\pwmRef[15]_i_298_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_299 
       (.I0(\lastError[2]_i_1_n_0 ),
        .I1(result3__5[3]),
        .I2(\lastError[3]_i_1_n_0 ),
        .I3(result3__5[2]),
        .O(\pwmRef[15]_i_299_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_30 
       (.I0(\pwmRef[15]_i_46_n_0 ),
        .I1(\pwmRef_reg[15]_i_6_0 [25]),
        .I2(\pwmRef[15]_i_47_n_0 ),
        .I3(\pwmRef_reg[15]_i_6_0 [24]),
        .O(\pwmRef[15]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_300 
       (.I0(\lastError[0]_i_1_n_0 ),
        .I1(result3__5[1]),
        .I2(\lastError[1]_i_1_n_0 ),
        .I3(result3__5[0]),
        .O(\pwmRef[15]_i_300_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_303 
       (.I0(\pwmRef_reg[15]_i_49_0 [23]),
        .O(\pwmRef[15]_i_303_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_304 
       (.I0(\pwmRef_reg[15]_i_49_0 [22]),
        .O(\pwmRef[15]_i_304_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_305 
       (.I0(\pwmRef_reg[15]_i_49_0 [21]),
        .O(\pwmRef[15]_i_305_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_306 
       (.I0(\pwmRef_reg[15]_i_49_0 [20]),
        .O(\pwmRef[15]_i_306_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_307 
       (.I0(\pwmRef_reg[15]_i_49_0 [19]),
        .O(\pwmRef[15]_i_307_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_308 
       (.I0(\pwmRef_reg[15]_i_49_0 [18]),
        .O(\pwmRef[15]_i_308_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_309 
       (.I0(\pwmRef_reg[15]_i_49_0 [17]),
        .O(\pwmRef[15]_i_309_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_310 
       (.I0(\pwmRef_reg[15]_i_49_0 [16]),
        .O(\pwmRef[15]_i_310_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_311 
       (.I0(\lastError[6]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49_0 [6]),
        .I2(\pwmRef_reg[15]_i_49_0 [7]),
        .I3(\lastError[7]_i_1_n_0 ),
        .O(\pwmRef[15]_i_311_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_312 
       (.I0(\lastError[4]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49_0 [4]),
        .I2(\pwmRef_reg[15]_i_49_0 [5]),
        .I3(\lastError[5]_i_1_n_0 ),
        .O(\pwmRef[15]_i_312_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_313 
       (.I0(\lastError[2]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49_0 [2]),
        .I2(\pwmRef_reg[15]_i_49_0 [3]),
        .I3(\lastError[3]_i_1_n_0 ),
        .O(\pwmRef[15]_i_313_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_314 
       (.I0(\lastError[0]_i_1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49_0 [0]),
        .I2(\pwmRef_reg[15]_i_49_0 [1]),
        .I3(\lastError[1]_i_1_n_0 ),
        .O(\pwmRef[15]_i_314_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_315 
       (.I0(\lastError[6]_i_1_n_0 ),
        .I1(\lastError[7]_i_1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49_0 [7]),
        .I3(\pwmRef_reg[15]_i_49_0 [6]),
        .O(\pwmRef[15]_i_315_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_316 
       (.I0(\lastError[4]_i_1_n_0 ),
        .I1(\lastError[5]_i_1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49_0 [5]),
        .I3(\pwmRef_reg[15]_i_49_0 [4]),
        .O(\pwmRef[15]_i_316_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_317 
       (.I0(\lastError[2]_i_1_n_0 ),
        .I1(\lastError[3]_i_1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49_0 [3]),
        .I3(\pwmRef_reg[15]_i_49_0 [2]),
        .O(\pwmRef[15]_i_317_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_318 
       (.I0(\lastError[0]_i_1_n_0 ),
        .I1(\lastError[1]_i_1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49_0 [1]),
        .I3(\pwmRef_reg[15]_i_49_0 [0]),
        .O(\pwmRef[15]_i_318_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_319 
       (.I0(result3__1_n_99),
        .I1(result3_n_99),
        .O(\pwmRef[15]_i_319_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_32 
       (.I0(\pwmRef[15]_i_80_n_0 ),
        .I1(\pwmRef_reg[15]_i_3_0 [22]),
        .I2(\pwmRef_reg[15]_i_3_0 [23]),
        .I3(\pwmRef[15]_i_81_n_0 ),
        .O(\pwmRef[15]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_320 
       (.I0(result3__1_n_100),
        .I1(result3_n_100),
        .O(\pwmRef[15]_i_320_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_321 
       (.I0(result3__1_n_101),
        .I1(result3_n_101),
        .O(\pwmRef[15]_i_321_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_322 
       (.I0(result3__1_n_102),
        .I1(result3_n_102),
        .O(\pwmRef[15]_i_322_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_323 
       (.I0(p_1_in1_in[23]),
        .I1(p_0_in0_in[23]),
        .O(\pwmRef[15]_i_323_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_324 
       (.I0(p_1_in1_in[22]),
        .I1(p_0_in0_in[22]),
        .O(\pwmRef[15]_i_324_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_325 
       (.I0(p_1_in1_in[21]),
        .I1(p_0_in0_in[21]),
        .O(\pwmRef[15]_i_325_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_326 
       (.I0(p_1_in1_in[20]),
        .I1(p_0_in0_in[20]),
        .O(\pwmRef[15]_i_326_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_327 
       (.I0(result3__1_n_103),
        .I1(result3_n_103),
        .O(\pwmRef[15]_i_327_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_328 
       (.I0(result3__1_n_104),
        .I1(result3_n_104),
        .O(\pwmRef[15]_i_328_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_329 
       (.I0(result3__1_n_105),
        .I1(result3_n_105),
        .O(\pwmRef[15]_i_329_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_33 
       (.I0(\pwmRef[15]_i_82_n_0 ),
        .I1(\pwmRef_reg[15]_i_3_0 [20]),
        .I2(\pwmRef_reg[15]_i_3_0 [21]),
        .I3(\pwmRef[15]_i_83_n_0 ),
        .O(\pwmRef[15]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_330 
       (.I0(p_1_in1_in[19]),
        .I1(p_0_in0_in[19]),
        .O(\pwmRef[15]_i_330_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_331 
       (.I0(p_1_in1_in[18]),
        .I1(p_0_in0_in[18]),
        .O(\pwmRef[15]_i_331_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_332 
       (.I0(p_1_in1_in[17]),
        .I1(p_0_in0_in[17]),
        .O(\pwmRef[15]_i_332_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_335 
       (.I0(\pwmRef_reg[15]_i_49_0 [15]),
        .O(\pwmRef[15]_i_335_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_336 
       (.I0(\pwmRef_reg[15]_i_49_0 [14]),
        .O(\pwmRef[15]_i_336_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_337 
       (.I0(\pwmRef_reg[15]_i_49_0 [13]),
        .O(\pwmRef[15]_i_337_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_338 
       (.I0(\pwmRef_reg[15]_i_49_0 [12]),
        .O(\pwmRef[15]_i_338_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_339 
       (.I0(\pwmRef_reg[15]_i_49_0 [11]),
        .O(\pwmRef[15]_i_339_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_34 
       (.I0(\pwmRef[15]_i_84_n_0 ),
        .I1(\pwmRef[15]_i_85_n_0 ),
        .I2(\pwmRef_reg[15]_i_3_0 [18]),
        .I3(\pwmRef_reg[15]_i_3_0 [19]),
        .I4(\pwmRef[15]_i_86_n_0 ),
        .I5(\pwmRef[15]_i_87_n_0 ),
        .O(\pwmRef[15]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_340 
       (.I0(\pwmRef_reg[15]_i_49_0 [10]),
        .O(\pwmRef[15]_i_340_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_341 
       (.I0(\pwmRef_reg[15]_i_49_0 [9]),
        .O(\pwmRef[15]_i_341_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_342 
       (.I0(\pwmRef_reg[15]_i_49_0 [8]),
        .O(\pwmRef[15]_i_342_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_343 
       (.I0(\pwmRef_reg[15]_i_49_0 [7]),
        .O(\pwmRef[15]_i_343_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_344 
       (.I0(\pwmRef_reg[15]_i_49_0 [6]),
        .O(\pwmRef[15]_i_344_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_345 
       (.I0(\pwmRef_reg[15]_i_49_0 [5]),
        .O(\pwmRef[15]_i_345_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_346 
       (.I0(\pwmRef_reg[15]_i_49_0 [4]),
        .O(\pwmRef[15]_i_346_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_347 
       (.I0(\pwmRef_reg[15]_i_49_0 [3]),
        .O(\pwmRef[15]_i_347_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_348 
       (.I0(\pwmRef_reg[15]_i_49_0 [2]),
        .O(\pwmRef[15]_i_348_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_349 
       (.I0(\pwmRef_reg[15]_i_49_0 [1]),
        .O(\pwmRef[15]_i_349_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_35 
       (.I0(\pwmRef[15]_i_88_n_0 ),
        .I1(\pwmRef[15]_i_89_n_0 ),
        .I2(\pwmRef_reg[15]_i_3_0 [16]),
        .I3(\pwmRef_reg[15]_i_3_0 [17]),
        .I4(\pwmRef[15]_i_90_n_0 ),
        .I5(\pwmRef[15]_i_91_n_0 ),
        .O(\pwmRef[15]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_36 
       (.I0(\pwmRef[15]_i_80_n_0 ),
        .I1(\pwmRef[15]_i_81_n_0 ),
        .I2(\pwmRef_reg[15]_i_3_0 [23]),
        .I3(\pwmRef_reg[15]_i_3_0 [22]),
        .O(\pwmRef[15]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_37 
       (.I0(\pwmRef[15]_i_82_n_0 ),
        .I1(\pwmRef[15]_i_83_n_0 ),
        .I2(\pwmRef_reg[15]_i_3_0 [21]),
        .I3(\pwmRef_reg[15]_i_3_0 [20]),
        .O(\pwmRef[15]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_38 
       (.I0(\pwmRef[15]_i_84_n_0 ),
        .I1(\pwmRef[15]_i_85_n_0 ),
        .I2(\pwmRef[15]_i_86_n_0 ),
        .I3(\pwmRef[15]_i_87_n_0 ),
        .I4(\pwmRef_reg[15]_i_3_0 [19]),
        .I5(\pwmRef_reg[15]_i_3_0 [18]),
        .O(\pwmRef[15]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_39 
       (.I0(\pwmRef[15]_i_88_n_0 ),
        .I1(\pwmRef[15]_i_89_n_0 ),
        .I2(\pwmRef[15]_i_90_n_0 ),
        .I3(\pwmRef[15]_i_91_n_0 ),
        .I4(\pwmRef_reg[15]_i_3_0 [17]),
        .I5(\pwmRef_reg[15]_i_3_0 [16]),
        .O(\pwmRef[15]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_4 
       (.I0(\pwmRef[15]_i_27_0 [15]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \pwmRef[15]_i_40 
       (.I0(result1[31]),
        .I1(\pwmRef[15]_i_19_n_0 ),
        .I2(\pwmRef[15]_i_92_n_0 ),
        .I3(\pwmRef[15]_i_16_n_0 ),
        .I4(\pwmRef[15]_i_93_n_0 ),
        .I5(\pwmRef[15]_i_27_0 [30]),
        .O(\pwmRef[15]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \pwmRef[15]_i_41 
       (.I0(result1[31]),
        .I1(\pwmRef_reg[15]_i_48_n_0 ),
        .I2(\pwmRef_reg[15]_i_49_n_0 ),
        .I3(\pwmRef[15]_i_93_n_0 ),
        .I4(\pwmRef[15]_i_27_0 [31]),
        .O(\pwmRef[15]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_42 
       (.I0(\pwmRef[15]_i_94_n_0 ),
        .I1(\pwmRef[15]_i_95_n_0 ),
        .I2(\pwmRef[15]_i_17_n_0 ),
        .I3(\pwmRef[15]_i_16_n_0 ),
        .I4(\pwmRef[15]_i_93_n_0 ),
        .I5(\pwmRef[15]_i_27_0 [28]),
        .O(\pwmRef[15]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \pwmRef[15]_i_43 
       (.I0(result0),
        .I1(\pwmRef_reg[15]_i_48_n_0 ),
        .I2(\pwmRef_reg[15]_i_49_n_0 ),
        .I3(\pwmRef[15]_i_93_n_0 ),
        .I4(\pwmRef[15]_i_27_0 [29]),
        .O(\pwmRef[15]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_44 
       (.I0(\pwmRef[15]_i_97_n_0 ),
        .I1(\pwmRef[15]_i_98_n_0 ),
        .I2(\pwmRef[15]_i_17_n_0 ),
        .I3(\pwmRef[15]_i_16_n_0 ),
        .I4(\pwmRef[15]_i_93_n_0 ),
        .I5(\pwmRef[15]_i_27_0 [26]),
        .O(\pwmRef[15]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_45 
       (.I0(\pwmRef[15]_i_99_n_0 ),
        .I1(\pwmRef[15]_i_100_n_0 ),
        .I2(\pwmRef[15]_i_17_n_0 ),
        .I3(\pwmRef[15]_i_16_n_0 ),
        .I4(\pwmRef[15]_i_93_n_0 ),
        .I5(\pwmRef[15]_i_27_0 [27]),
        .O(\pwmRef[15]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_46 
       (.I0(\pwmRef[15]_i_101_n_0 ),
        .I1(\pwmRef[15]_i_102_n_0 ),
        .I2(\pwmRef[15]_i_17_n_0 ),
        .I3(\pwmRef[15]_i_16_n_0 ),
        .I4(\pwmRef[15]_i_93_n_0 ),
        .I5(\pwmRef[15]_i_27_0 [24]),
        .O(\pwmRef[15]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_47 
       (.I0(\pwmRef[15]_i_103_n_0 ),
        .I1(\pwmRef[15]_i_104_n_0 ),
        .I2(\pwmRef[15]_i_17_n_0 ),
        .I3(\pwmRef[15]_i_16_n_0 ),
        .I4(\pwmRef[15]_i_93_n_0 ),
        .I5(\pwmRef[15]_i_27_0 [25]),
        .O(\pwmRef[15]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_5 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[15]_i_18_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[15]_i_20_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pwmRef[15]_i_50 
       (.I0(\pwmRef[15]_i_50_0 [29]),
        .I1(\pwmRef[15]_i_50_0 [30]),
        .I2(\pwmRef[15]_i_50_0 [22]),
        .I3(\pwmRef[15]_i_123_n_0 ),
        .I4(\pwmRef[15]_i_124_n_0 ),
        .O(\pwmRef[15]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \pwmRef[15]_i_51 
       (.I0(\pwmRef[15]_i_50_0 [7]),
        .I1(\pwmRef[15]_i_50_0 [8]),
        .I2(\pwmRef[15]_i_50_0 [5]),
        .I3(\pwmRef[15]_i_50_0 [6]),
        .I4(\pwmRef[15]_i_125_n_0 ),
        .O(\pwmRef[15]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \pwmRef[15]_i_52 
       (.I0(\pwmRef[15]_i_50_0 [17]),
        .I1(\pwmRef[15]_i_50_0 [18]),
        .I2(\pwmRef[15]_i_50_0 [19]),
        .I3(\pwmRef[15]_i_50_0 [20]),
        .I4(\pwmRef[15]_i_126_n_0 ),
        .O(\pwmRef[15]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_53 
       (.I0(result1[30]),
        .I1(\pwmRef[15]_i_50_0 [3]),
        .I2(result1[22]),
        .I3(\pwmRef[15]_i_50_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_54 
       (.I0(result1[26]),
        .I1(\pwmRef[15]_i_50_0 [3]),
        .I2(result1[18]),
        .I3(\pwmRef[15]_i_50_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_55 
       (.I0(result1[28]),
        .I1(\pwmRef[15]_i_50_0 [3]),
        .I2(result1[20]),
        .I3(\pwmRef[15]_i_50_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_56 
       (.I0(result1[24]),
        .I1(\pwmRef[15]_i_50_0 [3]),
        .I2(result1[16]),
        .I3(\pwmRef[15]_i_50_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_57 
       (.I0(result1[29]),
        .I1(\pwmRef[15]_i_50_0 [3]),
        .I2(result1[21]),
        .I3(\pwmRef[15]_i_50_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_58 
       (.I0(result1[25]),
        .I1(\pwmRef[15]_i_50_0 [3]),
        .I2(result1[17]),
        .I3(\pwmRef[15]_i_50_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_59 
       (.I0(result1[27]),
        .I1(\pwmRef[15]_i_50_0 [3]),
        .I2(result1[19]),
        .I3(\pwmRef[15]_i_50_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_60 
       (.I0(result1[23]),
        .I1(\pwmRef[15]_i_50_0 [3]),
        .I2(result1[15]),
        .I3(\pwmRef[15]_i_50_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_63 
       (.I0(\pwmRef[15]_i_80_n_0 ),
        .I1(\pwmRef_reg[15]_i_6_0 [22]),
        .I2(\pwmRef[15]_i_81_n_0 ),
        .I3(\pwmRef_reg[15]_i_6_0 [23]),
        .O(\pwmRef[15]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_64 
       (.I0(\pwmRef[15]_i_82_n_0 ),
        .I1(\pwmRef_reg[15]_i_6_0 [20]),
        .I2(\pwmRef[15]_i_83_n_0 ),
        .I3(\pwmRef_reg[15]_i_6_0 [21]),
        .O(\pwmRef[15]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_65 
       (.I0(\pwmRef[15]_i_84_n_0 ),
        .I1(\pwmRef[15]_i_85_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [18]),
        .I3(\pwmRef[15]_i_86_n_0 ),
        .I4(\pwmRef[15]_i_87_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [19]),
        .O(\pwmRef[15]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_66 
       (.I0(\pwmRef[15]_i_88_n_0 ),
        .I1(\pwmRef[15]_i_89_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [16]),
        .I3(\pwmRef[15]_i_90_n_0 ),
        .I4(\pwmRef[15]_i_91_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [17]),
        .O(\pwmRef[15]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_67 
       (.I0(\pwmRef[15]_i_80_n_0 ),
        .I1(\pwmRef_reg[15]_i_6_0 [23]),
        .I2(\pwmRef[15]_i_81_n_0 ),
        .I3(\pwmRef_reg[15]_i_6_0 [22]),
        .O(\pwmRef[15]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_68 
       (.I0(\pwmRef[15]_i_82_n_0 ),
        .I1(\pwmRef_reg[15]_i_6_0 [21]),
        .I2(\pwmRef[15]_i_83_n_0 ),
        .I3(\pwmRef_reg[15]_i_6_0 [20]),
        .O(\pwmRef[15]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_69 
       (.I0(\pwmRef[15]_i_84_n_0 ),
        .I1(\pwmRef[15]_i_85_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [19]),
        .I3(\pwmRef[15]_i_86_n_0 ),
        .I4(\pwmRef[15]_i_87_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [18]),
        .O(\pwmRef[15]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_70 
       (.I0(\pwmRef[15]_i_88_n_0 ),
        .I1(\pwmRef[15]_i_89_n_0 ),
        .I2(\pwmRef_reg[15]_i_6_0 [17]),
        .I3(\pwmRef[15]_i_90_n_0 ),
        .I4(\pwmRef[15]_i_91_n_0 ),
        .I5(\pwmRef_reg[15]_i_6_0 [16]),
        .O(\pwmRef[15]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_72 
       (.I0(\pwmRef[14]_i_3_n_0 ),
        .I1(\pwmRef[14]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3_0 [14]),
        .I3(\pwmRef_reg[15]_i_3_0 [15]),
        .I4(\pwmRef[15]_i_5_n_0 ),
        .I5(\pwmRef[15]_i_4_n_0 ),
        .O(\pwmRef[15]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_73 
       (.I0(\pwmRef[12]_i_3_n_0 ),
        .I1(\pwmRef[12]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3_0 [12]),
        .I3(\pwmRef_reg[15]_i_3_0 [13]),
        .I4(\pwmRef[13]_i_3_n_0 ),
        .I5(\pwmRef[13]_i_2_n_0 ),
        .O(\pwmRef[15]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_74 
       (.I0(\pwmRef[10]_i_3_n_0 ),
        .I1(\pwmRef[10]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3_0 [10]),
        .I3(\pwmRef_reg[15]_i_3_0 [11]),
        .I4(\pwmRef[11]_i_3_n_0 ),
        .I5(\pwmRef[11]_i_2_n_0 ),
        .O(\pwmRef[15]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_75 
       (.I0(\pwmRef[8]_i_3_n_0 ),
        .I1(\pwmRef[8]_i_2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3_0 [8]),
        .I3(\pwmRef_reg[15]_i_3_0 [9]),
        .I4(\pwmRef[9]_i_3_n_0 ),
        .I5(\pwmRef[9]_i_2_n_0 ),
        .O(\pwmRef[15]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_76 
       (.I0(\pwmRef[14]_i_3_n_0 ),
        .I1(\pwmRef[14]_i_2_n_0 ),
        .I2(\pwmRef[15]_i_5_n_0 ),
        .I3(\pwmRef[15]_i_4_n_0 ),
        .I4(\pwmRef_reg[15]_i_3_0 [15]),
        .I5(\pwmRef_reg[15]_i_3_0 [14]),
        .O(\pwmRef[15]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_77 
       (.I0(\pwmRef[12]_i_3_n_0 ),
        .I1(\pwmRef[12]_i_2_n_0 ),
        .I2(\pwmRef[13]_i_3_n_0 ),
        .I3(\pwmRef[13]_i_2_n_0 ),
        .I4(\pwmRef_reg[15]_i_3_0 [13]),
        .I5(\pwmRef_reg[15]_i_3_0 [12]),
        .O(\pwmRef[15]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_78 
       (.I0(\pwmRef[10]_i_3_n_0 ),
        .I1(\pwmRef[10]_i_2_n_0 ),
        .I2(\pwmRef[11]_i_3_n_0 ),
        .I3(\pwmRef[11]_i_2_n_0 ),
        .I4(\pwmRef_reg[15]_i_3_0 [11]),
        .I5(\pwmRef_reg[15]_i_3_0 [10]),
        .O(\pwmRef[15]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_79 
       (.I0(\pwmRef[8]_i_3_n_0 ),
        .I1(\pwmRef[8]_i_2_n_0 ),
        .I2(\pwmRef[9]_i_3_n_0 ),
        .I3(\pwmRef[9]_i_2_n_0 ),
        .I4(\pwmRef_reg[15]_i_3_0 [9]),
        .I5(\pwmRef_reg[15]_i_3_0 [8]),
        .O(\pwmRef[15]_i_79_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_8 
       (.I0(\pwmRef[15]_i_40_n_0 ),
        .I1(\pwmRef_reg[15]_i_3_0 [30]),
        .I2(\pwmRef[15]_i_41_n_0 ),
        .I3(\pwmRef_reg[15]_i_3_0 [31]),
        .O(\pwmRef[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAE0000)) 
    \pwmRef[15]_i_80 
       (.I0(\pwmRef[15]_i_21_n_0 ),
        .I1(\pwmRef[15]_i_155_n_0 ),
        .I2(\pwmRef[15]_i_19_n_0 ),
        .I3(\pwmRef[15]_i_156_n_0 ),
        .I4(\pwmRef[15]_i_16_n_0 ),
        .I5(\pwmRef[15]_i_157_n_0 ),
        .O(\pwmRef[15]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_81 
       (.I0(\pwmRef[15]_i_158_n_0 ),
        .I1(\pwmRef[15]_i_159_n_0 ),
        .I2(\pwmRef[15]_i_17_n_0 ),
        .I3(\pwmRef[15]_i_16_n_0 ),
        .I4(\pwmRef[15]_i_93_n_0 ),
        .I5(\pwmRef[15]_i_27_0 [23]),
        .O(\pwmRef[15]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAE0000)) 
    \pwmRef[15]_i_82 
       (.I0(\pwmRef[15]_i_21_n_0 ),
        .I1(\pwmRef[15]_i_160_n_0 ),
        .I2(\pwmRef[15]_i_19_n_0 ),
        .I3(\pwmRef[15]_i_161_n_0 ),
        .I4(\pwmRef[15]_i_16_n_0 ),
        .I5(\pwmRef[15]_i_162_n_0 ),
        .O(\pwmRef[15]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAE0000)) 
    \pwmRef[15]_i_83 
       (.I0(\pwmRef[15]_i_21_n_0 ),
        .I1(\pwmRef[15]_i_163_n_0 ),
        .I2(\pwmRef[15]_i_19_n_0 ),
        .I3(\pwmRef[15]_i_164_n_0 ),
        .I4(\pwmRef[15]_i_16_n_0 ),
        .I5(\pwmRef[15]_i_165_n_0 ),
        .O(\pwmRef[15]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_84 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[15]_i_166_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[15]_i_167_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[15]_i_84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_85 
       (.I0(\pwmRef[15]_i_27_0 [18]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_86 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[15]_i_160_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[15]_i_166_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[15]_i_86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_87 
       (.I0(\pwmRef[15]_i_27_0 [19]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_88 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[15]_i_168_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[15]_i_18_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[15]_i_88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_89 
       (.I0(\pwmRef[15]_i_27_0 [16]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_89_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_9 
       (.I0(\pwmRef[15]_i_42_n_0 ),
        .I1(\pwmRef_reg[15]_i_3_0 [28]),
        .I2(\pwmRef_reg[15]_i_3_0 [29]),
        .I3(\pwmRef[15]_i_43_n_0 ),
        .O(\pwmRef[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_90 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[15]_i_167_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[15]_i_168_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[15]_i_90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_91 
       (.I0(\pwmRef[15]_i_27_0 [17]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000004)) 
    \pwmRef[15]_i_92 
       (.I0(\pwmRef[15]_i_50_0 [1]),
        .I1(result1[30]),
        .I2(\pwmRef[15]_i_50_0 [4]),
        .I3(\pwmRef[15]_i_50_0 [3]),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \pwmRef[15]_i_93 
       (.I0(\lastError_reg[0]_2 ),
        .I1(\lastError_reg[0]_1 ),
        .I2(\lastError_reg[0]_0 ),
        .O(\pwmRef[15]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_94 
       (.I0(\pwmRef[15]_i_19_n_0 ),
        .I1(\pwmRef[15]_i_169_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[15]_i_170_n_0 ),
        .I4(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[15]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000004)) 
    \pwmRef[15]_i_95 
       (.I0(\pwmRef[15]_i_50_0 [1]),
        .I1(result1[29]),
        .I2(\pwmRef[15]_i_50_0 [4]),
        .I3(\pwmRef[15]_i_50_0 [3]),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_95_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \pwmRef[15]_i_96 
       (.I0(\pwmRef[15]_i_21_n_0 ),
        .I1(\pwmRef[15]_i_95_n_0 ),
        .I2(\pwmRef[15]_i_19_n_0 ),
        .I3(\pwmRef[15]_i_92_n_0 ),
        .I4(\pwmRef[15]_i_17_n_0 ),
        .O(result0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_97 
       (.I0(\pwmRef[15]_i_19_n_0 ),
        .I1(\pwmRef[15]_i_170_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[15]_i_171_n_0 ),
        .I4(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[15]_i_97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_98 
       (.I0(\pwmRef[15]_i_172_n_0 ),
        .I1(\pwmRef[15]_i_50_0 [1]),
        .I2(\pwmRef[15]_i_173_n_0 ),
        .O(\pwmRef[15]_i_98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_99 
       (.I0(\pwmRef[15]_i_19_n_0 ),
        .I1(\pwmRef[15]_i_172_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[15]_i_173_n_0 ),
        .I4(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[15]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[1]_i_1 
       (.I0(\pwmRef_reg[15]_i_3_n_0 ),
        .I1(\pwmRef[1]_i_2_n_0 ),
        .I2(\pwmRef[1]_i_3_n_0 ),
        .I3(\pwmRef_reg[15]_i_3_0 [1]),
        .I4(\pwmRef_reg[15]_i_6_0 [1]),
        .I5(result10_in),
        .O(\pwmRef[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[1]_i_2 
       (.I0(\pwmRef[15]_i_27_0 [1]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
    \pwmRef[1]_i_3 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[1]_i_4_n_0 ),
        .I2(\pwmRef[15]_i_19_n_0 ),
        .I3(\pwmRef[2]_i_4_n_0 ),
        .I4(\pwmRef[15]_i_17_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[1]_i_4 
       (.I0(\pwmRef[1]_i_5_n_0 ),
        .I1(\pwmRef[5]_i_5_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[7]_i_5_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[3]_i_5_n_0 ),
        .O(\pwmRef[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[1]_i_5 
       (.I0(result1[1]),
        .I1(result1[17]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[25]),
        .I4(\pwmRef[15]_i_50_0 [4]),
        .I5(result1[9]),
        .O(\pwmRef[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[2]_i_1 
       (.I0(\pwmRef_reg[15]_i_3_n_0 ),
        .I1(\pwmRef[2]_i_2_n_0 ),
        .I2(\pwmRef[2]_i_3_n_0 ),
        .I3(\pwmRef_reg[15]_i_3_0 [2]),
        .I4(\pwmRef_reg[15]_i_6_0 [2]),
        .I5(result10_in),
        .O(\pwmRef[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[2]_i_2 
       (.I0(\pwmRef[15]_i_27_0 [2]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[2]_i_3 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[3]_i_4_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[2]_i_4_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[2]_i_4 
       (.I0(\pwmRef[8]_i_5_n_0 ),
        .I1(\pwmRef[4]_i_5_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[6]_i_5_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[2]_i_5_n_0 ),
        .O(\pwmRef[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[2]_i_5 
       (.I0(result1[2]),
        .I1(result1[18]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[26]),
        .I4(\pwmRef[15]_i_50_0 [4]),
        .I5(result1[10]),
        .O(\pwmRef[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[3]_i_1 
       (.I0(\pwmRef_reg[15]_i_3_n_0 ),
        .I1(\pwmRef[3]_i_2_n_0 ),
        .I2(\pwmRef[3]_i_3_n_0 ),
        .I3(\pwmRef_reg[15]_i_3_0 [3]),
        .I4(\pwmRef_reg[15]_i_6_0 [3]),
        .I5(result10_in),
        .O(\pwmRef[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[3]_i_10 
       (.I0(p_1_in1_in[2]),
        .I1(result3__0_n_103),
        .I2(result3__0_n_102),
        .I3(p_1_in1_in[3]),
        .O(\pwmRef[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[3]_i_11 
       (.I0(p_1_in1_in[1]),
        .I1(result3__0_n_104),
        .I2(result3__0_n_103),
        .I3(p_1_in1_in[2]),
        .O(\pwmRef[3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[3]_i_12 
       (.I0(p_1_in1_in[0]),
        .I1(result3__0_n_105),
        .I2(result3__0_n_104),
        .I3(p_1_in1_in[1]),
        .O(\pwmRef[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[3]_i_13 
       (.I0(p_1_in1_in[0]),
        .I1(result3__0_n_105),
        .O(\pwmRef[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[3]_i_2 
       (.I0(\pwmRef[15]_i_27_0 [3]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[3]_i_3 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[4]_i_4_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[3]_i_4_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[3]_i_4 
       (.I0(\pwmRef[9]_i_5_n_0 ),
        .I1(\pwmRef[5]_i_5_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[7]_i_5_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[3]_i_5_n_0 ),
        .O(\pwmRef[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[3]_i_5 
       (.I0(result1[3]),
        .I1(result1[19]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[27]),
        .I4(\pwmRef[15]_i_50_0 [4]),
        .I5(result1[11]),
        .O(\pwmRef[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[3]_i_7 
       (.I0(result3__0_n_103),
        .I1(p_1_in1_in[2]),
        .O(\pwmRef[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[3]_i_8 
       (.I0(result3__0_n_104),
        .I1(p_1_in1_in[1]),
        .O(\pwmRef[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[3]_i_9 
       (.I0(result3__0_n_105),
        .I1(p_1_in1_in[0]),
        .O(\pwmRef[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[4]_i_1 
       (.I0(\pwmRef_reg[15]_i_3_n_0 ),
        .I1(\pwmRef[4]_i_2_n_0 ),
        .I2(\pwmRef[4]_i_3_n_0 ),
        .I3(\pwmRef_reg[15]_i_3_0 [4]),
        .I4(\pwmRef_reg[15]_i_6_0 [4]),
        .I5(result10_in),
        .O(\pwmRef[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[4]_i_2 
       (.I0(\pwmRef[15]_i_27_0 [4]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[4]_i_3 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[5]_i_4_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[4]_i_4_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[4]_i_4 
       (.I0(\pwmRef[10]_i_5_n_0 ),
        .I1(\pwmRef[6]_i_5_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[8]_i_5_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[4]_i_5_n_0 ),
        .O(\pwmRef[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[4]_i_5 
       (.I0(result1[4]),
        .I1(result1[20]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[28]),
        .I4(\pwmRef[15]_i_50_0 [4]),
        .I5(result1[12]),
        .O(\pwmRef[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[5]_i_1 
       (.I0(\pwmRef_reg[15]_i_3_n_0 ),
        .I1(\pwmRef[5]_i_2_n_0 ),
        .I2(\pwmRef[5]_i_3_n_0 ),
        .I3(\pwmRef_reg[15]_i_3_0 [5]),
        .I4(\pwmRef_reg[15]_i_6_0 [5]),
        .I5(result10_in),
        .O(\pwmRef[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[5]_i_2 
       (.I0(\pwmRef[15]_i_27_0 [5]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[5]_i_3 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[6]_i_4_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[5]_i_4_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[5]_i_4 
       (.I0(\pwmRef[11]_i_5_n_0 ),
        .I1(\pwmRef[7]_i_5_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[9]_i_5_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[5]_i_5_n_0 ),
        .O(\pwmRef[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[5]_i_5 
       (.I0(result1[5]),
        .I1(result1[21]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[29]),
        .I4(\pwmRef[15]_i_50_0 [4]),
        .I5(result1[13]),
        .O(\pwmRef[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[6]_i_1 
       (.I0(\pwmRef_reg[15]_i_3_n_0 ),
        .I1(\pwmRef[6]_i_2_n_0 ),
        .I2(\pwmRef[6]_i_3_n_0 ),
        .I3(\pwmRef_reg[15]_i_3_0 [6]),
        .I4(\pwmRef_reg[15]_i_6_0 [6]),
        .I5(result10_in),
        .O(\pwmRef[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[6]_i_2 
       (.I0(\pwmRef[15]_i_27_0 [6]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[6]_i_3 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[7]_i_4_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[6]_i_4_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[6]_i_4 
       (.I0(\pwmRef[12]_i_5_n_0 ),
        .I1(\pwmRef[8]_i_5_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[10]_i_5_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[6]_i_5_n_0 ),
        .O(\pwmRef[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[6]_i_5 
       (.I0(result1[6]),
        .I1(result1[22]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[30]),
        .I4(\pwmRef[15]_i_50_0 [4]),
        .I5(result1[14]),
        .O(\pwmRef[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[7]_i_1 
       (.I0(\pwmRef_reg[15]_i_3_n_0 ),
        .I1(\pwmRef[7]_i_2_n_0 ),
        .I2(\pwmRef[7]_i_3_n_0 ),
        .I3(\pwmRef_reg[15]_i_3_0 [7]),
        .I4(\pwmRef_reg[15]_i_6_0 [7]),
        .I5(result10_in),
        .O(\pwmRef[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[7]_i_10 
       (.I0(result3__0_n_102),
        .I1(p_1_in1_in[3]),
        .O(\pwmRef[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[7]_i_11 
       (.I0(p_1_in1_in[6]),
        .I1(result3__0_n_99),
        .I2(result3__0_n_98),
        .I3(p_1_in1_in[7]),
        .O(\pwmRef[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[7]_i_12 
       (.I0(p_1_in1_in[5]),
        .I1(result3__0_n_100),
        .I2(result3__0_n_99),
        .I3(p_1_in1_in[6]),
        .O(\pwmRef[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[7]_i_13 
       (.I0(p_1_in1_in[4]),
        .I1(result3__0_n_101),
        .I2(result3__0_n_100),
        .I3(p_1_in1_in[5]),
        .O(\pwmRef[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[7]_i_14 
       (.I0(p_1_in1_in[3]),
        .I1(result3__0_n_102),
        .I2(result3__0_n_101),
        .I3(p_1_in1_in[4]),
        .O(\pwmRef[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[7]_i_2 
       (.I0(\pwmRef[15]_i_27_0 [7]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[7]_i_3 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[8]_i_4_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[7]_i_4_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[7]_i_4 
       (.I0(\pwmRef[13]_i_5_n_0 ),
        .I1(\pwmRef[9]_i_5_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[11]_i_5_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[7]_i_5_n_0 ),
        .O(\pwmRef[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \pwmRef[7]_i_5 
       (.I0(result1[7]),
        .I1(result1[23]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[15]),
        .I4(\pwmRef[15]_i_50_0 [4]),
        .I5(result1[31]),
        .O(\pwmRef[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[7]_i_7 
       (.I0(result3__0_n_99),
        .I1(p_1_in1_in[6]),
        .O(\pwmRef[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[7]_i_8 
       (.I0(result3__0_n_100),
        .I1(p_1_in1_in[5]),
        .O(\pwmRef[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[7]_i_9 
       (.I0(result3__0_n_101),
        .I1(p_1_in1_in[4]),
        .O(\pwmRef[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[8]_i_1 
       (.I0(\pwmRef_reg[15]_i_3_n_0 ),
        .I1(\pwmRef[8]_i_2_n_0 ),
        .I2(\pwmRef[8]_i_3_n_0 ),
        .I3(\pwmRef_reg[15]_i_3_0 [8]),
        .I4(\pwmRef_reg[15]_i_6_0 [8]),
        .I5(result10_in),
        .O(\pwmRef[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[8]_i_2 
       (.I0(\pwmRef[15]_i_27_0 [8]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[8]_i_3 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[9]_i_4_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[8]_i_4_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[8]_i_4 
       (.I0(\pwmRef[14]_i_5_n_0 ),
        .I1(\pwmRef[10]_i_5_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[12]_i_5_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[8]_i_5_n_0 ),
        .O(\pwmRef[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[8]_i_5 
       (.I0(result1[16]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[24]),
        .I4(\pwmRef[15]_i_50_0 [4]),
        .I5(result1[8]),
        .O(\pwmRef[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[9]_i_1 
       (.I0(\pwmRef_reg[15]_i_3_n_0 ),
        .I1(\pwmRef[9]_i_2_n_0 ),
        .I2(\pwmRef[9]_i_3_n_0 ),
        .I3(\pwmRef_reg[15]_i_3_0 [9]),
        .I4(\pwmRef_reg[15]_i_6_0 [9]),
        .I5(result10_in),
        .O(\pwmRef[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[9]_i_2 
       (.I0(\pwmRef[15]_i_27_0 [9]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[9]_i_3 
       (.I0(\pwmRef[15]_i_16_n_0 ),
        .I1(\pwmRef[15]_i_17_n_0 ),
        .I2(\pwmRef[10]_i_4_n_0 ),
        .I3(\pwmRef[15]_i_19_n_0 ),
        .I4(\pwmRef[9]_i_4_n_0 ),
        .I5(\pwmRef[15]_i_21_n_0 ),
        .O(\pwmRef[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[9]_i_4 
       (.I0(\pwmRef[15]_i_60_n_0 ),
        .I1(\pwmRef[11]_i_5_n_0 ),
        .I2(\pwmRef[15]_i_50_0 [1]),
        .I3(\pwmRef[13]_i_5_n_0 ),
        .I4(\pwmRef[15]_i_50_0 [2]),
        .I5(\pwmRef[9]_i_5_n_0 ),
        .O(\pwmRef[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[9]_i_5 
       (.I0(result1[17]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50_0 [3]),
        .I3(result1[25]),
        .I4(\pwmRef[15]_i_50_0 [4]),
        .I5(result1[9]),
        .O(\pwmRef[9]_i_5_n_0 ));
  FDRE \pwmRef_reg[0] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1_n_0 ),
        .D(\pwmRef[0]_i_1_n_0 ),
        .Q(\pwmRef_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \pwmRef_reg[10] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1_n_0 ),
        .D(\pwmRef[10]_i_1_n_0 ),
        .Q(\pwmRef_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \pwmRef_reg[11] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1_n_0 ),
        .D(\pwmRef[11]_i_1_n_0 ),
        .Q(\pwmRef_reg[15]_0 [11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[11]_i_6 
       (.CI(\pwmRef_reg[7]_i_6_n_0 ),
        .CO({\pwmRef_reg[11]_i_6_n_0 ,\pwmRef_reg[11]_i_6_n_1 ,\pwmRef_reg[11]_i_6_n_2 ,\pwmRef_reg[11]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[11]_i_7_n_0 ,\pwmRef[11]_i_8_n_0 ,\pwmRef[11]_i_9_n_0 ,\pwmRef[11]_i_10_n_0 }),
        .O(result1[11:8]),
        .S({\pwmRef[11]_i_11_n_0 ,\pwmRef[11]_i_12_n_0 ,\pwmRef[11]_i_13_n_0 ,\pwmRef[11]_i_14_n_0 }));
  FDRE \pwmRef_reg[12] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1_n_0 ),
        .D(\pwmRef[12]_i_1_n_0 ),
        .Q(\pwmRef_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \pwmRef_reg[13] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1_n_0 ),
        .D(\pwmRef[13]_i_1_n_0 ),
        .Q(\pwmRef_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \pwmRef_reg[14] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1_n_0 ),
        .D(\pwmRef[14]_i_1_n_0 ),
        .Q(\pwmRef_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \pwmRef_reg[15] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1_n_0 ),
        .D(\pwmRef[15]_i_2_n_0 ),
        .Q(\pwmRef_reg[15]_0 [15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_105 
       (.CI(\pwmRef_reg[15]_i_176_n_0 ),
        .CO({\pwmRef_reg[15]_i_105_n_0 ,\pwmRef_reg[15]_i_105_n_1 ,\pwmRef_reg[15]_i_105_n_2 ,\pwmRef_reg[15]_i_105_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_177_n_0 ,\pwmRef[15]_i_178_n_0 ,\pwmRef[15]_i_179_n_0 ,\pwmRef[15]_i_180_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_105_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_181_n_0 ,\pwmRef[15]_i_182_n_0 ,\pwmRef[15]_i_183_n_0 ,\pwmRef[15]_i_184_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_114 
       (.CI(\pwmRef_reg[15]_i_187_n_0 ),
        .CO({\pwmRef_reg[15]_i_114_n_0 ,\pwmRef_reg[15]_i_114_n_1 ,\pwmRef_reg[15]_i_114_n_2 ,\pwmRef_reg[15]_i_114_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_188_n_0 ,\pwmRef[15]_i_189_n_0 ,\pwmRef[15]_i_190_n_0 ,\pwmRef[15]_i_191_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_114_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_192_n_0 ,\pwmRef[15]_i_193_n_0 ,\pwmRef[15]_i_194_n_0 ,\pwmRef[15]_i_195_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_127 
       (.CI(\pwmRef_reg[15]_i_129_n_0 ),
        .CO({\pwmRef_reg[15]_i_127_n_0 ,\pwmRef_reg[15]_i_127_n_1 ,\pwmRef_reg[15]_i_127_n_2 ,\pwmRef_reg[15]_i_127_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_196_n_0 ,\pwmRef[15]_i_197_n_0 ,\pwmRef[15]_i_198_n_0 ,\pwmRef[15]_i_199_n_0 }),
        .O(result1[23:20]),
        .S({\pwmRef[15]_i_200_n_0 ,\pwmRef[15]_i_201_n_0 ,\pwmRef[15]_i_202_n_0 ,\pwmRef[15]_i_203_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_128 
       (.CI(\pwmRef_reg[15]_i_127_n_0 ),
        .CO({\pwmRef_reg[15]_i_128_n_0 ,\pwmRef_reg[15]_i_128_n_1 ,\pwmRef_reg[15]_i_128_n_2 ,\pwmRef_reg[15]_i_128_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_204_n_0 ,\pwmRef[15]_i_205_n_0 ,\pwmRef[15]_i_206_n_0 ,\pwmRef[15]_i_207_n_0 }),
        .O(result1[27:24]),
        .S({\pwmRef[15]_i_208_n_0 ,\pwmRef[15]_i_209_n_0 ,\pwmRef[15]_i_210_n_0 ,\pwmRef[15]_i_211_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_129 
       (.CI(\pwmRef_reg[15]_i_130_n_0 ),
        .CO({\pwmRef_reg[15]_i_129_n_0 ,\pwmRef_reg[15]_i_129_n_1 ,\pwmRef_reg[15]_i_129_n_2 ,\pwmRef_reg[15]_i_129_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_212_n_0 ,\pwmRef[15]_i_213_n_0 ,\pwmRef[15]_i_214_n_0 ,\pwmRef[15]_i_215_n_0 }),
        .O(result1[19:16]),
        .S({\pwmRef[15]_i_216_n_0 ,\pwmRef[15]_i_217_n_0 ,\pwmRef[15]_i_218_n_0 ,\pwmRef[15]_i_219_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_130 
       (.CI(\pwmRef_reg[11]_i_6_n_0 ),
        .CO({\pwmRef_reg[15]_i_130_n_0 ,\pwmRef_reg[15]_i_130_n_1 ,\pwmRef_reg[15]_i_130_n_2 ,\pwmRef_reg[15]_i_130_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_220_n_0 ,\pwmRef[15]_i_221_n_0 ,\pwmRef[15]_i_222_n_0 ,\pwmRef[15]_i_223_n_0 }),
        .O(result1[15:12]),
        .S({\pwmRef[15]_i_224_n_0 ,\pwmRef[15]_i_225_n_0 ,\pwmRef[15]_i_226_n_0 ,\pwmRef[15]_i_227_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_138 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_138_n_0 ,\pwmRef_reg[15]_i_138_n_1 ,\pwmRef_reg[15]_i_138_n_2 ,\pwmRef_reg[15]_i_138_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_232_n_0 ,\pwmRef[15]_i_233_n_0 ,\pwmRef[15]_i_234_n_0 ,\pwmRef[15]_i_235_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_138_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_236_n_0 ,\pwmRef[15]_i_237_n_0 ,\pwmRef[15]_i_238_n_0 ,\pwmRef[15]_i_239_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_176 
       (.CI(\pwmRef_reg[15]_i_245_n_0 ),
        .CO({\pwmRef_reg[15]_i_176_n_0 ,\pwmRef_reg[15]_i_176_n_1 ,\pwmRef_reg[15]_i_176_n_2 ,\pwmRef_reg[15]_i_176_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_246_n_0 ,\pwmRef[15]_i_247_n_0 ,\pwmRef[15]_i_248_n_0 ,\pwmRef[15]_i_249_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_176_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_250_n_0 ,\pwmRef[15]_i_251_n_0 ,\pwmRef[15]_i_252_n_0 ,\pwmRef[15]_i_253_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_186 
       (.CI(\pwmRef_reg[15]_i_254_n_0 ),
        .CO({\deadBand_reg[0][27] ,\pwmRef_reg[15]_i_186_n_1 ,\pwmRef_reg[15]_i_186_n_2 ,\pwmRef_reg[15]_i_186_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[27:24]),
        .S({\pwmRef[15]_i_260_n_0 ,\pwmRef[15]_i_261_n_0 ,\pwmRef[15]_i_262_n_0 ,\pwmRef[15]_i_263_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_187 
       (.CI(\pwmRef_reg[15]_i_264_n_0 ),
        .CO({\pwmRef_reg[15]_i_187_n_0 ,\pwmRef_reg[15]_i_187_n_1 ,\pwmRef_reg[15]_i_187_n_2 ,\pwmRef_reg[15]_i_187_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_265_n_0 ,\pwmRef[15]_i_266_n_0 ,\pwmRef[15]_i_267_n_0 ,\pwmRef[15]_i_268_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_187_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_269_n_0 ,\pwmRef[15]_i_270_n_0 ,\pwmRef[15]_i_271_n_0 ,\pwmRef[15]_i_272_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_22 
       (.CI(\pwmRef_reg[15]_i_62_n_0 ),
        .CO({\pwmRef_reg[15]_i_22_n_0 ,\pwmRef_reg[15]_i_22_n_1 ,\pwmRef_reg[15]_i_22_n_2 ,\pwmRef_reg[15]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_63_n_0 ,\pwmRef[15]_i_64_n_0 ,\pwmRef[15]_i_65_n_0 ,\pwmRef[15]_i_66_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_22_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_67_n_0 ,\pwmRef[15]_i_68_n_0 ,\pwmRef[15]_i_69_n_0 ,\pwmRef[15]_i_70_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_228 
       (.CI(\pwmRef_reg[15]_i_230_n_0 ),
        .CO({\NLW_pwmRef_reg[15]_i_228_CO_UNCONNECTED [3],\pwmRef_reg[15]_i_228_n_1 ,\pwmRef_reg[15]_i_228_n_2 ,\pwmRef_reg[15]_i_228_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,result3__1_n_92,result3__1_n_93,result3__1_n_94}),
        .O(result3__0__0[31:28]),
        .S({\pwmRef[15]_i_277_n_0 ,\pwmRef[15]_i_278_n_0 ,\pwmRef[15]_i_279_n_0 ,\pwmRef[15]_i_280_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_229 
       (.CI(\pwmRef_reg[15]_i_231_n_0 ),
        .CO({\NLW_pwmRef_reg[15]_i_229_CO_UNCONNECTED [3],\pwmRef_reg[15]_i_229_n_1 ,\pwmRef_reg[15]_i_229_n_2 ,\pwmRef_reg[15]_i_229_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in1_in[30:28]}),
        .O(result30_in[31:28]),
        .S({\pwmRef[15]_i_281_n_0 ,\pwmRef[15]_i_282_n_0 ,\pwmRef[15]_i_283_n_0 ,\pwmRef[15]_i_284_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_230 
       (.CI(\pwmRef_reg[15]_i_273_n_0 ),
        .CO({\pwmRef_reg[15]_i_230_n_0 ,\pwmRef_reg[15]_i_230_n_1 ,\pwmRef_reg[15]_i_230_n_2 ,\pwmRef_reg[15]_i_230_n_3 }),
        .CYINIT(1'b0),
        .DI({result3__1_n_95,result3__1_n_96,result3__1_n_97,result3__1_n_98}),
        .O(result3__0__0[27:24]),
        .S({\pwmRef[15]_i_285_n_0 ,\pwmRef[15]_i_286_n_0 ,\pwmRef[15]_i_287_n_0 ,\pwmRef[15]_i_288_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_231 
       (.CI(\pwmRef_reg[15]_i_274_n_0 ),
        .CO({\pwmRef_reg[15]_i_231_n_0 ,\pwmRef_reg[15]_i_231_n_1 ,\pwmRef_reg[15]_i_231_n_2 ,\pwmRef_reg[15]_i_231_n_3 }),
        .CYINIT(1'b0),
        .DI(p_1_in1_in[27:24]),
        .O(result30_in[27:24]),
        .S({\pwmRef[15]_i_289_n_0 ,\pwmRef[15]_i_290_n_0 ,\pwmRef[15]_i_291_n_0 ,\pwmRef[15]_i_292_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_245 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_245_n_0 ,\pwmRef_reg[15]_i_245_n_1 ,\pwmRef_reg[15]_i_245_n_2 ,\pwmRef_reg[15]_i_245_n_3 }),
        .CYINIT(1'b1),
        .DI({\pwmRef[15]_i_293_n_0 ,\pwmRef[15]_i_294_n_0 ,\pwmRef[15]_i_295_n_0 ,\pwmRef[15]_i_296_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_245_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_297_n_0 ,\pwmRef[15]_i_298_n_0 ,\pwmRef[15]_i_299_n_0 ,\pwmRef[15]_i_300_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_254 
       (.CI(\pwmRef_reg[15]_i_255_n_0 ),
        .CO({\pwmRef_reg[15]_i_254_n_0 ,\pwmRef_reg[15]_i_254_n_1 ,\pwmRef_reg[15]_i_254_n_2 ,\pwmRef_reg[15]_i_254_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[23:20]),
        .S({\pwmRef[15]_i_303_n_0 ,\pwmRef[15]_i_304_n_0 ,\pwmRef[15]_i_305_n_0 ,\pwmRef[15]_i_306_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_255 
       (.CI(\pwmRef_reg[15]_i_301_n_0 ),
        .CO({\pwmRef_reg[15]_i_255_n_0 ,\pwmRef_reg[15]_i_255_n_1 ,\pwmRef_reg[15]_i_255_n_2 ,\pwmRef_reg[15]_i_255_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[19:16]),
        .S({\pwmRef[15]_i_307_n_0 ,\pwmRef[15]_i_308_n_0 ,\pwmRef[15]_i_309_n_0 ,\pwmRef[15]_i_310_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_264 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_264_n_0 ,\pwmRef_reg[15]_i_264_n_1 ,\pwmRef_reg[15]_i_264_n_2 ,\pwmRef_reg[15]_i_264_n_3 }),
        .CYINIT(1'b1),
        .DI({\pwmRef[15]_i_311_n_0 ,\pwmRef[15]_i_312_n_0 ,\pwmRef[15]_i_313_n_0 ,\pwmRef[15]_i_314_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_264_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_315_n_0 ,\pwmRef[15]_i_316_n_0 ,\pwmRef[15]_i_317_n_0 ,\pwmRef[15]_i_318_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_273 
       (.CI(\pwmRef_reg[15]_i_275_n_0 ),
        .CO({\pwmRef_reg[15]_i_273_n_0 ,\pwmRef_reg[15]_i_273_n_1 ,\pwmRef_reg[15]_i_273_n_2 ,\pwmRef_reg[15]_i_273_n_3 }),
        .CYINIT(1'b0),
        .DI({result3__1_n_99,result3__1_n_100,result3__1_n_101,result3__1_n_102}),
        .O(result3__0__0[23:20]),
        .S({\pwmRef[15]_i_319_n_0 ,\pwmRef[15]_i_320_n_0 ,\pwmRef[15]_i_321_n_0 ,\pwmRef[15]_i_322_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_274 
       (.CI(\pwmRef_reg[15]_i_276_n_0 ),
        .CO({\pwmRef_reg[15]_i_274_n_0 ,\pwmRef_reg[15]_i_274_n_1 ,\pwmRef_reg[15]_i_274_n_2 ,\pwmRef_reg[15]_i_274_n_3 }),
        .CYINIT(1'b0),
        .DI(p_1_in1_in[23:20]),
        .O(result30_in[23:20]),
        .S({\pwmRef[15]_i_323_n_0 ,\pwmRef[15]_i_324_n_0 ,\pwmRef[15]_i_325_n_0 ,\pwmRef[15]_i_326_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_275 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_275_n_0 ,\pwmRef_reg[15]_i_275_n_1 ,\pwmRef_reg[15]_i_275_n_2 ,\pwmRef_reg[15]_i_275_n_3 }),
        .CYINIT(1'b0),
        .DI({result3__1_n_103,result3__1_n_104,result3__1_n_105,1'b0}),
        .O(result3__0__0[19:16]),
        .S({\pwmRef[15]_i_327_n_0 ,\pwmRef[15]_i_328_n_0 ,\pwmRef[15]_i_329_n_0 ,result3__0_n_89}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_276 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_276_n_0 ,\pwmRef_reg[15]_i_276_n_1 ,\pwmRef_reg[15]_i_276_n_2 ,\pwmRef_reg[15]_i_276_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in1_in[19:17],1'b0}),
        .O(result30_in[19:16]),
        .S({\pwmRef[15]_i_330_n_0 ,\pwmRef[15]_i_331_n_0 ,\pwmRef[15]_i_332_n_0 ,p_1_in1_in[16]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_3 
       (.CI(\pwmRef_reg[15]_i_7_n_0 ),
        .CO({\pwmRef_reg[15]_i_3_n_0 ,\pwmRef_reg[15]_i_3_n_1 ,\pwmRef_reg[15]_i_3_n_2 ,\pwmRef_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_8_n_0 ,\pwmRef[15]_i_9_n_0 ,\pwmRef[15]_i_10_n_0 ,\pwmRef[15]_i_11_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_3_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_12_n_0 ,\pwmRef[15]_i_13_n_0 ,\pwmRef[15]_i_14_n_0 ,\pwmRef[15]_i_15_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_301 
       (.CI(\pwmRef_reg[15]_i_302_n_0 ),
        .CO({\pwmRef_reg[15]_i_301_n_0 ,\pwmRef_reg[15]_i_301_n_1 ,\pwmRef_reg[15]_i_301_n_2 ,\pwmRef_reg[15]_i_301_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[15:12]),
        .S({\pwmRef[15]_i_335_n_0 ,\pwmRef[15]_i_336_n_0 ,\pwmRef[15]_i_337_n_0 ,\pwmRef[15]_i_338_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_302 
       (.CI(\pwmRef_reg[15]_i_333_n_0 ),
        .CO({\pwmRef_reg[15]_i_302_n_0 ,\pwmRef_reg[15]_i_302_n_1 ,\pwmRef_reg[15]_i_302_n_2 ,\pwmRef_reg[15]_i_302_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[11:8]),
        .S({\pwmRef[15]_i_339_n_0 ,\pwmRef[15]_i_340_n_0 ,\pwmRef[15]_i_341_n_0 ,\pwmRef[15]_i_342_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_31 
       (.CI(\pwmRef_reg[15]_i_71_n_0 ),
        .CO({\pwmRef_reg[15]_i_31_n_0 ,\pwmRef_reg[15]_i_31_n_1 ,\pwmRef_reg[15]_i_31_n_2 ,\pwmRef_reg[15]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_72_n_0 ,\pwmRef[15]_i_73_n_0 ,\pwmRef[15]_i_74_n_0 ,\pwmRef[15]_i_75_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_31_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_76_n_0 ,\pwmRef[15]_i_77_n_0 ,\pwmRef[15]_i_78_n_0 ,\pwmRef[15]_i_79_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_333 
       (.CI(\pwmRef_reg[15]_i_334_n_0 ),
        .CO({\pwmRef_reg[15]_i_333_n_0 ,\pwmRef_reg[15]_i_333_n_1 ,\pwmRef_reg[15]_i_333_n_2 ,\pwmRef_reg[15]_i_333_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[7:4]),
        .S({\pwmRef[15]_i_343_n_0 ,\pwmRef[15]_i_344_n_0 ,\pwmRef[15]_i_345_n_0 ,\pwmRef[15]_i_346_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_334 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_334_n_0 ,\pwmRef_reg[15]_i_334_n_1 ,\pwmRef_reg[15]_i_334_n_2 ,\pwmRef_reg[15]_i_334_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(result3__5[3:0]),
        .S({\pwmRef[15]_i_347_n_0 ,\pwmRef[15]_i_348_n_0 ,\pwmRef[15]_i_349_n_0 ,\pwmRef_reg[15]_i_49_0 [0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_48 
       (.CI(\pwmRef_reg[15]_i_105_n_0 ),
        .CO({\pwmRef_reg[15]_i_48_n_0 ,\pwmRef_reg[15]_i_48_n_1 ,\pwmRef_reg[15]_i_48_n_2 ,\pwmRef_reg[15]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_106_n_0 ,\pwmRef[15]_i_107_n_0 ,\pwmRef[15]_i_108_n_0 ,\pwmRef[15]_i_109_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_48_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_110_n_0 ,\pwmRef[15]_i_111_n_0 ,\pwmRef[15]_i_112_n_0 ,\pwmRef[15]_i_113_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_49 
       (.CI(\pwmRef_reg[15]_i_114_n_0 ),
        .CO({\pwmRef_reg[15]_i_49_n_0 ,\pwmRef_reg[15]_i_49_n_1 ,\pwmRef_reg[15]_i_49_n_2 ,\pwmRef_reg[15]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_115_n_0 ,\pwmRef[15]_i_116_n_0 ,\pwmRef[15]_i_117_n_0 ,\pwmRef[15]_i_118_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_49_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_119_n_0 ,\pwmRef[15]_i_120_n_0 ,\pwmRef[15]_i_121_n_0 ,\pwmRef[15]_i_122_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_6 
       (.CI(\pwmRef_reg[15]_i_22_n_0 ),
        .CO({result10_in,\pwmRef_reg[15]_i_6_n_1 ,\pwmRef_reg[15]_i_6_n_2 ,\pwmRef_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_23_n_0 ,\pwmRef[15]_i_24_n_0 ,\pwmRef[15]_i_25_n_0 ,\pwmRef[15]_i_26_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_6_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_27_n_0 ,\pwmRef[15]_i_28_n_0 ,\pwmRef[15]_i_29_n_0 ,\pwmRef[15]_i_30_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_61 
       (.CI(\pwmRef_reg[15]_i_128_n_0 ),
        .CO({\NLW_pwmRef_reg[15]_i_61_CO_UNCONNECTED [3],\pwmRef_reg[15]_i_61_n_1 ,\pwmRef_reg[15]_i_61_n_2 ,\pwmRef_reg[15]_i_61_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\pwmRef[15]_i_131_n_0 ,\pwmRef[15]_i_132_n_0 ,\pwmRef[15]_i_133_n_0 }),
        .O(result1[31:28]),
        .S({\pwmRef[15]_i_134_n_0 ,\pwmRef[15]_i_135_n_0 ,\pwmRef[15]_i_136_n_0 ,\pwmRef[15]_i_137_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_62 
       (.CI(\pwmRef_reg[15]_i_138_n_0 ),
        .CO({\pwmRef_reg[15]_i_62_n_0 ,\pwmRef_reg[15]_i_62_n_1 ,\pwmRef_reg[15]_i_62_n_2 ,\pwmRef_reg[15]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_139_n_0 ,\pwmRef[15]_i_140_n_0 ,\pwmRef[15]_i_141_n_0 ,\pwmRef[15]_i_142_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_62_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_143_n_0 ,\pwmRef[15]_i_144_n_0 ,\pwmRef[15]_i_145_n_0 ,\pwmRef[15]_i_146_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_7 
       (.CI(\pwmRef_reg[15]_i_31_n_0 ),
        .CO({\pwmRef_reg[15]_i_7_n_0 ,\pwmRef_reg[15]_i_7_n_1 ,\pwmRef_reg[15]_i_7_n_2 ,\pwmRef_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_32_n_0 ,\pwmRef[15]_i_33_n_0 ,\pwmRef[15]_i_34_n_0 ,\pwmRef[15]_i_35_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_36_n_0 ,\pwmRef[15]_i_37_n_0 ,\pwmRef[15]_i_38_n_0 ,\pwmRef[15]_i_39_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_71 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_71_n_0 ,\pwmRef_reg[15]_i_71_n_1 ,\pwmRef_reg[15]_i_71_n_2 ,\pwmRef_reg[15]_i_71_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_147_n_0 ,\pwmRef[15]_i_148_n_0 ,\pwmRef[15]_i_149_n_0 ,\pwmRef[15]_i_150_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_71_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_151_n_0 ,\pwmRef[15]_i_152_n_0 ,\pwmRef[15]_i_153_n_0 ,\pwmRef[15]_i_154_n_0 }));
  FDRE \pwmRef_reg[1] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1_n_0 ),
        .D(\pwmRef[1]_i_1_n_0 ),
        .Q(\pwmRef_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \pwmRef_reg[2] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1_n_0 ),
        .D(\pwmRef[2]_i_1_n_0 ),
        .Q(\pwmRef_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \pwmRef_reg[3] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1_n_0 ),
        .D(\pwmRef[3]_i_1_n_0 ),
        .Q(\pwmRef_reg[15]_0 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\pwmRef_reg[3]_i_6_n_0 ,\pwmRef_reg[3]_i_6_n_1 ,\pwmRef_reg[3]_i_6_n_2 ,\pwmRef_reg[3]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[3]_i_7_n_0 ,\pwmRef[3]_i_8_n_0 ,\pwmRef[3]_i_9_n_0 ,1'b0}),
        .O(result1[3:0]),
        .S({\pwmRef[3]_i_10_n_0 ,\pwmRef[3]_i_11_n_0 ,\pwmRef[3]_i_12_n_0 ,\pwmRef[3]_i_13_n_0 }));
  FDRE \pwmRef_reg[4] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1_n_0 ),
        .D(\pwmRef[4]_i_1_n_0 ),
        .Q(\pwmRef_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \pwmRef_reg[5] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1_n_0 ),
        .D(\pwmRef[5]_i_1_n_0 ),
        .Q(\pwmRef_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \pwmRef_reg[6] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1_n_0 ),
        .D(\pwmRef[6]_i_1_n_0 ),
        .Q(\pwmRef_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \pwmRef_reg[7] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1_n_0 ),
        .D(\pwmRef[7]_i_1_n_0 ),
        .Q(\pwmRef_reg[15]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[7]_i_6 
       (.CI(\pwmRef_reg[3]_i_6_n_0 ),
        .CO({\pwmRef_reg[7]_i_6_n_0 ,\pwmRef_reg[7]_i_6_n_1 ,\pwmRef_reg[7]_i_6_n_2 ,\pwmRef_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[7]_i_7_n_0 ,\pwmRef[7]_i_8_n_0 ,\pwmRef[7]_i_9_n_0 ,\pwmRef[7]_i_10_n_0 }),
        .O(result1[7:4]),
        .S({\pwmRef[7]_i_11_n_0 ,\pwmRef[7]_i_12_n_0 ,\pwmRef[7]_i_13_n_0 ,\pwmRef[7]_i_14_n_0 }));
  FDRE \pwmRef_reg[8] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1_n_0 ),
        .D(\pwmRef[8]_i_1_n_0 ),
        .Q(\pwmRef_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \pwmRef_reg[9] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1_n_0 ),
        .D(\pwmRef[9]_i_1_n_0 ),
        .Q(\pwmRef_reg[15]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3
       (.A({result3_i_2_n_4,result3_i_2_n_4,result3_i_2_n_4,result3_i_2_n_4,result3_i_2_n_4,result3_i_2_n_4,result3_i_2_n_4,result3_i_2_n_4,result3_i_2_n_4,result3_i_2_n_4,result3_i_2_n_4,result3_i_2_n_4,result3_i_2_n_4,result3_i_2_n_4,result3_i_2_n_4,result3_i_2_n_4,result3_i_2_n_5,result3_i_2_n_6,result3_i_2_n_7,result3_i_3_n_4,result3_i_3_n_5,result3_i_3_n_6,result3_i_3_n_7,result3_i_4_n_4,result3_i_4_n_5,result3_i_4_n_6,result3_i_4_n_7,result3_i_5_n_4,result3_i_5_n_5,result3_i_5_n_6}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\axi_awaddr_reg[4] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3_OVERFLOW_UNCONNECTED),
        .P({NLW_result3_P_UNCONNECTED[47:15],result3_n_91,result3_n_92,result3_n_93,result3_n_94,result3_n_95,result3_n_96,result3_n_97,result3_n_98,result3_n_99,result3_n_100,result3_n_101,result3_n_102,result3_n_103,result3_n_104,result3_n_105}),
        .PATTERNBDETECT(NLW_result3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_result3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,result3_i_5_n_7,result3__0_i_1_n_4,result3__0_i_1_n_5,result3__0_i_1_n_6,result3__0_i_1_n_7,result3__0_i_2_n_4,result3__0_i_2_n_5,result3__0_i_2_n_6,result3__0_i_2_n_7,result3__0_i_3_n_4,result3__0_i_3_n_5,result3__0_i_3_n_6,result3__0_i_3_n_7,result3__0_i_4_n_4,result3__0_i_4_n_5,result3__0_i_4_n_6,result3__0_i_4_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,myocontrol_wdata[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\axi_awaddr_reg[4] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__0_OVERFLOW_UNCONNECTED),
        .P({result3__0_n_58,result3__0_n_59,result3__0_n_60,result3__0_n_61,result3__0_n_62,result3__0_n_63,result3__0_n_64,result3__0_n_65,result3__0_n_66,result3__0_n_67,result3__0_n_68,result3__0_n_69,result3__0_n_70,result3__0_n_71,result3__0_n_72,result3__0_n_73,result3__0_n_74,result3__0_n_75,result3__0_n_76,result3__0_n_77,result3__0_n_78,result3__0_n_79,result3__0_n_80,result3__0_n_81,result3__0_n_82,result3__0_n_83,result3__0_n_84,result3__0_n_85,result3__0_n_86,result3__0_n_87,result3__0_n_88,result3__0_n_89,result3__0_n_90,result3__0_n_91,result3__0_n_92,result3__0_n_93,result3__0_n_94,result3__0_n_95,result3__0_n_96,result3__0_n_97,result3__0_n_98,result3__0_n_99,result3__0_n_100,result3__0_n_101,result3__0_n_102,result3__0_n_103,result3__0_n_104,result3__0_n_105}),
        .PATTERNBDETECT(NLW_result3__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({result3__0_n_106,result3__0_n_107,result3__0_n_108,result3__0_n_109,result3__0_n_110,result3__0_n_111,result3__0_n_112,result3__0_n_113,result3__0_n_114,result3__0_n_115,result3__0_n_116,result3__0_n_117,result3__0_n_118,result3__0_n_119,result3__0_n_120,result3__0_n_121,result3__0_n_122,result3__0_n_123,result3__0_n_124,result3__0_n_125,result3__0_n_126,result3__0_n_127,result3__0_n_128,result3__0_n_129,result3__0_n_130,result3__0_n_131,result3__0_n_132,result3__0_n_133,result3__0_n_134,result3__0_n_135,result3__0_n_136,result3__0_n_137,result3__0_n_138,result3__0_n_139,result3__0_n_140,result3__0_n_141,result3__0_n_142,result3__0_n_143,result3__0_n_144,result3__0_n_145,result3__0_n_146,result3__0_n_147,result3__0_n_148,result3__0_n_149,result3__0_n_150,result3__0_n_151,result3__0_n_152,result3__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3__0_i_1
       (.CI(result3__0_i_2_n_0),
        .CO({result3__0_i_1_n_0,result3__0_i_1_n_1,result3__0_i_1_n_2,result3__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[15]_i_1_n_0 ,\lastError[14]_i_1_n_0 ,\lastError[13]_i_1_n_0 ,\lastError[12]_i_1_n_0 }),
        .O({result3__0_i_1_n_4,result3__0_i_1_n_5,result3__0_i_1_n_6,result3__0_i_1_n_7}),
        .S({result3__0_i_5_n_0,result3__0_i_6_n_0,result3__0_i_7_n_0,result3__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_10
       (.I0(\lastError[10]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[10] ),
        .O(result3__0_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_11
       (.I0(\lastError[9]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[9] ),
        .O(result3__0_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_12
       (.I0(\lastError[8]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[8] ),
        .O(result3__0_i_12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_13
       (.I0(\lastError[7]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[7] ),
        .O(result3__0_i_13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_14
       (.I0(\lastError[6]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[6] ),
        .O(result3__0_i_14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_15
       (.I0(\lastError[5]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[5] ),
        .O(result3__0_i_15_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_16
       (.I0(\lastError[4]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[4] ),
        .O(result3__0_i_16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_17
       (.I0(\lastError[3]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[3] ),
        .O(result3__0_i_17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_18
       (.I0(\lastError[2]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[2] ),
        .O(result3__0_i_18_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_19
       (.I0(\lastError[1]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[1] ),
        .O(result3__0_i_19_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3__0_i_2
       (.CI(result3__0_i_3_n_0),
        .CO({result3__0_i_2_n_0,result3__0_i_2_n_1,result3__0_i_2_n_2,result3__0_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[11]_i_1_n_0 ,\lastError[10]_i_1_n_0 ,\lastError[9]_i_1_n_0 ,\lastError[8]_i_1_n_0 }),
        .O({result3__0_i_2_n_4,result3__0_i_2_n_5,result3__0_i_2_n_6,result3__0_i_2_n_7}),
        .S({result3__0_i_9_n_0,result3__0_i_10_n_0,result3__0_i_11_n_0,result3__0_i_12_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_20
       (.I0(\lastError[0]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[0] ),
        .O(result3__0_i_20_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3__0_i_3
       (.CI(result3__0_i_4_n_0),
        .CO({result3__0_i_3_n_0,result3__0_i_3_n_1,result3__0_i_3_n_2,result3__0_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[7]_i_1_n_0 ,\lastError[6]_i_1_n_0 ,\lastError[5]_i_1_n_0 ,\lastError[4]_i_1_n_0 }),
        .O({result3__0_i_3_n_4,result3__0_i_3_n_5,result3__0_i_3_n_6,result3__0_i_3_n_7}),
        .S({result3__0_i_13_n_0,result3__0_i_14_n_0,result3__0_i_15_n_0,result3__0_i_16_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3__0_i_4
       (.CI(1'b0),
        .CO({result3__0_i_4_n_0,result3__0_i_4_n_1,result3__0_i_4_n_2,result3__0_i_4_n_3}),
        .CYINIT(1'b1),
        .DI({\lastError[3]_i_1_n_0 ,\lastError[2]_i_1_n_0 ,\lastError[1]_i_1_n_0 ,\lastError[0]_i_1_n_0 }),
        .O({result3__0_i_4_n_4,result3__0_i_4_n_5,result3__0_i_4_n_6,result3__0_i_4_n_7}),
        .S({result3__0_i_17_n_0,result3__0_i_18_n_0,result3__0_i_19_n_0,result3__0_i_20_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_5
       (.I0(\lastError[15]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[15] ),
        .O(result3__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_6
       (.I0(\lastError[14]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[14] ),
        .O(result3__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_7
       (.I0(\lastError[13]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[13] ),
        .O(result3__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_8
       (.I0(\lastError[12]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[12] ),
        .O(result3__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_9
       (.I0(\lastError[11]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[11] ),
        .O(result3__0_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__1
       (.A({result3__0_i_1_n_5,result3__0_i_1_n_5,result3__0_i_1_n_5,result3__0_i_1_n_5,result3__0_i_1_n_5,result3__0_i_1_n_5,result3__0_i_1_n_5,result3__0_i_1_n_5,result3__0_i_1_n_5,result3__0_i_1_n_5,result3__0_i_1_n_5,result3__0_i_1_n_5,result3__0_i_1_n_5,result3__0_i_1_n_5,result3__0_i_1_n_5,result3__0_i_1_n_5,result3__0_i_1_n_6,result3__0_i_1_n_7,result3__0_i_2_n_4,result3__0_i_2_n_5,result3__0_i_2_n_6,result3__0_i_2_n_7,result3__0_i_3_n_4,result3__0_i_3_n_5,result3__0_i_3_n_6,result3__0_i_3_n_7,result3__0_i_4_n_4,result3__0_i_4_n_5,result3__0_i_4_n_6,result3__0_i_4_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\axi_awaddr_reg[4] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__1_OVERFLOW_UNCONNECTED),
        .P({NLW_result3__1_P_UNCONNECTED[47:15],result3__1_n_91,result3__1_n_92,result3__1_n_93,result3__1_n_94,result3__1_n_95,result3__1_n_96,result3__1_n_97,result3__1_n_98,result3__1_n_99,result3__1_n_100,result3__1_n_101,result3__1_n_102,result3__1_n_103,result3__1_n_104,result3__1_n_105}),
        .PATTERNBDETECT(NLW_result3__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({result3__0_n_106,result3__0_n_107,result3__0_n_108,result3__0_n_109,result3__0_n_110,result3__0_n_111,result3__0_n_112,result3__0_n_113,result3__0_n_114,result3__0_n_115,result3__0_n_116,result3__0_n_117,result3__0_n_118,result3__0_n_119,result3__0_n_120,result3__0_n_121,result3__0_n_122,result3__0_n_123,result3__0_n_124,result3__0_n_125,result3__0_n_126,result3__0_n_127,result3__0_n_128,result3__0_n_129,result3__0_n_130,result3__0_n_131,result3__0_n_132,result3__0_n_133,result3__0_n_134,result3__0_n_135,result3__0_n_136,result3__0_n_137,result3__0_n_138,result3__0_n_139,result3__0_n_140,result3__0_n_141,result3__0_n_142,result3__0_n_143,result3__0_n_144,result3__0_n_145,result3__0_n_146,result3__0_n_147,result3__0_n_148,result3__0_n_149,result3__0_n_150,result3__0_n_151,result3__0_n_152,result3__0_n_153}),
        .PCOUT(NLW_result3__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__2
       (.A({myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\lastError[14]_i_1_n_0 ,\lastError[14]_i_1_n_0 ,\lastError[14]_i_1_n_0 ,\lastError[14]_i_1_n_0 ,\lastError[13]_i_1_n_0 ,\lastError[12]_i_1_n_0 ,\lastError[11]_i_1_n_0 ,\lastError[10]_i_1_n_0 ,\lastError[9]_i_1_n_0 ,\lastError[8]_i_1_n_0 ,\lastError[7]_i_1_n_0 ,\lastError[6]_i_1_n_0 ,\lastError[5]_i_1_n_0 ,\lastError[4]_i_1_n_0 ,\lastError[3]_i_1_n_0 ,\lastError[2]_i_1_n_0 ,\lastError[1]_i_1_n_0 ,\lastError[0]_i_1_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\axi_awaddr_reg[4]_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__2_OVERFLOW_UNCONNECTED),
        .P({NLW_result3__2_P_UNCONNECTED[47:15],p_0_in0_in}),
        .PATTERNBDETECT(NLW_result3__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_result3__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    result3__2_i_1__2
       (.I0(\axi_awaddr_reg[8]_1 ),
        .I1(\axi_awaddr_reg[2] ),
        .I2(\axi_awaddr_reg[7] ),
        .I3(\axi_awaddr_reg[8]_0 ),
        .I4(result3_0[2]),
        .I5(result3_0[3]),
        .O(\axi_awaddr_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    result3__2_i_2
       (.I0(result3_0[6]),
        .I1(result3_0[7]),
        .I2(\axi_awaddr_reg[10] ),
        .I3(result3_0[4]),
        .I4(result3_0[8]),
        .I5(result3_0[5]),
        .O(\axi_awaddr_reg[8]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,myocontrol_wdata[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\lastError[16]_i_1_n_0 ,\lastError[15]_i_1_n_0 ,\lastError[14]_i_1_n_0 ,\lastError[13]_i_1_n_0 ,\lastError[12]_i_1_n_0 ,\lastError[11]_i_1_n_0 ,\lastError[10]_i_1_n_0 ,\lastError[9]_i_1_n_0 ,\lastError[8]_i_1_n_0 ,\lastError[7]_i_1_n_0 ,\lastError[6]_i_1_n_0 ,\lastError[5]_i_1_n_0 ,\lastError[4]_i_1_n_0 ,\lastError[3]_i_1_n_0 ,\lastError[2]_i_1_n_0 ,\lastError[1]_i_1_n_0 ,\lastError[0]_i_1_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\axi_awaddr_reg[4]_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__3_OVERFLOW_UNCONNECTED),
        .P({result3__3_n_58,result3__3_n_59,result3__3_n_60,result3__3_n_61,result3__3_n_62,result3__3_n_63,result3__3_n_64,result3__3_n_65,result3__3_n_66,result3__3_n_67,result3__3_n_68,result3__3_n_69,result3__3_n_70,result3__3_n_71,result3__3_n_72,result3__3_n_73,result3__3_n_74,result3__3_n_75,result3__3_n_76,result3__3_n_77,result3__3_n_78,result3__3_n_79,result3__3_n_80,result3__3_n_81,result3__3_n_82,result3__3_n_83,result3__3_n_84,result3__3_n_85,result3__3_n_86,result3__3_n_87,result3__3_n_88,p_1_in1_in[16:0]}),
        .PATTERNBDETECT(NLW_result3__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({result3__3_n_106,result3__3_n_107,result3__3_n_108,result3__3_n_109,result3__3_n_110,result3__3_n_111,result3__3_n_112,result3__3_n_113,result3__3_n_114,result3__3_n_115,result3__3_n_116,result3__3_n_117,result3__3_n_118,result3__3_n_119,result3__3_n_120,result3__3_n_121,result3__3_n_122,result3__3_n_123,result3__3_n_124,result3__3_n_125,result3__3_n_126,result3__3_n_127,result3__3_n_128,result3__3_n_129,result3__3_n_130,result3__3_n_131,result3__3_n_132,result3__3_n_133,result3__3_n_134,result3__3_n_135,result3__3_n_136,result3__3_n_137,result3__3_n_138,result3__3_n_139,result3__3_n_140,result3__3_n_141,result3__3_n_142,result3__3_n_143,result3__3_n_144,result3__3_n_145,result3__3_n_146,result3__3_n_147,result3__3_n_148,result3__3_n_149,result3__3_n_150,result3__3_n_151,result3__3_n_152,result3__3_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__4
       (.A({myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\lastError[31]_i_2_n_0 ,\lastError[31]_i_2_n_0 ,\lastError[31]_i_2_n_0 ,\lastError[31]_i_2_n_0 ,\lastError[30]_i_1_n_0 ,\lastError[29]_i_1_n_0 ,\lastError[28]_i_1_n_0 ,\lastError[27]_i_1_n_0 ,\lastError[26]_i_1_n_0 ,\lastError[25]_i_1_n_0 ,\lastError[24]_i_1_n_0 ,\lastError[23]_i_1_n_0 ,\lastError[22]_i_1_n_0 ,\lastError[21]_i_1_n_0 ,\lastError[20]_i_1_n_0 ,\lastError[19]_i_1_n_0 ,\lastError[18]_i_1_n_0 ,\lastError[17]_i_1_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\axi_awaddr_reg[4]_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__4_OVERFLOW_UNCONNECTED),
        .P({NLW_result3__4_P_UNCONNECTED[47:15],p_1_in1_in[31:17]}),
        .PATTERNBDETECT(NLW_result3__4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__4_PATTERNDETECT_UNCONNECTED),
        .PCIN({result3__3_n_106,result3__3_n_107,result3__3_n_108,result3__3_n_109,result3__3_n_110,result3__3_n_111,result3__3_n_112,result3__3_n_113,result3__3_n_114,result3__3_n_115,result3__3_n_116,result3__3_n_117,result3__3_n_118,result3__3_n_119,result3__3_n_120,result3__3_n_121,result3__3_n_122,result3__3_n_123,result3__3_n_124,result3__3_n_125,result3__3_n_126,result3__3_n_127,result3__3_n_128,result3__3_n_129,result3__3_n_130,result3__3_n_131,result3__3_n_132,result3__3_n_133,result3__3_n_134,result3__3_n_135,result3__3_n_136,result3__3_n_137,result3__3_n_138,result3__3_n_139,result3__3_n_140,result3__3_n_141,result3__3_n_142,result3__3_n_143,result3__3_n_144,result3__3_n_145,result3__3_n_146,result3__3_n_147,result3__3_n_148,result3__3_n_149,result3__3_n_150,result3__3_n_151,result3__3_n_152,result3__3_n_153}),
        .PCOUT(NLW_result3__4_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__4_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_10
       (.I0(\lastError[31]_i_2_n_0 ),
        .I1(\lastError_reg_n_0_[31] ),
        .O(result3_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_11
       (.I0(\lastError[30]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[30] ),
        .O(result3_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_12
       (.I0(\lastError[29]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[29] ),
        .O(result3_i_12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_13
       (.I0(\lastError[28]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[28] ),
        .O(result3_i_13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_14
       (.I0(\lastError[27]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[27] ),
        .O(result3_i_14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_15
       (.I0(\lastError[26]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[26] ),
        .O(result3_i_15_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_16
       (.I0(\lastError[25]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[25] ),
        .O(result3_i_16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_17
       (.I0(\lastError[24]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[24] ),
        .O(result3_i_17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_18
       (.I0(\lastError[23]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[23] ),
        .O(result3_i_18_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_19
       (.I0(\lastError[22]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[22] ),
        .O(result3_i_19_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    result3_i_1__2
       (.I0(\axi_awaddr_reg[8] ),
        .I1(\axi_awaddr_reg[2] ),
        .I2(\axi_awaddr_reg[7] ),
        .I3(\axi_awaddr_reg[8]_0 ),
        .I4(result3_0[2]),
        .I5(result3_0[3]),
        .O(\axi_awaddr_reg[4] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3_i_2
       (.CI(result3_i_3_n_0),
        .CO({NLW_result3_i_2_CO_UNCONNECTED[3],result3_i_2_n_1,result3_i_2_n_2,result3_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\lastError[30]_i_1_n_0 ,\lastError[29]_i_1_n_0 ,\lastError[28]_i_1_n_0 }),
        .O({result3_i_2_n_4,result3_i_2_n_5,result3_i_2_n_6,result3_i_2_n_7}),
        .S({result3_i_10_n_0,result3_i_11_n_0,result3_i_12_n_0,result3_i_13_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_20
       (.I0(\lastError[21]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[21] ),
        .O(result3_i_20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_21
       (.I0(\lastError[20]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[20] ),
        .O(result3_i_21_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_22
       (.I0(\lastError[19]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[19] ),
        .O(result3_i_22_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_23
       (.I0(\lastError[18]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[18] ),
        .O(result3_i_23_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_24
       (.I0(\lastError[17]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[17] ),
        .O(result3_i_24_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_25
       (.I0(\lastError[16]_i_1_n_0 ),
        .I1(\lastError_reg_n_0_[16] ),
        .O(result3_i_25_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3_i_3
       (.CI(result3_i_4_n_0),
        .CO({result3_i_3_n_0,result3_i_3_n_1,result3_i_3_n_2,result3_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[27]_i_1_n_0 ,\lastError[26]_i_1_n_0 ,\lastError[25]_i_1_n_0 ,\lastError[24]_i_1_n_0 }),
        .O({result3_i_3_n_4,result3_i_3_n_5,result3_i_3_n_6,result3_i_3_n_7}),
        .S({result3_i_14_n_0,result3_i_15_n_0,result3_i_16_n_0,result3_i_17_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3_i_4
       (.CI(result3_i_5_n_0),
        .CO({result3_i_4_n_0,result3_i_4_n_1,result3_i_4_n_2,result3_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[23]_i_1_n_0 ,\lastError[22]_i_1_n_0 ,\lastError[21]_i_1_n_0 ,\lastError[20]_i_1_n_0 }),
        .O({result3_i_4_n_4,result3_i_4_n_5,result3_i_4_n_6,result3_i_4_n_7}),
        .S({result3_i_18_n_0,result3_i_19_n_0,result3_i_20_n_0,result3_i_21_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3_i_5
       (.CI(result3__0_i_1_n_0),
        .CO({result3_i_5_n_0,result3_i_5_n_1,result3_i_5_n_2,result3_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[19]_i_1_n_0 ,\lastError[18]_i_1_n_0 ,\lastError[17]_i_1_n_0 ,\lastError[16]_i_1_n_0 }),
        .O({result3_i_5_n_4,result3_i_5_n_5,result3_i_5_n_6,result3_i_5_n_7}),
        .S({result3_i_22_n_0,result3_i_23_n_0,result3_i_24_n_0,result3_i_25_n_0}));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    result3_i_6
       (.I0(result3_0[6]),
        .I1(result3_0[7]),
        .I2(\axi_awaddr_reg[10] ),
        .I3(result3_0[4]),
        .I4(result3_0[8]),
        .I5(result3_0[5]),
        .O(\axi_awaddr_reg[8] ));
  LUT2 #(
    .INIT(4'h1)) 
    result3_i_7__2
       (.I0(result3_0[0]),
        .I1(result3_0[1]),
        .O(\axi_awaddr_reg[2] ));
  LUT2 #(
    .INIT(4'hE)) 
    result3_i_8
       (.I0(result3_0[5]),
        .I1(result3_0[4]),
        .O(\axi_awaddr_reg[7] ));
  LUT2 #(
    .INIT(4'hE)) 
    result3_i_9
       (.I0(result3_0[6]),
        .I1(result3_0[7]),
        .O(\axi_awaddr_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0103000000000000)) 
    \sp[0][31]_i_3 
       (.I0(result3_0[8]),
        .I1(result3_0[2]),
        .I2(result3_0[3]),
        .I3(\axi_awaddr_reg[8]_0 ),
        .I4(axi_awready_reg),
        .I5(myocontrol_aresetn),
        .O(\axi_awaddr_reg[10] ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    update_controller_prev_i_1
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(update_controller_prev_reg_0),
        .I4(update_controller_prev_reg_1),
        .I5(Q[0]),
        .O(update_controller_prev_i_1_n_0));
  FDRE update_controller_prev_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(update_controller_prev_i_1_n_0),
        .Q(update_controller_prev),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "PIDController" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PIDController_0
   (\axi_awaddr_reg[4] ,
    \axi_awaddr_reg[4]_0 ,
    D,
    \deadBand_reg[1][27] ,
    \sp_reg[1][27] ,
    \sp_reg[1][27]_0 ,
    \axi_awaddr_reg[2] ,
    pwmRef,
    \pwmRef_reg[3]_0 ,
    myocontrol_aclk,
    myocontrol_wdata,
    p_5_in,
    Q,
    \lastError_reg[15]_i_4__0_0 ,
    \lastError_reg[15]_i_4__0_1 ,
    \lastError_reg[15]_i_4__0_2 ,
    \lastError_reg[11]_i_4__0_0 ,
    \lastError_reg[11]_i_4__0_1 ,
    \lastError_reg[11]_i_4__0_2 ,
    \lastError_reg[11]_i_4__0_3 ,
    \lastError_reg[7]_i_4__0_0 ,
    \lastError_reg[7]_i_4__0_1 ,
    \lastError_reg[7]_i_4__0_2 ,
    \lastError_reg[7]_i_4__0_3 ,
    \lastError_reg[3]_i_4__0_0 ,
    \lastError_reg[3]_i_4__0_1 ,
    \lastError_reg[3]_i_4__0_2 ,
    \lastError_reg[3]_i_4__0_3 ,
    O,
    \lastError_reg[11]_i_3__0_0 ,
    \lastError_reg[7]_i_3__0_0 ,
    \lastError_reg[3]_i_3__0_0 ,
    \lastError_reg[0]_0 ,
    \lastError_reg[0]_1 ,
    \lastError_reg[0]_2 ,
    \axi_rdata_reg[15] ,
    data13,
    \axi_rdata_reg[15]_0 ,
    data12,
    \axi_rdata_reg[15]_1 ,
    \axi_rdata_reg[15]_2 ,
    \axi_rdata_reg[15]_3 ,
    \axi_rdata_reg[15]_4 ,
    \axi_rdata_reg[14] ,
    \axi_rdata_reg[14]_0 ,
    \axi_rdata_reg[14]_1 ,
    \axi_rdata_reg[13] ,
    \axi_rdata_reg[13]_0 ,
    \axi_rdata_reg[13]_1 ,
    \axi_rdata_reg[12] ,
    \axi_rdata_reg[12]_0 ,
    \axi_rdata_reg[12]_1 ,
    \axi_rdata_reg[11] ,
    \axi_rdata_reg[11]_0 ,
    \axi_rdata_reg[11]_1 ,
    \axi_rdata_reg[10] ,
    \axi_rdata_reg[10]_0 ,
    \axi_rdata_reg[10]_1 ,
    \axi_rdata_reg[9] ,
    \axi_rdata_reg[9]_0 ,
    \axi_rdata_reg[9]_1 ,
    \axi_rdata_reg[8] ,
    \axi_rdata_reg[8]_0 ,
    \axi_rdata_reg[8]_1 ,
    \axi_rdata_reg[7] ,
    \axi_rdata_reg[7]_0 ,
    \axi_rdata_reg[7]_1 ,
    \axi_rdata_reg[6] ,
    \axi_rdata_reg[6]_0 ,
    \axi_rdata_reg[6]_1 ,
    \axi_rdata_reg[5] ,
    \axi_rdata_reg[5]_0 ,
    \axi_rdata_reg[5]_1 ,
    \axi_rdata_reg[4] ,
    \axi_rdata_reg[4]_0 ,
    \axi_rdata_reg[4]_1 ,
    \axi_rdata_reg[0] ,
    \axi_rdata_reg[0]_0 ,
    \axi_rdata_reg[0]_1 ,
    \axi_rdata_reg[0]_2 ,
    \pwmRef_reg[15]_i_48__0_0 ,
    \pwmRef_reg[15]_i_49__0_0 ,
    p_1_in,
    result3__4_0,
    result3__4_1,
    CO,
    result3__3_0,
    \pwmRef_reg[15]_i_6__0_0 ,
    \pwmRef_reg[15]_i_3__0_0 ,
    \pwmRef[15]_i_50__0_0 ,
    \lastError_reg[27]_i_3__0_0 ,
    result3_0,
    result3_1,
    result3_2,
    result3__2_0,
    \axi_rdata[15]_i_5_0 ,
    \Word_reg[1] ,
    motor,
    \Word_reg[1]_0 ,
    \axi_rdata_reg[0]_3 ,
    \axi_rdata_reg[0]_4 ,
    \axi_rdata_reg[0]_5 ,
    \axi_rdata[15]_i_5_1 ,
    \axi_rdata[0]_i_11_0 ,
    \axi_rdata[4]_i_3_0 ,
    \axi_rdata[5]_i_4_0 ,
    \axi_rdata[6]_i_4_0 ,
    \axi_rdata[7]_i_4_0 ,
    \axi_rdata[8]_i_3_0 ,
    \axi_rdata[9]_i_4_0 ,
    \axi_rdata[10]_i_4_0 ,
    \axi_rdata[11]_i_4_0 ,
    \axi_rdata[12]_i_4_0 ,
    \axi_rdata[13]_i_4_0 ,
    \axi_rdata[14]_i_3_0 ,
    \axi_rdata[15]_i_5_2 );
  output \axi_awaddr_reg[4] ;
  output \axi_awaddr_reg[4]_0 ;
  output [12:0]D;
  output [0:0]\deadBand_reg[1][27] ;
  output [0:0]\sp_reg[1][27] ;
  output [0:0]\sp_reg[1][27]_0 ;
  output \axi_awaddr_reg[2] ;
  output [14:0]pwmRef;
  output [2:0]\pwmRef_reg[3]_0 ;
  input myocontrol_aclk;
  input [31:0]myocontrol_wdata;
  input p_5_in;
  input [31:0]Q;
  input \lastError_reg[15]_i_4__0_0 ;
  input \lastError_reg[15]_i_4__0_1 ;
  input \lastError_reg[15]_i_4__0_2 ;
  input \lastError_reg[11]_i_4__0_0 ;
  input \lastError_reg[11]_i_4__0_1 ;
  input \lastError_reg[11]_i_4__0_2 ;
  input \lastError_reg[11]_i_4__0_3 ;
  input \lastError_reg[7]_i_4__0_0 ;
  input \lastError_reg[7]_i_4__0_1 ;
  input \lastError_reg[7]_i_4__0_2 ;
  input \lastError_reg[7]_i_4__0_3 ;
  input \lastError_reg[3]_i_4__0_0 ;
  input \lastError_reg[3]_i_4__0_1 ;
  input \lastError_reg[3]_i_4__0_2 ;
  input \lastError_reg[3]_i_4__0_3 ;
  input [1:0]O;
  input [3:0]\lastError_reg[11]_i_3__0_0 ;
  input [3:0]\lastError_reg[7]_i_3__0_0 ;
  input [3:0]\lastError_reg[3]_i_3__0_0 ;
  input \lastError_reg[0]_0 ;
  input \lastError_reg[0]_1 ;
  input \lastError_reg[0]_2 ;
  input [8:0]\axi_rdata_reg[15] ;
  input [11:0]data13;
  input [12:0]\axi_rdata_reg[15]_0 ;
  input [11:0]data12;
  input \axi_rdata_reg[15]_1 ;
  input \axi_rdata_reg[15]_2 ;
  input \axi_rdata_reg[15]_3 ;
  input \axi_rdata_reg[15]_4 ;
  input \axi_rdata_reg[14] ;
  input \axi_rdata_reg[14]_0 ;
  input \axi_rdata_reg[14]_1 ;
  input \axi_rdata_reg[13] ;
  input \axi_rdata_reg[13]_0 ;
  input \axi_rdata_reg[13]_1 ;
  input \axi_rdata_reg[12] ;
  input \axi_rdata_reg[12]_0 ;
  input \axi_rdata_reg[12]_1 ;
  input \axi_rdata_reg[11] ;
  input \axi_rdata_reg[11]_0 ;
  input \axi_rdata_reg[11]_1 ;
  input \axi_rdata_reg[10] ;
  input \axi_rdata_reg[10]_0 ;
  input \axi_rdata_reg[10]_1 ;
  input \axi_rdata_reg[9] ;
  input \axi_rdata_reg[9]_0 ;
  input \axi_rdata_reg[9]_1 ;
  input \axi_rdata_reg[8] ;
  input \axi_rdata_reg[8]_0 ;
  input \axi_rdata_reg[8]_1 ;
  input \axi_rdata_reg[7] ;
  input \axi_rdata_reg[7]_0 ;
  input \axi_rdata_reg[7]_1 ;
  input \axi_rdata_reg[6] ;
  input \axi_rdata_reg[6]_0 ;
  input \axi_rdata_reg[6]_1 ;
  input \axi_rdata_reg[5] ;
  input \axi_rdata_reg[5]_0 ;
  input \axi_rdata_reg[5]_1 ;
  input \axi_rdata_reg[4] ;
  input \axi_rdata_reg[4]_0 ;
  input \axi_rdata_reg[4]_1 ;
  input \axi_rdata_reg[0] ;
  input \axi_rdata_reg[0]_0 ;
  input \axi_rdata_reg[0]_1 ;
  input \axi_rdata_reg[0]_2 ;
  input [3:0]\pwmRef_reg[15]_i_48__0_0 ;
  input [31:0]\pwmRef_reg[15]_i_49__0_0 ;
  input [31:0]p_1_in;
  input [3:0]result3__4_0;
  input [3:0]result3__4_1;
  input [0:0]CO;
  input [0:0]result3__3_0;
  input [31:0]\pwmRef_reg[15]_i_6__0_0 ;
  input [31:0]\pwmRef_reg[15]_i_3__0_0 ;
  input [31:0]\pwmRef[15]_i_50__0_0 ;
  input [0:0]\lastError_reg[27]_i_3__0_0 ;
  input result3_0;
  input result3_1;
  input result3_2;
  input result3__2_0;
  input [15:0]\axi_rdata[15]_i_5_0 ;
  input [14:0]\Word_reg[1] ;
  input [1:0]motor;
  input [14:0]\Word_reg[1]_0 ;
  input \axi_rdata_reg[0]_3 ;
  input \axi_rdata_reg[0]_4 ;
  input \axi_rdata_reg[0]_5 ;
  input \axi_rdata[15]_i_5_1 ;
  input \axi_rdata[0]_i_11_0 ;
  input \axi_rdata[4]_i_3_0 ;
  input \axi_rdata[5]_i_4_0 ;
  input \axi_rdata[6]_i_4_0 ;
  input \axi_rdata[7]_i_4_0 ;
  input \axi_rdata[8]_i_3_0 ;
  input \axi_rdata[9]_i_4_0 ;
  input \axi_rdata[10]_i_4_0 ;
  input \axi_rdata[11]_i_4_0 ;
  input \axi_rdata[12]_i_4_0 ;
  input \axi_rdata[13]_i_4_0 ;
  input \axi_rdata[14]_i_3_0 ;
  input \axi_rdata[15]_i_5_2 ;

  wire [0:0]CO;
  wire [12:0]D;
  wire [1:0]O;
  wire [31:0]Q;
  wire [14:0]\Word_reg[1] ;
  wire [14:0]\Word_reg[1]_0 ;
  wire \axi_awaddr_reg[2] ;
  wire \axi_awaddr_reg[4] ;
  wire \axi_awaddr_reg[4]_0 ;
  wire \axi_rdata[0]_i_11_0 ;
  wire \axi_rdata[0]_i_11_n_0 ;
  wire \axi_rdata[0]_i_4_n_0 ;
  wire \axi_rdata[10]_i_4_0 ;
  wire \axi_rdata[10]_i_4_n_0 ;
  wire \axi_rdata[11]_i_4_0 ;
  wire \axi_rdata[11]_i_4_n_0 ;
  wire \axi_rdata[12]_i_4_0 ;
  wire \axi_rdata[12]_i_4_n_0 ;
  wire \axi_rdata[13]_i_4_0 ;
  wire \axi_rdata[13]_i_4_n_0 ;
  wire \axi_rdata[14]_i_3_0 ;
  wire \axi_rdata[14]_i_3_n_0 ;
  wire [15:0]\axi_rdata[15]_i_5_0 ;
  wire \axi_rdata[15]_i_5_1 ;
  wire \axi_rdata[15]_i_5_2 ;
  wire \axi_rdata[15]_i_5_n_0 ;
  wire \axi_rdata[4]_i_3_0 ;
  wire \axi_rdata[4]_i_3_n_0 ;
  wire \axi_rdata[5]_i_4_0 ;
  wire \axi_rdata[5]_i_4_n_0 ;
  wire \axi_rdata[6]_i_4_0 ;
  wire \axi_rdata[6]_i_4_n_0 ;
  wire \axi_rdata[7]_i_4_0 ;
  wire \axi_rdata[7]_i_4_n_0 ;
  wire \axi_rdata[8]_i_3_0 ;
  wire \axi_rdata[8]_i_3_n_0 ;
  wire \axi_rdata[9]_i_4_0 ;
  wire \axi_rdata[9]_i_4_n_0 ;
  wire \axi_rdata_reg[0] ;
  wire \axi_rdata_reg[0]_0 ;
  wire \axi_rdata_reg[0]_1 ;
  wire \axi_rdata_reg[0]_2 ;
  wire \axi_rdata_reg[0]_3 ;
  wire \axi_rdata_reg[0]_4 ;
  wire \axi_rdata_reg[0]_5 ;
  wire \axi_rdata_reg[10] ;
  wire \axi_rdata_reg[10]_0 ;
  wire \axi_rdata_reg[10]_1 ;
  wire \axi_rdata_reg[11] ;
  wire \axi_rdata_reg[11]_0 ;
  wire \axi_rdata_reg[11]_1 ;
  wire \axi_rdata_reg[12] ;
  wire \axi_rdata_reg[12]_0 ;
  wire \axi_rdata_reg[12]_1 ;
  wire \axi_rdata_reg[13] ;
  wire \axi_rdata_reg[13]_0 ;
  wire \axi_rdata_reg[13]_1 ;
  wire \axi_rdata_reg[14] ;
  wire \axi_rdata_reg[14]_0 ;
  wire \axi_rdata_reg[14]_1 ;
  wire [8:0]\axi_rdata_reg[15] ;
  wire [12:0]\axi_rdata_reg[15]_0 ;
  wire \axi_rdata_reg[15]_1 ;
  wire \axi_rdata_reg[15]_2 ;
  wire \axi_rdata_reg[15]_3 ;
  wire \axi_rdata_reg[15]_4 ;
  wire \axi_rdata_reg[4] ;
  wire \axi_rdata_reg[4]_0 ;
  wire \axi_rdata_reg[4]_1 ;
  wire \axi_rdata_reg[5] ;
  wire \axi_rdata_reg[5]_0 ;
  wire \axi_rdata_reg[5]_1 ;
  wire \axi_rdata_reg[6] ;
  wire \axi_rdata_reg[6]_0 ;
  wire \axi_rdata_reg[6]_1 ;
  wire \axi_rdata_reg[7] ;
  wire \axi_rdata_reg[7]_0 ;
  wire \axi_rdata_reg[7]_1 ;
  wire \axi_rdata_reg[8] ;
  wire \axi_rdata_reg[8]_0 ;
  wire \axi_rdata_reg[8]_1 ;
  wire \axi_rdata_reg[9] ;
  wire \axi_rdata_reg[9]_0 ;
  wire \axi_rdata_reg[9]_1 ;
  wire [11:0]data12;
  wire [11:0]data13;
  wire [15:0]data14;
  wire [0:0]\deadBand_reg[1][27] ;
  wire [27:0]err0;
  wire [27:0]err00_in;
  wire lastError;
  wire \lastError[0]_i_1__0_n_0 ;
  wire \lastError[10]_i_1__0_n_0 ;
  wire \lastError[11]_i_10__0_n_0 ;
  wire \lastError[11]_i_11__0_n_0 ;
  wire \lastError[11]_i_12__0_n_0 ;
  wire \lastError[11]_i_13__0_n_0 ;
  wire \lastError[11]_i_14__0_n_0 ;
  wire \lastError[11]_i_15__0_n_0 ;
  wire \lastError[11]_i_16__0_n_0 ;
  wire \lastError[11]_i_1__0_n_0 ;
  wire \lastError[11]_i_9__0_n_0 ;
  wire \lastError[12]_i_1__0_n_0 ;
  wire \lastError[13]_i_1__0_n_0 ;
  wire \lastError[14]_i_1__0_n_0 ;
  wire \lastError[15]_i_10__0_n_0 ;
  wire \lastError[15]_i_11__0_n_0 ;
  wire \lastError[15]_i_12__0_n_0 ;
  wire \lastError[15]_i_13__0_n_0 ;
  wire \lastError[15]_i_14__0_n_0 ;
  wire \lastError[15]_i_15__0_n_0 ;
  wire \lastError[15]_i_16__0_n_0 ;
  wire \lastError[15]_i_1__0_n_0 ;
  wire \lastError[15]_i_9__0_n_0 ;
  wire \lastError[16]_i_1__0_n_0 ;
  wire \lastError[17]_i_1__0_n_0 ;
  wire \lastError[18]_i_1__0_n_0 ;
  wire \lastError[19]_i_10__0_n_0 ;
  wire \lastError[19]_i_11__0_n_0 ;
  wire \lastError[19]_i_12__0_n_0 ;
  wire \lastError[19]_i_13__0_n_0 ;
  wire \lastError[19]_i_14__0_n_0 ;
  wire \lastError[19]_i_15__0_n_0 ;
  wire \lastError[19]_i_16__0_n_0 ;
  wire \lastError[19]_i_1__0_n_0 ;
  wire \lastError[19]_i_9__0_n_0 ;
  wire \lastError[1]_i_1__0_n_0 ;
  wire \lastError[20]_i_1__0_n_0 ;
  wire \lastError[21]_i_1__0_n_0 ;
  wire \lastError[22]_i_1__0_n_0 ;
  wire \lastError[23]_i_10__0_n_0 ;
  wire \lastError[23]_i_11__0_n_0 ;
  wire \lastError[23]_i_12__0_n_0 ;
  wire \lastError[23]_i_13__0_n_0 ;
  wire \lastError[23]_i_14__0_n_0 ;
  wire \lastError[23]_i_15__0_n_0 ;
  wire \lastError[23]_i_16__0_n_0 ;
  wire \lastError[23]_i_1__0_n_0 ;
  wire \lastError[23]_i_9__0_n_0 ;
  wire \lastError[24]_i_1__0_n_0 ;
  wire \lastError[25]_i_1__0_n_0 ;
  wire \lastError[26]_i_1__0_n_0 ;
  wire \lastError[27]_i_10__0_n_0 ;
  wire \lastError[27]_i_11__0_n_0 ;
  wire \lastError[27]_i_12__0_n_0 ;
  wire \lastError[27]_i_13__0_n_0 ;
  wire \lastError[27]_i_14__0_n_0 ;
  wire \lastError[27]_i_15__0_n_0 ;
  wire \lastError[27]_i_16__0_n_0 ;
  wire \lastError[27]_i_1__0_n_0 ;
  wire \lastError[27]_i_9__0_n_0 ;
  wire \lastError[28]_i_1__0_n_0 ;
  wire \lastError[29]_i_1__0_n_0 ;
  wire \lastError[2]_i_1__0_n_0 ;
  wire \lastError[30]_i_1__0_n_0 ;
  wire \lastError[31]_i_2__0_n_0 ;
  wire \lastError[31]_i_3__0_n_0 ;
  wire \lastError[31]_i_5__0_n_0 ;
  wire \lastError[31]_i_8__0_n_0 ;
  wire \lastError[3]_i_10__0_n_0 ;
  wire \lastError[3]_i_11__0_n_0 ;
  wire \lastError[3]_i_12__0_n_0 ;
  wire \lastError[3]_i_13__0_n_0 ;
  wire \lastError[3]_i_14__0_n_0 ;
  wire \lastError[3]_i_15__0_n_0 ;
  wire \lastError[3]_i_16__0_n_0 ;
  wire \lastError[3]_i_1__0_n_0 ;
  wire \lastError[3]_i_9__0_n_0 ;
  wire \lastError[4]_i_1__0_n_0 ;
  wire \lastError[5]_i_1__0_n_0 ;
  wire \lastError[6]_i_1__0_n_0 ;
  wire \lastError[7]_i_10__0_n_0 ;
  wire \lastError[7]_i_11__0_n_0 ;
  wire \lastError[7]_i_12__0_n_0 ;
  wire \lastError[7]_i_13__0_n_0 ;
  wire \lastError[7]_i_14__0_n_0 ;
  wire \lastError[7]_i_15__0_n_0 ;
  wire \lastError[7]_i_16__0_n_0 ;
  wire \lastError[7]_i_1__0_n_0 ;
  wire \lastError[7]_i_9__0_n_0 ;
  wire \lastError[8]_i_1__0_n_0 ;
  wire \lastError[9]_i_1__0_n_0 ;
  wire \lastError_reg[0]_0 ;
  wire \lastError_reg[0]_1 ;
  wire \lastError_reg[0]_2 ;
  wire [3:0]\lastError_reg[11]_i_3__0_0 ;
  wire \lastError_reg[11]_i_3__0_n_0 ;
  wire \lastError_reg[11]_i_3__0_n_1 ;
  wire \lastError_reg[11]_i_3__0_n_2 ;
  wire \lastError_reg[11]_i_3__0_n_3 ;
  wire \lastError_reg[11]_i_4__0_0 ;
  wire \lastError_reg[11]_i_4__0_1 ;
  wire \lastError_reg[11]_i_4__0_2 ;
  wire \lastError_reg[11]_i_4__0_3 ;
  wire \lastError_reg[11]_i_4__0_n_0 ;
  wire \lastError_reg[11]_i_4__0_n_1 ;
  wire \lastError_reg[11]_i_4__0_n_2 ;
  wire \lastError_reg[11]_i_4__0_n_3 ;
  wire \lastError_reg[15]_i_3__0_n_0 ;
  wire \lastError_reg[15]_i_3__0_n_1 ;
  wire \lastError_reg[15]_i_3__0_n_2 ;
  wire \lastError_reg[15]_i_3__0_n_3 ;
  wire \lastError_reg[15]_i_4__0_0 ;
  wire \lastError_reg[15]_i_4__0_1 ;
  wire \lastError_reg[15]_i_4__0_2 ;
  wire \lastError_reg[15]_i_4__0_n_0 ;
  wire \lastError_reg[15]_i_4__0_n_1 ;
  wire \lastError_reg[15]_i_4__0_n_2 ;
  wire \lastError_reg[15]_i_4__0_n_3 ;
  wire \lastError_reg[19]_i_3__0_n_0 ;
  wire \lastError_reg[19]_i_3__0_n_1 ;
  wire \lastError_reg[19]_i_3__0_n_2 ;
  wire \lastError_reg[19]_i_3__0_n_3 ;
  wire \lastError_reg[19]_i_4__0_n_0 ;
  wire \lastError_reg[19]_i_4__0_n_1 ;
  wire \lastError_reg[19]_i_4__0_n_2 ;
  wire \lastError_reg[19]_i_4__0_n_3 ;
  wire \lastError_reg[23]_i_3__0_n_0 ;
  wire \lastError_reg[23]_i_3__0_n_1 ;
  wire \lastError_reg[23]_i_3__0_n_2 ;
  wire \lastError_reg[23]_i_3__0_n_3 ;
  wire \lastError_reg[23]_i_4__0_n_0 ;
  wire \lastError_reg[23]_i_4__0_n_1 ;
  wire \lastError_reg[23]_i_4__0_n_2 ;
  wire \lastError_reg[23]_i_4__0_n_3 ;
  wire [0:0]\lastError_reg[27]_i_3__0_0 ;
  wire \lastError_reg[27]_i_3__0_n_1 ;
  wire \lastError_reg[27]_i_3__0_n_2 ;
  wire \lastError_reg[27]_i_3__0_n_3 ;
  wire \lastError_reg[27]_i_4__0_n_1 ;
  wire \lastError_reg[27]_i_4__0_n_2 ;
  wire \lastError_reg[27]_i_4__0_n_3 ;
  wire [3:0]\lastError_reg[3]_i_3__0_0 ;
  wire \lastError_reg[3]_i_3__0_n_0 ;
  wire \lastError_reg[3]_i_3__0_n_1 ;
  wire \lastError_reg[3]_i_3__0_n_2 ;
  wire \lastError_reg[3]_i_3__0_n_3 ;
  wire \lastError_reg[3]_i_4__0_0 ;
  wire \lastError_reg[3]_i_4__0_1 ;
  wire \lastError_reg[3]_i_4__0_2 ;
  wire \lastError_reg[3]_i_4__0_3 ;
  wire \lastError_reg[3]_i_4__0_n_0 ;
  wire \lastError_reg[3]_i_4__0_n_1 ;
  wire \lastError_reg[3]_i_4__0_n_2 ;
  wire \lastError_reg[3]_i_4__0_n_3 ;
  wire [3:0]\lastError_reg[7]_i_3__0_0 ;
  wire \lastError_reg[7]_i_3__0_n_0 ;
  wire \lastError_reg[7]_i_3__0_n_1 ;
  wire \lastError_reg[7]_i_3__0_n_2 ;
  wire \lastError_reg[7]_i_3__0_n_3 ;
  wire \lastError_reg[7]_i_4__0_0 ;
  wire \lastError_reg[7]_i_4__0_1 ;
  wire \lastError_reg[7]_i_4__0_2 ;
  wire \lastError_reg[7]_i_4__0_3 ;
  wire \lastError_reg[7]_i_4__0_n_0 ;
  wire \lastError_reg[7]_i_4__0_n_1 ;
  wire \lastError_reg[7]_i_4__0_n_2 ;
  wire \lastError_reg[7]_i_4__0_n_3 ;
  wire \lastError_reg_n_0_[0] ;
  wire \lastError_reg_n_0_[10] ;
  wire \lastError_reg_n_0_[11] ;
  wire \lastError_reg_n_0_[12] ;
  wire \lastError_reg_n_0_[13] ;
  wire \lastError_reg_n_0_[14] ;
  wire \lastError_reg_n_0_[15] ;
  wire \lastError_reg_n_0_[16] ;
  wire \lastError_reg_n_0_[17] ;
  wire \lastError_reg_n_0_[18] ;
  wire \lastError_reg_n_0_[19] ;
  wire \lastError_reg_n_0_[1] ;
  wire \lastError_reg_n_0_[20] ;
  wire \lastError_reg_n_0_[21] ;
  wire \lastError_reg_n_0_[22] ;
  wire \lastError_reg_n_0_[23] ;
  wire \lastError_reg_n_0_[24] ;
  wire \lastError_reg_n_0_[25] ;
  wire \lastError_reg_n_0_[26] ;
  wire \lastError_reg_n_0_[27] ;
  wire \lastError_reg_n_0_[28] ;
  wire \lastError_reg_n_0_[29] ;
  wire \lastError_reg_n_0_[2] ;
  wire \lastError_reg_n_0_[30] ;
  wire \lastError_reg_n_0_[31] ;
  wire \lastError_reg_n_0_[3] ;
  wire \lastError_reg_n_0_[4] ;
  wire \lastError_reg_n_0_[5] ;
  wire \lastError_reg_n_0_[6] ;
  wire \lastError_reg_n_0_[7] ;
  wire \lastError_reg_n_0_[8] ;
  wire \lastError_reg_n_0_[9] ;
  wire [1:0]motor;
  wire myocontrol_aclk;
  wire [31:0]myocontrol_wdata;
  wire [31:17]p_0_in0_in;
  wire [31:0]p_1_in;
  wire [31:0]p_1_in1_in;
  wire p_5_in;
  wire [14:0]pwmRef;
  wire \pwmRef[0]_i_1__0_n_0 ;
  wire \pwmRef[0]_i_2__0_n_0 ;
  wire \pwmRef[0]_i_3__0_n_0 ;
  wire \pwmRef[0]_i_4__0_n_0 ;
  wire \pwmRef[0]_i_5__0_n_0 ;
  wire \pwmRef[10]_i_1__0_n_0 ;
  wire \pwmRef[10]_i_2__0_n_0 ;
  wire \pwmRef[10]_i_3__0_n_0 ;
  wire \pwmRef[10]_i_4__0_n_0 ;
  wire \pwmRef[10]_i_5__0_n_0 ;
  wire \pwmRef[11]_i_10__0_n_0 ;
  wire \pwmRef[11]_i_11__0_n_0 ;
  wire \pwmRef[11]_i_12__0_n_0 ;
  wire \pwmRef[11]_i_13__0_n_0 ;
  wire \pwmRef[11]_i_14__0_n_0 ;
  wire \pwmRef[11]_i_1__0_n_0 ;
  wire \pwmRef[11]_i_2__0_n_0 ;
  wire \pwmRef[11]_i_3__0_n_0 ;
  wire \pwmRef[11]_i_4__0_n_0 ;
  wire \pwmRef[11]_i_5__0_n_0 ;
  wire \pwmRef[11]_i_7__0_n_0 ;
  wire \pwmRef[11]_i_8__0_n_0 ;
  wire \pwmRef[11]_i_9__0_n_0 ;
  wire \pwmRef[12]_i_1__0_n_0 ;
  wire \pwmRef[12]_i_2__0_n_0 ;
  wire \pwmRef[12]_i_3__0_n_0 ;
  wire \pwmRef[12]_i_4__0_n_0 ;
  wire \pwmRef[12]_i_5__0_n_0 ;
  wire \pwmRef[13]_i_1__0_n_0 ;
  wire \pwmRef[13]_i_2__0_n_0 ;
  wire \pwmRef[13]_i_3__0_n_0 ;
  wire \pwmRef[13]_i_4__0_n_0 ;
  wire \pwmRef[13]_i_5__0_n_0 ;
  wire \pwmRef[14]_i_1__0_n_0 ;
  wire \pwmRef[14]_i_2__0_n_0 ;
  wire \pwmRef[14]_i_3__0_n_0 ;
  wire \pwmRef[14]_i_4__0_n_0 ;
  wire \pwmRef[14]_i_5__0_n_0 ;
  wire \pwmRef[15]_i_100__0_n_0 ;
  wire \pwmRef[15]_i_101__0_n_0 ;
  wire \pwmRef[15]_i_102__0_n_0 ;
  wire \pwmRef[15]_i_103__0_n_0 ;
  wire \pwmRef[15]_i_104__0_n_0 ;
  wire \pwmRef[15]_i_106__0_n_0 ;
  wire \pwmRef[15]_i_107__0_n_0 ;
  wire \pwmRef[15]_i_108__0_n_0 ;
  wire \pwmRef[15]_i_109__0_n_0 ;
  wire \pwmRef[15]_i_10__0_n_0 ;
  wire \pwmRef[15]_i_110__0_n_0 ;
  wire \pwmRef[15]_i_111__0_n_0 ;
  wire \pwmRef[15]_i_112__0_n_0 ;
  wire \pwmRef[15]_i_113__0_n_0 ;
  wire \pwmRef[15]_i_115__0_n_0 ;
  wire \pwmRef[15]_i_116__0_n_0 ;
  wire \pwmRef[15]_i_117__0_n_0 ;
  wire \pwmRef[15]_i_118__0_n_0 ;
  wire \pwmRef[15]_i_119__0_n_0 ;
  wire \pwmRef[15]_i_11__0_n_0 ;
  wire \pwmRef[15]_i_120__0_n_0 ;
  wire \pwmRef[15]_i_121__0_n_0 ;
  wire \pwmRef[15]_i_122__0_n_0 ;
  wire \pwmRef[15]_i_123__0_n_0 ;
  wire \pwmRef[15]_i_124__0_n_0 ;
  wire \pwmRef[15]_i_125__0_n_0 ;
  wire \pwmRef[15]_i_126__0_n_0 ;
  wire \pwmRef[15]_i_12__0_n_0 ;
  wire \pwmRef[15]_i_131__0_n_0 ;
  wire \pwmRef[15]_i_132__0_n_0 ;
  wire \pwmRef[15]_i_133__0_n_0 ;
  wire \pwmRef[15]_i_134__0_n_0 ;
  wire \pwmRef[15]_i_135__0_n_0 ;
  wire \pwmRef[15]_i_136__0_n_0 ;
  wire \pwmRef[15]_i_137__0_n_0 ;
  wire \pwmRef[15]_i_139__0_n_0 ;
  wire \pwmRef[15]_i_13__0_n_0 ;
  wire \pwmRef[15]_i_140__0_n_0 ;
  wire \pwmRef[15]_i_141__0_n_0 ;
  wire \pwmRef[15]_i_142__0_n_0 ;
  wire \pwmRef[15]_i_143__0_n_0 ;
  wire \pwmRef[15]_i_144__0_n_0 ;
  wire \pwmRef[15]_i_145__0_n_0 ;
  wire \pwmRef[15]_i_146__0_n_0 ;
  wire \pwmRef[15]_i_147__0_n_0 ;
  wire \pwmRef[15]_i_148__0_n_0 ;
  wire \pwmRef[15]_i_149__0_n_0 ;
  wire \pwmRef[15]_i_14__0_n_0 ;
  wire \pwmRef[15]_i_150__0_n_0 ;
  wire \pwmRef[15]_i_151__0_n_0 ;
  wire \pwmRef[15]_i_152__0_n_0 ;
  wire \pwmRef[15]_i_153__0_n_0 ;
  wire \pwmRef[15]_i_154__0_n_0 ;
  wire \pwmRef[15]_i_155__0_n_0 ;
  wire \pwmRef[15]_i_156__0_n_0 ;
  wire \pwmRef[15]_i_157__0_n_0 ;
  wire \pwmRef[15]_i_158__0_n_0 ;
  wire \pwmRef[15]_i_159__0_n_0 ;
  wire \pwmRef[15]_i_15__0_n_0 ;
  wire \pwmRef[15]_i_160__0_n_0 ;
  wire \pwmRef[15]_i_161__0_n_0 ;
  wire \pwmRef[15]_i_162__0_n_0 ;
  wire \pwmRef[15]_i_163__0_n_0 ;
  wire \pwmRef[15]_i_164__0_n_0 ;
  wire \pwmRef[15]_i_165__0_n_0 ;
  wire \pwmRef[15]_i_166__0_n_0 ;
  wire \pwmRef[15]_i_167__0_n_0 ;
  wire \pwmRef[15]_i_168__0_n_0 ;
  wire \pwmRef[15]_i_169__0_n_0 ;
  wire \pwmRef[15]_i_16__0_n_0 ;
  wire \pwmRef[15]_i_170__0_n_0 ;
  wire \pwmRef[15]_i_171__0_n_0 ;
  wire \pwmRef[15]_i_172__0_n_0 ;
  wire \pwmRef[15]_i_173__0_n_0 ;
  wire \pwmRef[15]_i_174__0_n_0 ;
  wire \pwmRef[15]_i_175__0_n_0 ;
  wire \pwmRef[15]_i_177__0_n_0 ;
  wire \pwmRef[15]_i_178__0_n_0 ;
  wire \pwmRef[15]_i_179__0_n_0 ;
  wire \pwmRef[15]_i_17__0_n_0 ;
  wire \pwmRef[15]_i_180__0_n_0 ;
  wire \pwmRef[15]_i_181__0_n_0 ;
  wire \pwmRef[15]_i_182__0_n_0 ;
  wire \pwmRef[15]_i_183__0_n_0 ;
  wire \pwmRef[15]_i_184__0_n_0 ;
  wire \pwmRef[15]_i_188__0_n_0 ;
  wire \pwmRef[15]_i_189__0_n_0 ;
  wire \pwmRef[15]_i_18__0_n_0 ;
  wire \pwmRef[15]_i_190__0_n_0 ;
  wire \pwmRef[15]_i_191__0_n_0 ;
  wire \pwmRef[15]_i_192__0_n_0 ;
  wire \pwmRef[15]_i_193__0_n_0 ;
  wire \pwmRef[15]_i_194__0_n_0 ;
  wire \pwmRef[15]_i_195__0_n_0 ;
  wire \pwmRef[15]_i_196__0_n_0 ;
  wire \pwmRef[15]_i_197__0_n_0 ;
  wire \pwmRef[15]_i_198__0_n_0 ;
  wire \pwmRef[15]_i_199__0_n_0 ;
  wire \pwmRef[15]_i_19__0_n_0 ;
  wire \pwmRef[15]_i_1__0_n_0 ;
  wire \pwmRef[15]_i_200__0_n_0 ;
  wire \pwmRef[15]_i_201__0_n_0 ;
  wire \pwmRef[15]_i_202__0_n_0 ;
  wire \pwmRef[15]_i_203__0_n_0 ;
  wire \pwmRef[15]_i_204__0_n_0 ;
  wire \pwmRef[15]_i_205__0_n_0 ;
  wire \pwmRef[15]_i_206__0_n_0 ;
  wire \pwmRef[15]_i_207__0_n_0 ;
  wire \pwmRef[15]_i_208__0_n_0 ;
  wire \pwmRef[15]_i_209__0_n_0 ;
  wire \pwmRef[15]_i_20__0_n_0 ;
  wire \pwmRef[15]_i_210__0_n_0 ;
  wire \pwmRef[15]_i_211__0_n_0 ;
  wire \pwmRef[15]_i_212__0_n_0 ;
  wire \pwmRef[15]_i_213__0_n_0 ;
  wire \pwmRef[15]_i_214__0_n_0 ;
  wire \pwmRef[15]_i_215__0_n_0 ;
  wire \pwmRef[15]_i_216__0_n_0 ;
  wire \pwmRef[15]_i_217__0_n_0 ;
  wire \pwmRef[15]_i_218__0_n_0 ;
  wire \pwmRef[15]_i_219__0_n_0 ;
  wire \pwmRef[15]_i_21__0_n_0 ;
  wire \pwmRef[15]_i_220__0_n_0 ;
  wire \pwmRef[15]_i_221__0_n_0 ;
  wire \pwmRef[15]_i_222__0_n_0 ;
  wire \pwmRef[15]_i_223__0_n_0 ;
  wire \pwmRef[15]_i_224__0_n_0 ;
  wire \pwmRef[15]_i_225__0_n_0 ;
  wire \pwmRef[15]_i_226__0_n_0 ;
  wire \pwmRef[15]_i_227__0_n_0 ;
  wire \pwmRef[15]_i_232__0_n_0 ;
  wire \pwmRef[15]_i_233__0_n_0 ;
  wire \pwmRef[15]_i_234__0_n_0 ;
  wire \pwmRef[15]_i_235__0_n_0 ;
  wire \pwmRef[15]_i_236__0_n_0 ;
  wire \pwmRef[15]_i_237__0_n_0 ;
  wire \pwmRef[15]_i_238__0_n_0 ;
  wire \pwmRef[15]_i_239__0_n_0 ;
  wire \pwmRef[15]_i_23__0_n_0 ;
  wire \pwmRef[15]_i_240__0_n_0 ;
  wire \pwmRef[15]_i_241__0_n_0 ;
  wire \pwmRef[15]_i_242__0_n_0 ;
  wire \pwmRef[15]_i_243__0_n_0 ;
  wire \pwmRef[15]_i_244__0_n_0 ;
  wire \pwmRef[15]_i_246__0_n_0 ;
  wire \pwmRef[15]_i_247__0_n_0 ;
  wire \pwmRef[15]_i_248__0_n_0 ;
  wire \pwmRef[15]_i_249__0_n_0 ;
  wire \pwmRef[15]_i_24__0_n_0 ;
  wire \pwmRef[15]_i_250__0_n_0 ;
  wire \pwmRef[15]_i_251__0_n_0 ;
  wire \pwmRef[15]_i_252__0_n_0 ;
  wire \pwmRef[15]_i_253__0_n_0 ;
  wire \pwmRef[15]_i_25__0_n_0 ;
  wire \pwmRef[15]_i_260__0_n_0 ;
  wire \pwmRef[15]_i_261__0_n_0 ;
  wire \pwmRef[15]_i_262__0_n_0 ;
  wire \pwmRef[15]_i_263__0_n_0 ;
  wire \pwmRef[15]_i_265__0_n_0 ;
  wire \pwmRef[15]_i_266__0_n_0 ;
  wire \pwmRef[15]_i_267__0_n_0 ;
  wire \pwmRef[15]_i_268__0_n_0 ;
  wire \pwmRef[15]_i_269__0_n_0 ;
  wire \pwmRef[15]_i_26__0_n_0 ;
  wire \pwmRef[15]_i_270__0_n_0 ;
  wire \pwmRef[15]_i_271__0_n_0 ;
  wire \pwmRef[15]_i_272__0_n_0 ;
  wire \pwmRef[15]_i_277__0_n_0 ;
  wire \pwmRef[15]_i_278__0_n_0 ;
  wire \pwmRef[15]_i_279__0_n_0 ;
  wire \pwmRef[15]_i_27__0_n_0 ;
  wire \pwmRef[15]_i_280__0_n_0 ;
  wire \pwmRef[15]_i_281__0_n_0 ;
  wire \pwmRef[15]_i_282__0_n_0 ;
  wire \pwmRef[15]_i_283__0_n_0 ;
  wire \pwmRef[15]_i_284__0_n_0 ;
  wire \pwmRef[15]_i_285__0_n_0 ;
  wire \pwmRef[15]_i_286__0_n_0 ;
  wire \pwmRef[15]_i_287__0_n_0 ;
  wire \pwmRef[15]_i_288__0_n_0 ;
  wire \pwmRef[15]_i_289__0_n_0 ;
  wire \pwmRef[15]_i_28__0_n_0 ;
  wire \pwmRef[15]_i_290__0_n_0 ;
  wire \pwmRef[15]_i_291__0_n_0 ;
  wire \pwmRef[15]_i_292__0_n_0 ;
  wire \pwmRef[15]_i_293__0_n_0 ;
  wire \pwmRef[15]_i_294__0_n_0 ;
  wire \pwmRef[15]_i_295__0_n_0 ;
  wire \pwmRef[15]_i_296__0_n_0 ;
  wire \pwmRef[15]_i_297__0_n_0 ;
  wire \pwmRef[15]_i_298__0_n_0 ;
  wire \pwmRef[15]_i_299__0_n_0 ;
  wire \pwmRef[15]_i_29__0_n_0 ;
  wire \pwmRef[15]_i_2__0_n_0 ;
  wire \pwmRef[15]_i_300__0_n_0 ;
  wire \pwmRef[15]_i_303__0_n_0 ;
  wire \pwmRef[15]_i_304__0_n_0 ;
  wire \pwmRef[15]_i_305__0_n_0 ;
  wire \pwmRef[15]_i_306__0_n_0 ;
  wire \pwmRef[15]_i_307__0_n_0 ;
  wire \pwmRef[15]_i_308__0_n_0 ;
  wire \pwmRef[15]_i_309__0_n_0 ;
  wire \pwmRef[15]_i_30__0_n_0 ;
  wire \pwmRef[15]_i_310__0_n_0 ;
  wire \pwmRef[15]_i_311__0_n_0 ;
  wire \pwmRef[15]_i_312__0_n_0 ;
  wire \pwmRef[15]_i_313__0_n_0 ;
  wire \pwmRef[15]_i_314__0_n_0 ;
  wire \pwmRef[15]_i_315__0_n_0 ;
  wire \pwmRef[15]_i_316__0_n_0 ;
  wire \pwmRef[15]_i_317__0_n_0 ;
  wire \pwmRef[15]_i_318__0_n_0 ;
  wire \pwmRef[15]_i_319__0_n_0 ;
  wire \pwmRef[15]_i_320__0_n_0 ;
  wire \pwmRef[15]_i_321__0_n_0 ;
  wire \pwmRef[15]_i_322__0_n_0 ;
  wire \pwmRef[15]_i_323__0_n_0 ;
  wire \pwmRef[15]_i_324__0_n_0 ;
  wire \pwmRef[15]_i_325__0_n_0 ;
  wire \pwmRef[15]_i_326__0_n_0 ;
  wire \pwmRef[15]_i_327__0_n_0 ;
  wire \pwmRef[15]_i_328__0_n_0 ;
  wire \pwmRef[15]_i_329__0_n_0 ;
  wire \pwmRef[15]_i_32__0_n_0 ;
  wire \pwmRef[15]_i_330__0_n_0 ;
  wire \pwmRef[15]_i_331__0_n_0 ;
  wire \pwmRef[15]_i_332__0_n_0 ;
  wire \pwmRef[15]_i_335__0_n_0 ;
  wire \pwmRef[15]_i_336__0_n_0 ;
  wire \pwmRef[15]_i_337__0_n_0 ;
  wire \pwmRef[15]_i_338__0_n_0 ;
  wire \pwmRef[15]_i_339__0_n_0 ;
  wire \pwmRef[15]_i_33__0_n_0 ;
  wire \pwmRef[15]_i_340__0_n_0 ;
  wire \pwmRef[15]_i_341__0_n_0 ;
  wire \pwmRef[15]_i_342__0_n_0 ;
  wire \pwmRef[15]_i_343__0_n_0 ;
  wire \pwmRef[15]_i_344__0_n_0 ;
  wire \pwmRef[15]_i_345__0_n_0 ;
  wire \pwmRef[15]_i_346__0_n_0 ;
  wire \pwmRef[15]_i_347__0_n_0 ;
  wire \pwmRef[15]_i_348__0_n_0 ;
  wire \pwmRef[15]_i_349__0_n_0 ;
  wire \pwmRef[15]_i_34__0_n_0 ;
  wire \pwmRef[15]_i_35__0_n_0 ;
  wire \pwmRef[15]_i_36__0_n_0 ;
  wire \pwmRef[15]_i_37__0_n_0 ;
  wire \pwmRef[15]_i_38__0_n_0 ;
  wire \pwmRef[15]_i_39__0_n_0 ;
  wire \pwmRef[15]_i_40__0_n_0 ;
  wire \pwmRef[15]_i_41__0_n_0 ;
  wire \pwmRef[15]_i_42__0_n_0 ;
  wire \pwmRef[15]_i_43__0_n_0 ;
  wire \pwmRef[15]_i_44__0_n_0 ;
  wire \pwmRef[15]_i_45__0_n_0 ;
  wire \pwmRef[15]_i_46__0_n_0 ;
  wire \pwmRef[15]_i_47__0_n_0 ;
  wire \pwmRef[15]_i_4__0_n_0 ;
  wire [31:0]\pwmRef[15]_i_50__0_0 ;
  wire \pwmRef[15]_i_50__0_n_0 ;
  wire \pwmRef[15]_i_51__0_n_0 ;
  wire \pwmRef[15]_i_52__0_n_0 ;
  wire \pwmRef[15]_i_53__0_n_0 ;
  wire \pwmRef[15]_i_54__0_n_0 ;
  wire \pwmRef[15]_i_55__0_n_0 ;
  wire \pwmRef[15]_i_56__0_n_0 ;
  wire \pwmRef[15]_i_57__0_n_0 ;
  wire \pwmRef[15]_i_58__0_n_0 ;
  wire \pwmRef[15]_i_59__0_n_0 ;
  wire \pwmRef[15]_i_5__0_n_0 ;
  wire \pwmRef[15]_i_60__0_n_0 ;
  wire \pwmRef[15]_i_63__0_n_0 ;
  wire \pwmRef[15]_i_64__0_n_0 ;
  wire \pwmRef[15]_i_65__0_n_0 ;
  wire \pwmRef[15]_i_66__0_n_0 ;
  wire \pwmRef[15]_i_67__0_n_0 ;
  wire \pwmRef[15]_i_68__0_n_0 ;
  wire \pwmRef[15]_i_69__0_n_0 ;
  wire \pwmRef[15]_i_70__0_n_0 ;
  wire \pwmRef[15]_i_72__0_n_0 ;
  wire \pwmRef[15]_i_73__0_n_0 ;
  wire \pwmRef[15]_i_74__0_n_0 ;
  wire \pwmRef[15]_i_75__0_n_0 ;
  wire \pwmRef[15]_i_76__0_n_0 ;
  wire \pwmRef[15]_i_77__0_n_0 ;
  wire \pwmRef[15]_i_78__0_n_0 ;
  wire \pwmRef[15]_i_79__0_n_0 ;
  wire \pwmRef[15]_i_80__0_n_0 ;
  wire \pwmRef[15]_i_81__0_n_0 ;
  wire \pwmRef[15]_i_82__0_n_0 ;
  wire \pwmRef[15]_i_83__0_n_0 ;
  wire \pwmRef[15]_i_84__0_n_0 ;
  wire \pwmRef[15]_i_85__0_n_0 ;
  wire \pwmRef[15]_i_86__0_n_0 ;
  wire \pwmRef[15]_i_87__0_n_0 ;
  wire \pwmRef[15]_i_88__0_n_0 ;
  wire \pwmRef[15]_i_89__0_n_0 ;
  wire \pwmRef[15]_i_8__0_n_0 ;
  wire \pwmRef[15]_i_90__0_n_0 ;
  wire \pwmRef[15]_i_91__0_n_0 ;
  wire \pwmRef[15]_i_92__0_n_0 ;
  wire \pwmRef[15]_i_93__0_n_0 ;
  wire \pwmRef[15]_i_94__0_n_0 ;
  wire \pwmRef[15]_i_95__0_n_0 ;
  wire \pwmRef[15]_i_97__0_n_0 ;
  wire \pwmRef[15]_i_98__0_n_0 ;
  wire \pwmRef[15]_i_99__0_n_0 ;
  wire \pwmRef[15]_i_9__0_n_0 ;
  wire \pwmRef[1]_i_1__0_n_0 ;
  wire \pwmRef[1]_i_2__0_n_0 ;
  wire \pwmRef[1]_i_3__0_n_0 ;
  wire \pwmRef[1]_i_4__0_n_0 ;
  wire \pwmRef[1]_i_5__0_n_0 ;
  wire \pwmRef[2]_i_1__0_n_0 ;
  wire \pwmRef[2]_i_2__0_n_0 ;
  wire \pwmRef[2]_i_3__0_n_0 ;
  wire \pwmRef[2]_i_4__0_n_0 ;
  wire \pwmRef[2]_i_5__0_n_0 ;
  wire \pwmRef[3]_i_10__0_n_0 ;
  wire \pwmRef[3]_i_11__0_n_0 ;
  wire \pwmRef[3]_i_12__0_n_0 ;
  wire \pwmRef[3]_i_13__0_n_0 ;
  wire \pwmRef[3]_i_1__0_n_0 ;
  wire \pwmRef[3]_i_2__0_n_0 ;
  wire \pwmRef[3]_i_3__0_n_0 ;
  wire \pwmRef[3]_i_4__0_n_0 ;
  wire \pwmRef[3]_i_5__0_n_0 ;
  wire \pwmRef[3]_i_7__0_n_0 ;
  wire \pwmRef[3]_i_8__0_n_0 ;
  wire \pwmRef[3]_i_9__0_n_0 ;
  wire \pwmRef[4]_i_1__0_n_0 ;
  wire \pwmRef[4]_i_2__0_n_0 ;
  wire \pwmRef[4]_i_3__0_n_0 ;
  wire \pwmRef[4]_i_4__0_n_0 ;
  wire \pwmRef[4]_i_5__0_n_0 ;
  wire \pwmRef[5]_i_1__0_n_0 ;
  wire \pwmRef[5]_i_2__0_n_0 ;
  wire \pwmRef[5]_i_3__0_n_0 ;
  wire \pwmRef[5]_i_4__0_n_0 ;
  wire \pwmRef[5]_i_5__0_n_0 ;
  wire \pwmRef[6]_i_1__0_n_0 ;
  wire \pwmRef[6]_i_2__0_n_0 ;
  wire \pwmRef[6]_i_3__0_n_0 ;
  wire \pwmRef[6]_i_4__0_n_0 ;
  wire \pwmRef[6]_i_5__0_n_0 ;
  wire \pwmRef[7]_i_10__0_n_0 ;
  wire \pwmRef[7]_i_11__0_n_0 ;
  wire \pwmRef[7]_i_12__0_n_0 ;
  wire \pwmRef[7]_i_13__0_n_0 ;
  wire \pwmRef[7]_i_14__0_n_0 ;
  wire \pwmRef[7]_i_1__0_n_0 ;
  wire \pwmRef[7]_i_2__0_n_0 ;
  wire \pwmRef[7]_i_3__0_n_0 ;
  wire \pwmRef[7]_i_4__0_n_0 ;
  wire \pwmRef[7]_i_5__0_n_0 ;
  wire \pwmRef[7]_i_7__0_n_0 ;
  wire \pwmRef[7]_i_8__0_n_0 ;
  wire \pwmRef[7]_i_9__0_n_0 ;
  wire \pwmRef[8]_i_1__0_n_0 ;
  wire \pwmRef[8]_i_2__0_n_0 ;
  wire \pwmRef[8]_i_3__0_n_0 ;
  wire \pwmRef[8]_i_4__0_n_0 ;
  wire \pwmRef[8]_i_5__0_n_0 ;
  wire \pwmRef[9]_i_1__0_n_0 ;
  wire \pwmRef[9]_i_2__0_n_0 ;
  wire \pwmRef[9]_i_3__0_n_0 ;
  wire \pwmRef[9]_i_4__0_n_0 ;
  wire \pwmRef[9]_i_5__0_n_0 ;
  wire \pwmRef_reg[11]_i_6__0_n_0 ;
  wire \pwmRef_reg[11]_i_6__0_n_1 ;
  wire \pwmRef_reg[11]_i_6__0_n_2 ;
  wire \pwmRef_reg[11]_i_6__0_n_3 ;
  wire \pwmRef_reg[15]_i_105__0_n_0 ;
  wire \pwmRef_reg[15]_i_105__0_n_1 ;
  wire \pwmRef_reg[15]_i_105__0_n_2 ;
  wire \pwmRef_reg[15]_i_105__0_n_3 ;
  wire \pwmRef_reg[15]_i_114__0_n_0 ;
  wire \pwmRef_reg[15]_i_114__0_n_1 ;
  wire \pwmRef_reg[15]_i_114__0_n_2 ;
  wire \pwmRef_reg[15]_i_114__0_n_3 ;
  wire \pwmRef_reg[15]_i_127__0_n_0 ;
  wire \pwmRef_reg[15]_i_127__0_n_1 ;
  wire \pwmRef_reg[15]_i_127__0_n_2 ;
  wire \pwmRef_reg[15]_i_127__0_n_3 ;
  wire \pwmRef_reg[15]_i_128__0_n_0 ;
  wire \pwmRef_reg[15]_i_128__0_n_1 ;
  wire \pwmRef_reg[15]_i_128__0_n_2 ;
  wire \pwmRef_reg[15]_i_128__0_n_3 ;
  wire \pwmRef_reg[15]_i_129__0_n_0 ;
  wire \pwmRef_reg[15]_i_129__0_n_1 ;
  wire \pwmRef_reg[15]_i_129__0_n_2 ;
  wire \pwmRef_reg[15]_i_129__0_n_3 ;
  wire \pwmRef_reg[15]_i_130__0_n_0 ;
  wire \pwmRef_reg[15]_i_130__0_n_1 ;
  wire \pwmRef_reg[15]_i_130__0_n_2 ;
  wire \pwmRef_reg[15]_i_130__0_n_3 ;
  wire \pwmRef_reg[15]_i_138__0_n_0 ;
  wire \pwmRef_reg[15]_i_138__0_n_1 ;
  wire \pwmRef_reg[15]_i_138__0_n_2 ;
  wire \pwmRef_reg[15]_i_138__0_n_3 ;
  wire \pwmRef_reg[15]_i_176__0_n_0 ;
  wire \pwmRef_reg[15]_i_176__0_n_1 ;
  wire \pwmRef_reg[15]_i_176__0_n_2 ;
  wire \pwmRef_reg[15]_i_176__0_n_3 ;
  wire \pwmRef_reg[15]_i_186__0_n_1 ;
  wire \pwmRef_reg[15]_i_186__0_n_2 ;
  wire \pwmRef_reg[15]_i_186__0_n_3 ;
  wire \pwmRef_reg[15]_i_187__0_n_0 ;
  wire \pwmRef_reg[15]_i_187__0_n_1 ;
  wire \pwmRef_reg[15]_i_187__0_n_2 ;
  wire \pwmRef_reg[15]_i_187__0_n_3 ;
  wire \pwmRef_reg[15]_i_228__0_n_1 ;
  wire \pwmRef_reg[15]_i_228__0_n_2 ;
  wire \pwmRef_reg[15]_i_228__0_n_3 ;
  wire \pwmRef_reg[15]_i_229__0_n_1 ;
  wire \pwmRef_reg[15]_i_229__0_n_2 ;
  wire \pwmRef_reg[15]_i_229__0_n_3 ;
  wire \pwmRef_reg[15]_i_22__0_n_0 ;
  wire \pwmRef_reg[15]_i_22__0_n_1 ;
  wire \pwmRef_reg[15]_i_22__0_n_2 ;
  wire \pwmRef_reg[15]_i_22__0_n_3 ;
  wire \pwmRef_reg[15]_i_230__0_n_0 ;
  wire \pwmRef_reg[15]_i_230__0_n_1 ;
  wire \pwmRef_reg[15]_i_230__0_n_2 ;
  wire \pwmRef_reg[15]_i_230__0_n_3 ;
  wire \pwmRef_reg[15]_i_231__0_n_0 ;
  wire \pwmRef_reg[15]_i_231__0_n_1 ;
  wire \pwmRef_reg[15]_i_231__0_n_2 ;
  wire \pwmRef_reg[15]_i_231__0_n_3 ;
  wire \pwmRef_reg[15]_i_245__0_n_0 ;
  wire \pwmRef_reg[15]_i_245__0_n_1 ;
  wire \pwmRef_reg[15]_i_245__0_n_2 ;
  wire \pwmRef_reg[15]_i_245__0_n_3 ;
  wire \pwmRef_reg[15]_i_254__0_n_0 ;
  wire \pwmRef_reg[15]_i_254__0_n_1 ;
  wire \pwmRef_reg[15]_i_254__0_n_2 ;
  wire \pwmRef_reg[15]_i_254__0_n_3 ;
  wire \pwmRef_reg[15]_i_255__0_n_0 ;
  wire \pwmRef_reg[15]_i_255__0_n_1 ;
  wire \pwmRef_reg[15]_i_255__0_n_2 ;
  wire \pwmRef_reg[15]_i_255__0_n_3 ;
  wire \pwmRef_reg[15]_i_264__0_n_0 ;
  wire \pwmRef_reg[15]_i_264__0_n_1 ;
  wire \pwmRef_reg[15]_i_264__0_n_2 ;
  wire \pwmRef_reg[15]_i_264__0_n_3 ;
  wire \pwmRef_reg[15]_i_273__0_n_0 ;
  wire \pwmRef_reg[15]_i_273__0_n_1 ;
  wire \pwmRef_reg[15]_i_273__0_n_2 ;
  wire \pwmRef_reg[15]_i_273__0_n_3 ;
  wire \pwmRef_reg[15]_i_274__0_n_0 ;
  wire \pwmRef_reg[15]_i_274__0_n_1 ;
  wire \pwmRef_reg[15]_i_274__0_n_2 ;
  wire \pwmRef_reg[15]_i_274__0_n_3 ;
  wire \pwmRef_reg[15]_i_275__0_n_0 ;
  wire \pwmRef_reg[15]_i_275__0_n_1 ;
  wire \pwmRef_reg[15]_i_275__0_n_2 ;
  wire \pwmRef_reg[15]_i_275__0_n_3 ;
  wire \pwmRef_reg[15]_i_276__0_n_0 ;
  wire \pwmRef_reg[15]_i_276__0_n_1 ;
  wire \pwmRef_reg[15]_i_276__0_n_2 ;
  wire \pwmRef_reg[15]_i_276__0_n_3 ;
  wire \pwmRef_reg[15]_i_301__0_n_0 ;
  wire \pwmRef_reg[15]_i_301__0_n_1 ;
  wire \pwmRef_reg[15]_i_301__0_n_2 ;
  wire \pwmRef_reg[15]_i_301__0_n_3 ;
  wire \pwmRef_reg[15]_i_302__0_n_0 ;
  wire \pwmRef_reg[15]_i_302__0_n_1 ;
  wire \pwmRef_reg[15]_i_302__0_n_2 ;
  wire \pwmRef_reg[15]_i_302__0_n_3 ;
  wire \pwmRef_reg[15]_i_31__0_n_0 ;
  wire \pwmRef_reg[15]_i_31__0_n_1 ;
  wire \pwmRef_reg[15]_i_31__0_n_2 ;
  wire \pwmRef_reg[15]_i_31__0_n_3 ;
  wire \pwmRef_reg[15]_i_333__0_n_0 ;
  wire \pwmRef_reg[15]_i_333__0_n_1 ;
  wire \pwmRef_reg[15]_i_333__0_n_2 ;
  wire \pwmRef_reg[15]_i_333__0_n_3 ;
  wire \pwmRef_reg[15]_i_334__0_n_0 ;
  wire \pwmRef_reg[15]_i_334__0_n_1 ;
  wire \pwmRef_reg[15]_i_334__0_n_2 ;
  wire \pwmRef_reg[15]_i_334__0_n_3 ;
  wire [31:0]\pwmRef_reg[15]_i_3__0_0 ;
  wire \pwmRef_reg[15]_i_3__0_n_0 ;
  wire \pwmRef_reg[15]_i_3__0_n_1 ;
  wire \pwmRef_reg[15]_i_3__0_n_2 ;
  wire \pwmRef_reg[15]_i_3__0_n_3 ;
  wire [3:0]\pwmRef_reg[15]_i_48__0_0 ;
  wire \pwmRef_reg[15]_i_48__0_n_0 ;
  wire \pwmRef_reg[15]_i_48__0_n_1 ;
  wire \pwmRef_reg[15]_i_48__0_n_2 ;
  wire \pwmRef_reg[15]_i_48__0_n_3 ;
  wire [31:0]\pwmRef_reg[15]_i_49__0_0 ;
  wire \pwmRef_reg[15]_i_49__0_n_0 ;
  wire \pwmRef_reg[15]_i_49__0_n_1 ;
  wire \pwmRef_reg[15]_i_49__0_n_2 ;
  wire \pwmRef_reg[15]_i_49__0_n_3 ;
  wire \pwmRef_reg[15]_i_61__0_n_1 ;
  wire \pwmRef_reg[15]_i_61__0_n_2 ;
  wire \pwmRef_reg[15]_i_61__0_n_3 ;
  wire \pwmRef_reg[15]_i_62__0_n_0 ;
  wire \pwmRef_reg[15]_i_62__0_n_1 ;
  wire \pwmRef_reg[15]_i_62__0_n_2 ;
  wire \pwmRef_reg[15]_i_62__0_n_3 ;
  wire [31:0]\pwmRef_reg[15]_i_6__0_0 ;
  wire \pwmRef_reg[15]_i_6__0_n_1 ;
  wire \pwmRef_reg[15]_i_6__0_n_2 ;
  wire \pwmRef_reg[15]_i_6__0_n_3 ;
  wire \pwmRef_reg[15]_i_71__0_n_0 ;
  wire \pwmRef_reg[15]_i_71__0_n_1 ;
  wire \pwmRef_reg[15]_i_71__0_n_2 ;
  wire \pwmRef_reg[15]_i_71__0_n_3 ;
  wire \pwmRef_reg[15]_i_7__0_n_0 ;
  wire \pwmRef_reg[15]_i_7__0_n_1 ;
  wire \pwmRef_reg[15]_i_7__0_n_2 ;
  wire \pwmRef_reg[15]_i_7__0_n_3 ;
  wire [2:0]\pwmRef_reg[3]_0 ;
  wire \pwmRef_reg[3]_i_6__0_n_0 ;
  wire \pwmRef_reg[3]_i_6__0_n_1 ;
  wire \pwmRef_reg[3]_i_6__0_n_2 ;
  wire \pwmRef_reg[3]_i_6__0_n_3 ;
  wire \pwmRef_reg[7]_i_6__0_n_0 ;
  wire \pwmRef_reg[7]_i_6__0_n_1 ;
  wire \pwmRef_reg[7]_i_6__0_n_2 ;
  wire \pwmRef_reg[7]_i_6__0_n_3 ;
  wire [0:15]\pwmRefs[1]_1 ;
  wire [29:29]result0;
  wire [31:0]result1;
  wire result10_in;
  wire [31:16]result30_in;
  wire result3_0;
  wire result3_1;
  wire result3_2;
  wire [31:16]result3__0__0;
  wire result3__0_i_10__0_n_0;
  wire result3__0_i_11__0_n_0;
  wire result3__0_i_12__0_n_0;
  wire result3__0_i_13__0_n_0;
  wire result3__0_i_14__0_n_0;
  wire result3__0_i_15__0_n_0;
  wire result3__0_i_16__0_n_0;
  wire result3__0_i_17__0_n_0;
  wire result3__0_i_18__0_n_0;
  wire result3__0_i_19__0_n_0;
  wire result3__0_i_1__0_n_0;
  wire result3__0_i_1__0_n_1;
  wire result3__0_i_1__0_n_2;
  wire result3__0_i_1__0_n_3;
  wire result3__0_i_1__0_n_4;
  wire result3__0_i_1__0_n_5;
  wire result3__0_i_1__0_n_6;
  wire result3__0_i_1__0_n_7;
  wire result3__0_i_20__0_n_0;
  wire result3__0_i_2__0_n_0;
  wire result3__0_i_2__0_n_1;
  wire result3__0_i_2__0_n_2;
  wire result3__0_i_2__0_n_3;
  wire result3__0_i_2__0_n_4;
  wire result3__0_i_2__0_n_5;
  wire result3__0_i_2__0_n_6;
  wire result3__0_i_2__0_n_7;
  wire result3__0_i_3__0_n_0;
  wire result3__0_i_3__0_n_1;
  wire result3__0_i_3__0_n_2;
  wire result3__0_i_3__0_n_3;
  wire result3__0_i_3__0_n_4;
  wire result3__0_i_3__0_n_5;
  wire result3__0_i_3__0_n_6;
  wire result3__0_i_3__0_n_7;
  wire result3__0_i_4__0_n_0;
  wire result3__0_i_4__0_n_1;
  wire result3__0_i_4__0_n_2;
  wire result3__0_i_4__0_n_3;
  wire result3__0_i_4__0_n_4;
  wire result3__0_i_4__0_n_5;
  wire result3__0_i_4__0_n_6;
  wire result3__0_i_4__0_n_7;
  wire result3__0_i_5__0_n_0;
  wire result3__0_i_6__0_n_0;
  wire result3__0_i_7__0_n_0;
  wire result3__0_i_8__0_n_0;
  wire result3__0_i_9__0_n_0;
  wire result3__0_n_100;
  wire result3__0_n_101;
  wire result3__0_n_102;
  wire result3__0_n_103;
  wire result3__0_n_104;
  wire result3__0_n_105;
  wire result3__0_n_106;
  wire result3__0_n_107;
  wire result3__0_n_108;
  wire result3__0_n_109;
  wire result3__0_n_110;
  wire result3__0_n_111;
  wire result3__0_n_112;
  wire result3__0_n_113;
  wire result3__0_n_114;
  wire result3__0_n_115;
  wire result3__0_n_116;
  wire result3__0_n_117;
  wire result3__0_n_118;
  wire result3__0_n_119;
  wire result3__0_n_120;
  wire result3__0_n_121;
  wire result3__0_n_122;
  wire result3__0_n_123;
  wire result3__0_n_124;
  wire result3__0_n_125;
  wire result3__0_n_126;
  wire result3__0_n_127;
  wire result3__0_n_128;
  wire result3__0_n_129;
  wire result3__0_n_130;
  wire result3__0_n_131;
  wire result3__0_n_132;
  wire result3__0_n_133;
  wire result3__0_n_134;
  wire result3__0_n_135;
  wire result3__0_n_136;
  wire result3__0_n_137;
  wire result3__0_n_138;
  wire result3__0_n_139;
  wire result3__0_n_140;
  wire result3__0_n_141;
  wire result3__0_n_142;
  wire result3__0_n_143;
  wire result3__0_n_144;
  wire result3__0_n_145;
  wire result3__0_n_146;
  wire result3__0_n_147;
  wire result3__0_n_148;
  wire result3__0_n_149;
  wire result3__0_n_150;
  wire result3__0_n_151;
  wire result3__0_n_152;
  wire result3__0_n_153;
  wire result3__0_n_58;
  wire result3__0_n_59;
  wire result3__0_n_60;
  wire result3__0_n_61;
  wire result3__0_n_62;
  wire result3__0_n_63;
  wire result3__0_n_64;
  wire result3__0_n_65;
  wire result3__0_n_66;
  wire result3__0_n_67;
  wire result3__0_n_68;
  wire result3__0_n_69;
  wire result3__0_n_70;
  wire result3__0_n_71;
  wire result3__0_n_72;
  wire result3__0_n_73;
  wire result3__0_n_74;
  wire result3__0_n_75;
  wire result3__0_n_76;
  wire result3__0_n_77;
  wire result3__0_n_78;
  wire result3__0_n_79;
  wire result3__0_n_80;
  wire result3__0_n_81;
  wire result3__0_n_82;
  wire result3__0_n_83;
  wire result3__0_n_84;
  wire result3__0_n_85;
  wire result3__0_n_86;
  wire result3__0_n_87;
  wire result3__0_n_88;
  wire result3__0_n_89;
  wire result3__0_n_90;
  wire result3__0_n_91;
  wire result3__0_n_92;
  wire result3__0_n_93;
  wire result3__0_n_94;
  wire result3__0_n_95;
  wire result3__0_n_96;
  wire result3__0_n_97;
  wire result3__0_n_98;
  wire result3__0_n_99;
  wire result3__1_n_100;
  wire result3__1_n_101;
  wire result3__1_n_102;
  wire result3__1_n_103;
  wire result3__1_n_104;
  wire result3__1_n_105;
  wire result3__1_n_91;
  wire result3__1_n_92;
  wire result3__1_n_93;
  wire result3__1_n_94;
  wire result3__1_n_95;
  wire result3__1_n_96;
  wire result3__1_n_97;
  wire result3__1_n_98;
  wire result3__1_n_99;
  wire result3__2_0;
  wire [0:0]result3__3_0;
  wire result3__3_n_106;
  wire result3__3_n_107;
  wire result3__3_n_108;
  wire result3__3_n_109;
  wire result3__3_n_110;
  wire result3__3_n_111;
  wire result3__3_n_112;
  wire result3__3_n_113;
  wire result3__3_n_114;
  wire result3__3_n_115;
  wire result3__3_n_116;
  wire result3__3_n_117;
  wire result3__3_n_118;
  wire result3__3_n_119;
  wire result3__3_n_120;
  wire result3__3_n_121;
  wire result3__3_n_122;
  wire result3__3_n_123;
  wire result3__3_n_124;
  wire result3__3_n_125;
  wire result3__3_n_126;
  wire result3__3_n_127;
  wire result3__3_n_128;
  wire result3__3_n_129;
  wire result3__3_n_130;
  wire result3__3_n_131;
  wire result3__3_n_132;
  wire result3__3_n_133;
  wire result3__3_n_134;
  wire result3__3_n_135;
  wire result3__3_n_136;
  wire result3__3_n_137;
  wire result3__3_n_138;
  wire result3__3_n_139;
  wire result3__3_n_140;
  wire result3__3_n_141;
  wire result3__3_n_142;
  wire result3__3_n_143;
  wire result3__3_n_144;
  wire result3__3_n_145;
  wire result3__3_n_146;
  wire result3__3_n_147;
  wire result3__3_n_148;
  wire result3__3_n_149;
  wire result3__3_n_150;
  wire result3__3_n_151;
  wire result3__3_n_152;
  wire result3__3_n_153;
  wire result3__3_n_58;
  wire result3__3_n_59;
  wire result3__3_n_60;
  wire result3__3_n_61;
  wire result3__3_n_62;
  wire result3__3_n_63;
  wire result3__3_n_64;
  wire result3__3_n_65;
  wire result3__3_n_66;
  wire result3__3_n_67;
  wire result3__3_n_68;
  wire result3__3_n_69;
  wire result3__3_n_70;
  wire result3__3_n_71;
  wire result3__3_n_72;
  wire result3__3_n_73;
  wire result3__3_n_74;
  wire result3__3_n_75;
  wire result3__3_n_76;
  wire result3__3_n_77;
  wire result3__3_n_78;
  wire result3__3_n_79;
  wire result3__3_n_80;
  wire result3__3_n_81;
  wire result3__3_n_82;
  wire result3__3_n_83;
  wire result3__3_n_84;
  wire result3__3_n_85;
  wire result3__3_n_86;
  wire result3__3_n_87;
  wire result3__3_n_88;
  wire [3:0]result3__4_0;
  wire [3:0]result3__4_1;
  wire [27:0]result3__5;
  wire result3_i_10__0_n_0;
  wire result3_i_11__0_n_0;
  wire result3_i_12__0_n_0;
  wire result3_i_13__0_n_0;
  wire result3_i_14__0_n_0;
  wire result3_i_15__0_n_0;
  wire result3_i_16__0_n_0;
  wire result3_i_17__0_n_0;
  wire result3_i_18__0_n_0;
  wire result3_i_19__0_n_0;
  wire result3_i_20__0_n_0;
  wire result3_i_21__0_n_0;
  wire result3_i_22__0_n_0;
  wire result3_i_2__0_n_1;
  wire result3_i_2__0_n_2;
  wire result3_i_2__0_n_3;
  wire result3_i_2__0_n_4;
  wire result3_i_2__0_n_5;
  wire result3_i_2__0_n_6;
  wire result3_i_2__0_n_7;
  wire result3_i_3__0_n_0;
  wire result3_i_3__0_n_1;
  wire result3_i_3__0_n_2;
  wire result3_i_3__0_n_3;
  wire result3_i_3__0_n_4;
  wire result3_i_3__0_n_5;
  wire result3_i_3__0_n_6;
  wire result3_i_3__0_n_7;
  wire result3_i_4__0_n_0;
  wire result3_i_4__0_n_1;
  wire result3_i_4__0_n_2;
  wire result3_i_4__0_n_3;
  wire result3_i_4__0_n_4;
  wire result3_i_4__0_n_5;
  wire result3_i_4__0_n_6;
  wire result3_i_4__0_n_7;
  wire result3_i_5__0_n_0;
  wire result3_i_5__0_n_1;
  wire result3_i_5__0_n_2;
  wire result3_i_5__0_n_3;
  wire result3_i_5__0_n_4;
  wire result3_i_5__0_n_5;
  wire result3_i_5__0_n_6;
  wire result3_i_5__0_n_7;
  wire result3_i_7_n_0;
  wire result3_i_8__0_n_0;
  wire result3_i_9__0_n_0;
  wire result3_n_100;
  wire result3_n_101;
  wire result3_n_102;
  wire result3_n_103;
  wire result3_n_104;
  wire result3_n_105;
  wire result3_n_91;
  wire result3_n_92;
  wire result3_n_93;
  wire result3_n_94;
  wire result3_n_95;
  wire result3_n_96;
  wire result3_n_97;
  wire result3_n_98;
  wire result3_n_99;
  wire [0:0]\sp_reg[1][27] ;
  wire [0:0]\sp_reg[1][27]_0 ;
  wire update_controller_prev;
  wire [3:0]\NLW_pwmRef_reg[15]_i_105__0_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_114__0_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_138__0_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_176__0_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_187__0_O_UNCONNECTED ;
  wire [3:3]\NLW_pwmRef_reg[15]_i_228__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_pwmRef_reg[15]_i_229__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_22__0_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_245__0_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_264__0_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_31__0_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_48__0_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_49__0_O_UNCONNECTED ;
  wire [3:3]\NLW_pwmRef_reg[15]_i_61__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_62__0_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_6__0_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_71__0_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_7__0_O_UNCONNECTED ;
  wire NLW_result3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3_OVERFLOW_UNCONNECTED;
  wire NLW_result3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_result3_P_UNCONNECTED;
  wire [47:0]NLW_result3_PCOUT_UNCONNECTED;
  wire NLW_result3__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__0_OVERFLOW_UNCONNECTED;
  wire NLW_result3__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__0_CARRYOUT_UNCONNECTED;
  wire NLW_result3__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__1_OVERFLOW_UNCONNECTED;
  wire NLW_result3__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__1_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_result3__1_P_UNCONNECTED;
  wire [47:0]NLW_result3__1_PCOUT_UNCONNECTED;
  wire NLW_result3__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__2_OVERFLOW_UNCONNECTED;
  wire NLW_result3__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__2_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_result3__2_P_UNCONNECTED;
  wire [47:0]NLW_result3__2_PCOUT_UNCONNECTED;
  wire NLW_result3__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__3_OVERFLOW_UNCONNECTED;
  wire NLW_result3__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__3_CARRYOUT_UNCONNECTED;
  wire NLW_result3__4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__4_OVERFLOW_UNCONNECTED;
  wire NLW_result3__4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__4_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__4_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_result3__4_P_UNCONNECTED;
  wire [47:0]NLW_result3__4_PCOUT_UNCONNECTED;
  wire [3:3]NLW_result3_i_2__0_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Word[10]_i_1 
       (.I0(\pwmRefs[1]_1 [10]),
        .I1(\axi_rdata[15]_i_5_0 [5]),
        .I2(\Word_reg[1] [5]),
        .I3(motor[0]),
        .I4(motor[1]),
        .I5(\Word_reg[1]_0 [5]),
        .O(pwmRef[5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Word[11]_i_1 
       (.I0(\pwmRefs[1]_1 [11]),
        .I1(\axi_rdata[15]_i_5_0 [4]),
        .I2(\Word_reg[1] [4]),
        .I3(motor[0]),
        .I4(motor[1]),
        .I5(\Word_reg[1]_0 [4]),
        .O(pwmRef[4]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Word[12]_i_1 
       (.I0(\pwmRef_reg[3]_0 [2]),
        .I1(\axi_rdata[15]_i_5_0 [3]),
        .I2(\Word_reg[1] [3]),
        .I3(motor[0]),
        .I4(motor[1]),
        .I5(\Word_reg[1]_0 [3]),
        .O(pwmRef[3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Word[13]_i_1 
       (.I0(\pwmRef_reg[3]_0 [1]),
        .I1(\axi_rdata[15]_i_5_0 [2]),
        .I2(\Word_reg[1] [2]),
        .I3(motor[0]),
        .I4(motor[1]),
        .I5(\Word_reg[1]_0 [2]),
        .O(pwmRef[2]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Word[14]_i_1 
       (.I0(\pwmRef_reg[3]_0 [0]),
        .I1(\axi_rdata[15]_i_5_0 [1]),
        .I2(\Word_reg[1] [1]),
        .I3(motor[0]),
        .I4(motor[1]),
        .I5(\Word_reg[1]_0 [1]),
        .O(pwmRef[1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Word[15]_i_1 
       (.I0(\pwmRefs[1]_1 [15]),
        .I1(\axi_rdata[15]_i_5_0 [0]),
        .I2(\Word_reg[1] [0]),
        .I3(motor[0]),
        .I4(motor[1]),
        .I5(\Word_reg[1]_0 [0]),
        .O(pwmRef[0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Word[1]_i_3 
       (.I0(\pwmRefs[1]_1 [1]),
        .I1(\axi_rdata[15]_i_5_0 [14]),
        .I2(\Word_reg[1] [14]),
        .I3(motor[0]),
        .I4(motor[1]),
        .I5(\Word_reg[1]_0 [14]),
        .O(pwmRef[14]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Word[2]_i_1 
       (.I0(\pwmRefs[1]_1 [2]),
        .I1(\axi_rdata[15]_i_5_0 [13]),
        .I2(\Word_reg[1] [13]),
        .I3(motor[0]),
        .I4(motor[1]),
        .I5(\Word_reg[1]_0 [13]),
        .O(pwmRef[13]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Word[3]_i_1 
       (.I0(\pwmRefs[1]_1 [3]),
        .I1(\axi_rdata[15]_i_5_0 [12]),
        .I2(\Word_reg[1] [12]),
        .I3(motor[0]),
        .I4(motor[1]),
        .I5(\Word_reg[1]_0 [12]),
        .O(pwmRef[12]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Word[4]_i_1 
       (.I0(\pwmRefs[1]_1 [4]),
        .I1(\axi_rdata[15]_i_5_0 [11]),
        .I2(\Word_reg[1] [11]),
        .I3(motor[0]),
        .I4(motor[1]),
        .I5(\Word_reg[1]_0 [11]),
        .O(pwmRef[11]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Word[5]_i_1 
       (.I0(\pwmRefs[1]_1 [5]),
        .I1(\axi_rdata[15]_i_5_0 [10]),
        .I2(\Word_reg[1] [10]),
        .I3(motor[0]),
        .I4(motor[1]),
        .I5(\Word_reg[1]_0 [10]),
        .O(pwmRef[10]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Word[6]_i_1 
       (.I0(\pwmRefs[1]_1 [6]),
        .I1(\axi_rdata[15]_i_5_0 [9]),
        .I2(\Word_reg[1] [9]),
        .I3(motor[0]),
        .I4(motor[1]),
        .I5(\Word_reg[1]_0 [9]),
        .O(pwmRef[9]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Word[7]_i_1 
       (.I0(\pwmRefs[1]_1 [7]),
        .I1(\axi_rdata[15]_i_5_0 [8]),
        .I2(\Word_reg[1] [8]),
        .I3(motor[0]),
        .I4(motor[1]),
        .I5(\Word_reg[1]_0 [8]),
        .O(pwmRef[8]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Word[8]_i_1 
       (.I0(\pwmRefs[1]_1 [8]),
        .I1(\axi_rdata[15]_i_5_0 [7]),
        .I2(\Word_reg[1] [7]),
        .I3(motor[0]),
        .I4(motor[1]),
        .I5(\Word_reg[1]_0 [7]),
        .O(pwmRef[7]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Word[9]_i_1 
       (.I0(\pwmRefs[1]_1 [9]),
        .I1(\axi_rdata[15]_i_5_0 [6]),
        .I2(\Word_reg[1] [6]),
        .I3(motor[0]),
        .I4(motor[1]),
        .I5(\Word_reg[1]_0 [6]),
        .O(pwmRef[6]));
  LUT6 #(
    .INIT(64'hDDDDFFFDCCCCFFFC)) 
    \axi_rdata[0]_i_1 
       (.I0(\axi_rdata_reg[15] [8]),
        .I1(\axi_rdata_reg[0] ),
        .I2(\axi_rdata_reg[0]_0 ),
        .I3(\axi_rdata_reg[0]_1 ),
        .I4(\axi_rdata_reg[0]_2 ),
        .I5(\axi_rdata[0]_i_4_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBCB08C8000000000)) 
    \axi_rdata[0]_i_11 
       (.I0(\axi_rdata_reg[15]_0 [0]),
        .I1(\axi_rdata_reg[15] [4]),
        .I2(\axi_rdata_reg[15] [5]),
        .I3(data13[0]),
        .I4(data14[0]),
        .I5(\axi_rdata_reg[15] [6]),
        .O(\axi_rdata[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[0]_i_25 
       (.I0(\pwmRefs[1]_1 [15]),
        .I1(\axi_awaddr_reg[2] ),
        .I2(\axi_rdata[15]_i_5_0 [0]),
        .I3(\axi_rdata[15]_i_5_1 ),
        .I4(\axi_rdata[0]_i_11_0 ),
        .O(data14[0]));
  LUT6 #(
    .INIT(64'hFFE2FFE2FFE200E2)) 
    \axi_rdata[0]_i_4 
       (.I0(\axi_rdata_reg[0]_3 ),
        .I1(\axi_rdata_reg[15] [6]),
        .I2(\axi_rdata_reg[0]_4 ),
        .I3(\axi_rdata_reg[15] [7]),
        .I4(\axi_rdata_reg[0]_5 ),
        .I5(\axi_rdata[0]_i_11_n_0 ),
        .O(\axi_rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDCDCDC)) 
    \axi_rdata[10]_i_1 
       (.I0(\axi_rdata_reg[15] [8]),
        .I1(\axi_rdata_reg[10] ),
        .I2(\axi_rdata_reg[10]_0 ),
        .I3(\axi_rdata_reg[15]_3 ),
        .I4(\axi_rdata[10]_i_4_n_0 ),
        .I5(\axi_rdata_reg[10]_1 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[10]_i_15 
       (.I0(\pwmRefs[1]_1 [5]),
        .I1(\axi_awaddr_reg[2] ),
        .I2(\axi_rdata[15]_i_5_0 [10]),
        .I3(\axi_rdata[15]_i_5_1 ),
        .I4(\axi_rdata[10]_i_4_0 ),
        .O(data14[10]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[10]_i_4 
       (.I0(data13[7]),
        .I1(\axi_rdata_reg[15]_0 [7]),
        .I2(data12[6]),
        .I3(\axi_rdata_reg[15] [4]),
        .I4(\axi_rdata_reg[15] [5]),
        .I5(data14[10]),
        .O(\axi_rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDCDCDC)) 
    \axi_rdata[11]_i_1 
       (.I0(\axi_rdata_reg[15] [8]),
        .I1(\axi_rdata_reg[11] ),
        .I2(\axi_rdata_reg[11]_0 ),
        .I3(\axi_rdata_reg[15]_3 ),
        .I4(\axi_rdata[11]_i_4_n_0 ),
        .I5(\axi_rdata_reg[11]_1 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[11]_i_15 
       (.I0(\pwmRefs[1]_1 [4]),
        .I1(\axi_awaddr_reg[2] ),
        .I2(\axi_rdata[15]_i_5_0 [11]),
        .I3(\axi_rdata[15]_i_5_1 ),
        .I4(\axi_rdata[11]_i_4_0 ),
        .O(data14[11]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[11]_i_4 
       (.I0(data13[8]),
        .I1(\axi_rdata_reg[15]_0 [8]),
        .I2(data12[7]),
        .I3(\axi_rdata_reg[15] [4]),
        .I4(\axi_rdata_reg[15] [5]),
        .I5(data14[11]),
        .O(\axi_rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDCDCDC)) 
    \axi_rdata[12]_i_1 
       (.I0(\axi_rdata_reg[15] [8]),
        .I1(\axi_rdata_reg[12] ),
        .I2(\axi_rdata_reg[12]_0 ),
        .I3(\axi_rdata_reg[15]_3 ),
        .I4(\axi_rdata[12]_i_4_n_0 ),
        .I5(\axi_rdata_reg[12]_1 ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[12]_i_15 
       (.I0(\pwmRefs[1]_1 [3]),
        .I1(\axi_awaddr_reg[2] ),
        .I2(\axi_rdata[15]_i_5_0 [12]),
        .I3(\axi_rdata[15]_i_5_1 ),
        .I4(\axi_rdata[12]_i_4_0 ),
        .O(data14[12]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[12]_i_4 
       (.I0(data13[9]),
        .I1(\axi_rdata_reg[15]_0 [9]),
        .I2(data12[8]),
        .I3(\axi_rdata_reg[15] [4]),
        .I4(\axi_rdata_reg[15] [5]),
        .I5(data14[12]),
        .O(\axi_rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDCDCDC)) 
    \axi_rdata[13]_i_1 
       (.I0(\axi_rdata_reg[15] [8]),
        .I1(\axi_rdata_reg[13] ),
        .I2(\axi_rdata_reg[13]_0 ),
        .I3(\axi_rdata_reg[15]_3 ),
        .I4(\axi_rdata[13]_i_4_n_0 ),
        .I5(\axi_rdata_reg[13]_1 ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[13]_i_15 
       (.I0(\pwmRefs[1]_1 [2]),
        .I1(\axi_awaddr_reg[2] ),
        .I2(\axi_rdata[15]_i_5_0 [13]),
        .I3(\axi_rdata[15]_i_5_1 ),
        .I4(\axi_rdata[13]_i_4_0 ),
        .O(data14[13]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[13]_i_4 
       (.I0(data13[10]),
        .I1(\axi_rdata_reg[15]_0 [10]),
        .I2(data12[9]),
        .I3(\axi_rdata_reg[15] [4]),
        .I4(\axi_rdata_reg[15] [5]),
        .I5(data14[13]),
        .O(\axi_rdata[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555444)) 
    \axi_rdata[14]_i_1 
       (.I0(\axi_rdata_reg[15] [8]),
        .I1(\axi_rdata_reg[14] ),
        .I2(\axi_rdata_reg[15]_3 ),
        .I3(\axi_rdata[14]_i_3_n_0 ),
        .I4(\axi_rdata_reg[14]_0 ),
        .I5(\axi_rdata_reg[14]_1 ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[14]_i_11 
       (.I0(\pwmRefs[1]_1 [1]),
        .I1(\axi_awaddr_reg[2] ),
        .I2(\axi_rdata[15]_i_5_0 [14]),
        .I3(\axi_rdata[15]_i_5_1 ),
        .I4(\axi_rdata[14]_i_3_0 ),
        .O(data14[14]));
  LUT6 #(
    .INIT(64'hFB73EA62D951C840)) 
    \axi_rdata[14]_i_3 
       (.I0(\axi_rdata_reg[15] [5]),
        .I1(\axi_rdata_reg[15] [4]),
        .I2(data13[11]),
        .I3(\axi_rdata_reg[15]_0 [11]),
        .I4(data12[10]),
        .I5(data14[14]),
        .O(\axi_rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDCDCDC)) 
    \axi_rdata[15]_i_1 
       (.I0(\axi_rdata_reg[15] [8]),
        .I1(\axi_rdata_reg[15]_1 ),
        .I2(\axi_rdata_reg[15]_2 ),
        .I3(\axi_rdata_reg[15]_3 ),
        .I4(\axi_rdata[15]_i_5_n_0 ),
        .I5(\axi_rdata_reg[15]_4 ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[15]_i_16 
       (.I0(\pwmRefs[1]_1 [0]),
        .I1(\axi_awaddr_reg[2] ),
        .I2(\axi_rdata[15]_i_5_0 [15]),
        .I3(\axi_rdata[15]_i_5_1 ),
        .I4(\axi_rdata[15]_i_5_2 ),
        .O(data14[15]));
  LUT6 #(
    .INIT(64'hFB73EA62D951C840)) 
    \axi_rdata[15]_i_5 
       (.I0(\axi_rdata_reg[15] [5]),
        .I1(\axi_rdata_reg[15] [4]),
        .I2(data13[11]),
        .I3(\axi_rdata_reg[15]_0 [12]),
        .I4(data12[11]),
        .I5(data14[15]),
        .O(\axi_rdata[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555444)) 
    \axi_rdata[4]_i_1 
       (.I0(\axi_rdata_reg[15] [8]),
        .I1(\axi_rdata_reg[4] ),
        .I2(\axi_rdata_reg[15]_3 ),
        .I3(\axi_rdata[4]_i_3_n_0 ),
        .I4(\axi_rdata_reg[4]_0 ),
        .I5(\axi_rdata_reg[4]_1 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[4]_i_12 
       (.I0(\pwmRefs[1]_1 [11]),
        .I1(\axi_awaddr_reg[2] ),
        .I2(\axi_rdata[15]_i_5_0 [4]),
        .I3(\axi_rdata[15]_i_5_1 ),
        .I4(\axi_rdata[4]_i_3_0 ),
        .O(data14[4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[4]_i_3 
       (.I0(data13[1]),
        .I1(\axi_rdata_reg[15]_0 [1]),
        .I2(data12[0]),
        .I3(\axi_rdata_reg[15] [4]),
        .I4(\axi_rdata_reg[15] [5]),
        .I5(data14[4]),
        .O(\axi_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDCDCDC)) 
    \axi_rdata[5]_i_1 
       (.I0(\axi_rdata_reg[15] [8]),
        .I1(\axi_rdata_reg[5] ),
        .I2(\axi_rdata_reg[5]_0 ),
        .I3(\axi_rdata_reg[15]_3 ),
        .I4(\axi_rdata[5]_i_4_n_0 ),
        .I5(\axi_rdata_reg[5]_1 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[5]_i_15 
       (.I0(\pwmRefs[1]_1 [10]),
        .I1(\axi_awaddr_reg[2] ),
        .I2(\axi_rdata[15]_i_5_0 [5]),
        .I3(\axi_rdata[15]_i_5_1 ),
        .I4(\axi_rdata[5]_i_4_0 ),
        .O(data14[5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[5]_i_4 
       (.I0(data13[2]),
        .I1(\axi_rdata_reg[15]_0 [2]),
        .I2(data12[1]),
        .I3(\axi_rdata_reg[15] [4]),
        .I4(\axi_rdata_reg[15] [5]),
        .I5(data14[5]),
        .O(\axi_rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDCDCDC)) 
    \axi_rdata[6]_i_1 
       (.I0(\axi_rdata_reg[15] [8]),
        .I1(\axi_rdata_reg[6] ),
        .I2(\axi_rdata_reg[6]_0 ),
        .I3(\axi_rdata_reg[15]_3 ),
        .I4(\axi_rdata[6]_i_4_n_0 ),
        .I5(\axi_rdata_reg[6]_1 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[6]_i_15 
       (.I0(\pwmRefs[1]_1 [9]),
        .I1(\axi_awaddr_reg[2] ),
        .I2(\axi_rdata[15]_i_5_0 [6]),
        .I3(\axi_rdata[15]_i_5_1 ),
        .I4(\axi_rdata[6]_i_4_0 ),
        .O(data14[6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[6]_i_4 
       (.I0(data13[3]),
        .I1(\axi_rdata_reg[15]_0 [3]),
        .I2(data12[2]),
        .I3(\axi_rdata_reg[15] [4]),
        .I4(\axi_rdata_reg[15] [5]),
        .I5(data14[6]),
        .O(\axi_rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDCDCDC)) 
    \axi_rdata[7]_i_1 
       (.I0(\axi_rdata_reg[15] [8]),
        .I1(\axi_rdata_reg[7] ),
        .I2(\axi_rdata_reg[7]_0 ),
        .I3(\axi_rdata_reg[15]_3 ),
        .I4(\axi_rdata[7]_i_4_n_0 ),
        .I5(\axi_rdata_reg[7]_1 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[7]_i_15 
       (.I0(\pwmRefs[1]_1 [8]),
        .I1(\axi_awaddr_reg[2] ),
        .I2(\axi_rdata[15]_i_5_0 [7]),
        .I3(\axi_rdata[15]_i_5_1 ),
        .I4(\axi_rdata[7]_i_4_0 ),
        .O(data14[7]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[7]_i_4 
       (.I0(data13[4]),
        .I1(\axi_rdata_reg[15]_0 [4]),
        .I2(data12[3]),
        .I3(\axi_rdata_reg[15] [4]),
        .I4(\axi_rdata_reg[15] [5]),
        .I5(data14[7]),
        .O(\axi_rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555444)) 
    \axi_rdata[8]_i_1 
       (.I0(\axi_rdata_reg[15] [8]),
        .I1(\axi_rdata_reg[8] ),
        .I2(\axi_rdata_reg[15]_3 ),
        .I3(\axi_rdata[8]_i_3_n_0 ),
        .I4(\axi_rdata_reg[8]_0 ),
        .I5(\axi_rdata_reg[8]_1 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[8]_i_12 
       (.I0(\pwmRefs[1]_1 [7]),
        .I1(\axi_awaddr_reg[2] ),
        .I2(\axi_rdata[15]_i_5_0 [8]),
        .I3(\axi_rdata[15]_i_5_1 ),
        .I4(\axi_rdata[8]_i_3_0 ),
        .O(data14[8]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[8]_i_3 
       (.I0(data13[5]),
        .I1(\axi_rdata_reg[15]_0 [5]),
        .I2(data12[4]),
        .I3(\axi_rdata_reg[15] [4]),
        .I4(\axi_rdata_reg[15] [5]),
        .I5(data14[8]),
        .O(\axi_rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDCDCDC)) 
    \axi_rdata[9]_i_1 
       (.I0(\axi_rdata_reg[15] [8]),
        .I1(\axi_rdata_reg[9] ),
        .I2(\axi_rdata_reg[9]_0 ),
        .I3(\axi_rdata_reg[15]_3 ),
        .I4(\axi_rdata[9]_i_4_n_0 ),
        .I5(\axi_rdata_reg[9]_1 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[9]_i_15 
       (.I0(\pwmRefs[1]_1 [6]),
        .I1(\axi_awaddr_reg[2] ),
        .I2(\axi_rdata[15]_i_5_0 [9]),
        .I3(\axi_rdata[15]_i_5_1 ),
        .I4(\axi_rdata[9]_i_4_0 ),
        .O(data14[9]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[9]_i_4 
       (.I0(data13[6]),
        .I1(\axi_rdata_reg[15]_0 [6]),
        .I2(data12[5]),
        .I3(\axi_rdata_reg[15] [4]),
        .I4(\axi_rdata_reg[15] [5]),
        .I5(data14[9]),
        .O(\axi_rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[0]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[0]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[0]),
        .I4(err0[0]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[10]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[10]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[10]),
        .I4(err0[10]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[10]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_10__0 
       (.I0(Q[10]),
        .I1(\lastError_reg[11]_i_3__0_0 [2]),
        .O(\lastError[11]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_11__0 
       (.I0(Q[9]),
        .I1(\lastError_reg[11]_i_3__0_0 [1]),
        .O(\lastError[11]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_12__0 
       (.I0(Q[8]),
        .I1(\lastError_reg[11]_i_3__0_0 [0]),
        .O(\lastError[11]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_13__0 
       (.I0(Q[11]),
        .I1(\lastError_reg[11]_i_4__0_0 ),
        .O(\lastError[11]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_14__0 
       (.I0(Q[10]),
        .I1(\lastError_reg[11]_i_4__0_1 ),
        .O(\lastError[11]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_15__0 
       (.I0(Q[9]),
        .I1(\lastError_reg[11]_i_4__0_2 ),
        .O(\lastError[11]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_16__0 
       (.I0(Q[8]),
        .I1(\lastError_reg[11]_i_4__0_3 ),
        .O(\lastError[11]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[11]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[11]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[11]),
        .I4(err0[11]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[11]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_9__0 
       (.I0(Q[11]),
        .I1(\lastError_reg[11]_i_3__0_0 [3]),
        .O(\lastError[11]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[12]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[12]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[12]),
        .I4(err0[12]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[13]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[13]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[13]),
        .I4(err0[13]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[14]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[14]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[14]),
        .I4(err0[14]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[14]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[15]_i_10__0 
       (.I0(Q[14]),
        .I1(\lastError_reg[27]_i_3__0_0 ),
        .O(\lastError[15]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_11__0 
       (.I0(Q[13]),
        .I1(O[1]),
        .O(\lastError[15]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_12__0 
       (.I0(Q[12]),
        .I1(O[0]),
        .O(\lastError[15]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_13__0 
       (.I0(Q[15]),
        .I1(\lastError_reg[15]_i_4__0_0 ),
        .O(\lastError[15]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_14__0 
       (.I0(Q[14]),
        .I1(\lastError_reg[15]_i_4__0_0 ),
        .O(\lastError[15]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_15__0 
       (.I0(Q[13]),
        .I1(\lastError_reg[15]_i_4__0_1 ),
        .O(\lastError[15]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_16__0 
       (.I0(Q[12]),
        .I1(\lastError_reg[15]_i_4__0_2 ),
        .O(\lastError[15]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[15]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[15]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[15]),
        .I4(err0[15]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[15]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[15]_i_9__0 
       (.I0(Q[15]),
        .I1(\lastError_reg[27]_i_3__0_0 ),
        .O(\lastError[15]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[16]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[16]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[16]),
        .I4(err0[16]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[17]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[17]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[17]),
        .I4(err0[17]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[18]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[18]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[18]),
        .I4(err0[18]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[18]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[19]_i_10__0 
       (.I0(Q[18]),
        .I1(\lastError_reg[27]_i_3__0_0 ),
        .O(\lastError[19]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[19]_i_11__0 
       (.I0(Q[17]),
        .I1(\lastError_reg[27]_i_3__0_0 ),
        .O(\lastError[19]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[19]_i_12__0 
       (.I0(Q[16]),
        .I1(\lastError_reg[27]_i_3__0_0 ),
        .O(\lastError[19]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[19]_i_13__0 
       (.I0(Q[19]),
        .I1(\lastError_reg[15]_i_4__0_0 ),
        .O(\lastError[19]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[19]_i_14__0 
       (.I0(Q[18]),
        .I1(\lastError_reg[15]_i_4__0_0 ),
        .O(\lastError[19]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[19]_i_15__0 
       (.I0(Q[17]),
        .I1(\lastError_reg[15]_i_4__0_0 ),
        .O(\lastError[19]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[19]_i_16__0 
       (.I0(Q[16]),
        .I1(\lastError_reg[15]_i_4__0_0 ),
        .O(\lastError[19]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[19]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[19]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[19]),
        .I4(err0[19]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[19]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[19]_i_9__0 
       (.I0(Q[19]),
        .I1(\lastError_reg[27]_i_3__0_0 ),
        .O(\lastError[19]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[1]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[1]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[1]),
        .I4(err0[1]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[20]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[20]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[20]),
        .I4(err0[20]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[20]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[21]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[21]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[21]),
        .I4(err0[21]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[21]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[22]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[22]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[22]),
        .I4(err0[22]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[22]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[23]_i_10__0 
       (.I0(Q[22]),
        .I1(\lastError_reg[27]_i_3__0_0 ),
        .O(\lastError[23]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[23]_i_11__0 
       (.I0(Q[21]),
        .I1(\lastError_reg[27]_i_3__0_0 ),
        .O(\lastError[23]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[23]_i_12__0 
       (.I0(Q[20]),
        .I1(\lastError_reg[27]_i_3__0_0 ),
        .O(\lastError[23]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[23]_i_13__0 
       (.I0(Q[23]),
        .I1(\lastError_reg[15]_i_4__0_0 ),
        .O(\lastError[23]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[23]_i_14__0 
       (.I0(Q[22]),
        .I1(\lastError_reg[15]_i_4__0_0 ),
        .O(\lastError[23]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[23]_i_15__0 
       (.I0(Q[21]),
        .I1(\lastError_reg[15]_i_4__0_0 ),
        .O(\lastError[23]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[23]_i_16__0 
       (.I0(Q[20]),
        .I1(\lastError_reg[15]_i_4__0_0 ),
        .O(\lastError[23]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[23]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[23]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[23]),
        .I4(err0[23]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[23]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[23]_i_9__0 
       (.I0(Q[23]),
        .I1(\lastError_reg[27]_i_3__0_0 ),
        .O(\lastError[23]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[24]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[24]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[24]),
        .I4(err0[24]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[24]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[25]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[25]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[25]),
        .I4(err0[25]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[25]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[26]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[26]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[26]),
        .I4(err0[26]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[26]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[27]_i_10__0 
       (.I0(Q[26]),
        .I1(\lastError_reg[27]_i_3__0_0 ),
        .O(\lastError[27]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[27]_i_11__0 
       (.I0(Q[25]),
        .I1(\lastError_reg[27]_i_3__0_0 ),
        .O(\lastError[27]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[27]_i_12__0 
       (.I0(Q[24]),
        .I1(\lastError_reg[27]_i_3__0_0 ),
        .O(\lastError[27]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[27]_i_13__0 
       (.I0(Q[27]),
        .I1(\lastError_reg[15]_i_4__0_0 ),
        .O(\lastError[27]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[27]_i_14__0 
       (.I0(Q[26]),
        .I1(\lastError_reg[15]_i_4__0_0 ),
        .O(\lastError[27]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[27]_i_15__0 
       (.I0(Q[25]),
        .I1(\lastError_reg[15]_i_4__0_0 ),
        .O(\lastError[27]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[27]_i_16__0 
       (.I0(Q[24]),
        .I1(\lastError_reg[15]_i_4__0_0 ),
        .O(\lastError[27]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[27]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[27]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[27]),
        .I4(err0[27]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[27]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[27]_i_9__0 
       (.I0(Q[27]),
        .I1(\lastError_reg[27]_i_3__0_0 ),
        .O(\lastError[27]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[28]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[28]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(result3__4_0[0]),
        .I4(result3__4_1[0]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[28]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[29]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[29]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(result3__4_0[1]),
        .I4(result3__4_1[1]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[29]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[2]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[2]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[2]),
        .I4(err0[2]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[30]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[30]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(result3__4_0[2]),
        .I4(result3__4_1[2]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[30]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h20222222)) 
    \lastError[31]_i_1__0 
       (.I0(p_5_in),
        .I1(update_controller_prev),
        .I2(\lastError_reg[0]_0 ),
        .I3(\lastError_reg[0]_1 ),
        .I4(\lastError_reg[0]_2 ),
        .O(lastError));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[31]_i_2__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[31]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(result3__4_0[3]),
        .I4(result3__4_1[3]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[31]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \lastError[31]_i_3__0 
       (.I0(\lastError_reg[0]_1 ),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_2 ),
        .O(\lastError[31]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \lastError[31]_i_5__0 
       (.I0(CO),
        .I1(\lastError_reg[0]_2 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_0 ),
        .I4(result3__3_0),
        .O(\lastError[31]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \lastError[31]_i_8__0 
       (.I0(CO),
        .I1(\lastError_reg[0]_2 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_0 ),
        .I4(result3__3_0),
        .O(\lastError[31]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_10__0 
       (.I0(Q[2]),
        .I1(\lastError_reg[3]_i_3__0_0 [2]),
        .O(\lastError[3]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_11__0 
       (.I0(Q[1]),
        .I1(\lastError_reg[3]_i_3__0_0 [1]),
        .O(\lastError[3]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_12__0 
       (.I0(Q[0]),
        .I1(\lastError_reg[3]_i_3__0_0 [0]),
        .O(\lastError[3]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_13__0 
       (.I0(Q[3]),
        .I1(\lastError_reg[3]_i_4__0_0 ),
        .O(\lastError[3]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_14__0 
       (.I0(Q[2]),
        .I1(\lastError_reg[3]_i_4__0_1 ),
        .O(\lastError[3]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_15__0 
       (.I0(Q[1]),
        .I1(\lastError_reg[3]_i_4__0_2 ),
        .O(\lastError[3]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_16__0 
       (.I0(Q[0]),
        .I1(\lastError_reg[3]_i_4__0_3 ),
        .O(\lastError[3]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[3]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[3]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[3]),
        .I4(err0[3]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[3]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_9__0 
       (.I0(Q[3]),
        .I1(\lastError_reg[3]_i_3__0_0 [3]),
        .O(\lastError[3]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[4]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[4]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[4]),
        .I4(err0[4]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[5]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[5]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[5]),
        .I4(err0[5]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[6]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[6]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[6]),
        .I4(err0[6]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[6]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_10__0 
       (.I0(Q[6]),
        .I1(\lastError_reg[7]_i_3__0_0 [2]),
        .O(\lastError[7]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_11__0 
       (.I0(Q[5]),
        .I1(\lastError_reg[7]_i_3__0_0 [1]),
        .O(\lastError[7]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_12__0 
       (.I0(Q[4]),
        .I1(\lastError_reg[7]_i_3__0_0 [0]),
        .O(\lastError[7]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_13__0 
       (.I0(Q[7]),
        .I1(\lastError_reg[7]_i_4__0_0 ),
        .O(\lastError[7]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_14__0 
       (.I0(Q[6]),
        .I1(\lastError_reg[7]_i_4__0_1 ),
        .O(\lastError[7]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_15__0 
       (.I0(Q[5]),
        .I1(\lastError_reg[7]_i_4__0_2 ),
        .O(\lastError[7]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_16__0 
       (.I0(Q[4]),
        .I1(\lastError_reg[7]_i_4__0_3 ),
        .O(\lastError[7]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[7]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[7]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[7]),
        .I4(err0[7]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[7]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_9__0 
       (.I0(Q[7]),
        .I1(\lastError_reg[7]_i_3__0_0 [3]),
        .O(\lastError[7]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[8]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[8]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[8]),
        .I4(err0[8]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[9]_i_1__0 
       (.I0(\lastError[31]_i_3__0_n_0 ),
        .I1(p_1_in[9]),
        .I2(\lastError[31]_i_5__0_n_0 ),
        .I3(err00_in[9]),
        .I4(err0[9]),
        .I5(\lastError[31]_i_8__0_n_0 ),
        .O(\lastError[9]_i_1__0_n_0 ));
  FDRE \lastError_reg[0] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[0]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \lastError_reg[10] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[10]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \lastError_reg[11] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[11]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[11] ),
        .R(1'b0));
  CARRY4 \lastError_reg[11]_i_3__0 
       (.CI(\lastError_reg[7]_i_3__0_n_0 ),
        .CO({\lastError_reg[11]_i_3__0_n_0 ,\lastError_reg[11]_i_3__0_n_1 ,\lastError_reg[11]_i_3__0_n_2 ,\lastError_reg[11]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(err00_in[11:8]),
        .S({\lastError[11]_i_9__0_n_0 ,\lastError[11]_i_10__0_n_0 ,\lastError[11]_i_11__0_n_0 ,\lastError[11]_i_12__0_n_0 }));
  CARRY4 \lastError_reg[11]_i_4__0 
       (.CI(\lastError_reg[7]_i_4__0_n_0 ),
        .CO({\lastError_reg[11]_i_4__0_n_0 ,\lastError_reg[11]_i_4__0_n_1 ,\lastError_reg[11]_i_4__0_n_2 ,\lastError_reg[11]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(err0[11:8]),
        .S({\lastError[11]_i_13__0_n_0 ,\lastError[11]_i_14__0_n_0 ,\lastError[11]_i_15__0_n_0 ,\lastError[11]_i_16__0_n_0 }));
  FDRE \lastError_reg[12] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[12]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \lastError_reg[13] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[13]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \lastError_reg[14] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[14]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \lastError_reg[15] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[15]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \lastError_reg[15]_i_3__0 
       (.CI(\lastError_reg[11]_i_3__0_n_0 ),
        .CO({\lastError_reg[15]_i_3__0_n_0 ,\lastError_reg[15]_i_3__0_n_1 ,\lastError_reg[15]_i_3__0_n_2 ,\lastError_reg[15]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(err00_in[15:12]),
        .S({\lastError[15]_i_9__0_n_0 ,\lastError[15]_i_10__0_n_0 ,\lastError[15]_i_11__0_n_0 ,\lastError[15]_i_12__0_n_0 }));
  CARRY4 \lastError_reg[15]_i_4__0 
       (.CI(\lastError_reg[11]_i_4__0_n_0 ),
        .CO({\lastError_reg[15]_i_4__0_n_0 ,\lastError_reg[15]_i_4__0_n_1 ,\lastError_reg[15]_i_4__0_n_2 ,\lastError_reg[15]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(err0[15:12]),
        .S({\lastError[15]_i_13__0_n_0 ,\lastError[15]_i_14__0_n_0 ,\lastError[15]_i_15__0_n_0 ,\lastError[15]_i_16__0_n_0 }));
  FDRE \lastError_reg[16] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[16]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \lastError_reg[17] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[17]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \lastError_reg[18] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[18]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \lastError_reg[19] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[19]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \lastError_reg[19]_i_3__0 
       (.CI(\lastError_reg[15]_i_3__0_n_0 ),
        .CO({\lastError_reg[19]_i_3__0_n_0 ,\lastError_reg[19]_i_3__0_n_1 ,\lastError_reg[19]_i_3__0_n_2 ,\lastError_reg[19]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(err00_in[19:16]),
        .S({\lastError[19]_i_9__0_n_0 ,\lastError[19]_i_10__0_n_0 ,\lastError[19]_i_11__0_n_0 ,\lastError[19]_i_12__0_n_0 }));
  CARRY4 \lastError_reg[19]_i_4__0 
       (.CI(\lastError_reg[15]_i_4__0_n_0 ),
        .CO({\lastError_reg[19]_i_4__0_n_0 ,\lastError_reg[19]_i_4__0_n_1 ,\lastError_reg[19]_i_4__0_n_2 ,\lastError_reg[19]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(err0[19:16]),
        .S({\lastError[19]_i_13__0_n_0 ,\lastError[19]_i_14__0_n_0 ,\lastError[19]_i_15__0_n_0 ,\lastError[19]_i_16__0_n_0 }));
  FDRE \lastError_reg[1] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[1]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \lastError_reg[20] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[20]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \lastError_reg[21] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[21]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \lastError_reg[22] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[22]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \lastError_reg[23] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[23]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \lastError_reg[23]_i_3__0 
       (.CI(\lastError_reg[19]_i_3__0_n_0 ),
        .CO({\lastError_reg[23]_i_3__0_n_0 ,\lastError_reg[23]_i_3__0_n_1 ,\lastError_reg[23]_i_3__0_n_2 ,\lastError_reg[23]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(err00_in[23:20]),
        .S({\lastError[23]_i_9__0_n_0 ,\lastError[23]_i_10__0_n_0 ,\lastError[23]_i_11__0_n_0 ,\lastError[23]_i_12__0_n_0 }));
  CARRY4 \lastError_reg[23]_i_4__0 
       (.CI(\lastError_reg[19]_i_4__0_n_0 ),
        .CO({\lastError_reg[23]_i_4__0_n_0 ,\lastError_reg[23]_i_4__0_n_1 ,\lastError_reg[23]_i_4__0_n_2 ,\lastError_reg[23]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(err0[23:20]),
        .S({\lastError[23]_i_13__0_n_0 ,\lastError[23]_i_14__0_n_0 ,\lastError[23]_i_15__0_n_0 ,\lastError[23]_i_16__0_n_0 }));
  FDRE \lastError_reg[24] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[24]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \lastError_reg[25] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[25]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \lastError_reg[26] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[26]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \lastError_reg[27] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[27]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \lastError_reg[27]_i_3__0 
       (.CI(\lastError_reg[23]_i_3__0_n_0 ),
        .CO({\sp_reg[1][27]_0 ,\lastError_reg[27]_i_3__0_n_1 ,\lastError_reg[27]_i_3__0_n_2 ,\lastError_reg[27]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(err00_in[27:24]),
        .S({\lastError[27]_i_9__0_n_0 ,\lastError[27]_i_10__0_n_0 ,\lastError[27]_i_11__0_n_0 ,\lastError[27]_i_12__0_n_0 }));
  CARRY4 \lastError_reg[27]_i_4__0 
       (.CI(\lastError_reg[23]_i_4__0_n_0 ),
        .CO({\sp_reg[1][27] ,\lastError_reg[27]_i_4__0_n_1 ,\lastError_reg[27]_i_4__0_n_2 ,\lastError_reg[27]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(err0[27:24]),
        .S({\lastError[27]_i_13__0_n_0 ,\lastError[27]_i_14__0_n_0 ,\lastError[27]_i_15__0_n_0 ,\lastError[27]_i_16__0_n_0 }));
  FDRE \lastError_reg[28] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[28]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \lastError_reg[29] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[29]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \lastError_reg[2] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[2]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \lastError_reg[30] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[30]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \lastError_reg[31] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[31]_i_2__0_n_0 ),
        .Q(\lastError_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \lastError_reg[3] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[3]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \lastError_reg[3]_i_3__0 
       (.CI(1'b0),
        .CO({\lastError_reg[3]_i_3__0_n_0 ,\lastError_reg[3]_i_3__0_n_1 ,\lastError_reg[3]_i_3__0_n_2 ,\lastError_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(err00_in[3:0]),
        .S({\lastError[3]_i_9__0_n_0 ,\lastError[3]_i_10__0_n_0 ,\lastError[3]_i_11__0_n_0 ,\lastError[3]_i_12__0_n_0 }));
  CARRY4 \lastError_reg[3]_i_4__0 
       (.CI(1'b0),
        .CO({\lastError_reg[3]_i_4__0_n_0 ,\lastError_reg[3]_i_4__0_n_1 ,\lastError_reg[3]_i_4__0_n_2 ,\lastError_reg[3]_i_4__0_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(err0[3:0]),
        .S({\lastError[3]_i_13__0_n_0 ,\lastError[3]_i_14__0_n_0 ,\lastError[3]_i_15__0_n_0 ,\lastError[3]_i_16__0_n_0 }));
  FDRE \lastError_reg[4] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[4]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \lastError_reg[5] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[5]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \lastError_reg[6] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[6]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \lastError_reg[7] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[7]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \lastError_reg[7]_i_3__0 
       (.CI(\lastError_reg[3]_i_3__0_n_0 ),
        .CO({\lastError_reg[7]_i_3__0_n_0 ,\lastError_reg[7]_i_3__0_n_1 ,\lastError_reg[7]_i_3__0_n_2 ,\lastError_reg[7]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(err00_in[7:4]),
        .S({\lastError[7]_i_9__0_n_0 ,\lastError[7]_i_10__0_n_0 ,\lastError[7]_i_11__0_n_0 ,\lastError[7]_i_12__0_n_0 }));
  CARRY4 \lastError_reg[7]_i_4__0 
       (.CI(\lastError_reg[3]_i_4__0_n_0 ),
        .CO({\lastError_reg[7]_i_4__0_n_0 ,\lastError_reg[7]_i_4__0_n_1 ,\lastError_reg[7]_i_4__0_n_2 ,\lastError_reg[7]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(err0[7:4]),
        .S({\lastError[7]_i_13__0_n_0 ,\lastError[7]_i_14__0_n_0 ,\lastError[7]_i_15__0_n_0 ,\lastError[7]_i_16__0_n_0 }));
  FDRE \lastError_reg[8] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[8]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \lastError_reg[9] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[9]_i_1__0_n_0 ),
        .Q(\lastError_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[0]_i_1__0 
       (.I0(\pwmRef_reg[15]_i_3__0_n_0 ),
        .I1(\pwmRef[0]_i_2__0_n_0 ),
        .I2(\pwmRef[0]_i_3__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__0_0 [0]),
        .I4(\pwmRef_reg[15]_i_6__0_0 [0]),
        .I5(result10_in),
        .O(\pwmRef[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[0]_i_2__0 
       (.I0(Q[0]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[0]_i_3__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[1]_i_4__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[0]_i_4__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[0]_i_4__0 
       (.I0(\pwmRef[0]_i_5__0_n_0 ),
        .I1(\pwmRef[4]_i_5__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[6]_i_5__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[2]_i_5__0_n_0 ),
        .O(\pwmRef[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[0]_i_5__0 
       (.I0(result1[0]),
        .I1(result1[16]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[24]),
        .I4(\pwmRef[15]_i_50__0_0 [4]),
        .I5(result1[8]),
        .O(\pwmRef[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[10]_i_1__0 
       (.I0(\pwmRef_reg[15]_i_3__0_n_0 ),
        .I1(\pwmRef[10]_i_2__0_n_0 ),
        .I2(\pwmRef[10]_i_3__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__0_0 [10]),
        .I4(\pwmRef_reg[15]_i_6__0_0 [10]),
        .I5(result10_in),
        .O(\pwmRef[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[10]_i_2__0 
       (.I0(Q[10]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[10]_i_3__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[11]_i_4__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[10]_i_4__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[10]_i_4__0 
       (.I0(\pwmRef[15]_i_56__0_n_0 ),
        .I1(\pwmRef[12]_i_5__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[14]_i_5__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[10]_i_5__0_n_0 ),
        .O(\pwmRef[10]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[10]_i_5__0 
       (.I0(result1[18]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[26]),
        .I4(\pwmRef[15]_i_50__0_0 [4]),
        .I5(result1[10]),
        .O(\pwmRef[10]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[11]_i_10__0 
       (.I0(result3__0_n_98),
        .I1(p_1_in1_in[7]),
        .O(\pwmRef[11]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[11]_i_11__0 
       (.I0(p_1_in1_in[10]),
        .I1(result3__0_n_95),
        .I2(result3__0_n_94),
        .I3(p_1_in1_in[11]),
        .O(\pwmRef[11]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[11]_i_12__0 
       (.I0(p_1_in1_in[9]),
        .I1(result3__0_n_96),
        .I2(result3__0_n_95),
        .I3(p_1_in1_in[10]),
        .O(\pwmRef[11]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[11]_i_13__0 
       (.I0(p_1_in1_in[8]),
        .I1(result3__0_n_97),
        .I2(result3__0_n_96),
        .I3(p_1_in1_in[9]),
        .O(\pwmRef[11]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[11]_i_14__0 
       (.I0(p_1_in1_in[7]),
        .I1(result3__0_n_98),
        .I2(result3__0_n_97),
        .I3(p_1_in1_in[8]),
        .O(\pwmRef[11]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[11]_i_1__0 
       (.I0(\pwmRef_reg[15]_i_3__0_n_0 ),
        .I1(\pwmRef[11]_i_2__0_n_0 ),
        .I2(\pwmRef[11]_i_3__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__0_0 [11]),
        .I4(\pwmRef_reg[15]_i_6__0_0 [11]),
        .I5(result10_in),
        .O(\pwmRef[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[11]_i_2__0 
       (.I0(Q[11]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[11]_i_3__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[12]_i_4__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[11]_i_4__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[11]_i_4__0 
       (.I0(\pwmRef[15]_i_58__0_n_0 ),
        .I1(\pwmRef[13]_i_5__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[15]_i_60__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[11]_i_5__0_n_0 ),
        .O(\pwmRef[11]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[11]_i_5__0 
       (.I0(result1[19]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[27]),
        .I4(\pwmRef[15]_i_50__0_0 [4]),
        .I5(result1[11]),
        .O(\pwmRef[11]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[11]_i_7__0 
       (.I0(result3__0_n_95),
        .I1(p_1_in1_in[10]),
        .O(\pwmRef[11]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[11]_i_8__0 
       (.I0(result3__0_n_96),
        .I1(p_1_in1_in[9]),
        .O(\pwmRef[11]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[11]_i_9__0 
       (.I0(result3__0_n_97),
        .I1(p_1_in1_in[8]),
        .O(\pwmRef[11]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[12]_i_1__0 
       (.I0(\pwmRef_reg[15]_i_3__0_n_0 ),
        .I1(\pwmRef[12]_i_2__0_n_0 ),
        .I2(\pwmRef[12]_i_3__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__0_0 [12]),
        .I4(\pwmRef_reg[15]_i_6__0_0 [12]),
        .I5(result10_in),
        .O(\pwmRef[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[12]_i_2__0 
       (.I0(Q[12]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[12]_i_3__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[13]_i_4__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[12]_i_4__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[12]_i_4__0 
       (.I0(\pwmRef[15]_i_54__0_n_0 ),
        .I1(\pwmRef[14]_i_5__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[15]_i_56__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[12]_i_5__0_n_0 ),
        .O(\pwmRef[12]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[12]_i_5__0 
       (.I0(result1[20]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[28]),
        .I4(\pwmRef[15]_i_50__0_0 [4]),
        .I5(result1[12]),
        .O(\pwmRef[12]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[13]_i_1__0 
       (.I0(\pwmRef_reg[15]_i_3__0_n_0 ),
        .I1(\pwmRef[13]_i_2__0_n_0 ),
        .I2(\pwmRef[13]_i_3__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__0_0 [13]),
        .I4(\pwmRef_reg[15]_i_6__0_0 [13]),
        .I5(result10_in),
        .O(\pwmRef[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[13]_i_2__0 
       (.I0(Q[13]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[13]_i_3__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[14]_i_4__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[13]_i_4__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[13]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[13]_i_4__0 
       (.I0(\pwmRef[15]_i_59__0_n_0 ),
        .I1(\pwmRef[15]_i_60__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[15]_i_58__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[13]_i_5__0_n_0 ),
        .O(\pwmRef[13]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[13]_i_5__0 
       (.I0(result1[21]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[29]),
        .I4(\pwmRef[15]_i_50__0_0 [4]),
        .I5(result1[13]),
        .O(\pwmRef[13]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[14]_i_1__0 
       (.I0(\pwmRef_reg[15]_i_3__0_n_0 ),
        .I1(\pwmRef[14]_i_2__0_n_0 ),
        .I2(\pwmRef[14]_i_3__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__0_0 [14]),
        .I4(\pwmRef_reg[15]_i_6__0_0 [14]),
        .I5(result10_in),
        .O(\pwmRef[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[14]_i_2__0 
       (.I0(Q[14]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[14]_i_3__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[15]_i_20__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[14]_i_4__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[14]_i_4__0 
       (.I0(\pwmRef[15]_i_55__0_n_0 ),
        .I1(\pwmRef[15]_i_56__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[15]_i_54__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[14]_i_5__0_n_0 ),
        .O(\pwmRef[14]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[14]_i_5__0 
       (.I0(result1[22]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[30]),
        .I4(\pwmRef[15]_i_50__0_0 [4]),
        .I5(result1[14]),
        .O(\pwmRef[14]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_100__0 
       (.I0(\pwmRef[15]_i_169__0_n_0 ),
        .I1(\pwmRef[15]_i_50__0_0 [1]),
        .I2(\pwmRef[15]_i_170__0_n_0 ),
        .O(\pwmRef[15]_i_100__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_101__0 
       (.I0(\pwmRef[15]_i_19__0_n_0 ),
        .I1(\pwmRef[15]_i_171__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[15]_i_174__0_n_0 ),
        .I4(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[15]_i_101__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_102__0 
       (.I0(\pwmRef[15]_i_173__0_n_0 ),
        .I1(\pwmRef[15]_i_50__0_0 [1]),
        .I2(\pwmRef[15]_i_175__0_n_0 ),
        .O(\pwmRef[15]_i_102__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_103__0 
       (.I0(\pwmRef[15]_i_19__0_n_0 ),
        .I1(\pwmRef[15]_i_173__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[15]_i_175__0_n_0 ),
        .I4(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[15]_i_103__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_104__0 
       (.I0(\pwmRef[15]_i_170__0_n_0 ),
        .I1(\pwmRef[15]_i_50__0_0 [1]),
        .I2(\pwmRef[15]_i_171__0_n_0 ),
        .O(\pwmRef[15]_i_104__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_106__0 
       (.I0(\lastError[30]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_48__0_0 [2]),
        .I2(\pwmRef_reg[15]_i_48__0_0 [3]),
        .I3(\lastError[31]_i_2__0_n_0 ),
        .O(\pwmRef[15]_i_106__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_107__0 
       (.I0(\lastError[28]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_48__0_0 [0]),
        .I2(\lastError[29]_i_1__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_48__0_0 [1]),
        .O(\pwmRef[15]_i_107__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_108__0 
       (.I0(\lastError[26]_i_1__0_n_0 ),
        .I1(result3__5[26]),
        .I2(\lastError[27]_i_1__0_n_0 ),
        .I3(result3__5[27]),
        .O(\pwmRef[15]_i_108__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_109__0 
       (.I0(\lastError[24]_i_1__0_n_0 ),
        .I1(result3__5[24]),
        .I2(\lastError[25]_i_1__0_n_0 ),
        .I3(result3__5[25]),
        .O(\pwmRef[15]_i_109__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_10__0 
       (.I0(\pwmRef[15]_i_44__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__0_0 [26]),
        .I2(\pwmRef_reg[15]_i_3__0_0 [27]),
        .I3(\pwmRef[15]_i_45__0_n_0 ),
        .O(\pwmRef[15]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_110__0 
       (.I0(\lastError[30]_i_1__0_n_0 ),
        .I1(\lastError[31]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_48__0_0 [3]),
        .I3(\pwmRef_reg[15]_i_48__0_0 [2]),
        .O(\pwmRef[15]_i_110__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_111__0 
       (.I0(\lastError[28]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_48__0_0 [1]),
        .I2(\lastError[29]_i_1__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_48__0_0 [0]),
        .O(\pwmRef[15]_i_111__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_112__0 
       (.I0(\lastError[26]_i_1__0_n_0 ),
        .I1(result3__5[27]),
        .I2(\lastError[27]_i_1__0_n_0 ),
        .I3(result3__5[26]),
        .O(\pwmRef[15]_i_112__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_113__0 
       (.I0(\lastError[24]_i_1__0_n_0 ),
        .I1(result3__5[25]),
        .I2(\lastError[25]_i_1__0_n_0 ),
        .I3(result3__5[24]),
        .O(\pwmRef[15]_i_113__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_115__0 
       (.I0(\lastError[30]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__0_0 [30]),
        .I2(\lastError[31]_i_2__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_49__0_0 [31]),
        .O(\pwmRef[15]_i_115__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_116__0 
       (.I0(\lastError[28]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__0_0 [28]),
        .I2(\pwmRef_reg[15]_i_49__0_0 [29]),
        .I3(\lastError[29]_i_1__0_n_0 ),
        .O(\pwmRef[15]_i_116__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_117__0 
       (.I0(\lastError[26]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__0_0 [26]),
        .I2(\pwmRef_reg[15]_i_49__0_0 [27]),
        .I3(\lastError[27]_i_1__0_n_0 ),
        .O(\pwmRef[15]_i_117__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_118__0 
       (.I0(\lastError[24]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__0_0 [24]),
        .I2(\pwmRef_reg[15]_i_49__0_0 [25]),
        .I3(\lastError[25]_i_1__0_n_0 ),
        .O(\pwmRef[15]_i_118__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_119__0 
       (.I0(\lastError[30]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__0_0 [31]),
        .I2(\lastError[31]_i_2__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_49__0_0 [30]),
        .O(\pwmRef[15]_i_119__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_11__0 
       (.I0(\pwmRef[15]_i_46__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__0_0 [24]),
        .I2(\pwmRef_reg[15]_i_3__0_0 [25]),
        .I3(\pwmRef[15]_i_47__0_n_0 ),
        .O(\pwmRef[15]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_120__0 
       (.I0(\lastError[28]_i_1__0_n_0 ),
        .I1(\lastError[29]_i_1__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__0_0 [29]),
        .I3(\pwmRef_reg[15]_i_49__0_0 [28]),
        .O(\pwmRef[15]_i_120__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_121__0 
       (.I0(\lastError[26]_i_1__0_n_0 ),
        .I1(\lastError[27]_i_1__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__0_0 [27]),
        .I3(\pwmRef_reg[15]_i_49__0_0 [26]),
        .O(\pwmRef[15]_i_121__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_122__0 
       (.I0(\lastError[24]_i_1__0_n_0 ),
        .I1(\lastError[25]_i_1__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__0_0 [25]),
        .I3(\pwmRef_reg[15]_i_49__0_0 [24]),
        .O(\pwmRef[15]_i_122__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwmRef[15]_i_123__0 
       (.I0(\pwmRef[15]_i_50__0_0 [28]),
        .I1(\pwmRef[15]_i_50__0_0 [25]),
        .I2(\pwmRef[15]_i_50__0_0 [31]),
        .I3(\pwmRef[15]_i_50__0_0 [27]),
        .O(\pwmRef[15]_i_123__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwmRef[15]_i_124__0 
       (.I0(\pwmRef[15]_i_50__0_0 [24]),
        .I1(\pwmRef[15]_i_50__0_0 [21]),
        .I2(\pwmRef[15]_i_50__0_0 [26]),
        .I3(\pwmRef[15]_i_50__0_0 [23]),
        .O(\pwmRef[15]_i_124__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \pwmRef[15]_i_125__0 
       (.I0(\pwmRef[15]_i_50__0_0 [12]),
        .I1(\pwmRef[15]_i_50__0_0 [11]),
        .I2(\pwmRef[15]_i_50__0_0 [10]),
        .I3(\pwmRef[15]_i_50__0_0 [9]),
        .O(\pwmRef[15]_i_125__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \pwmRef[15]_i_126__0 
       (.I0(\pwmRef[15]_i_50__0_0 [16]),
        .I1(\pwmRef[15]_i_50__0_0 [15]),
        .I2(\pwmRef[15]_i_50__0_0 [14]),
        .I3(\pwmRef[15]_i_50__0_0 [13]),
        .O(\pwmRef[15]_i_126__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_12__0 
       (.I0(\pwmRef[15]_i_40__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__0_0 [31]),
        .I2(\pwmRef[15]_i_41__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__0_0 [30]),
        .O(\pwmRef[15]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_131__0 
       (.I0(result3__0__0[29]),
        .I1(result30_in[29]),
        .O(\pwmRef[15]_i_131__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_132__0 
       (.I0(result3__0__0[28]),
        .I1(result30_in[28]),
        .O(\pwmRef[15]_i_132__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_133__0 
       (.I0(result3__0__0[27]),
        .I1(result30_in[27]),
        .O(\pwmRef[15]_i_133__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_134__0 
       (.I0(result30_in[30]),
        .I1(result3__0__0[30]),
        .I2(result3__0__0[31]),
        .I3(result30_in[31]),
        .O(\pwmRef[15]_i_134__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_135__0 
       (.I0(result30_in[29]),
        .I1(result3__0__0[29]),
        .I2(result3__0__0[30]),
        .I3(result30_in[30]),
        .O(\pwmRef[15]_i_135__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_136__0 
       (.I0(result30_in[28]),
        .I1(result3__0__0[28]),
        .I2(result3__0__0[29]),
        .I3(result30_in[29]),
        .O(\pwmRef[15]_i_136__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_137__0 
       (.I0(result30_in[27]),
        .I1(result3__0__0[27]),
        .I2(result3__0__0[28]),
        .I3(result30_in[28]),
        .O(\pwmRef[15]_i_137__0_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_139__0 
       (.I0(\pwmRef[14]_i_3__0_n_0 ),
        .I1(\pwmRef[14]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [14]),
        .I3(\pwmRef[15]_i_5__0_n_0 ),
        .I4(\pwmRef[15]_i_4__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [15]),
        .O(\pwmRef[15]_i_139__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_13__0 
       (.I0(\pwmRef[15]_i_42__0_n_0 ),
        .I1(\pwmRef[15]_i_43__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__0_0 [29]),
        .I3(\pwmRef_reg[15]_i_3__0_0 [28]),
        .O(\pwmRef[15]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_140__0 
       (.I0(\pwmRef[12]_i_3__0_n_0 ),
        .I1(\pwmRef[12]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [12]),
        .I3(\pwmRef[13]_i_3__0_n_0 ),
        .I4(\pwmRef[13]_i_2__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [13]),
        .O(\pwmRef[15]_i_140__0_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_141__0 
       (.I0(\pwmRef[10]_i_3__0_n_0 ),
        .I1(\pwmRef[10]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [10]),
        .I3(\pwmRef[11]_i_3__0_n_0 ),
        .I4(\pwmRef[11]_i_2__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [11]),
        .O(\pwmRef[15]_i_141__0_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_142__0 
       (.I0(\pwmRef[8]_i_3__0_n_0 ),
        .I1(\pwmRef[8]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [8]),
        .I3(\pwmRef[9]_i_3__0_n_0 ),
        .I4(\pwmRef[9]_i_2__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [9]),
        .O(\pwmRef[15]_i_142__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_143__0 
       (.I0(\pwmRef[14]_i_3__0_n_0 ),
        .I1(\pwmRef[14]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [15]),
        .I3(\pwmRef[15]_i_5__0_n_0 ),
        .I4(\pwmRef[15]_i_4__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [14]),
        .O(\pwmRef[15]_i_143__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_144__0 
       (.I0(\pwmRef[12]_i_3__0_n_0 ),
        .I1(\pwmRef[12]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [13]),
        .I3(\pwmRef[13]_i_3__0_n_0 ),
        .I4(\pwmRef[13]_i_2__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [12]),
        .O(\pwmRef[15]_i_144__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_145__0 
       (.I0(\pwmRef[10]_i_3__0_n_0 ),
        .I1(\pwmRef[10]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [11]),
        .I3(\pwmRef[11]_i_3__0_n_0 ),
        .I4(\pwmRef[11]_i_2__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [10]),
        .O(\pwmRef[15]_i_145__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_146__0 
       (.I0(\pwmRef[8]_i_3__0_n_0 ),
        .I1(\pwmRef[8]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [9]),
        .I3(\pwmRef[9]_i_3__0_n_0 ),
        .I4(\pwmRef[9]_i_2__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [8]),
        .O(\pwmRef[15]_i_146__0_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_147__0 
       (.I0(\pwmRef[6]_i_3__0_n_0 ),
        .I1(\pwmRef[6]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__0_0 [6]),
        .I3(\pwmRef_reg[15]_i_3__0_0 [7]),
        .I4(\pwmRef[7]_i_3__0_n_0 ),
        .I5(\pwmRef[7]_i_2__0_n_0 ),
        .O(\pwmRef[15]_i_147__0_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_148__0 
       (.I0(\pwmRef[4]_i_3__0_n_0 ),
        .I1(\pwmRef[4]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__0_0 [4]),
        .I3(\pwmRef_reg[15]_i_3__0_0 [5]),
        .I4(\pwmRef[5]_i_3__0_n_0 ),
        .I5(\pwmRef[5]_i_2__0_n_0 ),
        .O(\pwmRef[15]_i_148__0_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_149__0 
       (.I0(\pwmRef[2]_i_3__0_n_0 ),
        .I1(\pwmRef[2]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__0_0 [2]),
        .I3(\pwmRef_reg[15]_i_3__0_0 [3]),
        .I4(\pwmRef[3]_i_3__0_n_0 ),
        .I5(\pwmRef[3]_i_2__0_n_0 ),
        .O(\pwmRef[15]_i_149__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_14__0 
       (.I0(\pwmRef[15]_i_44__0_n_0 ),
        .I1(\pwmRef[15]_i_45__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__0_0 [27]),
        .I3(\pwmRef_reg[15]_i_3__0_0 [26]),
        .O(\pwmRef[15]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_150__0 
       (.I0(\pwmRef[0]_i_3__0_n_0 ),
        .I1(\pwmRef[0]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__0_0 [0]),
        .I3(\pwmRef_reg[15]_i_3__0_0 [1]),
        .I4(\pwmRef[1]_i_3__0_n_0 ),
        .I5(\pwmRef[1]_i_2__0_n_0 ),
        .O(\pwmRef[15]_i_150__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_151__0 
       (.I0(\pwmRef[6]_i_3__0_n_0 ),
        .I1(\pwmRef[6]_i_2__0_n_0 ),
        .I2(\pwmRef[7]_i_3__0_n_0 ),
        .I3(\pwmRef[7]_i_2__0_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__0_0 [7]),
        .I5(\pwmRef_reg[15]_i_3__0_0 [6]),
        .O(\pwmRef[15]_i_151__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_152__0 
       (.I0(\pwmRef[4]_i_3__0_n_0 ),
        .I1(\pwmRef[4]_i_2__0_n_0 ),
        .I2(\pwmRef[5]_i_3__0_n_0 ),
        .I3(\pwmRef[5]_i_2__0_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__0_0 [5]),
        .I5(\pwmRef_reg[15]_i_3__0_0 [4]),
        .O(\pwmRef[15]_i_152__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_153__0 
       (.I0(\pwmRef[2]_i_3__0_n_0 ),
        .I1(\pwmRef[2]_i_2__0_n_0 ),
        .I2(\pwmRef[3]_i_3__0_n_0 ),
        .I3(\pwmRef[3]_i_2__0_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__0_0 [3]),
        .I5(\pwmRef_reg[15]_i_3__0_0 [2]),
        .O(\pwmRef[15]_i_153__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_154__0 
       (.I0(\pwmRef[0]_i_3__0_n_0 ),
        .I1(\pwmRef[0]_i_2__0_n_0 ),
        .I2(\pwmRef[1]_i_3__0_n_0 ),
        .I3(\pwmRef[1]_i_2__0_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__0_0 [1]),
        .I5(\pwmRef_reg[15]_i_3__0_0 [0]),
        .O(\pwmRef[15]_i_154__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pwmRef[15]_i_155__0 
       (.I0(\pwmRef[15]_i_174__0_n_0 ),
        .I1(\pwmRef[15]_i_50__0_0 [1]),
        .I2(\pwmRef[15]_i_240__0_n_0 ),
        .I3(\pwmRef[15]_i_50__0_0 [2]),
        .I4(\pwmRef[15]_i_53__0_n_0 ),
        .O(\pwmRef[15]_i_155__0_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \pwmRef[15]_i_156__0 
       (.I0(\pwmRef[15]_i_17__0_n_0 ),
        .I1(\pwmRef[15]_i_241__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[15]_i_175__0_n_0 ),
        .O(\pwmRef[15]_i_156__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_157__0 
       (.I0(Q[22]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_157__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_158__0 
       (.I0(\pwmRef[15]_i_19__0_n_0 ),
        .I1(\pwmRef[15]_i_175__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[15]_i_241__0_n_0 ),
        .I4(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[15]_i_158__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_159__0 
       (.I0(\pwmRef[15]_i_171__0_n_0 ),
        .I1(\pwmRef[15]_i_50__0_0 [1]),
        .I2(\pwmRef[15]_i_174__0_n_0 ),
        .O(\pwmRef[15]_i_159__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_15__0 
       (.I0(\pwmRef[15]_i_46__0_n_0 ),
        .I1(\pwmRef[15]_i_47__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__0_0 [25]),
        .I3(\pwmRef_reg[15]_i_3__0_0 [24]),
        .O(\pwmRef[15]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_160__0 
       (.I0(\pwmRef[15]_i_240__0_n_0 ),
        .I1(\pwmRef[15]_i_53__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[15]_i_242__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[15]_i_55__0_n_0 ),
        .O(\pwmRef[15]_i_160__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \pwmRef[15]_i_161__0 
       (.I0(\pwmRef[15]_i_17__0_n_0 ),
        .I1(\pwmRef[15]_i_57__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [2]),
        .I3(\pwmRef[15]_i_243__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [1]),
        .I5(\pwmRef[15]_i_241__0_n_0 ),
        .O(\pwmRef[15]_i_161__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_162__0 
       (.I0(Q[20]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_162__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pwmRef[15]_i_163__0 
       (.I0(\pwmRef[15]_i_241__0_n_0 ),
        .I1(\pwmRef[15]_i_50__0_0 [1]),
        .I2(\pwmRef[15]_i_243__0_n_0 ),
        .I3(\pwmRef[15]_i_50__0_0 [2]),
        .I4(\pwmRef[15]_i_57__0_n_0 ),
        .O(\pwmRef[15]_i_163__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \pwmRef[15]_i_164__0 
       (.I0(\pwmRef[15]_i_17__0_n_0 ),
        .I1(\pwmRef[15]_i_53__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [2]),
        .I3(\pwmRef[15]_i_240__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [1]),
        .I5(\pwmRef[15]_i_174__0_n_0 ),
        .O(\pwmRef[15]_i_164__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_165__0 
       (.I0(Q[21]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_165__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_166__0 
       (.I0(\pwmRef[15]_i_243__0_n_0 ),
        .I1(\pwmRef[15]_i_57__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[15]_i_244__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[15]_i_59__0_n_0 ),
        .O(\pwmRef[15]_i_166__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_167__0 
       (.I0(\pwmRef[15]_i_242__0_n_0 ),
        .I1(\pwmRef[15]_i_55__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[15]_i_53__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[15]_i_54__0_n_0 ),
        .O(\pwmRef[15]_i_167__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_168__0 
       (.I0(\pwmRef[15]_i_244__0_n_0 ),
        .I1(\pwmRef[15]_i_59__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[15]_i_57__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[15]_i_58__0_n_0 ),
        .O(\pwmRef[15]_i_168__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \pwmRef[15]_i_169__0 
       (.I0(result1[30]),
        .I1(\pwmRef[15]_i_50__0_0 [4]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(\pwmRef[15]_i_50__0_0 [2]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_169__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBFBF00)) 
    \pwmRef[15]_i_16__0 
       (.I0(\lastError_reg[0]_0 ),
        .I1(\lastError_reg[0]_1 ),
        .I2(\lastError_reg[0]_2 ),
        .I3(\pwmRef_reg[15]_i_48__0_n_0 ),
        .I4(\pwmRef_reg[15]_i_49__0_n_0 ),
        .O(\pwmRef[15]_i_16__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \pwmRef[15]_i_170__0 
       (.I0(result1[28]),
        .I1(\pwmRef[15]_i_50__0_0 [4]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(\pwmRef[15]_i_50__0_0 [2]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_170__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \pwmRef[15]_i_171__0 
       (.I0(result1[30]),
        .I1(\pwmRef[15]_i_50__0_0 [2]),
        .I2(result1[26]),
        .I3(\pwmRef[15]_i_50__0_0 [4]),
        .I4(\pwmRef[15]_i_50__0_0 [3]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_171__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \pwmRef[15]_i_172__0 
       (.I0(result1[29]),
        .I1(\pwmRef[15]_i_50__0_0 [4]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(\pwmRef[15]_i_50__0_0 [2]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_172__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \pwmRef[15]_i_173__0 
       (.I0(result1[27]),
        .I1(\pwmRef[15]_i_50__0_0 [4]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(\pwmRef[15]_i_50__0_0 [2]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_173__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \pwmRef[15]_i_174__0 
       (.I0(result1[28]),
        .I1(\pwmRef[15]_i_50__0_0 [2]),
        .I2(result1[24]),
        .I3(\pwmRef[15]_i_50__0_0 [4]),
        .I4(\pwmRef[15]_i_50__0_0 [3]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_174__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \pwmRef[15]_i_175__0 
       (.I0(result1[29]),
        .I1(\pwmRef[15]_i_50__0_0 [2]),
        .I2(result1[25]),
        .I3(\pwmRef[15]_i_50__0_0 [4]),
        .I4(\pwmRef[15]_i_50__0_0 [3]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_175__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_177__0 
       (.I0(\lastError[22]_i_1__0_n_0 ),
        .I1(result3__5[22]),
        .I2(\lastError[23]_i_1__0_n_0 ),
        .I3(result3__5[23]),
        .O(\pwmRef[15]_i_177__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_178__0 
       (.I0(\lastError[20]_i_1__0_n_0 ),
        .I1(result3__5[20]),
        .I2(\lastError[21]_i_1__0_n_0 ),
        .I3(result3__5[21]),
        .O(\pwmRef[15]_i_178__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_179__0 
       (.I0(\lastError[18]_i_1__0_n_0 ),
        .I1(result3__5[18]),
        .I2(\lastError[19]_i_1__0_n_0 ),
        .I3(result3__5[19]),
        .O(\pwmRef[15]_i_179__0_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \pwmRef[15]_i_17__0 
       (.I0(\pwmRef[15]_i_50__0_n_0 ),
        .I1(\pwmRef[15]_i_51__0_n_0 ),
        .I2(\pwmRef[15]_i_52__0_n_0 ),
        .I3(\pwmRef[15]_i_50__0_0 [0]),
        .O(\pwmRef[15]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_180__0 
       (.I0(\lastError[16]_i_1__0_n_0 ),
        .I1(result3__5[16]),
        .I2(\lastError[17]_i_1__0_n_0 ),
        .I3(result3__5[17]),
        .O(\pwmRef[15]_i_180__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_181__0 
       (.I0(\lastError[22]_i_1__0_n_0 ),
        .I1(result3__5[23]),
        .I2(\lastError[23]_i_1__0_n_0 ),
        .I3(result3__5[22]),
        .O(\pwmRef[15]_i_181__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_182__0 
       (.I0(\lastError[20]_i_1__0_n_0 ),
        .I1(result3__5[21]),
        .I2(\lastError[21]_i_1__0_n_0 ),
        .I3(result3__5[20]),
        .O(\pwmRef[15]_i_182__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_183__0 
       (.I0(\lastError[18]_i_1__0_n_0 ),
        .I1(result3__5[19]),
        .I2(\lastError[19]_i_1__0_n_0 ),
        .I3(result3__5[18]),
        .O(\pwmRef[15]_i_183__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_184__0 
       (.I0(\lastError[16]_i_1__0_n_0 ),
        .I1(result3__5[17]),
        .I2(\lastError[17]_i_1__0_n_0 ),
        .I3(result3__5[16]),
        .O(\pwmRef[15]_i_184__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_188__0 
       (.I0(\lastError[22]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__0_0 [22]),
        .I2(\pwmRef_reg[15]_i_49__0_0 [23]),
        .I3(\lastError[23]_i_1__0_n_0 ),
        .O(\pwmRef[15]_i_188__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_189__0 
       (.I0(\lastError[20]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__0_0 [20]),
        .I2(\pwmRef_reg[15]_i_49__0_0 [21]),
        .I3(\lastError[21]_i_1__0_n_0 ),
        .O(\pwmRef[15]_i_189__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_18__0 
       (.I0(\pwmRef[15]_i_53__0_n_0 ),
        .I1(\pwmRef[15]_i_54__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[15]_i_55__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[15]_i_56__0_n_0 ),
        .O(\pwmRef[15]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_190__0 
       (.I0(\lastError[18]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__0_0 [18]),
        .I2(\pwmRef_reg[15]_i_49__0_0 [19]),
        .I3(\lastError[19]_i_1__0_n_0 ),
        .O(\pwmRef[15]_i_190__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_191__0 
       (.I0(\lastError[16]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__0_0 [16]),
        .I2(\pwmRef_reg[15]_i_49__0_0 [17]),
        .I3(\lastError[17]_i_1__0_n_0 ),
        .O(\pwmRef[15]_i_191__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_192__0 
       (.I0(\lastError[22]_i_1__0_n_0 ),
        .I1(\lastError[23]_i_1__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__0_0 [23]),
        .I3(\pwmRef_reg[15]_i_49__0_0 [22]),
        .O(\pwmRef[15]_i_192__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_193__0 
       (.I0(\lastError[20]_i_1__0_n_0 ),
        .I1(\lastError[21]_i_1__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__0_0 [21]),
        .I3(\pwmRef_reg[15]_i_49__0_0 [20]),
        .O(\pwmRef[15]_i_193__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_194__0 
       (.I0(\lastError[18]_i_1__0_n_0 ),
        .I1(\lastError[19]_i_1__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__0_0 [19]),
        .I3(\pwmRef_reg[15]_i_49__0_0 [18]),
        .O(\pwmRef[15]_i_194__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_195__0 
       (.I0(\lastError[16]_i_1__0_n_0 ),
        .I1(\lastError[17]_i_1__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__0_0 [17]),
        .I3(\pwmRef_reg[15]_i_49__0_0 [16]),
        .O(\pwmRef[15]_i_195__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_196__0 
       (.I0(result3__0__0[22]),
        .I1(result30_in[22]),
        .O(\pwmRef[15]_i_196__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_197__0 
       (.I0(result3__0__0[21]),
        .I1(result30_in[21]),
        .O(\pwmRef[15]_i_197__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_198__0 
       (.I0(result3__0__0[20]),
        .I1(result30_in[20]),
        .O(\pwmRef[15]_i_198__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_199__0 
       (.I0(result3__0__0[19]),
        .I1(result30_in[19]),
        .O(\pwmRef[15]_i_199__0_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \pwmRef[15]_i_19__0 
       (.I0(\pwmRef[15]_i_50__0_0 [0]),
        .I1(\pwmRef[15]_i_50__0_n_0 ),
        .I2(\pwmRef[15]_i_51__0_n_0 ),
        .I3(\pwmRef[15]_i_52__0_n_0 ),
        .O(\pwmRef[15]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \pwmRef[15]_i_1__0 
       (.I0(p_5_in),
        .I1(update_controller_prev),
        .O(\pwmRef[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_200__0 
       (.I0(result30_in[22]),
        .I1(result3__0__0[22]),
        .I2(result3__0__0[23]),
        .I3(result30_in[23]),
        .O(\pwmRef[15]_i_200__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_201__0 
       (.I0(result30_in[21]),
        .I1(result3__0__0[21]),
        .I2(result3__0__0[22]),
        .I3(result30_in[22]),
        .O(\pwmRef[15]_i_201__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_202__0 
       (.I0(result30_in[20]),
        .I1(result3__0__0[20]),
        .I2(result3__0__0[21]),
        .I3(result30_in[21]),
        .O(\pwmRef[15]_i_202__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_203__0 
       (.I0(result30_in[19]),
        .I1(result3__0__0[19]),
        .I2(result3__0__0[20]),
        .I3(result30_in[20]),
        .O(\pwmRef[15]_i_203__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_204__0 
       (.I0(result3__0__0[26]),
        .I1(result30_in[26]),
        .O(\pwmRef[15]_i_204__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_205__0 
       (.I0(result3__0__0[25]),
        .I1(result30_in[25]),
        .O(\pwmRef[15]_i_205__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_206__0 
       (.I0(result3__0__0[24]),
        .I1(result30_in[24]),
        .O(\pwmRef[15]_i_206__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_207__0 
       (.I0(result3__0__0[23]),
        .I1(result30_in[23]),
        .O(\pwmRef[15]_i_207__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_208__0 
       (.I0(result30_in[26]),
        .I1(result3__0__0[26]),
        .I2(result3__0__0[27]),
        .I3(result30_in[27]),
        .O(\pwmRef[15]_i_208__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_209__0 
       (.I0(result30_in[25]),
        .I1(result3__0__0[25]),
        .I2(result3__0__0[26]),
        .I3(result30_in[26]),
        .O(\pwmRef[15]_i_209__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_20__0 
       (.I0(\pwmRef[15]_i_57__0_n_0 ),
        .I1(\pwmRef[15]_i_58__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[15]_i_59__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[15]_i_60__0_n_0 ),
        .O(\pwmRef[15]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_210__0 
       (.I0(result30_in[24]),
        .I1(result3__0__0[24]),
        .I2(result3__0__0[25]),
        .I3(result30_in[25]),
        .O(\pwmRef[15]_i_210__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_211__0 
       (.I0(result30_in[23]),
        .I1(result3__0__0[23]),
        .I2(result3__0__0[24]),
        .I3(result30_in[24]),
        .O(\pwmRef[15]_i_211__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_212__0 
       (.I0(result3__0__0[18]),
        .I1(result30_in[18]),
        .O(\pwmRef[15]_i_212__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_213__0 
       (.I0(result3__0__0[17]),
        .I1(result30_in[17]),
        .O(\pwmRef[15]_i_213__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_214__0 
       (.I0(result3__0__0[16]),
        .I1(result30_in[16]),
        .O(\pwmRef[15]_i_214__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_215__0 
       (.I0(result3__0_n_90),
        .I1(p_1_in1_in[15]),
        .O(\pwmRef[15]_i_215__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_216__0 
       (.I0(result30_in[18]),
        .I1(result3__0__0[18]),
        .I2(result3__0__0[19]),
        .I3(result30_in[19]),
        .O(\pwmRef[15]_i_216__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_217__0 
       (.I0(result30_in[17]),
        .I1(result3__0__0[17]),
        .I2(result3__0__0[18]),
        .I3(result30_in[18]),
        .O(\pwmRef[15]_i_217__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_218__0 
       (.I0(result30_in[16]),
        .I1(result3__0__0[16]),
        .I2(result3__0__0[17]),
        .I3(result30_in[17]),
        .O(\pwmRef[15]_i_218__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_219__0 
       (.I0(p_1_in1_in[15]),
        .I1(result3__0_n_90),
        .I2(result3__0__0[16]),
        .I3(result30_in[16]),
        .O(\pwmRef[15]_i_219__0_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \pwmRef[15]_i_21__0 
       (.I0(result1[31]),
        .I1(\pwmRef[15]_i_50__0_n_0 ),
        .I2(\pwmRef[15]_i_51__0_n_0 ),
        .I3(\pwmRef[15]_i_52__0_n_0 ),
        .O(\pwmRef[15]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_220__0 
       (.I0(result3__0_n_91),
        .I1(p_1_in1_in[14]),
        .O(\pwmRef[15]_i_220__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_221__0 
       (.I0(result3__0_n_92),
        .I1(p_1_in1_in[13]),
        .O(\pwmRef[15]_i_221__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_222__0 
       (.I0(result3__0_n_93),
        .I1(p_1_in1_in[12]),
        .O(\pwmRef[15]_i_222__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_223__0 
       (.I0(result3__0_n_94),
        .I1(p_1_in1_in[11]),
        .O(\pwmRef[15]_i_223__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_224__0 
       (.I0(p_1_in1_in[14]),
        .I1(result3__0_n_91),
        .I2(result3__0_n_90),
        .I3(p_1_in1_in[15]),
        .O(\pwmRef[15]_i_224__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_225__0 
       (.I0(p_1_in1_in[13]),
        .I1(result3__0_n_92),
        .I2(result3__0_n_91),
        .I3(p_1_in1_in[14]),
        .O(\pwmRef[15]_i_225__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_226__0 
       (.I0(p_1_in1_in[12]),
        .I1(result3__0_n_93),
        .I2(result3__0_n_92),
        .I3(p_1_in1_in[13]),
        .O(\pwmRef[15]_i_226__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_227__0 
       (.I0(p_1_in1_in[11]),
        .I1(result3__0_n_94),
        .I2(result3__0_n_93),
        .I3(p_1_in1_in[12]),
        .O(\pwmRef[15]_i_227__0_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_232__0 
       (.I0(\pwmRef[6]_i_3__0_n_0 ),
        .I1(\pwmRef[6]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [6]),
        .I3(\pwmRef[7]_i_3__0_n_0 ),
        .I4(\pwmRef[7]_i_2__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [7]),
        .O(\pwmRef[15]_i_232__0_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_233__0 
       (.I0(\pwmRef[4]_i_3__0_n_0 ),
        .I1(\pwmRef[4]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [4]),
        .I3(\pwmRef[5]_i_3__0_n_0 ),
        .I4(\pwmRef[5]_i_2__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [5]),
        .O(\pwmRef[15]_i_233__0_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_234__0 
       (.I0(\pwmRef[2]_i_3__0_n_0 ),
        .I1(\pwmRef[2]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [2]),
        .I3(\pwmRef[3]_i_3__0_n_0 ),
        .I4(\pwmRef[3]_i_2__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [3]),
        .O(\pwmRef[15]_i_234__0_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_235__0 
       (.I0(\pwmRef[0]_i_3__0_n_0 ),
        .I1(\pwmRef[0]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [0]),
        .I3(\pwmRef[1]_i_3__0_n_0 ),
        .I4(\pwmRef[1]_i_2__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [1]),
        .O(\pwmRef[15]_i_235__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_236__0 
       (.I0(\pwmRef[6]_i_3__0_n_0 ),
        .I1(\pwmRef[6]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [7]),
        .I3(\pwmRef[7]_i_3__0_n_0 ),
        .I4(\pwmRef[7]_i_2__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [6]),
        .O(\pwmRef[15]_i_236__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_237__0 
       (.I0(\pwmRef[4]_i_3__0_n_0 ),
        .I1(\pwmRef[4]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [5]),
        .I3(\pwmRef[5]_i_3__0_n_0 ),
        .I4(\pwmRef[5]_i_2__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [4]),
        .O(\pwmRef[15]_i_237__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_238__0 
       (.I0(\pwmRef[2]_i_3__0_n_0 ),
        .I1(\pwmRef[2]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [3]),
        .I3(\pwmRef[3]_i_3__0_n_0 ),
        .I4(\pwmRef[3]_i_2__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [2]),
        .O(\pwmRef[15]_i_238__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_239__0 
       (.I0(\pwmRef[0]_i_3__0_n_0 ),
        .I1(\pwmRef[0]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [1]),
        .I3(\pwmRef[1]_i_3__0_n_0 ),
        .I4(\pwmRef[1]_i_2__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [0]),
        .O(\pwmRef[15]_i_239__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_23__0 
       (.I0(\pwmRef[15]_i_40__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__0_0 [30]),
        .I2(\pwmRef_reg[15]_i_6__0_0 [31]),
        .I3(\pwmRef[15]_i_41__0_n_0 ),
        .O(\pwmRef[15]_i_23__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pwmRef[15]_i_240__0 
       (.I0(result1[26]),
        .I1(\pwmRef[15]_i_50__0_0 [4]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[31]),
        .O(\pwmRef[15]_i_240__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \pwmRef[15]_i_241__0 
       (.I0(result1[27]),
        .I1(\pwmRef[15]_i_50__0_0 [2]),
        .I2(result1[23]),
        .I3(\pwmRef[15]_i_50__0_0 [4]),
        .I4(\pwmRef[15]_i_50__0_0 [3]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_241__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pwmRef[15]_i_242__0 
       (.I0(result1[24]),
        .I1(\pwmRef[15]_i_50__0_0 [4]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[31]),
        .O(\pwmRef[15]_i_242__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pwmRef[15]_i_243__0 
       (.I0(result1[25]),
        .I1(\pwmRef[15]_i_50__0_0 [4]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[31]),
        .O(\pwmRef[15]_i_243__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pwmRef[15]_i_244__0 
       (.I0(result1[23]),
        .I1(\pwmRef[15]_i_50__0_0 [4]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[31]),
        .O(\pwmRef[15]_i_244__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_246__0 
       (.I0(\lastError[14]_i_1__0_n_0 ),
        .I1(result3__5[14]),
        .I2(\lastError[15]_i_1__0_n_0 ),
        .I3(result3__5[15]),
        .O(\pwmRef[15]_i_246__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_247__0 
       (.I0(\lastError[12]_i_1__0_n_0 ),
        .I1(result3__5[12]),
        .I2(\lastError[13]_i_1__0_n_0 ),
        .I3(result3__5[13]),
        .O(\pwmRef[15]_i_247__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_248__0 
       (.I0(\lastError[10]_i_1__0_n_0 ),
        .I1(result3__5[10]),
        .I2(\lastError[11]_i_1__0_n_0 ),
        .I3(result3__5[11]),
        .O(\pwmRef[15]_i_248__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_249__0 
       (.I0(\lastError[8]_i_1__0_n_0 ),
        .I1(result3__5[8]),
        .I2(\lastError[9]_i_1__0_n_0 ),
        .I3(result3__5[9]),
        .O(\pwmRef[15]_i_249__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_24__0 
       (.I0(\pwmRef[15]_i_42__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__0_0 [28]),
        .I2(\pwmRef[15]_i_43__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__0_0 [29]),
        .O(\pwmRef[15]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_250__0 
       (.I0(\lastError[14]_i_1__0_n_0 ),
        .I1(result3__5[15]),
        .I2(\lastError[15]_i_1__0_n_0 ),
        .I3(result3__5[14]),
        .O(\pwmRef[15]_i_250__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_251__0 
       (.I0(\lastError[12]_i_1__0_n_0 ),
        .I1(result3__5[13]),
        .I2(\lastError[13]_i_1__0_n_0 ),
        .I3(result3__5[12]),
        .O(\pwmRef[15]_i_251__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_252__0 
       (.I0(\lastError[10]_i_1__0_n_0 ),
        .I1(result3__5[11]),
        .I2(\lastError[11]_i_1__0_n_0 ),
        .I3(result3__5[10]),
        .O(\pwmRef[15]_i_252__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_253__0 
       (.I0(\lastError[8]_i_1__0_n_0 ),
        .I1(result3__5[9]),
        .I2(\lastError[9]_i_1__0_n_0 ),
        .I3(result3__5[8]),
        .O(\pwmRef[15]_i_253__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_25__0 
       (.I0(\pwmRef[15]_i_44__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__0_0 [26]),
        .I2(\pwmRef[15]_i_45__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__0_0 [27]),
        .O(\pwmRef[15]_i_25__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_260__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [27]),
        .O(\pwmRef[15]_i_260__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_261__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [26]),
        .O(\pwmRef[15]_i_261__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_262__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [25]),
        .O(\pwmRef[15]_i_262__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_263__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [24]),
        .O(\pwmRef[15]_i_263__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_265__0 
       (.I0(\lastError[14]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__0_0 [14]),
        .I2(\pwmRef_reg[15]_i_49__0_0 [15]),
        .I3(\lastError[15]_i_1__0_n_0 ),
        .O(\pwmRef[15]_i_265__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_266__0 
       (.I0(\lastError[12]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__0_0 [12]),
        .I2(\pwmRef_reg[15]_i_49__0_0 [13]),
        .I3(\lastError[13]_i_1__0_n_0 ),
        .O(\pwmRef[15]_i_266__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_267__0 
       (.I0(\lastError[10]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__0_0 [10]),
        .I2(\pwmRef_reg[15]_i_49__0_0 [11]),
        .I3(\lastError[11]_i_1__0_n_0 ),
        .O(\pwmRef[15]_i_267__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_268__0 
       (.I0(\lastError[8]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__0_0 [8]),
        .I2(\pwmRef_reg[15]_i_49__0_0 [9]),
        .I3(\lastError[9]_i_1__0_n_0 ),
        .O(\pwmRef[15]_i_268__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_269__0 
       (.I0(\lastError[14]_i_1__0_n_0 ),
        .I1(\lastError[15]_i_1__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__0_0 [15]),
        .I3(\pwmRef_reg[15]_i_49__0_0 [14]),
        .O(\pwmRef[15]_i_269__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_26__0 
       (.I0(\pwmRef[15]_i_46__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__0_0 [24]),
        .I2(\pwmRef[15]_i_47__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__0_0 [25]),
        .O(\pwmRef[15]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_270__0 
       (.I0(\lastError[12]_i_1__0_n_0 ),
        .I1(\lastError[13]_i_1__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__0_0 [13]),
        .I3(\pwmRef_reg[15]_i_49__0_0 [12]),
        .O(\pwmRef[15]_i_270__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_271__0 
       (.I0(\lastError[10]_i_1__0_n_0 ),
        .I1(\lastError[11]_i_1__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__0_0 [11]),
        .I3(\pwmRef_reg[15]_i_49__0_0 [10]),
        .O(\pwmRef[15]_i_271__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_272__0 
       (.I0(\lastError[8]_i_1__0_n_0 ),
        .I1(\lastError[9]_i_1__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__0_0 [9]),
        .I3(\pwmRef_reg[15]_i_49__0_0 [8]),
        .O(\pwmRef[15]_i_272__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_277__0 
       (.I0(result3__1_n_91),
        .I1(result3_n_91),
        .O(\pwmRef[15]_i_277__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_278__0 
       (.I0(result3__1_n_92),
        .I1(result3_n_92),
        .O(\pwmRef[15]_i_278__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_279__0 
       (.I0(result3__1_n_93),
        .I1(result3_n_93),
        .O(\pwmRef[15]_i_279__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_27__0 
       (.I0(\pwmRef[15]_i_40__0_n_0 ),
        .I1(\pwmRef[15]_i_41__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [31]),
        .I3(\pwmRef_reg[15]_i_6__0_0 [30]),
        .O(\pwmRef[15]_i_27__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_280__0 
       (.I0(result3__1_n_94),
        .I1(result3_n_94),
        .O(\pwmRef[15]_i_280__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_281__0 
       (.I0(p_1_in1_in[31]),
        .I1(p_0_in0_in[31]),
        .O(\pwmRef[15]_i_281__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_282__0 
       (.I0(p_1_in1_in[30]),
        .I1(p_0_in0_in[30]),
        .O(\pwmRef[15]_i_282__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_283__0 
       (.I0(p_1_in1_in[29]),
        .I1(p_0_in0_in[29]),
        .O(\pwmRef[15]_i_283__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_284__0 
       (.I0(p_1_in1_in[28]),
        .I1(p_0_in0_in[28]),
        .O(\pwmRef[15]_i_284__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_285__0 
       (.I0(result3__1_n_95),
        .I1(result3_n_95),
        .O(\pwmRef[15]_i_285__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_286__0 
       (.I0(result3__1_n_96),
        .I1(result3_n_96),
        .O(\pwmRef[15]_i_286__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_287__0 
       (.I0(result3__1_n_97),
        .I1(result3_n_97),
        .O(\pwmRef[15]_i_287__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_288__0 
       (.I0(result3__1_n_98),
        .I1(result3_n_98),
        .O(\pwmRef[15]_i_288__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_289__0 
       (.I0(p_1_in1_in[27]),
        .I1(p_0_in0_in[27]),
        .O(\pwmRef[15]_i_289__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_28__0 
       (.I0(\pwmRef[15]_i_42__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__0_0 [29]),
        .I2(\pwmRef[15]_i_43__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__0_0 [28]),
        .O(\pwmRef[15]_i_28__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_290__0 
       (.I0(p_1_in1_in[26]),
        .I1(p_0_in0_in[26]),
        .O(\pwmRef[15]_i_290__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_291__0 
       (.I0(p_1_in1_in[25]),
        .I1(p_0_in0_in[25]),
        .O(\pwmRef[15]_i_291__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_292__0 
       (.I0(p_1_in1_in[24]),
        .I1(p_0_in0_in[24]),
        .O(\pwmRef[15]_i_292__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_293__0 
       (.I0(\lastError[6]_i_1__0_n_0 ),
        .I1(result3__5[6]),
        .I2(\lastError[7]_i_1__0_n_0 ),
        .I3(result3__5[7]),
        .O(\pwmRef[15]_i_293__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_294__0 
       (.I0(\lastError[4]_i_1__0_n_0 ),
        .I1(result3__5[4]),
        .I2(\lastError[5]_i_1__0_n_0 ),
        .I3(result3__5[5]),
        .O(\pwmRef[15]_i_294__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_295__0 
       (.I0(\lastError[2]_i_1__0_n_0 ),
        .I1(result3__5[2]),
        .I2(\lastError[3]_i_1__0_n_0 ),
        .I3(result3__5[3]),
        .O(\pwmRef[15]_i_295__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_296__0 
       (.I0(\lastError[0]_i_1__0_n_0 ),
        .I1(result3__5[0]),
        .I2(\lastError[1]_i_1__0_n_0 ),
        .I3(result3__5[1]),
        .O(\pwmRef[15]_i_296__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_297__0 
       (.I0(\lastError[6]_i_1__0_n_0 ),
        .I1(result3__5[7]),
        .I2(\lastError[7]_i_1__0_n_0 ),
        .I3(result3__5[6]),
        .O(\pwmRef[15]_i_297__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_298__0 
       (.I0(\lastError[4]_i_1__0_n_0 ),
        .I1(result3__5[5]),
        .I2(\lastError[5]_i_1__0_n_0 ),
        .I3(result3__5[4]),
        .O(\pwmRef[15]_i_298__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_299__0 
       (.I0(\lastError[2]_i_1__0_n_0 ),
        .I1(result3__5[3]),
        .I2(\lastError[3]_i_1__0_n_0 ),
        .I3(result3__5[2]),
        .O(\pwmRef[15]_i_299__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_29__0 
       (.I0(\pwmRef[15]_i_44__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__0_0 [27]),
        .I2(\pwmRef[15]_i_45__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__0_0 [26]),
        .O(\pwmRef[15]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[15]_i_2__0 
       (.I0(\pwmRef_reg[15]_i_3__0_n_0 ),
        .I1(\pwmRef[15]_i_4__0_n_0 ),
        .I2(\pwmRef[15]_i_5__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__0_0 [15]),
        .I4(\pwmRef_reg[15]_i_6__0_0 [15]),
        .I5(result10_in),
        .O(\pwmRef[15]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_300__0 
       (.I0(\lastError[0]_i_1__0_n_0 ),
        .I1(result3__5[1]),
        .I2(\lastError[1]_i_1__0_n_0 ),
        .I3(result3__5[0]),
        .O(\pwmRef[15]_i_300__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_303__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [23]),
        .O(\pwmRef[15]_i_303__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_304__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [22]),
        .O(\pwmRef[15]_i_304__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_305__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [21]),
        .O(\pwmRef[15]_i_305__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_306__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [20]),
        .O(\pwmRef[15]_i_306__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_307__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [19]),
        .O(\pwmRef[15]_i_307__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_308__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [18]),
        .O(\pwmRef[15]_i_308__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_309__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [17]),
        .O(\pwmRef[15]_i_309__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_30__0 
       (.I0(\pwmRef[15]_i_46__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__0_0 [25]),
        .I2(\pwmRef[15]_i_47__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__0_0 [24]),
        .O(\pwmRef[15]_i_30__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_310__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [16]),
        .O(\pwmRef[15]_i_310__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_311__0 
       (.I0(\lastError[6]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__0_0 [6]),
        .I2(\pwmRef_reg[15]_i_49__0_0 [7]),
        .I3(\lastError[7]_i_1__0_n_0 ),
        .O(\pwmRef[15]_i_311__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_312__0 
       (.I0(\lastError[4]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__0_0 [4]),
        .I2(\pwmRef_reg[15]_i_49__0_0 [5]),
        .I3(\lastError[5]_i_1__0_n_0 ),
        .O(\pwmRef[15]_i_312__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_313__0 
       (.I0(\lastError[2]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__0_0 [2]),
        .I2(\pwmRef_reg[15]_i_49__0_0 [3]),
        .I3(\lastError[3]_i_1__0_n_0 ),
        .O(\pwmRef[15]_i_313__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_314__0 
       (.I0(\lastError[0]_i_1__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__0_0 [0]),
        .I2(\pwmRef_reg[15]_i_49__0_0 [1]),
        .I3(\lastError[1]_i_1__0_n_0 ),
        .O(\pwmRef[15]_i_314__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_315__0 
       (.I0(\lastError[6]_i_1__0_n_0 ),
        .I1(\lastError[7]_i_1__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__0_0 [7]),
        .I3(\pwmRef_reg[15]_i_49__0_0 [6]),
        .O(\pwmRef[15]_i_315__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_316__0 
       (.I0(\lastError[4]_i_1__0_n_0 ),
        .I1(\lastError[5]_i_1__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__0_0 [5]),
        .I3(\pwmRef_reg[15]_i_49__0_0 [4]),
        .O(\pwmRef[15]_i_316__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_317__0 
       (.I0(\lastError[2]_i_1__0_n_0 ),
        .I1(\lastError[3]_i_1__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__0_0 [3]),
        .I3(\pwmRef_reg[15]_i_49__0_0 [2]),
        .O(\pwmRef[15]_i_317__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_318__0 
       (.I0(\lastError[0]_i_1__0_n_0 ),
        .I1(\lastError[1]_i_1__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__0_0 [1]),
        .I3(\pwmRef_reg[15]_i_49__0_0 [0]),
        .O(\pwmRef[15]_i_318__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_319__0 
       (.I0(result3__1_n_99),
        .I1(result3_n_99),
        .O(\pwmRef[15]_i_319__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_320__0 
       (.I0(result3__1_n_100),
        .I1(result3_n_100),
        .O(\pwmRef[15]_i_320__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_321__0 
       (.I0(result3__1_n_101),
        .I1(result3_n_101),
        .O(\pwmRef[15]_i_321__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_322__0 
       (.I0(result3__1_n_102),
        .I1(result3_n_102),
        .O(\pwmRef[15]_i_322__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_323__0 
       (.I0(p_1_in1_in[23]),
        .I1(p_0_in0_in[23]),
        .O(\pwmRef[15]_i_323__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_324__0 
       (.I0(p_1_in1_in[22]),
        .I1(p_0_in0_in[22]),
        .O(\pwmRef[15]_i_324__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_325__0 
       (.I0(p_1_in1_in[21]),
        .I1(p_0_in0_in[21]),
        .O(\pwmRef[15]_i_325__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_326__0 
       (.I0(p_1_in1_in[20]),
        .I1(p_0_in0_in[20]),
        .O(\pwmRef[15]_i_326__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_327__0 
       (.I0(result3__1_n_103),
        .I1(result3_n_103),
        .O(\pwmRef[15]_i_327__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_328__0 
       (.I0(result3__1_n_104),
        .I1(result3_n_104),
        .O(\pwmRef[15]_i_328__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_329__0 
       (.I0(result3__1_n_105),
        .I1(result3_n_105),
        .O(\pwmRef[15]_i_329__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_32__0 
       (.I0(\pwmRef[15]_i_80__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__0_0 [22]),
        .I2(\pwmRef_reg[15]_i_3__0_0 [23]),
        .I3(\pwmRef[15]_i_81__0_n_0 ),
        .O(\pwmRef[15]_i_32__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_330__0 
       (.I0(p_1_in1_in[19]),
        .I1(p_0_in0_in[19]),
        .O(\pwmRef[15]_i_330__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_331__0 
       (.I0(p_1_in1_in[18]),
        .I1(p_0_in0_in[18]),
        .O(\pwmRef[15]_i_331__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_332__0 
       (.I0(p_1_in1_in[17]),
        .I1(p_0_in0_in[17]),
        .O(\pwmRef[15]_i_332__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_335__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [15]),
        .O(\pwmRef[15]_i_335__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_336__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [14]),
        .O(\pwmRef[15]_i_336__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_337__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [13]),
        .O(\pwmRef[15]_i_337__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_338__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [12]),
        .O(\pwmRef[15]_i_338__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_339__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [11]),
        .O(\pwmRef[15]_i_339__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_33__0 
       (.I0(\pwmRef[15]_i_82__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__0_0 [20]),
        .I2(\pwmRef_reg[15]_i_3__0_0 [21]),
        .I3(\pwmRef[15]_i_83__0_n_0 ),
        .O(\pwmRef[15]_i_33__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_340__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [10]),
        .O(\pwmRef[15]_i_340__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_341__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [9]),
        .O(\pwmRef[15]_i_341__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_342__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [8]),
        .O(\pwmRef[15]_i_342__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_343__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [7]),
        .O(\pwmRef[15]_i_343__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_344__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [6]),
        .O(\pwmRef[15]_i_344__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_345__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [5]),
        .O(\pwmRef[15]_i_345__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_346__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [4]),
        .O(\pwmRef[15]_i_346__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_347__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [3]),
        .O(\pwmRef[15]_i_347__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_348__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [2]),
        .O(\pwmRef[15]_i_348__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_349__0 
       (.I0(\pwmRef_reg[15]_i_49__0_0 [1]),
        .O(\pwmRef[15]_i_349__0_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_34__0 
       (.I0(\pwmRef[15]_i_84__0_n_0 ),
        .I1(\pwmRef[15]_i_85__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__0_0 [18]),
        .I3(\pwmRef_reg[15]_i_3__0_0 [19]),
        .I4(\pwmRef[15]_i_86__0_n_0 ),
        .I5(\pwmRef[15]_i_87__0_n_0 ),
        .O(\pwmRef[15]_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_35__0 
       (.I0(\pwmRef[15]_i_88__0_n_0 ),
        .I1(\pwmRef[15]_i_89__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__0_0 [16]),
        .I3(\pwmRef_reg[15]_i_3__0_0 [17]),
        .I4(\pwmRef[15]_i_90__0_n_0 ),
        .I5(\pwmRef[15]_i_91__0_n_0 ),
        .O(\pwmRef[15]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_36__0 
       (.I0(\pwmRef[15]_i_80__0_n_0 ),
        .I1(\pwmRef[15]_i_81__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__0_0 [23]),
        .I3(\pwmRef_reg[15]_i_3__0_0 [22]),
        .O(\pwmRef[15]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_37__0 
       (.I0(\pwmRef[15]_i_82__0_n_0 ),
        .I1(\pwmRef[15]_i_83__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__0_0 [21]),
        .I3(\pwmRef_reg[15]_i_3__0_0 [20]),
        .O(\pwmRef[15]_i_37__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_38__0 
       (.I0(\pwmRef[15]_i_84__0_n_0 ),
        .I1(\pwmRef[15]_i_85__0_n_0 ),
        .I2(\pwmRef[15]_i_86__0_n_0 ),
        .I3(\pwmRef[15]_i_87__0_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__0_0 [19]),
        .I5(\pwmRef_reg[15]_i_3__0_0 [18]),
        .O(\pwmRef[15]_i_38__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_39__0 
       (.I0(\pwmRef[15]_i_88__0_n_0 ),
        .I1(\pwmRef[15]_i_89__0_n_0 ),
        .I2(\pwmRef[15]_i_90__0_n_0 ),
        .I3(\pwmRef[15]_i_91__0_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__0_0 [17]),
        .I5(\pwmRef_reg[15]_i_3__0_0 [16]),
        .O(\pwmRef[15]_i_39__0_n_0 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \pwmRef[15]_i_40__0 
       (.I0(result1[31]),
        .I1(\pwmRef[15]_i_19__0_n_0 ),
        .I2(\pwmRef[15]_i_92__0_n_0 ),
        .I3(\pwmRef[15]_i_16__0_n_0 ),
        .I4(\pwmRef[15]_i_93__0_n_0 ),
        .I5(Q[30]),
        .O(\pwmRef[15]_i_40__0_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \pwmRef[15]_i_41__0 
       (.I0(result1[31]),
        .I1(\pwmRef_reg[15]_i_48__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__0_n_0 ),
        .I3(\pwmRef[15]_i_93__0_n_0 ),
        .I4(Q[31]),
        .O(\pwmRef[15]_i_41__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_42__0 
       (.I0(\pwmRef[15]_i_94__0_n_0 ),
        .I1(\pwmRef[15]_i_95__0_n_0 ),
        .I2(\pwmRef[15]_i_17__0_n_0 ),
        .I3(\pwmRef[15]_i_16__0_n_0 ),
        .I4(\pwmRef[15]_i_93__0_n_0 ),
        .I5(Q[28]),
        .O(\pwmRef[15]_i_42__0_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \pwmRef[15]_i_43__0 
       (.I0(result0),
        .I1(\pwmRef_reg[15]_i_48__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__0_n_0 ),
        .I3(\pwmRef[15]_i_93__0_n_0 ),
        .I4(Q[29]),
        .O(\pwmRef[15]_i_43__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_44__0 
       (.I0(\pwmRef[15]_i_97__0_n_0 ),
        .I1(\pwmRef[15]_i_98__0_n_0 ),
        .I2(\pwmRef[15]_i_17__0_n_0 ),
        .I3(\pwmRef[15]_i_16__0_n_0 ),
        .I4(\pwmRef[15]_i_93__0_n_0 ),
        .I5(Q[26]),
        .O(\pwmRef[15]_i_44__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_45__0 
       (.I0(\pwmRef[15]_i_99__0_n_0 ),
        .I1(\pwmRef[15]_i_100__0_n_0 ),
        .I2(\pwmRef[15]_i_17__0_n_0 ),
        .I3(\pwmRef[15]_i_16__0_n_0 ),
        .I4(\pwmRef[15]_i_93__0_n_0 ),
        .I5(Q[27]),
        .O(\pwmRef[15]_i_45__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_46__0 
       (.I0(\pwmRef[15]_i_101__0_n_0 ),
        .I1(\pwmRef[15]_i_102__0_n_0 ),
        .I2(\pwmRef[15]_i_17__0_n_0 ),
        .I3(\pwmRef[15]_i_16__0_n_0 ),
        .I4(\pwmRef[15]_i_93__0_n_0 ),
        .I5(Q[24]),
        .O(\pwmRef[15]_i_46__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_47__0 
       (.I0(\pwmRef[15]_i_103__0_n_0 ),
        .I1(\pwmRef[15]_i_104__0_n_0 ),
        .I2(\pwmRef[15]_i_17__0_n_0 ),
        .I3(\pwmRef[15]_i_16__0_n_0 ),
        .I4(\pwmRef[15]_i_93__0_n_0 ),
        .I5(Q[25]),
        .O(\pwmRef[15]_i_47__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_4__0 
       (.I0(Q[15]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pwmRef[15]_i_50__0 
       (.I0(\pwmRef[15]_i_50__0_0 [29]),
        .I1(\pwmRef[15]_i_50__0_0 [30]),
        .I2(\pwmRef[15]_i_50__0_0 [22]),
        .I3(\pwmRef[15]_i_123__0_n_0 ),
        .I4(\pwmRef[15]_i_124__0_n_0 ),
        .O(\pwmRef[15]_i_50__0_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \pwmRef[15]_i_51__0 
       (.I0(\pwmRef[15]_i_50__0_0 [7]),
        .I1(\pwmRef[15]_i_50__0_0 [8]),
        .I2(\pwmRef[15]_i_50__0_0 [5]),
        .I3(\pwmRef[15]_i_50__0_0 [6]),
        .I4(\pwmRef[15]_i_125__0_n_0 ),
        .O(\pwmRef[15]_i_51__0_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \pwmRef[15]_i_52__0 
       (.I0(\pwmRef[15]_i_50__0_0 [17]),
        .I1(\pwmRef[15]_i_50__0_0 [18]),
        .I2(\pwmRef[15]_i_50__0_0 [19]),
        .I3(\pwmRef[15]_i_50__0_0 [20]),
        .I4(\pwmRef[15]_i_126__0_n_0 ),
        .O(\pwmRef[15]_i_52__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_53__0 
       (.I0(result1[30]),
        .I1(\pwmRef[15]_i_50__0_0 [3]),
        .I2(result1[22]),
        .I3(\pwmRef[15]_i_50__0_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_53__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_54__0 
       (.I0(result1[26]),
        .I1(\pwmRef[15]_i_50__0_0 [3]),
        .I2(result1[18]),
        .I3(\pwmRef[15]_i_50__0_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_54__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_55__0 
       (.I0(result1[28]),
        .I1(\pwmRef[15]_i_50__0_0 [3]),
        .I2(result1[20]),
        .I3(\pwmRef[15]_i_50__0_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_55__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_56__0 
       (.I0(result1[24]),
        .I1(\pwmRef[15]_i_50__0_0 [3]),
        .I2(result1[16]),
        .I3(\pwmRef[15]_i_50__0_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_56__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_57__0 
       (.I0(result1[29]),
        .I1(\pwmRef[15]_i_50__0_0 [3]),
        .I2(result1[21]),
        .I3(\pwmRef[15]_i_50__0_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_57__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_58__0 
       (.I0(result1[25]),
        .I1(\pwmRef[15]_i_50__0_0 [3]),
        .I2(result1[17]),
        .I3(\pwmRef[15]_i_50__0_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_58__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_59__0 
       (.I0(result1[27]),
        .I1(\pwmRef[15]_i_50__0_0 [3]),
        .I2(result1[19]),
        .I3(\pwmRef[15]_i_50__0_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_59__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_5__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[15]_i_18__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[15]_i_20__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[15]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_60__0 
       (.I0(result1[23]),
        .I1(\pwmRef[15]_i_50__0_0 [3]),
        .I2(result1[15]),
        .I3(\pwmRef[15]_i_50__0_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_60__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_63__0 
       (.I0(\pwmRef[15]_i_80__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__0_0 [22]),
        .I2(\pwmRef[15]_i_81__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__0_0 [23]),
        .O(\pwmRef[15]_i_63__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_64__0 
       (.I0(\pwmRef[15]_i_82__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__0_0 [20]),
        .I2(\pwmRef[15]_i_83__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__0_0 [21]),
        .O(\pwmRef[15]_i_64__0_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_65__0 
       (.I0(\pwmRef[15]_i_84__0_n_0 ),
        .I1(\pwmRef[15]_i_85__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [18]),
        .I3(\pwmRef[15]_i_86__0_n_0 ),
        .I4(\pwmRef[15]_i_87__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [19]),
        .O(\pwmRef[15]_i_65__0_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_66__0 
       (.I0(\pwmRef[15]_i_88__0_n_0 ),
        .I1(\pwmRef[15]_i_89__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [16]),
        .I3(\pwmRef[15]_i_90__0_n_0 ),
        .I4(\pwmRef[15]_i_91__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [17]),
        .O(\pwmRef[15]_i_66__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_67__0 
       (.I0(\pwmRef[15]_i_80__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__0_0 [23]),
        .I2(\pwmRef[15]_i_81__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__0_0 [22]),
        .O(\pwmRef[15]_i_67__0_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_68__0 
       (.I0(\pwmRef[15]_i_82__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__0_0 [21]),
        .I2(\pwmRef[15]_i_83__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__0_0 [20]),
        .O(\pwmRef[15]_i_68__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_69__0 
       (.I0(\pwmRef[15]_i_84__0_n_0 ),
        .I1(\pwmRef[15]_i_85__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [19]),
        .I3(\pwmRef[15]_i_86__0_n_0 ),
        .I4(\pwmRef[15]_i_87__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [18]),
        .O(\pwmRef[15]_i_69__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_70__0 
       (.I0(\pwmRef[15]_i_88__0_n_0 ),
        .I1(\pwmRef[15]_i_89__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__0_0 [17]),
        .I3(\pwmRef[15]_i_90__0_n_0 ),
        .I4(\pwmRef[15]_i_91__0_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__0_0 [16]),
        .O(\pwmRef[15]_i_70__0_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_72__0 
       (.I0(\pwmRef[14]_i_3__0_n_0 ),
        .I1(\pwmRef[14]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__0_0 [14]),
        .I3(\pwmRef_reg[15]_i_3__0_0 [15]),
        .I4(\pwmRef[15]_i_5__0_n_0 ),
        .I5(\pwmRef[15]_i_4__0_n_0 ),
        .O(\pwmRef[15]_i_72__0_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_73__0 
       (.I0(\pwmRef[12]_i_3__0_n_0 ),
        .I1(\pwmRef[12]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__0_0 [12]),
        .I3(\pwmRef_reg[15]_i_3__0_0 [13]),
        .I4(\pwmRef[13]_i_3__0_n_0 ),
        .I5(\pwmRef[13]_i_2__0_n_0 ),
        .O(\pwmRef[15]_i_73__0_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_74__0 
       (.I0(\pwmRef[10]_i_3__0_n_0 ),
        .I1(\pwmRef[10]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__0_0 [10]),
        .I3(\pwmRef_reg[15]_i_3__0_0 [11]),
        .I4(\pwmRef[11]_i_3__0_n_0 ),
        .I5(\pwmRef[11]_i_2__0_n_0 ),
        .O(\pwmRef[15]_i_74__0_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_75__0 
       (.I0(\pwmRef[8]_i_3__0_n_0 ),
        .I1(\pwmRef[8]_i_2__0_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__0_0 [8]),
        .I3(\pwmRef_reg[15]_i_3__0_0 [9]),
        .I4(\pwmRef[9]_i_3__0_n_0 ),
        .I5(\pwmRef[9]_i_2__0_n_0 ),
        .O(\pwmRef[15]_i_75__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_76__0 
       (.I0(\pwmRef[14]_i_3__0_n_0 ),
        .I1(\pwmRef[14]_i_2__0_n_0 ),
        .I2(\pwmRef[15]_i_5__0_n_0 ),
        .I3(\pwmRef[15]_i_4__0_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__0_0 [15]),
        .I5(\pwmRef_reg[15]_i_3__0_0 [14]),
        .O(\pwmRef[15]_i_76__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_77__0 
       (.I0(\pwmRef[12]_i_3__0_n_0 ),
        .I1(\pwmRef[12]_i_2__0_n_0 ),
        .I2(\pwmRef[13]_i_3__0_n_0 ),
        .I3(\pwmRef[13]_i_2__0_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__0_0 [13]),
        .I5(\pwmRef_reg[15]_i_3__0_0 [12]),
        .O(\pwmRef[15]_i_77__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_78__0 
       (.I0(\pwmRef[10]_i_3__0_n_0 ),
        .I1(\pwmRef[10]_i_2__0_n_0 ),
        .I2(\pwmRef[11]_i_3__0_n_0 ),
        .I3(\pwmRef[11]_i_2__0_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__0_0 [11]),
        .I5(\pwmRef_reg[15]_i_3__0_0 [10]),
        .O(\pwmRef[15]_i_78__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_79__0 
       (.I0(\pwmRef[8]_i_3__0_n_0 ),
        .I1(\pwmRef[8]_i_2__0_n_0 ),
        .I2(\pwmRef[9]_i_3__0_n_0 ),
        .I3(\pwmRef[9]_i_2__0_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__0_0 [9]),
        .I5(\pwmRef_reg[15]_i_3__0_0 [8]),
        .O(\pwmRef[15]_i_79__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAE0000)) 
    \pwmRef[15]_i_80__0 
       (.I0(\pwmRef[15]_i_21__0_n_0 ),
        .I1(\pwmRef[15]_i_155__0_n_0 ),
        .I2(\pwmRef[15]_i_19__0_n_0 ),
        .I3(\pwmRef[15]_i_156__0_n_0 ),
        .I4(\pwmRef[15]_i_16__0_n_0 ),
        .I5(\pwmRef[15]_i_157__0_n_0 ),
        .O(\pwmRef[15]_i_80__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_81__0 
       (.I0(\pwmRef[15]_i_158__0_n_0 ),
        .I1(\pwmRef[15]_i_159__0_n_0 ),
        .I2(\pwmRef[15]_i_17__0_n_0 ),
        .I3(\pwmRef[15]_i_16__0_n_0 ),
        .I4(\pwmRef[15]_i_93__0_n_0 ),
        .I5(Q[23]),
        .O(\pwmRef[15]_i_81__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAE0000)) 
    \pwmRef[15]_i_82__0 
       (.I0(\pwmRef[15]_i_21__0_n_0 ),
        .I1(\pwmRef[15]_i_160__0_n_0 ),
        .I2(\pwmRef[15]_i_19__0_n_0 ),
        .I3(\pwmRef[15]_i_161__0_n_0 ),
        .I4(\pwmRef[15]_i_16__0_n_0 ),
        .I5(\pwmRef[15]_i_162__0_n_0 ),
        .O(\pwmRef[15]_i_82__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAE0000)) 
    \pwmRef[15]_i_83__0 
       (.I0(\pwmRef[15]_i_21__0_n_0 ),
        .I1(\pwmRef[15]_i_163__0_n_0 ),
        .I2(\pwmRef[15]_i_19__0_n_0 ),
        .I3(\pwmRef[15]_i_164__0_n_0 ),
        .I4(\pwmRef[15]_i_16__0_n_0 ),
        .I5(\pwmRef[15]_i_165__0_n_0 ),
        .O(\pwmRef[15]_i_83__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_84__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[15]_i_166__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[15]_i_167__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[15]_i_84__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_85__0 
       (.I0(Q[18]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_85__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_86__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[15]_i_160__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[15]_i_166__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[15]_i_86__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_87__0 
       (.I0(Q[19]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_87__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_88__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[15]_i_168__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[15]_i_18__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[15]_i_88__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_89__0 
       (.I0(Q[16]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_89__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_8__0 
       (.I0(\pwmRef[15]_i_40__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__0_0 [30]),
        .I2(\pwmRef[15]_i_41__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__0_0 [31]),
        .O(\pwmRef[15]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_90__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[15]_i_167__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[15]_i_168__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[15]_i_90__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_91__0 
       (.I0(Q[17]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_91__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000004)) 
    \pwmRef[15]_i_92__0 
       (.I0(\pwmRef[15]_i_50__0_0 [1]),
        .I1(result1[30]),
        .I2(\pwmRef[15]_i_50__0_0 [4]),
        .I3(\pwmRef[15]_i_50__0_0 [3]),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_92__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \pwmRef[15]_i_93__0 
       (.I0(\lastError_reg[0]_2 ),
        .I1(\lastError_reg[0]_1 ),
        .I2(\lastError_reg[0]_0 ),
        .O(\pwmRef[15]_i_93__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_94__0 
       (.I0(\pwmRef[15]_i_19__0_n_0 ),
        .I1(\pwmRef[15]_i_169__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[15]_i_170__0_n_0 ),
        .I4(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[15]_i_94__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000004)) 
    \pwmRef[15]_i_95__0 
       (.I0(\pwmRef[15]_i_50__0_0 [1]),
        .I1(result1[29]),
        .I2(\pwmRef[15]_i_50__0_0 [4]),
        .I3(\pwmRef[15]_i_50__0_0 [3]),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_95__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \pwmRef[15]_i_96__0 
       (.I0(\pwmRef[15]_i_21__0_n_0 ),
        .I1(\pwmRef[15]_i_95__0_n_0 ),
        .I2(\pwmRef[15]_i_19__0_n_0 ),
        .I3(\pwmRef[15]_i_92__0_n_0 ),
        .I4(\pwmRef[15]_i_17__0_n_0 ),
        .O(result0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_97__0 
       (.I0(\pwmRef[15]_i_19__0_n_0 ),
        .I1(\pwmRef[15]_i_170__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[15]_i_171__0_n_0 ),
        .I4(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[15]_i_97__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_98__0 
       (.I0(\pwmRef[15]_i_172__0_n_0 ),
        .I1(\pwmRef[15]_i_50__0_0 [1]),
        .I2(\pwmRef[15]_i_173__0_n_0 ),
        .O(\pwmRef[15]_i_98__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_99__0 
       (.I0(\pwmRef[15]_i_19__0_n_0 ),
        .I1(\pwmRef[15]_i_172__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[15]_i_173__0_n_0 ),
        .I4(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[15]_i_99__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_9__0 
       (.I0(\pwmRef[15]_i_42__0_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__0_0 [28]),
        .I2(\pwmRef_reg[15]_i_3__0_0 [29]),
        .I3(\pwmRef[15]_i_43__0_n_0 ),
        .O(\pwmRef[15]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[1]_i_1__0 
       (.I0(\pwmRef_reg[15]_i_3__0_n_0 ),
        .I1(\pwmRef[1]_i_2__0_n_0 ),
        .I2(\pwmRef[1]_i_3__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__0_0 [1]),
        .I4(\pwmRef_reg[15]_i_6__0_0 [1]),
        .I5(result10_in),
        .O(\pwmRef[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[1]_i_2__0 
       (.I0(Q[1]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
    \pwmRef[1]_i_3__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[1]_i_4__0_n_0 ),
        .I2(\pwmRef[15]_i_19__0_n_0 ),
        .I3(\pwmRef[2]_i_4__0_n_0 ),
        .I4(\pwmRef[15]_i_17__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[1]_i_4__0 
       (.I0(\pwmRef[1]_i_5__0_n_0 ),
        .I1(\pwmRef[5]_i_5__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[7]_i_5__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[3]_i_5__0_n_0 ),
        .O(\pwmRef[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[1]_i_5__0 
       (.I0(result1[1]),
        .I1(result1[17]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[25]),
        .I4(\pwmRef[15]_i_50__0_0 [4]),
        .I5(result1[9]),
        .O(\pwmRef[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[2]_i_1__0 
       (.I0(\pwmRef_reg[15]_i_3__0_n_0 ),
        .I1(\pwmRef[2]_i_2__0_n_0 ),
        .I2(\pwmRef[2]_i_3__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__0_0 [2]),
        .I4(\pwmRef_reg[15]_i_6__0_0 [2]),
        .I5(result10_in),
        .O(\pwmRef[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[2]_i_2__0 
       (.I0(Q[2]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[2]_i_3__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[3]_i_4__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[2]_i_4__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[2]_i_4__0 
       (.I0(\pwmRef[8]_i_5__0_n_0 ),
        .I1(\pwmRef[4]_i_5__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[6]_i_5__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[2]_i_5__0_n_0 ),
        .O(\pwmRef[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[2]_i_5__0 
       (.I0(result1[2]),
        .I1(result1[18]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[26]),
        .I4(\pwmRef[15]_i_50__0_0 [4]),
        .I5(result1[10]),
        .O(\pwmRef[2]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[3]_i_10__0 
       (.I0(p_1_in1_in[2]),
        .I1(result3__0_n_103),
        .I2(result3__0_n_102),
        .I3(p_1_in1_in[3]),
        .O(\pwmRef[3]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[3]_i_11__0 
       (.I0(p_1_in1_in[1]),
        .I1(result3__0_n_104),
        .I2(result3__0_n_103),
        .I3(p_1_in1_in[2]),
        .O(\pwmRef[3]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[3]_i_12__0 
       (.I0(p_1_in1_in[0]),
        .I1(result3__0_n_105),
        .I2(result3__0_n_104),
        .I3(p_1_in1_in[1]),
        .O(\pwmRef[3]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[3]_i_13__0 
       (.I0(p_1_in1_in[0]),
        .I1(result3__0_n_105),
        .O(\pwmRef[3]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[3]_i_1__0 
       (.I0(\pwmRef_reg[15]_i_3__0_n_0 ),
        .I1(\pwmRef[3]_i_2__0_n_0 ),
        .I2(\pwmRef[3]_i_3__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__0_0 [3]),
        .I4(\pwmRef_reg[15]_i_6__0_0 [3]),
        .I5(result10_in),
        .O(\pwmRef[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[3]_i_2__0 
       (.I0(Q[3]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[3]_i_3__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[4]_i_4__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[3]_i_4__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[3]_i_4__0 
       (.I0(\pwmRef[9]_i_5__0_n_0 ),
        .I1(\pwmRef[5]_i_5__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[7]_i_5__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[3]_i_5__0_n_0 ),
        .O(\pwmRef[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[3]_i_5__0 
       (.I0(result1[3]),
        .I1(result1[19]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[27]),
        .I4(\pwmRef[15]_i_50__0_0 [4]),
        .I5(result1[11]),
        .O(\pwmRef[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[3]_i_7__0 
       (.I0(result3__0_n_103),
        .I1(p_1_in1_in[2]),
        .O(\pwmRef[3]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[3]_i_8__0 
       (.I0(result3__0_n_104),
        .I1(p_1_in1_in[1]),
        .O(\pwmRef[3]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[3]_i_9__0 
       (.I0(result3__0_n_105),
        .I1(p_1_in1_in[0]),
        .O(\pwmRef[3]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[4]_i_1__0 
       (.I0(\pwmRef_reg[15]_i_3__0_n_0 ),
        .I1(\pwmRef[4]_i_2__0_n_0 ),
        .I2(\pwmRef[4]_i_3__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__0_0 [4]),
        .I4(\pwmRef_reg[15]_i_6__0_0 [4]),
        .I5(result10_in),
        .O(\pwmRef[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[4]_i_2__0 
       (.I0(Q[4]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[4]_i_3__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[5]_i_4__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[4]_i_4__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[4]_i_4__0 
       (.I0(\pwmRef[10]_i_5__0_n_0 ),
        .I1(\pwmRef[6]_i_5__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[8]_i_5__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[4]_i_5__0_n_0 ),
        .O(\pwmRef[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[4]_i_5__0 
       (.I0(result1[4]),
        .I1(result1[20]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[28]),
        .I4(\pwmRef[15]_i_50__0_0 [4]),
        .I5(result1[12]),
        .O(\pwmRef[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[5]_i_1__0 
       (.I0(\pwmRef_reg[15]_i_3__0_n_0 ),
        .I1(\pwmRef[5]_i_2__0_n_0 ),
        .I2(\pwmRef[5]_i_3__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__0_0 [5]),
        .I4(\pwmRef_reg[15]_i_6__0_0 [5]),
        .I5(result10_in),
        .O(\pwmRef[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[5]_i_2__0 
       (.I0(Q[5]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[5]_i_3__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[6]_i_4__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[5]_i_4__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[5]_i_4__0 
       (.I0(\pwmRef[11]_i_5__0_n_0 ),
        .I1(\pwmRef[7]_i_5__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[9]_i_5__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[5]_i_5__0_n_0 ),
        .O(\pwmRef[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[5]_i_5__0 
       (.I0(result1[5]),
        .I1(result1[21]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[29]),
        .I4(\pwmRef[15]_i_50__0_0 [4]),
        .I5(result1[13]),
        .O(\pwmRef[5]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[6]_i_1__0 
       (.I0(\pwmRef_reg[15]_i_3__0_n_0 ),
        .I1(\pwmRef[6]_i_2__0_n_0 ),
        .I2(\pwmRef[6]_i_3__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__0_0 [6]),
        .I4(\pwmRef_reg[15]_i_6__0_0 [6]),
        .I5(result10_in),
        .O(\pwmRef[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[6]_i_2__0 
       (.I0(Q[6]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[6]_i_3__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[7]_i_4__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[6]_i_4__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[6]_i_4__0 
       (.I0(\pwmRef[12]_i_5__0_n_0 ),
        .I1(\pwmRef[8]_i_5__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[10]_i_5__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[6]_i_5__0_n_0 ),
        .O(\pwmRef[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[6]_i_5__0 
       (.I0(result1[6]),
        .I1(result1[22]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[30]),
        .I4(\pwmRef[15]_i_50__0_0 [4]),
        .I5(result1[14]),
        .O(\pwmRef[6]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[7]_i_10__0 
       (.I0(result3__0_n_102),
        .I1(p_1_in1_in[3]),
        .O(\pwmRef[7]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[7]_i_11__0 
       (.I0(p_1_in1_in[6]),
        .I1(result3__0_n_99),
        .I2(result3__0_n_98),
        .I3(p_1_in1_in[7]),
        .O(\pwmRef[7]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[7]_i_12__0 
       (.I0(p_1_in1_in[5]),
        .I1(result3__0_n_100),
        .I2(result3__0_n_99),
        .I3(p_1_in1_in[6]),
        .O(\pwmRef[7]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[7]_i_13__0 
       (.I0(p_1_in1_in[4]),
        .I1(result3__0_n_101),
        .I2(result3__0_n_100),
        .I3(p_1_in1_in[5]),
        .O(\pwmRef[7]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[7]_i_14__0 
       (.I0(p_1_in1_in[3]),
        .I1(result3__0_n_102),
        .I2(result3__0_n_101),
        .I3(p_1_in1_in[4]),
        .O(\pwmRef[7]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[7]_i_1__0 
       (.I0(\pwmRef_reg[15]_i_3__0_n_0 ),
        .I1(\pwmRef[7]_i_2__0_n_0 ),
        .I2(\pwmRef[7]_i_3__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__0_0 [7]),
        .I4(\pwmRef_reg[15]_i_6__0_0 [7]),
        .I5(result10_in),
        .O(\pwmRef[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[7]_i_2__0 
       (.I0(Q[7]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[7]_i_3__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[8]_i_4__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[7]_i_4__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[7]_i_4__0 
       (.I0(\pwmRef[13]_i_5__0_n_0 ),
        .I1(\pwmRef[9]_i_5__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[11]_i_5__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[7]_i_5__0_n_0 ),
        .O(\pwmRef[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \pwmRef[7]_i_5__0 
       (.I0(result1[7]),
        .I1(result1[23]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[15]),
        .I4(\pwmRef[15]_i_50__0_0 [4]),
        .I5(result1[31]),
        .O(\pwmRef[7]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[7]_i_7__0 
       (.I0(result3__0_n_99),
        .I1(p_1_in1_in[6]),
        .O(\pwmRef[7]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[7]_i_8__0 
       (.I0(result3__0_n_100),
        .I1(p_1_in1_in[5]),
        .O(\pwmRef[7]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[7]_i_9__0 
       (.I0(result3__0_n_101),
        .I1(p_1_in1_in[4]),
        .O(\pwmRef[7]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[8]_i_1__0 
       (.I0(\pwmRef_reg[15]_i_3__0_n_0 ),
        .I1(\pwmRef[8]_i_2__0_n_0 ),
        .I2(\pwmRef[8]_i_3__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__0_0 [8]),
        .I4(\pwmRef_reg[15]_i_6__0_0 [8]),
        .I5(result10_in),
        .O(\pwmRef[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[8]_i_2__0 
       (.I0(Q[8]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[8]_i_3__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[9]_i_4__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[8]_i_4__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[8]_i_4__0 
       (.I0(\pwmRef[14]_i_5__0_n_0 ),
        .I1(\pwmRef[10]_i_5__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[12]_i_5__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[8]_i_5__0_n_0 ),
        .O(\pwmRef[8]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[8]_i_5__0 
       (.I0(result1[16]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[24]),
        .I4(\pwmRef[15]_i_50__0_0 [4]),
        .I5(result1[8]),
        .O(\pwmRef[8]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[9]_i_1__0 
       (.I0(\pwmRef_reg[15]_i_3__0_n_0 ),
        .I1(\pwmRef[9]_i_2__0_n_0 ),
        .I2(\pwmRef[9]_i_3__0_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__0_0 [9]),
        .I4(\pwmRef_reg[15]_i_6__0_0 [9]),
        .I5(result10_in),
        .O(\pwmRef[9]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[9]_i_2__0 
       (.I0(Q[9]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[9]_i_3__0 
       (.I0(\pwmRef[15]_i_16__0_n_0 ),
        .I1(\pwmRef[15]_i_17__0_n_0 ),
        .I2(\pwmRef[10]_i_4__0_n_0 ),
        .I3(\pwmRef[15]_i_19__0_n_0 ),
        .I4(\pwmRef[9]_i_4__0_n_0 ),
        .I5(\pwmRef[15]_i_21__0_n_0 ),
        .O(\pwmRef[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[9]_i_4__0 
       (.I0(\pwmRef[15]_i_60__0_n_0 ),
        .I1(\pwmRef[11]_i_5__0_n_0 ),
        .I2(\pwmRef[15]_i_50__0_0 [1]),
        .I3(\pwmRef[13]_i_5__0_n_0 ),
        .I4(\pwmRef[15]_i_50__0_0 [2]),
        .I5(\pwmRef[9]_i_5__0_n_0 ),
        .O(\pwmRef[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[9]_i_5__0 
       (.I0(result1[17]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__0_0 [3]),
        .I3(result1[25]),
        .I4(\pwmRef[15]_i_50__0_0 [4]),
        .I5(result1[9]),
        .O(\pwmRef[9]_i_5__0_n_0 ));
  FDRE \pwmRef_reg[0] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__0_n_0 ),
        .D(\pwmRef[0]_i_1__0_n_0 ),
        .Q(\pwmRefs[1]_1 [15]),
        .R(1'b0));
  FDRE \pwmRef_reg[10] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__0_n_0 ),
        .D(\pwmRef[10]_i_1__0_n_0 ),
        .Q(\pwmRefs[1]_1 [5]),
        .R(1'b0));
  FDRE \pwmRef_reg[11] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__0_n_0 ),
        .D(\pwmRef[11]_i_1__0_n_0 ),
        .Q(\pwmRefs[1]_1 [4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[11]_i_6__0 
       (.CI(\pwmRef_reg[7]_i_6__0_n_0 ),
        .CO({\pwmRef_reg[11]_i_6__0_n_0 ,\pwmRef_reg[11]_i_6__0_n_1 ,\pwmRef_reg[11]_i_6__0_n_2 ,\pwmRef_reg[11]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[11]_i_7__0_n_0 ,\pwmRef[11]_i_8__0_n_0 ,\pwmRef[11]_i_9__0_n_0 ,\pwmRef[11]_i_10__0_n_0 }),
        .O(result1[11:8]),
        .S({\pwmRef[11]_i_11__0_n_0 ,\pwmRef[11]_i_12__0_n_0 ,\pwmRef[11]_i_13__0_n_0 ,\pwmRef[11]_i_14__0_n_0 }));
  FDRE \pwmRef_reg[12] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__0_n_0 ),
        .D(\pwmRef[12]_i_1__0_n_0 ),
        .Q(\pwmRefs[1]_1 [3]),
        .R(1'b0));
  FDRE \pwmRef_reg[13] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__0_n_0 ),
        .D(\pwmRef[13]_i_1__0_n_0 ),
        .Q(\pwmRefs[1]_1 [2]),
        .R(1'b0));
  FDRE \pwmRef_reg[14] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__0_n_0 ),
        .D(\pwmRef[14]_i_1__0_n_0 ),
        .Q(\pwmRefs[1]_1 [1]),
        .R(1'b0));
  FDRE \pwmRef_reg[15] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__0_n_0 ),
        .D(\pwmRef[15]_i_2__0_n_0 ),
        .Q(\pwmRefs[1]_1 [0]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_105__0 
       (.CI(\pwmRef_reg[15]_i_176__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_105__0_n_0 ,\pwmRef_reg[15]_i_105__0_n_1 ,\pwmRef_reg[15]_i_105__0_n_2 ,\pwmRef_reg[15]_i_105__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_177__0_n_0 ,\pwmRef[15]_i_178__0_n_0 ,\pwmRef[15]_i_179__0_n_0 ,\pwmRef[15]_i_180__0_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_105__0_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_181__0_n_0 ,\pwmRef[15]_i_182__0_n_0 ,\pwmRef[15]_i_183__0_n_0 ,\pwmRef[15]_i_184__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_114__0 
       (.CI(\pwmRef_reg[15]_i_187__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_114__0_n_0 ,\pwmRef_reg[15]_i_114__0_n_1 ,\pwmRef_reg[15]_i_114__0_n_2 ,\pwmRef_reg[15]_i_114__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_188__0_n_0 ,\pwmRef[15]_i_189__0_n_0 ,\pwmRef[15]_i_190__0_n_0 ,\pwmRef[15]_i_191__0_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_114__0_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_192__0_n_0 ,\pwmRef[15]_i_193__0_n_0 ,\pwmRef[15]_i_194__0_n_0 ,\pwmRef[15]_i_195__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_127__0 
       (.CI(\pwmRef_reg[15]_i_129__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_127__0_n_0 ,\pwmRef_reg[15]_i_127__0_n_1 ,\pwmRef_reg[15]_i_127__0_n_2 ,\pwmRef_reg[15]_i_127__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_196__0_n_0 ,\pwmRef[15]_i_197__0_n_0 ,\pwmRef[15]_i_198__0_n_0 ,\pwmRef[15]_i_199__0_n_0 }),
        .O(result1[23:20]),
        .S({\pwmRef[15]_i_200__0_n_0 ,\pwmRef[15]_i_201__0_n_0 ,\pwmRef[15]_i_202__0_n_0 ,\pwmRef[15]_i_203__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_128__0 
       (.CI(\pwmRef_reg[15]_i_127__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_128__0_n_0 ,\pwmRef_reg[15]_i_128__0_n_1 ,\pwmRef_reg[15]_i_128__0_n_2 ,\pwmRef_reg[15]_i_128__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_204__0_n_0 ,\pwmRef[15]_i_205__0_n_0 ,\pwmRef[15]_i_206__0_n_0 ,\pwmRef[15]_i_207__0_n_0 }),
        .O(result1[27:24]),
        .S({\pwmRef[15]_i_208__0_n_0 ,\pwmRef[15]_i_209__0_n_0 ,\pwmRef[15]_i_210__0_n_0 ,\pwmRef[15]_i_211__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_129__0 
       (.CI(\pwmRef_reg[15]_i_130__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_129__0_n_0 ,\pwmRef_reg[15]_i_129__0_n_1 ,\pwmRef_reg[15]_i_129__0_n_2 ,\pwmRef_reg[15]_i_129__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_212__0_n_0 ,\pwmRef[15]_i_213__0_n_0 ,\pwmRef[15]_i_214__0_n_0 ,\pwmRef[15]_i_215__0_n_0 }),
        .O(result1[19:16]),
        .S({\pwmRef[15]_i_216__0_n_0 ,\pwmRef[15]_i_217__0_n_0 ,\pwmRef[15]_i_218__0_n_0 ,\pwmRef[15]_i_219__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_130__0 
       (.CI(\pwmRef_reg[11]_i_6__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_130__0_n_0 ,\pwmRef_reg[15]_i_130__0_n_1 ,\pwmRef_reg[15]_i_130__0_n_2 ,\pwmRef_reg[15]_i_130__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_220__0_n_0 ,\pwmRef[15]_i_221__0_n_0 ,\pwmRef[15]_i_222__0_n_0 ,\pwmRef[15]_i_223__0_n_0 }),
        .O(result1[15:12]),
        .S({\pwmRef[15]_i_224__0_n_0 ,\pwmRef[15]_i_225__0_n_0 ,\pwmRef[15]_i_226__0_n_0 ,\pwmRef[15]_i_227__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_138__0 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_138__0_n_0 ,\pwmRef_reg[15]_i_138__0_n_1 ,\pwmRef_reg[15]_i_138__0_n_2 ,\pwmRef_reg[15]_i_138__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_232__0_n_0 ,\pwmRef[15]_i_233__0_n_0 ,\pwmRef[15]_i_234__0_n_0 ,\pwmRef[15]_i_235__0_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_138__0_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_236__0_n_0 ,\pwmRef[15]_i_237__0_n_0 ,\pwmRef[15]_i_238__0_n_0 ,\pwmRef[15]_i_239__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_176__0 
       (.CI(\pwmRef_reg[15]_i_245__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_176__0_n_0 ,\pwmRef_reg[15]_i_176__0_n_1 ,\pwmRef_reg[15]_i_176__0_n_2 ,\pwmRef_reg[15]_i_176__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_246__0_n_0 ,\pwmRef[15]_i_247__0_n_0 ,\pwmRef[15]_i_248__0_n_0 ,\pwmRef[15]_i_249__0_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_176__0_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_250__0_n_0 ,\pwmRef[15]_i_251__0_n_0 ,\pwmRef[15]_i_252__0_n_0 ,\pwmRef[15]_i_253__0_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_186__0 
       (.CI(\pwmRef_reg[15]_i_254__0_n_0 ),
        .CO({\deadBand_reg[1][27] ,\pwmRef_reg[15]_i_186__0_n_1 ,\pwmRef_reg[15]_i_186__0_n_2 ,\pwmRef_reg[15]_i_186__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[27:24]),
        .S({\pwmRef[15]_i_260__0_n_0 ,\pwmRef[15]_i_261__0_n_0 ,\pwmRef[15]_i_262__0_n_0 ,\pwmRef[15]_i_263__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_187__0 
       (.CI(\pwmRef_reg[15]_i_264__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_187__0_n_0 ,\pwmRef_reg[15]_i_187__0_n_1 ,\pwmRef_reg[15]_i_187__0_n_2 ,\pwmRef_reg[15]_i_187__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_265__0_n_0 ,\pwmRef[15]_i_266__0_n_0 ,\pwmRef[15]_i_267__0_n_0 ,\pwmRef[15]_i_268__0_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_187__0_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_269__0_n_0 ,\pwmRef[15]_i_270__0_n_0 ,\pwmRef[15]_i_271__0_n_0 ,\pwmRef[15]_i_272__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_228__0 
       (.CI(\pwmRef_reg[15]_i_230__0_n_0 ),
        .CO({\NLW_pwmRef_reg[15]_i_228__0_CO_UNCONNECTED [3],\pwmRef_reg[15]_i_228__0_n_1 ,\pwmRef_reg[15]_i_228__0_n_2 ,\pwmRef_reg[15]_i_228__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,result3__1_n_92,result3__1_n_93,result3__1_n_94}),
        .O(result3__0__0[31:28]),
        .S({\pwmRef[15]_i_277__0_n_0 ,\pwmRef[15]_i_278__0_n_0 ,\pwmRef[15]_i_279__0_n_0 ,\pwmRef[15]_i_280__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_229__0 
       (.CI(\pwmRef_reg[15]_i_231__0_n_0 ),
        .CO({\NLW_pwmRef_reg[15]_i_229__0_CO_UNCONNECTED [3],\pwmRef_reg[15]_i_229__0_n_1 ,\pwmRef_reg[15]_i_229__0_n_2 ,\pwmRef_reg[15]_i_229__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in1_in[30:28]}),
        .O(result30_in[31:28]),
        .S({\pwmRef[15]_i_281__0_n_0 ,\pwmRef[15]_i_282__0_n_0 ,\pwmRef[15]_i_283__0_n_0 ,\pwmRef[15]_i_284__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_22__0 
       (.CI(\pwmRef_reg[15]_i_62__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_22__0_n_0 ,\pwmRef_reg[15]_i_22__0_n_1 ,\pwmRef_reg[15]_i_22__0_n_2 ,\pwmRef_reg[15]_i_22__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_63__0_n_0 ,\pwmRef[15]_i_64__0_n_0 ,\pwmRef[15]_i_65__0_n_0 ,\pwmRef[15]_i_66__0_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_22__0_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_67__0_n_0 ,\pwmRef[15]_i_68__0_n_0 ,\pwmRef[15]_i_69__0_n_0 ,\pwmRef[15]_i_70__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_230__0 
       (.CI(\pwmRef_reg[15]_i_273__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_230__0_n_0 ,\pwmRef_reg[15]_i_230__0_n_1 ,\pwmRef_reg[15]_i_230__0_n_2 ,\pwmRef_reg[15]_i_230__0_n_3 }),
        .CYINIT(1'b0),
        .DI({result3__1_n_95,result3__1_n_96,result3__1_n_97,result3__1_n_98}),
        .O(result3__0__0[27:24]),
        .S({\pwmRef[15]_i_285__0_n_0 ,\pwmRef[15]_i_286__0_n_0 ,\pwmRef[15]_i_287__0_n_0 ,\pwmRef[15]_i_288__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_231__0 
       (.CI(\pwmRef_reg[15]_i_274__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_231__0_n_0 ,\pwmRef_reg[15]_i_231__0_n_1 ,\pwmRef_reg[15]_i_231__0_n_2 ,\pwmRef_reg[15]_i_231__0_n_3 }),
        .CYINIT(1'b0),
        .DI(p_1_in1_in[27:24]),
        .O(result30_in[27:24]),
        .S({\pwmRef[15]_i_289__0_n_0 ,\pwmRef[15]_i_290__0_n_0 ,\pwmRef[15]_i_291__0_n_0 ,\pwmRef[15]_i_292__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_245__0 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_245__0_n_0 ,\pwmRef_reg[15]_i_245__0_n_1 ,\pwmRef_reg[15]_i_245__0_n_2 ,\pwmRef_reg[15]_i_245__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\pwmRef[15]_i_293__0_n_0 ,\pwmRef[15]_i_294__0_n_0 ,\pwmRef[15]_i_295__0_n_0 ,\pwmRef[15]_i_296__0_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_245__0_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_297__0_n_0 ,\pwmRef[15]_i_298__0_n_0 ,\pwmRef[15]_i_299__0_n_0 ,\pwmRef[15]_i_300__0_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_254__0 
       (.CI(\pwmRef_reg[15]_i_255__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_254__0_n_0 ,\pwmRef_reg[15]_i_254__0_n_1 ,\pwmRef_reg[15]_i_254__0_n_2 ,\pwmRef_reg[15]_i_254__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[23:20]),
        .S({\pwmRef[15]_i_303__0_n_0 ,\pwmRef[15]_i_304__0_n_0 ,\pwmRef[15]_i_305__0_n_0 ,\pwmRef[15]_i_306__0_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_255__0 
       (.CI(\pwmRef_reg[15]_i_301__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_255__0_n_0 ,\pwmRef_reg[15]_i_255__0_n_1 ,\pwmRef_reg[15]_i_255__0_n_2 ,\pwmRef_reg[15]_i_255__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[19:16]),
        .S({\pwmRef[15]_i_307__0_n_0 ,\pwmRef[15]_i_308__0_n_0 ,\pwmRef[15]_i_309__0_n_0 ,\pwmRef[15]_i_310__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_264__0 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_264__0_n_0 ,\pwmRef_reg[15]_i_264__0_n_1 ,\pwmRef_reg[15]_i_264__0_n_2 ,\pwmRef_reg[15]_i_264__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\pwmRef[15]_i_311__0_n_0 ,\pwmRef[15]_i_312__0_n_0 ,\pwmRef[15]_i_313__0_n_0 ,\pwmRef[15]_i_314__0_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_264__0_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_315__0_n_0 ,\pwmRef[15]_i_316__0_n_0 ,\pwmRef[15]_i_317__0_n_0 ,\pwmRef[15]_i_318__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_273__0 
       (.CI(\pwmRef_reg[15]_i_275__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_273__0_n_0 ,\pwmRef_reg[15]_i_273__0_n_1 ,\pwmRef_reg[15]_i_273__0_n_2 ,\pwmRef_reg[15]_i_273__0_n_3 }),
        .CYINIT(1'b0),
        .DI({result3__1_n_99,result3__1_n_100,result3__1_n_101,result3__1_n_102}),
        .O(result3__0__0[23:20]),
        .S({\pwmRef[15]_i_319__0_n_0 ,\pwmRef[15]_i_320__0_n_0 ,\pwmRef[15]_i_321__0_n_0 ,\pwmRef[15]_i_322__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_274__0 
       (.CI(\pwmRef_reg[15]_i_276__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_274__0_n_0 ,\pwmRef_reg[15]_i_274__0_n_1 ,\pwmRef_reg[15]_i_274__0_n_2 ,\pwmRef_reg[15]_i_274__0_n_3 }),
        .CYINIT(1'b0),
        .DI(p_1_in1_in[23:20]),
        .O(result30_in[23:20]),
        .S({\pwmRef[15]_i_323__0_n_0 ,\pwmRef[15]_i_324__0_n_0 ,\pwmRef[15]_i_325__0_n_0 ,\pwmRef[15]_i_326__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_275__0 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_275__0_n_0 ,\pwmRef_reg[15]_i_275__0_n_1 ,\pwmRef_reg[15]_i_275__0_n_2 ,\pwmRef_reg[15]_i_275__0_n_3 }),
        .CYINIT(1'b0),
        .DI({result3__1_n_103,result3__1_n_104,result3__1_n_105,1'b0}),
        .O(result3__0__0[19:16]),
        .S({\pwmRef[15]_i_327__0_n_0 ,\pwmRef[15]_i_328__0_n_0 ,\pwmRef[15]_i_329__0_n_0 ,result3__0_n_89}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_276__0 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_276__0_n_0 ,\pwmRef_reg[15]_i_276__0_n_1 ,\pwmRef_reg[15]_i_276__0_n_2 ,\pwmRef_reg[15]_i_276__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in1_in[19:17],1'b0}),
        .O(result30_in[19:16]),
        .S({\pwmRef[15]_i_330__0_n_0 ,\pwmRef[15]_i_331__0_n_0 ,\pwmRef[15]_i_332__0_n_0 ,p_1_in1_in[16]}));
  CARRY4 \pwmRef_reg[15]_i_301__0 
       (.CI(\pwmRef_reg[15]_i_302__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_301__0_n_0 ,\pwmRef_reg[15]_i_301__0_n_1 ,\pwmRef_reg[15]_i_301__0_n_2 ,\pwmRef_reg[15]_i_301__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[15:12]),
        .S({\pwmRef[15]_i_335__0_n_0 ,\pwmRef[15]_i_336__0_n_0 ,\pwmRef[15]_i_337__0_n_0 ,\pwmRef[15]_i_338__0_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_302__0 
       (.CI(\pwmRef_reg[15]_i_333__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_302__0_n_0 ,\pwmRef_reg[15]_i_302__0_n_1 ,\pwmRef_reg[15]_i_302__0_n_2 ,\pwmRef_reg[15]_i_302__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[11:8]),
        .S({\pwmRef[15]_i_339__0_n_0 ,\pwmRef[15]_i_340__0_n_0 ,\pwmRef[15]_i_341__0_n_0 ,\pwmRef[15]_i_342__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_31__0 
       (.CI(\pwmRef_reg[15]_i_71__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_31__0_n_0 ,\pwmRef_reg[15]_i_31__0_n_1 ,\pwmRef_reg[15]_i_31__0_n_2 ,\pwmRef_reg[15]_i_31__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_72__0_n_0 ,\pwmRef[15]_i_73__0_n_0 ,\pwmRef[15]_i_74__0_n_0 ,\pwmRef[15]_i_75__0_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_31__0_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_76__0_n_0 ,\pwmRef[15]_i_77__0_n_0 ,\pwmRef[15]_i_78__0_n_0 ,\pwmRef[15]_i_79__0_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_333__0 
       (.CI(\pwmRef_reg[15]_i_334__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_333__0_n_0 ,\pwmRef_reg[15]_i_333__0_n_1 ,\pwmRef_reg[15]_i_333__0_n_2 ,\pwmRef_reg[15]_i_333__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[7:4]),
        .S({\pwmRef[15]_i_343__0_n_0 ,\pwmRef[15]_i_344__0_n_0 ,\pwmRef[15]_i_345__0_n_0 ,\pwmRef[15]_i_346__0_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_334__0 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_334__0_n_0 ,\pwmRef_reg[15]_i_334__0_n_1 ,\pwmRef_reg[15]_i_334__0_n_2 ,\pwmRef_reg[15]_i_334__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(result3__5[3:0]),
        .S({\pwmRef[15]_i_347__0_n_0 ,\pwmRef[15]_i_348__0_n_0 ,\pwmRef[15]_i_349__0_n_0 ,\pwmRef_reg[15]_i_49__0_0 [0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_3__0 
       (.CI(\pwmRef_reg[15]_i_7__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_3__0_n_0 ,\pwmRef_reg[15]_i_3__0_n_1 ,\pwmRef_reg[15]_i_3__0_n_2 ,\pwmRef_reg[15]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_8__0_n_0 ,\pwmRef[15]_i_9__0_n_0 ,\pwmRef[15]_i_10__0_n_0 ,\pwmRef[15]_i_11__0_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_12__0_n_0 ,\pwmRef[15]_i_13__0_n_0 ,\pwmRef[15]_i_14__0_n_0 ,\pwmRef[15]_i_15__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_48__0 
       (.CI(\pwmRef_reg[15]_i_105__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_48__0_n_0 ,\pwmRef_reg[15]_i_48__0_n_1 ,\pwmRef_reg[15]_i_48__0_n_2 ,\pwmRef_reg[15]_i_48__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_106__0_n_0 ,\pwmRef[15]_i_107__0_n_0 ,\pwmRef[15]_i_108__0_n_0 ,\pwmRef[15]_i_109__0_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_48__0_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_110__0_n_0 ,\pwmRef[15]_i_111__0_n_0 ,\pwmRef[15]_i_112__0_n_0 ,\pwmRef[15]_i_113__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_49__0 
       (.CI(\pwmRef_reg[15]_i_114__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_49__0_n_0 ,\pwmRef_reg[15]_i_49__0_n_1 ,\pwmRef_reg[15]_i_49__0_n_2 ,\pwmRef_reg[15]_i_49__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_115__0_n_0 ,\pwmRef[15]_i_116__0_n_0 ,\pwmRef[15]_i_117__0_n_0 ,\pwmRef[15]_i_118__0_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_49__0_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_119__0_n_0 ,\pwmRef[15]_i_120__0_n_0 ,\pwmRef[15]_i_121__0_n_0 ,\pwmRef[15]_i_122__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_61__0 
       (.CI(\pwmRef_reg[15]_i_128__0_n_0 ),
        .CO({\NLW_pwmRef_reg[15]_i_61__0_CO_UNCONNECTED [3],\pwmRef_reg[15]_i_61__0_n_1 ,\pwmRef_reg[15]_i_61__0_n_2 ,\pwmRef_reg[15]_i_61__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\pwmRef[15]_i_131__0_n_0 ,\pwmRef[15]_i_132__0_n_0 ,\pwmRef[15]_i_133__0_n_0 }),
        .O(result1[31:28]),
        .S({\pwmRef[15]_i_134__0_n_0 ,\pwmRef[15]_i_135__0_n_0 ,\pwmRef[15]_i_136__0_n_0 ,\pwmRef[15]_i_137__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_62__0 
       (.CI(\pwmRef_reg[15]_i_138__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_62__0_n_0 ,\pwmRef_reg[15]_i_62__0_n_1 ,\pwmRef_reg[15]_i_62__0_n_2 ,\pwmRef_reg[15]_i_62__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_139__0_n_0 ,\pwmRef[15]_i_140__0_n_0 ,\pwmRef[15]_i_141__0_n_0 ,\pwmRef[15]_i_142__0_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_62__0_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_143__0_n_0 ,\pwmRef[15]_i_144__0_n_0 ,\pwmRef[15]_i_145__0_n_0 ,\pwmRef[15]_i_146__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_6__0 
       (.CI(\pwmRef_reg[15]_i_22__0_n_0 ),
        .CO({result10_in,\pwmRef_reg[15]_i_6__0_n_1 ,\pwmRef_reg[15]_i_6__0_n_2 ,\pwmRef_reg[15]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_23__0_n_0 ,\pwmRef[15]_i_24__0_n_0 ,\pwmRef[15]_i_25__0_n_0 ,\pwmRef[15]_i_26__0_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_6__0_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_27__0_n_0 ,\pwmRef[15]_i_28__0_n_0 ,\pwmRef[15]_i_29__0_n_0 ,\pwmRef[15]_i_30__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_71__0 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_71__0_n_0 ,\pwmRef_reg[15]_i_71__0_n_1 ,\pwmRef_reg[15]_i_71__0_n_2 ,\pwmRef_reg[15]_i_71__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_147__0_n_0 ,\pwmRef[15]_i_148__0_n_0 ,\pwmRef[15]_i_149__0_n_0 ,\pwmRef[15]_i_150__0_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_71__0_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_151__0_n_0 ,\pwmRef[15]_i_152__0_n_0 ,\pwmRef[15]_i_153__0_n_0 ,\pwmRef[15]_i_154__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_7__0 
       (.CI(\pwmRef_reg[15]_i_31__0_n_0 ),
        .CO({\pwmRef_reg[15]_i_7__0_n_0 ,\pwmRef_reg[15]_i_7__0_n_1 ,\pwmRef_reg[15]_i_7__0_n_2 ,\pwmRef_reg[15]_i_7__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_32__0_n_0 ,\pwmRef[15]_i_33__0_n_0 ,\pwmRef[15]_i_34__0_n_0 ,\pwmRef[15]_i_35__0_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_7__0_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_36__0_n_0 ,\pwmRef[15]_i_37__0_n_0 ,\pwmRef[15]_i_38__0_n_0 ,\pwmRef[15]_i_39__0_n_0 }));
  FDRE \pwmRef_reg[1] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__0_n_0 ),
        .D(\pwmRef[1]_i_1__0_n_0 ),
        .Q(\pwmRef_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \pwmRef_reg[2] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__0_n_0 ),
        .D(\pwmRef[2]_i_1__0_n_0 ),
        .Q(\pwmRef_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \pwmRef_reg[3] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__0_n_0 ),
        .D(\pwmRef[3]_i_1__0_n_0 ),
        .Q(\pwmRef_reg[3]_0 [2]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[3]_i_6__0 
       (.CI(1'b0),
        .CO({\pwmRef_reg[3]_i_6__0_n_0 ,\pwmRef_reg[3]_i_6__0_n_1 ,\pwmRef_reg[3]_i_6__0_n_2 ,\pwmRef_reg[3]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[3]_i_7__0_n_0 ,\pwmRef[3]_i_8__0_n_0 ,\pwmRef[3]_i_9__0_n_0 ,1'b0}),
        .O(result1[3:0]),
        .S({\pwmRef[3]_i_10__0_n_0 ,\pwmRef[3]_i_11__0_n_0 ,\pwmRef[3]_i_12__0_n_0 ,\pwmRef[3]_i_13__0_n_0 }));
  FDRE \pwmRef_reg[4] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__0_n_0 ),
        .D(\pwmRef[4]_i_1__0_n_0 ),
        .Q(\pwmRefs[1]_1 [11]),
        .R(1'b0));
  FDRE \pwmRef_reg[5] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__0_n_0 ),
        .D(\pwmRef[5]_i_1__0_n_0 ),
        .Q(\pwmRefs[1]_1 [10]),
        .R(1'b0));
  FDRE \pwmRef_reg[6] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__0_n_0 ),
        .D(\pwmRef[6]_i_1__0_n_0 ),
        .Q(\pwmRefs[1]_1 [9]),
        .R(1'b0));
  FDRE \pwmRef_reg[7] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__0_n_0 ),
        .D(\pwmRef[7]_i_1__0_n_0 ),
        .Q(\pwmRefs[1]_1 [8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[7]_i_6__0 
       (.CI(\pwmRef_reg[3]_i_6__0_n_0 ),
        .CO({\pwmRef_reg[7]_i_6__0_n_0 ,\pwmRef_reg[7]_i_6__0_n_1 ,\pwmRef_reg[7]_i_6__0_n_2 ,\pwmRef_reg[7]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[7]_i_7__0_n_0 ,\pwmRef[7]_i_8__0_n_0 ,\pwmRef[7]_i_9__0_n_0 ,\pwmRef[7]_i_10__0_n_0 }),
        .O(result1[7:4]),
        .S({\pwmRef[7]_i_11__0_n_0 ,\pwmRef[7]_i_12__0_n_0 ,\pwmRef[7]_i_13__0_n_0 ,\pwmRef[7]_i_14__0_n_0 }));
  FDRE \pwmRef_reg[8] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__0_n_0 ),
        .D(\pwmRef[8]_i_1__0_n_0 ),
        .Q(\pwmRefs[1]_1 [7]),
        .R(1'b0));
  FDRE \pwmRef_reg[9] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__0_n_0 ),
        .D(\pwmRef[9]_i_1__0_n_0 ),
        .Q(\pwmRefs[1]_1 [6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3
       (.A({result3_i_2__0_n_4,result3_i_2__0_n_4,result3_i_2__0_n_4,result3_i_2__0_n_4,result3_i_2__0_n_4,result3_i_2__0_n_4,result3_i_2__0_n_4,result3_i_2__0_n_4,result3_i_2__0_n_4,result3_i_2__0_n_4,result3_i_2__0_n_4,result3_i_2__0_n_4,result3_i_2__0_n_4,result3_i_2__0_n_4,result3_i_2__0_n_4,result3_i_2__0_n_4,result3_i_2__0_n_5,result3_i_2__0_n_6,result3_i_2__0_n_7,result3_i_3__0_n_4,result3_i_3__0_n_5,result3_i_3__0_n_6,result3_i_3__0_n_7,result3_i_4__0_n_4,result3_i_4__0_n_5,result3_i_4__0_n_6,result3_i_4__0_n_7,result3_i_5__0_n_4,result3_i_5__0_n_5,result3_i_5__0_n_6}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\axi_awaddr_reg[4] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3_OVERFLOW_UNCONNECTED),
        .P({NLW_result3_P_UNCONNECTED[47:15],result3_n_91,result3_n_92,result3_n_93,result3_n_94,result3_n_95,result3_n_96,result3_n_97,result3_n_98,result3_n_99,result3_n_100,result3_n_101,result3_n_102,result3_n_103,result3_n_104,result3_n_105}),
        .PATTERNBDETECT(NLW_result3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_result3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,result3_i_5__0_n_7,result3__0_i_1__0_n_4,result3__0_i_1__0_n_5,result3__0_i_1__0_n_6,result3__0_i_1__0_n_7,result3__0_i_2__0_n_4,result3__0_i_2__0_n_5,result3__0_i_2__0_n_6,result3__0_i_2__0_n_7,result3__0_i_3__0_n_4,result3__0_i_3__0_n_5,result3__0_i_3__0_n_6,result3__0_i_3__0_n_7,result3__0_i_4__0_n_4,result3__0_i_4__0_n_5,result3__0_i_4__0_n_6,result3__0_i_4__0_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,myocontrol_wdata[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\axi_awaddr_reg[4] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__0_OVERFLOW_UNCONNECTED),
        .P({result3__0_n_58,result3__0_n_59,result3__0_n_60,result3__0_n_61,result3__0_n_62,result3__0_n_63,result3__0_n_64,result3__0_n_65,result3__0_n_66,result3__0_n_67,result3__0_n_68,result3__0_n_69,result3__0_n_70,result3__0_n_71,result3__0_n_72,result3__0_n_73,result3__0_n_74,result3__0_n_75,result3__0_n_76,result3__0_n_77,result3__0_n_78,result3__0_n_79,result3__0_n_80,result3__0_n_81,result3__0_n_82,result3__0_n_83,result3__0_n_84,result3__0_n_85,result3__0_n_86,result3__0_n_87,result3__0_n_88,result3__0_n_89,result3__0_n_90,result3__0_n_91,result3__0_n_92,result3__0_n_93,result3__0_n_94,result3__0_n_95,result3__0_n_96,result3__0_n_97,result3__0_n_98,result3__0_n_99,result3__0_n_100,result3__0_n_101,result3__0_n_102,result3__0_n_103,result3__0_n_104,result3__0_n_105}),
        .PATTERNBDETECT(NLW_result3__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({result3__0_n_106,result3__0_n_107,result3__0_n_108,result3__0_n_109,result3__0_n_110,result3__0_n_111,result3__0_n_112,result3__0_n_113,result3__0_n_114,result3__0_n_115,result3__0_n_116,result3__0_n_117,result3__0_n_118,result3__0_n_119,result3__0_n_120,result3__0_n_121,result3__0_n_122,result3__0_n_123,result3__0_n_124,result3__0_n_125,result3__0_n_126,result3__0_n_127,result3__0_n_128,result3__0_n_129,result3__0_n_130,result3__0_n_131,result3__0_n_132,result3__0_n_133,result3__0_n_134,result3__0_n_135,result3__0_n_136,result3__0_n_137,result3__0_n_138,result3__0_n_139,result3__0_n_140,result3__0_n_141,result3__0_n_142,result3__0_n_143,result3__0_n_144,result3__0_n_145,result3__0_n_146,result3__0_n_147,result3__0_n_148,result3__0_n_149,result3__0_n_150,result3__0_n_151,result3__0_n_152,result3__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_10__0
       (.I0(\lastError[10]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[10] ),
        .O(result3__0_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_11__0
       (.I0(\lastError[9]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[9] ),
        .O(result3__0_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_12__0
       (.I0(\lastError[8]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[8] ),
        .O(result3__0_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_13__0
       (.I0(\lastError[7]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[7] ),
        .O(result3__0_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_14__0
       (.I0(\lastError[6]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[6] ),
        .O(result3__0_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_15__0
       (.I0(\lastError[5]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[5] ),
        .O(result3__0_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_16__0
       (.I0(\lastError[4]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[4] ),
        .O(result3__0_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_17__0
       (.I0(\lastError[3]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[3] ),
        .O(result3__0_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_18__0
       (.I0(\lastError[2]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[2] ),
        .O(result3__0_i_18__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_19__0
       (.I0(\lastError[1]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[1] ),
        .O(result3__0_i_19__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3__0_i_1__0
       (.CI(result3__0_i_2__0_n_0),
        .CO({result3__0_i_1__0_n_0,result3__0_i_1__0_n_1,result3__0_i_1__0_n_2,result3__0_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[15]_i_1__0_n_0 ,\lastError[14]_i_1__0_n_0 ,\lastError[13]_i_1__0_n_0 ,\lastError[12]_i_1__0_n_0 }),
        .O({result3__0_i_1__0_n_4,result3__0_i_1__0_n_5,result3__0_i_1__0_n_6,result3__0_i_1__0_n_7}),
        .S({result3__0_i_5__0_n_0,result3__0_i_6__0_n_0,result3__0_i_7__0_n_0,result3__0_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_20__0
       (.I0(\lastError[0]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[0] ),
        .O(result3__0_i_20__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3__0_i_2__0
       (.CI(result3__0_i_3__0_n_0),
        .CO({result3__0_i_2__0_n_0,result3__0_i_2__0_n_1,result3__0_i_2__0_n_2,result3__0_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[11]_i_1__0_n_0 ,\lastError[10]_i_1__0_n_0 ,\lastError[9]_i_1__0_n_0 ,\lastError[8]_i_1__0_n_0 }),
        .O({result3__0_i_2__0_n_4,result3__0_i_2__0_n_5,result3__0_i_2__0_n_6,result3__0_i_2__0_n_7}),
        .S({result3__0_i_9__0_n_0,result3__0_i_10__0_n_0,result3__0_i_11__0_n_0,result3__0_i_12__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3__0_i_3__0
       (.CI(result3__0_i_4__0_n_0),
        .CO({result3__0_i_3__0_n_0,result3__0_i_3__0_n_1,result3__0_i_3__0_n_2,result3__0_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[7]_i_1__0_n_0 ,\lastError[6]_i_1__0_n_0 ,\lastError[5]_i_1__0_n_0 ,\lastError[4]_i_1__0_n_0 }),
        .O({result3__0_i_3__0_n_4,result3__0_i_3__0_n_5,result3__0_i_3__0_n_6,result3__0_i_3__0_n_7}),
        .S({result3__0_i_13__0_n_0,result3__0_i_14__0_n_0,result3__0_i_15__0_n_0,result3__0_i_16__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3__0_i_4__0
       (.CI(1'b0),
        .CO({result3__0_i_4__0_n_0,result3__0_i_4__0_n_1,result3__0_i_4__0_n_2,result3__0_i_4__0_n_3}),
        .CYINIT(1'b1),
        .DI({\lastError[3]_i_1__0_n_0 ,\lastError[2]_i_1__0_n_0 ,\lastError[1]_i_1__0_n_0 ,\lastError[0]_i_1__0_n_0 }),
        .O({result3__0_i_4__0_n_4,result3__0_i_4__0_n_5,result3__0_i_4__0_n_6,result3__0_i_4__0_n_7}),
        .S({result3__0_i_17__0_n_0,result3__0_i_18__0_n_0,result3__0_i_19__0_n_0,result3__0_i_20__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_5__0
       (.I0(\lastError[15]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[15] ),
        .O(result3__0_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_6__0
       (.I0(\lastError[14]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[14] ),
        .O(result3__0_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_7__0
       (.I0(\lastError[13]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[13] ),
        .O(result3__0_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_8__0
       (.I0(\lastError[12]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[12] ),
        .O(result3__0_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_9__0
       (.I0(\lastError[11]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[11] ),
        .O(result3__0_i_9__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__1
       (.A({result3__0_i_1__0_n_5,result3__0_i_1__0_n_5,result3__0_i_1__0_n_5,result3__0_i_1__0_n_5,result3__0_i_1__0_n_5,result3__0_i_1__0_n_5,result3__0_i_1__0_n_5,result3__0_i_1__0_n_5,result3__0_i_1__0_n_5,result3__0_i_1__0_n_5,result3__0_i_1__0_n_5,result3__0_i_1__0_n_5,result3__0_i_1__0_n_5,result3__0_i_1__0_n_5,result3__0_i_1__0_n_5,result3__0_i_1__0_n_5,result3__0_i_1__0_n_6,result3__0_i_1__0_n_7,result3__0_i_2__0_n_4,result3__0_i_2__0_n_5,result3__0_i_2__0_n_6,result3__0_i_2__0_n_7,result3__0_i_3__0_n_4,result3__0_i_3__0_n_5,result3__0_i_3__0_n_6,result3__0_i_3__0_n_7,result3__0_i_4__0_n_4,result3__0_i_4__0_n_5,result3__0_i_4__0_n_6,result3__0_i_4__0_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\axi_awaddr_reg[4] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__1_OVERFLOW_UNCONNECTED),
        .P({NLW_result3__1_P_UNCONNECTED[47:15],result3__1_n_91,result3__1_n_92,result3__1_n_93,result3__1_n_94,result3__1_n_95,result3__1_n_96,result3__1_n_97,result3__1_n_98,result3__1_n_99,result3__1_n_100,result3__1_n_101,result3__1_n_102,result3__1_n_103,result3__1_n_104,result3__1_n_105}),
        .PATTERNBDETECT(NLW_result3__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({result3__0_n_106,result3__0_n_107,result3__0_n_108,result3__0_n_109,result3__0_n_110,result3__0_n_111,result3__0_n_112,result3__0_n_113,result3__0_n_114,result3__0_n_115,result3__0_n_116,result3__0_n_117,result3__0_n_118,result3__0_n_119,result3__0_n_120,result3__0_n_121,result3__0_n_122,result3__0_n_123,result3__0_n_124,result3__0_n_125,result3__0_n_126,result3__0_n_127,result3__0_n_128,result3__0_n_129,result3__0_n_130,result3__0_n_131,result3__0_n_132,result3__0_n_133,result3__0_n_134,result3__0_n_135,result3__0_n_136,result3__0_n_137,result3__0_n_138,result3__0_n_139,result3__0_n_140,result3__0_n_141,result3__0_n_142,result3__0_n_143,result3__0_n_144,result3__0_n_145,result3__0_n_146,result3__0_n_147,result3__0_n_148,result3__0_n_149,result3__0_n_150,result3__0_n_151,result3__0_n_152,result3__0_n_153}),
        .PCOUT(NLW_result3__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__2
       (.A({myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\lastError[14]_i_1__0_n_0 ,\lastError[14]_i_1__0_n_0 ,\lastError[14]_i_1__0_n_0 ,\lastError[14]_i_1__0_n_0 ,\lastError[13]_i_1__0_n_0 ,\lastError[12]_i_1__0_n_0 ,\lastError[11]_i_1__0_n_0 ,\lastError[10]_i_1__0_n_0 ,\lastError[9]_i_1__0_n_0 ,\lastError[8]_i_1__0_n_0 ,\lastError[7]_i_1__0_n_0 ,\lastError[6]_i_1__0_n_0 ,\lastError[5]_i_1__0_n_0 ,\lastError[4]_i_1__0_n_0 ,\lastError[3]_i_1__0_n_0 ,\lastError[2]_i_1__0_n_0 ,\lastError[1]_i_1__0_n_0 ,\lastError[0]_i_1__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\axi_awaddr_reg[4]_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__2_OVERFLOW_UNCONNECTED),
        .P({NLW_result3__2_P_UNCONNECTED[47:15],p_0_in0_in}),
        .PATTERNBDETECT(NLW_result3__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_result3__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    result3__2_i_1__1
       (.I0(result3__2_0),
        .I1(result3_1),
        .I2(result3_2),
        .I3(\axi_rdata_reg[15] [2]),
        .I4(\axi_rdata_reg[15] [3]),
        .I5(\axi_awaddr_reg[2] ),
        .O(\axi_awaddr_reg[4]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,myocontrol_wdata[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\lastError[16]_i_1__0_n_0 ,\lastError[15]_i_1__0_n_0 ,\lastError[14]_i_1__0_n_0 ,\lastError[13]_i_1__0_n_0 ,\lastError[12]_i_1__0_n_0 ,\lastError[11]_i_1__0_n_0 ,\lastError[10]_i_1__0_n_0 ,\lastError[9]_i_1__0_n_0 ,\lastError[8]_i_1__0_n_0 ,\lastError[7]_i_1__0_n_0 ,\lastError[6]_i_1__0_n_0 ,\lastError[5]_i_1__0_n_0 ,\lastError[4]_i_1__0_n_0 ,\lastError[3]_i_1__0_n_0 ,\lastError[2]_i_1__0_n_0 ,\lastError[1]_i_1__0_n_0 ,\lastError[0]_i_1__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\axi_awaddr_reg[4]_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__3_OVERFLOW_UNCONNECTED),
        .P({result3__3_n_58,result3__3_n_59,result3__3_n_60,result3__3_n_61,result3__3_n_62,result3__3_n_63,result3__3_n_64,result3__3_n_65,result3__3_n_66,result3__3_n_67,result3__3_n_68,result3__3_n_69,result3__3_n_70,result3__3_n_71,result3__3_n_72,result3__3_n_73,result3__3_n_74,result3__3_n_75,result3__3_n_76,result3__3_n_77,result3__3_n_78,result3__3_n_79,result3__3_n_80,result3__3_n_81,result3__3_n_82,result3__3_n_83,result3__3_n_84,result3__3_n_85,result3__3_n_86,result3__3_n_87,result3__3_n_88,p_1_in1_in[16:0]}),
        .PATTERNBDETECT(NLW_result3__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({result3__3_n_106,result3__3_n_107,result3__3_n_108,result3__3_n_109,result3__3_n_110,result3__3_n_111,result3__3_n_112,result3__3_n_113,result3__3_n_114,result3__3_n_115,result3__3_n_116,result3__3_n_117,result3__3_n_118,result3__3_n_119,result3__3_n_120,result3__3_n_121,result3__3_n_122,result3__3_n_123,result3__3_n_124,result3__3_n_125,result3__3_n_126,result3__3_n_127,result3__3_n_128,result3__3_n_129,result3__3_n_130,result3__3_n_131,result3__3_n_132,result3__3_n_133,result3__3_n_134,result3__3_n_135,result3__3_n_136,result3__3_n_137,result3__3_n_138,result3__3_n_139,result3__3_n_140,result3__3_n_141,result3__3_n_142,result3__3_n_143,result3__3_n_144,result3__3_n_145,result3__3_n_146,result3__3_n_147,result3__3_n_148,result3__3_n_149,result3__3_n_150,result3__3_n_151,result3__3_n_152,result3__3_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__4
       (.A({myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\lastError[31]_i_2__0_n_0 ,\lastError[31]_i_2__0_n_0 ,\lastError[31]_i_2__0_n_0 ,\lastError[31]_i_2__0_n_0 ,\lastError[30]_i_1__0_n_0 ,\lastError[29]_i_1__0_n_0 ,\lastError[28]_i_1__0_n_0 ,\lastError[27]_i_1__0_n_0 ,\lastError[26]_i_1__0_n_0 ,\lastError[25]_i_1__0_n_0 ,\lastError[24]_i_1__0_n_0 ,\lastError[23]_i_1__0_n_0 ,\lastError[22]_i_1__0_n_0 ,\lastError[21]_i_1__0_n_0 ,\lastError[20]_i_1__0_n_0 ,\lastError[19]_i_1__0_n_0 ,\lastError[18]_i_1__0_n_0 ,\lastError[17]_i_1__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\axi_awaddr_reg[4]_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__4_OVERFLOW_UNCONNECTED),
        .P({NLW_result3__4_P_UNCONNECTED[47:15],p_1_in1_in[31:17]}),
        .PATTERNBDETECT(NLW_result3__4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__4_PATTERNDETECT_UNCONNECTED),
        .PCIN({result3__3_n_106,result3__3_n_107,result3__3_n_108,result3__3_n_109,result3__3_n_110,result3__3_n_111,result3__3_n_112,result3__3_n_113,result3__3_n_114,result3__3_n_115,result3__3_n_116,result3__3_n_117,result3__3_n_118,result3__3_n_119,result3__3_n_120,result3__3_n_121,result3__3_n_122,result3__3_n_123,result3__3_n_124,result3__3_n_125,result3__3_n_126,result3__3_n_127,result3__3_n_128,result3__3_n_129,result3__3_n_130,result3__3_n_131,result3__3_n_132,result3__3_n_133,result3__3_n_134,result3__3_n_135,result3__3_n_136,result3__3_n_137,result3__3_n_138,result3__3_n_139,result3__3_n_140,result3__3_n_141,result3__3_n_142,result3__3_n_143,result3__3_n_144,result3__3_n_145,result3__3_n_146,result3__3_n_147,result3__3_n_148,result3__3_n_149,result3__3_n_150,result3__3_n_151,result3__3_n_152,result3__3_n_153}),
        .PCOUT(NLW_result3__4_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__4_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_10__0
       (.I0(\lastError[28]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[28] ),
        .O(result3_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_11__0
       (.I0(\lastError[27]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[27] ),
        .O(result3_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_12__0
       (.I0(\lastError[26]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[26] ),
        .O(result3_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_13__0
       (.I0(\lastError[25]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[25] ),
        .O(result3_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_14__0
       (.I0(\lastError[24]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[24] ),
        .O(result3_i_14__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_15__0
       (.I0(\lastError[23]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[23] ),
        .O(result3_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_16__0
       (.I0(\lastError[22]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[22] ),
        .O(result3_i_16__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_17__0
       (.I0(\lastError[21]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[21] ),
        .O(result3_i_17__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_18__0
       (.I0(\lastError[20]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[20] ),
        .O(result3_i_18__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_19__0
       (.I0(\lastError[19]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[19] ),
        .O(result3_i_19__0_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    result3_i_1__1
       (.I0(result3_0),
        .I1(result3_1),
        .I2(result3_2),
        .I3(\axi_rdata_reg[15] [2]),
        .I4(\axi_rdata_reg[15] [3]),
        .I5(\axi_awaddr_reg[2] ),
        .O(\axi_awaddr_reg[4] ));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_20__0
       (.I0(\lastError[18]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[18] ),
        .O(result3_i_20__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_21__0
       (.I0(\lastError[17]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[17] ),
        .O(result3_i_21__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_22__0
       (.I0(\lastError[16]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[16] ),
        .O(result3_i_22__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3_i_2__0
       (.CI(result3_i_3__0_n_0),
        .CO({NLW_result3_i_2__0_CO_UNCONNECTED[3],result3_i_2__0_n_1,result3_i_2__0_n_2,result3_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\lastError[30]_i_1__0_n_0 ,\lastError[29]_i_1__0_n_0 ,\lastError[28]_i_1__0_n_0 }),
        .O({result3_i_2__0_n_4,result3_i_2__0_n_5,result3_i_2__0_n_6,result3_i_2__0_n_7}),
        .S({result3_i_7_n_0,result3_i_8__0_n_0,result3_i_9__0_n_0,result3_i_10__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3_i_3__0
       (.CI(result3_i_4__0_n_0),
        .CO({result3_i_3__0_n_0,result3_i_3__0_n_1,result3_i_3__0_n_2,result3_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[27]_i_1__0_n_0 ,\lastError[26]_i_1__0_n_0 ,\lastError[25]_i_1__0_n_0 ,\lastError[24]_i_1__0_n_0 }),
        .O({result3_i_3__0_n_4,result3_i_3__0_n_5,result3_i_3__0_n_6,result3_i_3__0_n_7}),
        .S({result3_i_11__0_n_0,result3_i_12__0_n_0,result3_i_13__0_n_0,result3_i_14__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3_i_4__0
       (.CI(result3_i_5__0_n_0),
        .CO({result3_i_4__0_n_0,result3_i_4__0_n_1,result3_i_4__0_n_2,result3_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[23]_i_1__0_n_0 ,\lastError[22]_i_1__0_n_0 ,\lastError[21]_i_1__0_n_0 ,\lastError[20]_i_1__0_n_0 }),
        .O({result3_i_4__0_n_4,result3_i_4__0_n_5,result3_i_4__0_n_6,result3_i_4__0_n_7}),
        .S({result3_i_15__0_n_0,result3_i_16__0_n_0,result3_i_17__0_n_0,result3_i_18__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3_i_5__0
       (.CI(result3__0_i_1__0_n_0),
        .CO({result3_i_5__0_n_0,result3_i_5__0_n_1,result3_i_5__0_n_2,result3_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[19]_i_1__0_n_0 ,\lastError[18]_i_1__0_n_0 ,\lastError[17]_i_1__0_n_0 ,\lastError[16]_i_1__0_n_0 }),
        .O({result3_i_5__0_n_4,result3_i_5__0_n_5,result3_i_5__0_n_6,result3_i_5__0_n_7}),
        .S({result3_i_19__0_n_0,result3_i_20__0_n_0,result3_i_21__0_n_0,result3_i_22__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    result3_i_6__0
       (.I0(\axi_rdata_reg[15] [0]),
        .I1(\axi_rdata_reg[15] [1]),
        .O(\axi_awaddr_reg[2] ));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_7
       (.I0(\lastError[31]_i_2__0_n_0 ),
        .I1(\lastError_reg_n_0_[31] ),
        .O(result3_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_8__0
       (.I0(\lastError[30]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[30] ),
        .O(result3_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_9__0
       (.I0(\lastError[29]_i_1__0_n_0 ),
        .I1(\lastError_reg_n_0_[29] ),
        .O(result3_i_9__0_n_0));
  FDRE update_controller_prev_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(p_5_in),
        .Q(update_controller_prev),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "PIDController" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PIDController_1
   (\axi_awaddr_reg[4] ,
    \axi_awaddr_reg[4]_0 ,
    D,
    \deadBand_reg[2][27] ,
    \sp_reg[2][27] ,
    \sp_reg[2][27]_0 ,
    \axi_awaddr_reg[3] ,
    \pwmRef_reg[0]_0 ,
    \pwmRef_reg[14]_0 ,
    \pwmRef_reg[4]_0 ,
    \pwmRef_reg[5]_0 ,
    \pwmRef_reg[6]_0 ,
    \pwmRef_reg[7]_0 ,
    \pwmRef_reg[8]_0 ,
    \pwmRef_reg[9]_0 ,
    \pwmRef_reg[10]_0 ,
    \pwmRef_reg[11]_0 ,
    \pwmRef_reg[12]_0 ,
    \pwmRef_reg[13]_0 ,
    \pwmRef_reg[14]_1 ,
    \pwmRef_reg[15]_0 ,
    myocontrol_aclk,
    myocontrol_wdata,
    Q,
    update_controller_prev_reg_0,
    update_controller_prev_reg_1,
    \pwmRef[15]_i_27__1_0 ,
    \lastError_reg[15]_i_4__1_0 ,
    \lastError_reg[15]_i_4__1_1 ,
    \lastError_reg[15]_i_4__1_2 ,
    \lastError_reg[11]_i_4__1_0 ,
    \lastError_reg[11]_i_4__1_1 ,
    \lastError_reg[11]_i_4__1_2 ,
    \lastError_reg[11]_i_4__1_3 ,
    \lastError_reg[7]_i_4__1_0 ,
    \lastError_reg[7]_i_4__1_1 ,
    \lastError_reg[7]_i_4__1_2 ,
    \lastError_reg[7]_i_4__1_3 ,
    \lastError_reg[3]_i_4__1_0 ,
    \lastError_reg[3]_i_4__1_1 ,
    \lastError_reg[3]_i_4__1_2 ,
    \lastError_reg[3]_i_4__1_3 ,
    O,
    \lastError_reg[11]_i_3__1_0 ,
    \lastError_reg[7]_i_3__1_0 ,
    \lastError_reg[3]_i_3__1_0 ,
    \lastError_reg[0]_0 ,
    \lastError_reg[0]_1 ,
    \lastError_reg[0]_2 ,
    \axi_rdata_reg[3] ,
    \axi_rdata_reg[3]_0 ,
    \axi_rdata_reg[3]_1 ,
    \axi_rdata_reg[3]_2 ,
    \axi_rdata_reg[3]_3 ,
    \axi_rdata_reg[2] ,
    \axi_rdata_reg[2]_0 ,
    \axi_rdata_reg[1] ,
    \axi_rdata_reg[1]_0 ,
    \pwmRef_reg[15]_i_48__1_0 ,
    \pwmRef_reg[15]_i_49__1_0 ,
    p_1_in,
    result3__4_0,
    result3__4_1,
    CO,
    result3__3_0,
    \pwmRef_reg[15]_i_6__1_0 ,
    \pwmRef_reg[15]_i_3__1_0 ,
    \pwmRef[15]_i_50__1_0 ,
    \lastError_reg[27]_i_3__1_0 ,
    result3_0,
    result3_1,
    result3_2,
    result3__2_0,
    \axi_rdata_reg[1]_1 ,
    \axi_rdata_reg[1]_2 ,
    \axi_rdata_reg[1]_3 ,
    \axi_rdata_reg[1]_4 ,
    \axi_rdata_reg[1]_5 ,
    \axi_rdata[3]_i_4_0 ,
    \axi_rdata[1]_i_3_0 ,
    \axi_rdata[3]_i_4_1 ,
    \axi_rdata[3]_i_4_2 ,
    \axi_rdata[1]_i_3_1 ,
    \axi_rdata[3]_i_11_0 ,
    \axi_rdata[3]_i_11_1 ,
    \axi_rdata[3]_i_11_2 ,
    \axi_rdata[3]_i_11_3 ,
    \axi_rdata[3]_i_11_4 ,
    \axi_rdata_reg[2]_1 ,
    \axi_rdata_reg[2]_2 ,
    \axi_rdata_reg[2]_3 ,
    \axi_rdata_reg[2]_4 ,
    \axi_rdata[2]_i_3_0 ,
    \axi_rdata[2]_i_3_1 ,
    \axi_rdata_reg[3]_4 ,
    \axi_rdata_reg[3]_5 ,
    \axi_rdata_reg[3]_6 ,
    \axi_rdata_reg[3]_7 ,
    \axi_rdata[3]_i_4_3 ,
    \axi_rdata[3]_i_4_4 ,
    \axi_rdata[0]_i_25 ,
    \axi_rdata[0]_i_25_0 ,
    \axi_rdata[15]_i_16 ,
    \axi_rdata[3]_i_24_0 ,
    \axi_rdata[3]_i_24_1 ,
    \axi_rdata[13]_i_15 ,
    \axi_rdata[13]_i_15_0 ,
    \axi_rdata[15]_i_16_0 ,
    \axi_rdata[15]_i_16_1 );
  output \axi_awaddr_reg[4] ;
  output \axi_awaddr_reg[4]_0 ;
  output [2:0]D;
  output [0:0]\deadBand_reg[2][27] ;
  output [0:0]\sp_reg[2][27] ;
  output [0:0]\sp_reg[2][27]_0 ;
  output \axi_awaddr_reg[3] ;
  output \pwmRef_reg[0]_0 ;
  output [14:0]\pwmRef_reg[14]_0 ;
  output \pwmRef_reg[4]_0 ;
  output \pwmRef_reg[5]_0 ;
  output \pwmRef_reg[6]_0 ;
  output \pwmRef_reg[7]_0 ;
  output \pwmRef_reg[8]_0 ;
  output \pwmRef_reg[9]_0 ;
  output \pwmRef_reg[10]_0 ;
  output \pwmRef_reg[11]_0 ;
  output \pwmRef_reg[12]_0 ;
  output \pwmRef_reg[13]_0 ;
  output \pwmRef_reg[14]_1 ;
  output \pwmRef_reg[15]_0 ;
  input myocontrol_aclk;
  input [31:0]myocontrol_wdata;
  input [3:0]Q;
  input update_controller_prev_reg_0;
  input update_controller_prev_reg_1;
  input [31:0]\pwmRef[15]_i_27__1_0 ;
  input \lastError_reg[15]_i_4__1_0 ;
  input \lastError_reg[15]_i_4__1_1 ;
  input \lastError_reg[15]_i_4__1_2 ;
  input \lastError_reg[11]_i_4__1_0 ;
  input \lastError_reg[11]_i_4__1_1 ;
  input \lastError_reg[11]_i_4__1_2 ;
  input \lastError_reg[11]_i_4__1_3 ;
  input \lastError_reg[7]_i_4__1_0 ;
  input \lastError_reg[7]_i_4__1_1 ;
  input \lastError_reg[7]_i_4__1_2 ;
  input \lastError_reg[7]_i_4__1_3 ;
  input \lastError_reg[3]_i_4__1_0 ;
  input \lastError_reg[3]_i_4__1_1 ;
  input \lastError_reg[3]_i_4__1_2 ;
  input \lastError_reg[3]_i_4__1_3 ;
  input [1:0]O;
  input [3:0]\lastError_reg[11]_i_3__1_0 ;
  input [3:0]\lastError_reg[7]_i_3__1_0 ;
  input [3:0]\lastError_reg[3]_i_3__1_0 ;
  input \lastError_reg[0]_0 ;
  input \lastError_reg[0]_1 ;
  input \lastError_reg[0]_2 ;
  input [4:0]\axi_rdata_reg[3] ;
  input \axi_rdata_reg[3]_0 ;
  input \axi_rdata_reg[3]_1 ;
  input \axi_rdata_reg[3]_2 ;
  input \axi_rdata_reg[3]_3 ;
  input \axi_rdata_reg[2] ;
  input \axi_rdata_reg[2]_0 ;
  input \axi_rdata_reg[1] ;
  input \axi_rdata_reg[1]_0 ;
  input [3:0]\pwmRef_reg[15]_i_48__1_0 ;
  input [31:0]\pwmRef_reg[15]_i_49__1_0 ;
  input [31:0]p_1_in;
  input [3:0]result3__4_0;
  input [3:0]result3__4_1;
  input [0:0]CO;
  input [0:0]result3__3_0;
  input [31:0]\pwmRef_reg[15]_i_6__1_0 ;
  input [31:0]\pwmRef_reg[15]_i_3__1_0 ;
  input [31:0]\pwmRef[15]_i_50__1_0 ;
  input [0:0]\lastError_reg[27]_i_3__1_0 ;
  input result3_0;
  input result3_1;
  input result3_2;
  input result3__2_0;
  input \axi_rdata_reg[1]_1 ;
  input \axi_rdata_reg[1]_2 ;
  input \axi_rdata_reg[1]_3 ;
  input \axi_rdata_reg[1]_4 ;
  input \axi_rdata_reg[1]_5 ;
  input \axi_rdata[3]_i_4_0 ;
  input \axi_rdata[1]_i_3_0 ;
  input \axi_rdata[3]_i_4_1 ;
  input [2:0]\axi_rdata[3]_i_4_2 ;
  input \axi_rdata[1]_i_3_1 ;
  input \axi_rdata[3]_i_11_0 ;
  input \axi_rdata[3]_i_11_1 ;
  input [2:0]\axi_rdata[3]_i_11_2 ;
  input \axi_rdata[3]_i_11_3 ;
  input [2:0]\axi_rdata[3]_i_11_4 ;
  input \axi_rdata_reg[2]_1 ;
  input \axi_rdata_reg[2]_2 ;
  input \axi_rdata_reg[2]_3 ;
  input \axi_rdata_reg[2]_4 ;
  input \axi_rdata[2]_i_3_0 ;
  input \axi_rdata[2]_i_3_1 ;
  input \axi_rdata_reg[3]_4 ;
  input \axi_rdata_reg[3]_5 ;
  input \axi_rdata_reg[3]_6 ;
  input \axi_rdata_reg[3]_7 ;
  input \axi_rdata[3]_i_4_3 ;
  input \axi_rdata[3]_i_4_4 ;
  input \axi_rdata[0]_i_25 ;
  input \axi_rdata[0]_i_25_0 ;
  input [15:0]\axi_rdata[15]_i_16 ;
  input \axi_rdata[3]_i_24_0 ;
  input \axi_rdata[3]_i_24_1 ;
  input \axi_rdata[13]_i_15 ;
  input \axi_rdata[13]_i_15_0 ;
  input \axi_rdata[15]_i_16_0 ;
  input \axi_rdata[15]_i_16_1 ;

  wire [0:0]CO;
  wire [2:0]D;
  wire [1:0]O;
  wire [3:0]Q;
  wire \axi_awaddr_reg[3] ;
  wire \axi_awaddr_reg[4] ;
  wire \axi_awaddr_reg[4]_0 ;
  wire \axi_rdata[0]_i_25 ;
  wire \axi_rdata[0]_i_25_0 ;
  wire \axi_rdata[13]_i_15 ;
  wire \axi_rdata[13]_i_15_0 ;
  wire [15:0]\axi_rdata[15]_i_16 ;
  wire \axi_rdata[15]_i_16_0 ;
  wire \axi_rdata[15]_i_16_1 ;
  wire \axi_rdata[1]_i_21_n_0 ;
  wire \axi_rdata[1]_i_36_n_0 ;
  wire \axi_rdata[1]_i_3_0 ;
  wire \axi_rdata[1]_i_3_1 ;
  wire \axi_rdata[1]_i_3_n_0 ;
  wire \axi_rdata[1]_i_8_n_0 ;
  wire \axi_rdata[2]_i_21_n_0 ;
  wire \axi_rdata[2]_i_36_n_0 ;
  wire \axi_rdata[2]_i_3_0 ;
  wire \axi_rdata[2]_i_3_1 ;
  wire \axi_rdata[2]_i_3_n_0 ;
  wire \axi_rdata[2]_i_8_n_0 ;
  wire \axi_rdata[3]_i_11_0 ;
  wire \axi_rdata[3]_i_11_1 ;
  wire [2:0]\axi_rdata[3]_i_11_2 ;
  wire \axi_rdata[3]_i_11_3 ;
  wire [2:0]\axi_rdata[3]_i_11_4 ;
  wire \axi_rdata[3]_i_11_n_0 ;
  wire \axi_rdata[3]_i_24_0 ;
  wire \axi_rdata[3]_i_24_1 ;
  wire \axi_rdata[3]_i_24_n_0 ;
  wire \axi_rdata[3]_i_38_n_0 ;
  wire \axi_rdata[3]_i_4_0 ;
  wire \axi_rdata[3]_i_4_1 ;
  wire [2:0]\axi_rdata[3]_i_4_2 ;
  wire \axi_rdata[3]_i_4_3 ;
  wire \axi_rdata[3]_i_4_4 ;
  wire \axi_rdata[3]_i_4_n_0 ;
  wire \axi_rdata_reg[1] ;
  wire \axi_rdata_reg[1]_0 ;
  wire \axi_rdata_reg[1]_1 ;
  wire \axi_rdata_reg[1]_2 ;
  wire \axi_rdata_reg[1]_3 ;
  wire \axi_rdata_reg[1]_4 ;
  wire \axi_rdata_reg[1]_5 ;
  wire \axi_rdata_reg[2] ;
  wire \axi_rdata_reg[2]_0 ;
  wire \axi_rdata_reg[2]_1 ;
  wire \axi_rdata_reg[2]_2 ;
  wire \axi_rdata_reg[2]_3 ;
  wire \axi_rdata_reg[2]_4 ;
  wire [4:0]\axi_rdata_reg[3] ;
  wire \axi_rdata_reg[3]_0 ;
  wire \axi_rdata_reg[3]_1 ;
  wire \axi_rdata_reg[3]_2 ;
  wire \axi_rdata_reg[3]_3 ;
  wire \axi_rdata_reg[3]_4 ;
  wire \axi_rdata_reg[3]_5 ;
  wire \axi_rdata_reg[3]_6 ;
  wire \axi_rdata_reg[3]_7 ;
  wire [0:0]\deadBand_reg[2][27] ;
  wire [27:0]err0;
  wire [27:0]err00_in;
  wire lastError;
  wire \lastError[0]_i_1__1_n_0 ;
  wire \lastError[10]_i_1__1_n_0 ;
  wire \lastError[11]_i_10__1_n_0 ;
  wire \lastError[11]_i_11__1_n_0 ;
  wire \lastError[11]_i_12__1_n_0 ;
  wire \lastError[11]_i_13__1_n_0 ;
  wire \lastError[11]_i_14__1_n_0 ;
  wire \lastError[11]_i_15__1_n_0 ;
  wire \lastError[11]_i_16__1_n_0 ;
  wire \lastError[11]_i_1__1_n_0 ;
  wire \lastError[11]_i_9__1_n_0 ;
  wire \lastError[12]_i_1__1_n_0 ;
  wire \lastError[13]_i_1__1_n_0 ;
  wire \lastError[14]_i_1__1_n_0 ;
  wire \lastError[15]_i_10__1_n_0 ;
  wire \lastError[15]_i_11__1_n_0 ;
  wire \lastError[15]_i_12__1_n_0 ;
  wire \lastError[15]_i_13__1_n_0 ;
  wire \lastError[15]_i_14__1_n_0 ;
  wire \lastError[15]_i_15__1_n_0 ;
  wire \lastError[15]_i_16__1_n_0 ;
  wire \lastError[15]_i_1__1_n_0 ;
  wire \lastError[15]_i_9__1_n_0 ;
  wire \lastError[16]_i_1__1_n_0 ;
  wire \lastError[17]_i_1__1_n_0 ;
  wire \lastError[18]_i_1__1_n_0 ;
  wire \lastError[19]_i_10__1_n_0 ;
  wire \lastError[19]_i_11__1_n_0 ;
  wire \lastError[19]_i_12__1_n_0 ;
  wire \lastError[19]_i_13__1_n_0 ;
  wire \lastError[19]_i_14__1_n_0 ;
  wire \lastError[19]_i_15__1_n_0 ;
  wire \lastError[19]_i_16__1_n_0 ;
  wire \lastError[19]_i_1__1_n_0 ;
  wire \lastError[19]_i_9__1_n_0 ;
  wire \lastError[1]_i_1__1_n_0 ;
  wire \lastError[20]_i_1__1_n_0 ;
  wire \lastError[21]_i_1__1_n_0 ;
  wire \lastError[22]_i_1__1_n_0 ;
  wire \lastError[23]_i_10__1_n_0 ;
  wire \lastError[23]_i_11__1_n_0 ;
  wire \lastError[23]_i_12__1_n_0 ;
  wire \lastError[23]_i_13__1_n_0 ;
  wire \lastError[23]_i_14__1_n_0 ;
  wire \lastError[23]_i_15__1_n_0 ;
  wire \lastError[23]_i_16__1_n_0 ;
  wire \lastError[23]_i_1__1_n_0 ;
  wire \lastError[23]_i_9__1_n_0 ;
  wire \lastError[24]_i_1__1_n_0 ;
  wire \lastError[25]_i_1__1_n_0 ;
  wire \lastError[26]_i_1__1_n_0 ;
  wire \lastError[27]_i_10__1_n_0 ;
  wire \lastError[27]_i_11__1_n_0 ;
  wire \lastError[27]_i_12__1_n_0 ;
  wire \lastError[27]_i_13__1_n_0 ;
  wire \lastError[27]_i_14__1_n_0 ;
  wire \lastError[27]_i_15__1_n_0 ;
  wire \lastError[27]_i_16__1_n_0 ;
  wire \lastError[27]_i_1__1_n_0 ;
  wire \lastError[27]_i_9__1_n_0 ;
  wire \lastError[28]_i_1__1_n_0 ;
  wire \lastError[29]_i_1__1_n_0 ;
  wire \lastError[2]_i_1__1_n_0 ;
  wire \lastError[30]_i_1__1_n_0 ;
  wire \lastError[31]_i_2__1_n_0 ;
  wire \lastError[31]_i_3__1_n_0 ;
  wire \lastError[31]_i_5__1_n_0 ;
  wire \lastError[31]_i_8__1_n_0 ;
  wire \lastError[3]_i_10__1_n_0 ;
  wire \lastError[3]_i_11__1_n_0 ;
  wire \lastError[3]_i_12__1_n_0 ;
  wire \lastError[3]_i_13__1_n_0 ;
  wire \lastError[3]_i_14__1_n_0 ;
  wire \lastError[3]_i_15__1_n_0 ;
  wire \lastError[3]_i_16__1_n_0 ;
  wire \lastError[3]_i_1__1_n_0 ;
  wire \lastError[3]_i_9__1_n_0 ;
  wire \lastError[4]_i_1__1_n_0 ;
  wire \lastError[5]_i_1__1_n_0 ;
  wire \lastError[6]_i_1__1_n_0 ;
  wire \lastError[7]_i_10__1_n_0 ;
  wire \lastError[7]_i_11__1_n_0 ;
  wire \lastError[7]_i_12__1_n_0 ;
  wire \lastError[7]_i_13__1_n_0 ;
  wire \lastError[7]_i_14__1_n_0 ;
  wire \lastError[7]_i_15__1_n_0 ;
  wire \lastError[7]_i_16__1_n_0 ;
  wire \lastError[7]_i_1__1_n_0 ;
  wire \lastError[7]_i_9__1_n_0 ;
  wire \lastError[8]_i_1__1_n_0 ;
  wire \lastError[9]_i_1__1_n_0 ;
  wire \lastError_reg[0]_0 ;
  wire \lastError_reg[0]_1 ;
  wire \lastError_reg[0]_2 ;
  wire [3:0]\lastError_reg[11]_i_3__1_0 ;
  wire \lastError_reg[11]_i_3__1_n_0 ;
  wire \lastError_reg[11]_i_3__1_n_1 ;
  wire \lastError_reg[11]_i_3__1_n_2 ;
  wire \lastError_reg[11]_i_3__1_n_3 ;
  wire \lastError_reg[11]_i_4__1_0 ;
  wire \lastError_reg[11]_i_4__1_1 ;
  wire \lastError_reg[11]_i_4__1_2 ;
  wire \lastError_reg[11]_i_4__1_3 ;
  wire \lastError_reg[11]_i_4__1_n_0 ;
  wire \lastError_reg[11]_i_4__1_n_1 ;
  wire \lastError_reg[11]_i_4__1_n_2 ;
  wire \lastError_reg[11]_i_4__1_n_3 ;
  wire \lastError_reg[15]_i_3__1_n_0 ;
  wire \lastError_reg[15]_i_3__1_n_1 ;
  wire \lastError_reg[15]_i_3__1_n_2 ;
  wire \lastError_reg[15]_i_3__1_n_3 ;
  wire \lastError_reg[15]_i_4__1_0 ;
  wire \lastError_reg[15]_i_4__1_1 ;
  wire \lastError_reg[15]_i_4__1_2 ;
  wire \lastError_reg[15]_i_4__1_n_0 ;
  wire \lastError_reg[15]_i_4__1_n_1 ;
  wire \lastError_reg[15]_i_4__1_n_2 ;
  wire \lastError_reg[15]_i_4__1_n_3 ;
  wire \lastError_reg[19]_i_3__1_n_0 ;
  wire \lastError_reg[19]_i_3__1_n_1 ;
  wire \lastError_reg[19]_i_3__1_n_2 ;
  wire \lastError_reg[19]_i_3__1_n_3 ;
  wire \lastError_reg[19]_i_4__1_n_0 ;
  wire \lastError_reg[19]_i_4__1_n_1 ;
  wire \lastError_reg[19]_i_4__1_n_2 ;
  wire \lastError_reg[19]_i_4__1_n_3 ;
  wire \lastError_reg[23]_i_3__1_n_0 ;
  wire \lastError_reg[23]_i_3__1_n_1 ;
  wire \lastError_reg[23]_i_3__1_n_2 ;
  wire \lastError_reg[23]_i_3__1_n_3 ;
  wire \lastError_reg[23]_i_4__1_n_0 ;
  wire \lastError_reg[23]_i_4__1_n_1 ;
  wire \lastError_reg[23]_i_4__1_n_2 ;
  wire \lastError_reg[23]_i_4__1_n_3 ;
  wire [0:0]\lastError_reg[27]_i_3__1_0 ;
  wire \lastError_reg[27]_i_3__1_n_1 ;
  wire \lastError_reg[27]_i_3__1_n_2 ;
  wire \lastError_reg[27]_i_3__1_n_3 ;
  wire \lastError_reg[27]_i_4__1_n_1 ;
  wire \lastError_reg[27]_i_4__1_n_2 ;
  wire \lastError_reg[27]_i_4__1_n_3 ;
  wire [3:0]\lastError_reg[3]_i_3__1_0 ;
  wire \lastError_reg[3]_i_3__1_n_0 ;
  wire \lastError_reg[3]_i_3__1_n_1 ;
  wire \lastError_reg[3]_i_3__1_n_2 ;
  wire \lastError_reg[3]_i_3__1_n_3 ;
  wire \lastError_reg[3]_i_4__1_0 ;
  wire \lastError_reg[3]_i_4__1_1 ;
  wire \lastError_reg[3]_i_4__1_2 ;
  wire \lastError_reg[3]_i_4__1_3 ;
  wire \lastError_reg[3]_i_4__1_n_0 ;
  wire \lastError_reg[3]_i_4__1_n_1 ;
  wire \lastError_reg[3]_i_4__1_n_2 ;
  wire \lastError_reg[3]_i_4__1_n_3 ;
  wire [3:0]\lastError_reg[7]_i_3__1_0 ;
  wire \lastError_reg[7]_i_3__1_n_0 ;
  wire \lastError_reg[7]_i_3__1_n_1 ;
  wire \lastError_reg[7]_i_3__1_n_2 ;
  wire \lastError_reg[7]_i_3__1_n_3 ;
  wire \lastError_reg[7]_i_4__1_0 ;
  wire \lastError_reg[7]_i_4__1_1 ;
  wire \lastError_reg[7]_i_4__1_2 ;
  wire \lastError_reg[7]_i_4__1_3 ;
  wire \lastError_reg[7]_i_4__1_n_0 ;
  wire \lastError_reg[7]_i_4__1_n_1 ;
  wire \lastError_reg[7]_i_4__1_n_2 ;
  wire \lastError_reg[7]_i_4__1_n_3 ;
  wire \lastError_reg_n_0_[0] ;
  wire \lastError_reg_n_0_[10] ;
  wire \lastError_reg_n_0_[11] ;
  wire \lastError_reg_n_0_[12] ;
  wire \lastError_reg_n_0_[13] ;
  wire \lastError_reg_n_0_[14] ;
  wire \lastError_reg_n_0_[15] ;
  wire \lastError_reg_n_0_[16] ;
  wire \lastError_reg_n_0_[17] ;
  wire \lastError_reg_n_0_[18] ;
  wire \lastError_reg_n_0_[19] ;
  wire \lastError_reg_n_0_[1] ;
  wire \lastError_reg_n_0_[20] ;
  wire \lastError_reg_n_0_[21] ;
  wire \lastError_reg_n_0_[22] ;
  wire \lastError_reg_n_0_[23] ;
  wire \lastError_reg_n_0_[24] ;
  wire \lastError_reg_n_0_[25] ;
  wire \lastError_reg_n_0_[26] ;
  wire \lastError_reg_n_0_[27] ;
  wire \lastError_reg_n_0_[28] ;
  wire \lastError_reg_n_0_[29] ;
  wire \lastError_reg_n_0_[2] ;
  wire \lastError_reg_n_0_[30] ;
  wire \lastError_reg_n_0_[31] ;
  wire \lastError_reg_n_0_[3] ;
  wire \lastError_reg_n_0_[4] ;
  wire \lastError_reg_n_0_[5] ;
  wire \lastError_reg_n_0_[6] ;
  wire \lastError_reg_n_0_[7] ;
  wire \lastError_reg_n_0_[8] ;
  wire \lastError_reg_n_0_[9] ;
  wire myocontrol_aclk;
  wire [31:0]myocontrol_wdata;
  wire [31:17]p_0_in0_in;
  wire [31:0]p_1_in;
  wire [31:0]p_1_in1_in;
  wire \pwmRef[0]_i_1__1_n_0 ;
  wire \pwmRef[0]_i_2__1_n_0 ;
  wire \pwmRef[0]_i_3__1_n_0 ;
  wire \pwmRef[0]_i_4__1_n_0 ;
  wire \pwmRef[0]_i_5__1_n_0 ;
  wire \pwmRef[10]_i_1__1_n_0 ;
  wire \pwmRef[10]_i_2__1_n_0 ;
  wire \pwmRef[10]_i_3__1_n_0 ;
  wire \pwmRef[10]_i_4__1_n_0 ;
  wire \pwmRef[10]_i_5__1_n_0 ;
  wire \pwmRef[11]_i_10__1_n_0 ;
  wire \pwmRef[11]_i_11__1_n_0 ;
  wire \pwmRef[11]_i_12__1_n_0 ;
  wire \pwmRef[11]_i_13__1_n_0 ;
  wire \pwmRef[11]_i_14__1_n_0 ;
  wire \pwmRef[11]_i_1__1_n_0 ;
  wire \pwmRef[11]_i_2__1_n_0 ;
  wire \pwmRef[11]_i_3__1_n_0 ;
  wire \pwmRef[11]_i_4__1_n_0 ;
  wire \pwmRef[11]_i_5__1_n_0 ;
  wire \pwmRef[11]_i_7__1_n_0 ;
  wire \pwmRef[11]_i_8__1_n_0 ;
  wire \pwmRef[11]_i_9__1_n_0 ;
  wire \pwmRef[12]_i_1__1_n_0 ;
  wire \pwmRef[12]_i_2__1_n_0 ;
  wire \pwmRef[12]_i_3__1_n_0 ;
  wire \pwmRef[12]_i_4__1_n_0 ;
  wire \pwmRef[12]_i_5__1_n_0 ;
  wire \pwmRef[13]_i_1__1_n_0 ;
  wire \pwmRef[13]_i_2__1_n_0 ;
  wire \pwmRef[13]_i_3__1_n_0 ;
  wire \pwmRef[13]_i_4__1_n_0 ;
  wire \pwmRef[13]_i_5__1_n_0 ;
  wire \pwmRef[14]_i_1__1_n_0 ;
  wire \pwmRef[14]_i_2__1_n_0 ;
  wire \pwmRef[14]_i_3__1_n_0 ;
  wire \pwmRef[14]_i_4__1_n_0 ;
  wire \pwmRef[14]_i_5__1_n_0 ;
  wire \pwmRef[15]_i_100__1_n_0 ;
  wire \pwmRef[15]_i_101__1_n_0 ;
  wire \pwmRef[15]_i_102__1_n_0 ;
  wire \pwmRef[15]_i_103__1_n_0 ;
  wire \pwmRef[15]_i_104__1_n_0 ;
  wire \pwmRef[15]_i_106__1_n_0 ;
  wire \pwmRef[15]_i_107__1_n_0 ;
  wire \pwmRef[15]_i_108__1_n_0 ;
  wire \pwmRef[15]_i_109__1_n_0 ;
  wire \pwmRef[15]_i_10__1_n_0 ;
  wire \pwmRef[15]_i_110__1_n_0 ;
  wire \pwmRef[15]_i_111__1_n_0 ;
  wire \pwmRef[15]_i_112__1_n_0 ;
  wire \pwmRef[15]_i_113__1_n_0 ;
  wire \pwmRef[15]_i_115__1_n_0 ;
  wire \pwmRef[15]_i_116__1_n_0 ;
  wire \pwmRef[15]_i_117__1_n_0 ;
  wire \pwmRef[15]_i_118__1_n_0 ;
  wire \pwmRef[15]_i_119__1_n_0 ;
  wire \pwmRef[15]_i_11__1_n_0 ;
  wire \pwmRef[15]_i_120__1_n_0 ;
  wire \pwmRef[15]_i_121__1_n_0 ;
  wire \pwmRef[15]_i_122__1_n_0 ;
  wire \pwmRef[15]_i_123__1_n_0 ;
  wire \pwmRef[15]_i_124__1_n_0 ;
  wire \pwmRef[15]_i_125__1_n_0 ;
  wire \pwmRef[15]_i_126__1_n_0 ;
  wire \pwmRef[15]_i_12__1_n_0 ;
  wire \pwmRef[15]_i_131__1_n_0 ;
  wire \pwmRef[15]_i_132__1_n_0 ;
  wire \pwmRef[15]_i_133__1_n_0 ;
  wire \pwmRef[15]_i_134__1_n_0 ;
  wire \pwmRef[15]_i_135__1_n_0 ;
  wire \pwmRef[15]_i_136__1_n_0 ;
  wire \pwmRef[15]_i_137__1_n_0 ;
  wire \pwmRef[15]_i_139__1_n_0 ;
  wire \pwmRef[15]_i_13__1_n_0 ;
  wire \pwmRef[15]_i_140__1_n_0 ;
  wire \pwmRef[15]_i_141__1_n_0 ;
  wire \pwmRef[15]_i_142__1_n_0 ;
  wire \pwmRef[15]_i_143__1_n_0 ;
  wire \pwmRef[15]_i_144__1_n_0 ;
  wire \pwmRef[15]_i_145__1_n_0 ;
  wire \pwmRef[15]_i_146__1_n_0 ;
  wire \pwmRef[15]_i_147__1_n_0 ;
  wire \pwmRef[15]_i_148__1_n_0 ;
  wire \pwmRef[15]_i_149__1_n_0 ;
  wire \pwmRef[15]_i_14__1_n_0 ;
  wire \pwmRef[15]_i_150__1_n_0 ;
  wire \pwmRef[15]_i_151__1_n_0 ;
  wire \pwmRef[15]_i_152__1_n_0 ;
  wire \pwmRef[15]_i_153__1_n_0 ;
  wire \pwmRef[15]_i_154__1_n_0 ;
  wire \pwmRef[15]_i_155__1_n_0 ;
  wire \pwmRef[15]_i_156__1_n_0 ;
  wire \pwmRef[15]_i_157__1_n_0 ;
  wire \pwmRef[15]_i_158__1_n_0 ;
  wire \pwmRef[15]_i_159__1_n_0 ;
  wire \pwmRef[15]_i_15__1_n_0 ;
  wire \pwmRef[15]_i_160__1_n_0 ;
  wire \pwmRef[15]_i_161__1_n_0 ;
  wire \pwmRef[15]_i_162__1_n_0 ;
  wire \pwmRef[15]_i_163__1_n_0 ;
  wire \pwmRef[15]_i_164__1_n_0 ;
  wire \pwmRef[15]_i_165__1_n_0 ;
  wire \pwmRef[15]_i_166__1_n_0 ;
  wire \pwmRef[15]_i_167__1_n_0 ;
  wire \pwmRef[15]_i_168__1_n_0 ;
  wire \pwmRef[15]_i_169__1_n_0 ;
  wire \pwmRef[15]_i_16__1_n_0 ;
  wire \pwmRef[15]_i_170__1_n_0 ;
  wire \pwmRef[15]_i_171__1_n_0 ;
  wire \pwmRef[15]_i_172__1_n_0 ;
  wire \pwmRef[15]_i_173__1_n_0 ;
  wire \pwmRef[15]_i_174__1_n_0 ;
  wire \pwmRef[15]_i_175__1_n_0 ;
  wire \pwmRef[15]_i_177__1_n_0 ;
  wire \pwmRef[15]_i_178__1_n_0 ;
  wire \pwmRef[15]_i_179__1_n_0 ;
  wire \pwmRef[15]_i_17__1_n_0 ;
  wire \pwmRef[15]_i_180__1_n_0 ;
  wire \pwmRef[15]_i_181__1_n_0 ;
  wire \pwmRef[15]_i_182__1_n_0 ;
  wire \pwmRef[15]_i_183__1_n_0 ;
  wire \pwmRef[15]_i_184__1_n_0 ;
  wire \pwmRef[15]_i_188__1_n_0 ;
  wire \pwmRef[15]_i_189__1_n_0 ;
  wire \pwmRef[15]_i_18__1_n_0 ;
  wire \pwmRef[15]_i_190__1_n_0 ;
  wire \pwmRef[15]_i_191__1_n_0 ;
  wire \pwmRef[15]_i_192__1_n_0 ;
  wire \pwmRef[15]_i_193__1_n_0 ;
  wire \pwmRef[15]_i_194__1_n_0 ;
  wire \pwmRef[15]_i_195__1_n_0 ;
  wire \pwmRef[15]_i_196__1_n_0 ;
  wire \pwmRef[15]_i_197__1_n_0 ;
  wire \pwmRef[15]_i_198__1_n_0 ;
  wire \pwmRef[15]_i_199__1_n_0 ;
  wire \pwmRef[15]_i_19__1_n_0 ;
  wire \pwmRef[15]_i_1__1_n_0 ;
  wire \pwmRef[15]_i_200__1_n_0 ;
  wire \pwmRef[15]_i_201__1_n_0 ;
  wire \pwmRef[15]_i_202__1_n_0 ;
  wire \pwmRef[15]_i_203__1_n_0 ;
  wire \pwmRef[15]_i_204__1_n_0 ;
  wire \pwmRef[15]_i_205__1_n_0 ;
  wire \pwmRef[15]_i_206__1_n_0 ;
  wire \pwmRef[15]_i_207__1_n_0 ;
  wire \pwmRef[15]_i_208__1_n_0 ;
  wire \pwmRef[15]_i_209__1_n_0 ;
  wire \pwmRef[15]_i_20__1_n_0 ;
  wire \pwmRef[15]_i_210__1_n_0 ;
  wire \pwmRef[15]_i_211__1_n_0 ;
  wire \pwmRef[15]_i_212__1_n_0 ;
  wire \pwmRef[15]_i_213__1_n_0 ;
  wire \pwmRef[15]_i_214__1_n_0 ;
  wire \pwmRef[15]_i_215__1_n_0 ;
  wire \pwmRef[15]_i_216__1_n_0 ;
  wire \pwmRef[15]_i_217__1_n_0 ;
  wire \pwmRef[15]_i_218__1_n_0 ;
  wire \pwmRef[15]_i_219__1_n_0 ;
  wire \pwmRef[15]_i_21__1_n_0 ;
  wire \pwmRef[15]_i_220__1_n_0 ;
  wire \pwmRef[15]_i_221__1_n_0 ;
  wire \pwmRef[15]_i_222__1_n_0 ;
  wire \pwmRef[15]_i_223__1_n_0 ;
  wire \pwmRef[15]_i_224__1_n_0 ;
  wire \pwmRef[15]_i_225__1_n_0 ;
  wire \pwmRef[15]_i_226__1_n_0 ;
  wire \pwmRef[15]_i_227__1_n_0 ;
  wire \pwmRef[15]_i_232__1_n_0 ;
  wire \pwmRef[15]_i_233__1_n_0 ;
  wire \pwmRef[15]_i_234__1_n_0 ;
  wire \pwmRef[15]_i_235__1_n_0 ;
  wire \pwmRef[15]_i_236__1_n_0 ;
  wire \pwmRef[15]_i_237__1_n_0 ;
  wire \pwmRef[15]_i_238__1_n_0 ;
  wire \pwmRef[15]_i_239__1_n_0 ;
  wire \pwmRef[15]_i_23__1_n_0 ;
  wire \pwmRef[15]_i_240__1_n_0 ;
  wire \pwmRef[15]_i_241__1_n_0 ;
  wire \pwmRef[15]_i_242__1_n_0 ;
  wire \pwmRef[15]_i_243__1_n_0 ;
  wire \pwmRef[15]_i_244__1_n_0 ;
  wire \pwmRef[15]_i_246__1_n_0 ;
  wire \pwmRef[15]_i_247__1_n_0 ;
  wire \pwmRef[15]_i_248__1_n_0 ;
  wire \pwmRef[15]_i_249__1_n_0 ;
  wire \pwmRef[15]_i_24__1_n_0 ;
  wire \pwmRef[15]_i_250__1_n_0 ;
  wire \pwmRef[15]_i_251__1_n_0 ;
  wire \pwmRef[15]_i_252__1_n_0 ;
  wire \pwmRef[15]_i_253__1_n_0 ;
  wire \pwmRef[15]_i_25__1_n_0 ;
  wire \pwmRef[15]_i_260__1_n_0 ;
  wire \pwmRef[15]_i_261__1_n_0 ;
  wire \pwmRef[15]_i_262__1_n_0 ;
  wire \pwmRef[15]_i_263__1_n_0 ;
  wire \pwmRef[15]_i_265__1_n_0 ;
  wire \pwmRef[15]_i_266__1_n_0 ;
  wire \pwmRef[15]_i_267__1_n_0 ;
  wire \pwmRef[15]_i_268__1_n_0 ;
  wire \pwmRef[15]_i_269__1_n_0 ;
  wire \pwmRef[15]_i_26__1_n_0 ;
  wire \pwmRef[15]_i_270__1_n_0 ;
  wire \pwmRef[15]_i_271__1_n_0 ;
  wire \pwmRef[15]_i_272__1_n_0 ;
  wire \pwmRef[15]_i_277__1_n_0 ;
  wire \pwmRef[15]_i_278__1_n_0 ;
  wire \pwmRef[15]_i_279__1_n_0 ;
  wire [31:0]\pwmRef[15]_i_27__1_0 ;
  wire \pwmRef[15]_i_27__1_n_0 ;
  wire \pwmRef[15]_i_280__1_n_0 ;
  wire \pwmRef[15]_i_281__1_n_0 ;
  wire \pwmRef[15]_i_282__1_n_0 ;
  wire \pwmRef[15]_i_283__1_n_0 ;
  wire \pwmRef[15]_i_284__1_n_0 ;
  wire \pwmRef[15]_i_285__1_n_0 ;
  wire \pwmRef[15]_i_286__1_n_0 ;
  wire \pwmRef[15]_i_287__1_n_0 ;
  wire \pwmRef[15]_i_288__1_n_0 ;
  wire \pwmRef[15]_i_289__1_n_0 ;
  wire \pwmRef[15]_i_28__1_n_0 ;
  wire \pwmRef[15]_i_290__1_n_0 ;
  wire \pwmRef[15]_i_291__1_n_0 ;
  wire \pwmRef[15]_i_292__1_n_0 ;
  wire \pwmRef[15]_i_293__1_n_0 ;
  wire \pwmRef[15]_i_294__1_n_0 ;
  wire \pwmRef[15]_i_295__1_n_0 ;
  wire \pwmRef[15]_i_296__1_n_0 ;
  wire \pwmRef[15]_i_297__1_n_0 ;
  wire \pwmRef[15]_i_298__1_n_0 ;
  wire \pwmRef[15]_i_299__1_n_0 ;
  wire \pwmRef[15]_i_29__1_n_0 ;
  wire \pwmRef[15]_i_2__1_n_0 ;
  wire \pwmRef[15]_i_300__1_n_0 ;
  wire \pwmRef[15]_i_303__1_n_0 ;
  wire \pwmRef[15]_i_304__1_n_0 ;
  wire \pwmRef[15]_i_305__1_n_0 ;
  wire \pwmRef[15]_i_306__1_n_0 ;
  wire \pwmRef[15]_i_307__1_n_0 ;
  wire \pwmRef[15]_i_308__1_n_0 ;
  wire \pwmRef[15]_i_309__1_n_0 ;
  wire \pwmRef[15]_i_30__1_n_0 ;
  wire \pwmRef[15]_i_310__1_n_0 ;
  wire \pwmRef[15]_i_311__1_n_0 ;
  wire \pwmRef[15]_i_312__1_n_0 ;
  wire \pwmRef[15]_i_313__1_n_0 ;
  wire \pwmRef[15]_i_314__1_n_0 ;
  wire \pwmRef[15]_i_315__1_n_0 ;
  wire \pwmRef[15]_i_316__1_n_0 ;
  wire \pwmRef[15]_i_317__1_n_0 ;
  wire \pwmRef[15]_i_318__1_n_0 ;
  wire \pwmRef[15]_i_319__1_n_0 ;
  wire \pwmRef[15]_i_320__1_n_0 ;
  wire \pwmRef[15]_i_321__1_n_0 ;
  wire \pwmRef[15]_i_322__1_n_0 ;
  wire \pwmRef[15]_i_323__1_n_0 ;
  wire \pwmRef[15]_i_324__1_n_0 ;
  wire \pwmRef[15]_i_325__1_n_0 ;
  wire \pwmRef[15]_i_326__1_n_0 ;
  wire \pwmRef[15]_i_327__1_n_0 ;
  wire \pwmRef[15]_i_328__1_n_0 ;
  wire \pwmRef[15]_i_329__1_n_0 ;
  wire \pwmRef[15]_i_32__1_n_0 ;
  wire \pwmRef[15]_i_330__1_n_0 ;
  wire \pwmRef[15]_i_331__1_n_0 ;
  wire \pwmRef[15]_i_332__1_n_0 ;
  wire \pwmRef[15]_i_335__1_n_0 ;
  wire \pwmRef[15]_i_336__1_n_0 ;
  wire \pwmRef[15]_i_337__1_n_0 ;
  wire \pwmRef[15]_i_338__1_n_0 ;
  wire \pwmRef[15]_i_339__1_n_0 ;
  wire \pwmRef[15]_i_33__1_n_0 ;
  wire \pwmRef[15]_i_340__1_n_0 ;
  wire \pwmRef[15]_i_341__1_n_0 ;
  wire \pwmRef[15]_i_342__1_n_0 ;
  wire \pwmRef[15]_i_343__1_n_0 ;
  wire \pwmRef[15]_i_344__1_n_0 ;
  wire \pwmRef[15]_i_345__1_n_0 ;
  wire \pwmRef[15]_i_346__1_n_0 ;
  wire \pwmRef[15]_i_347__1_n_0 ;
  wire \pwmRef[15]_i_348__1_n_0 ;
  wire \pwmRef[15]_i_349__1_n_0 ;
  wire \pwmRef[15]_i_34__1_n_0 ;
  wire \pwmRef[15]_i_35__1_n_0 ;
  wire \pwmRef[15]_i_36__1_n_0 ;
  wire \pwmRef[15]_i_37__1_n_0 ;
  wire \pwmRef[15]_i_38__1_n_0 ;
  wire \pwmRef[15]_i_39__1_n_0 ;
  wire \pwmRef[15]_i_40__1_n_0 ;
  wire \pwmRef[15]_i_41__1_n_0 ;
  wire \pwmRef[15]_i_42__1_n_0 ;
  wire \pwmRef[15]_i_43__1_n_0 ;
  wire \pwmRef[15]_i_44__1_n_0 ;
  wire \pwmRef[15]_i_45__1_n_0 ;
  wire \pwmRef[15]_i_46__1_n_0 ;
  wire \pwmRef[15]_i_47__1_n_0 ;
  wire \pwmRef[15]_i_4__1_n_0 ;
  wire [31:0]\pwmRef[15]_i_50__1_0 ;
  wire \pwmRef[15]_i_50__1_n_0 ;
  wire \pwmRef[15]_i_51__1_n_0 ;
  wire \pwmRef[15]_i_52__1_n_0 ;
  wire \pwmRef[15]_i_53__1_n_0 ;
  wire \pwmRef[15]_i_54__1_n_0 ;
  wire \pwmRef[15]_i_55__1_n_0 ;
  wire \pwmRef[15]_i_56__1_n_0 ;
  wire \pwmRef[15]_i_57__1_n_0 ;
  wire \pwmRef[15]_i_58__1_n_0 ;
  wire \pwmRef[15]_i_59__1_n_0 ;
  wire \pwmRef[15]_i_5__1_n_0 ;
  wire \pwmRef[15]_i_60__1_n_0 ;
  wire \pwmRef[15]_i_63__1_n_0 ;
  wire \pwmRef[15]_i_64__1_n_0 ;
  wire \pwmRef[15]_i_65__1_n_0 ;
  wire \pwmRef[15]_i_66__1_n_0 ;
  wire \pwmRef[15]_i_67__1_n_0 ;
  wire \pwmRef[15]_i_68__1_n_0 ;
  wire \pwmRef[15]_i_69__1_n_0 ;
  wire \pwmRef[15]_i_70__1_n_0 ;
  wire \pwmRef[15]_i_72__1_n_0 ;
  wire \pwmRef[15]_i_73__1_n_0 ;
  wire \pwmRef[15]_i_74__1_n_0 ;
  wire \pwmRef[15]_i_75__1_n_0 ;
  wire \pwmRef[15]_i_76__1_n_0 ;
  wire \pwmRef[15]_i_77__1_n_0 ;
  wire \pwmRef[15]_i_78__1_n_0 ;
  wire \pwmRef[15]_i_79__1_n_0 ;
  wire \pwmRef[15]_i_80__1_n_0 ;
  wire \pwmRef[15]_i_81__1_n_0 ;
  wire \pwmRef[15]_i_82__1_n_0 ;
  wire \pwmRef[15]_i_83__1_n_0 ;
  wire \pwmRef[15]_i_84__1_n_0 ;
  wire \pwmRef[15]_i_85__1_n_0 ;
  wire \pwmRef[15]_i_86__1_n_0 ;
  wire \pwmRef[15]_i_87__1_n_0 ;
  wire \pwmRef[15]_i_88__1_n_0 ;
  wire \pwmRef[15]_i_89__1_n_0 ;
  wire \pwmRef[15]_i_8__1_n_0 ;
  wire \pwmRef[15]_i_90__1_n_0 ;
  wire \pwmRef[15]_i_91__1_n_0 ;
  wire \pwmRef[15]_i_92__1_n_0 ;
  wire \pwmRef[15]_i_93__1_n_0 ;
  wire \pwmRef[15]_i_94__1_n_0 ;
  wire \pwmRef[15]_i_95__1_n_0 ;
  wire \pwmRef[15]_i_97__1_n_0 ;
  wire \pwmRef[15]_i_98__1_n_0 ;
  wire \pwmRef[15]_i_99__1_n_0 ;
  wire \pwmRef[15]_i_9__1_n_0 ;
  wire \pwmRef[1]_i_1__1_n_0 ;
  wire \pwmRef[1]_i_2__1_n_0 ;
  wire \pwmRef[1]_i_3__1_n_0 ;
  wire \pwmRef[1]_i_4__1_n_0 ;
  wire \pwmRef[1]_i_5__1_n_0 ;
  wire \pwmRef[2]_i_1__1_n_0 ;
  wire \pwmRef[2]_i_2__1_n_0 ;
  wire \pwmRef[2]_i_3__1_n_0 ;
  wire \pwmRef[2]_i_4__1_n_0 ;
  wire \pwmRef[2]_i_5__1_n_0 ;
  wire \pwmRef[3]_i_10__1_n_0 ;
  wire \pwmRef[3]_i_11__1_n_0 ;
  wire \pwmRef[3]_i_12__1_n_0 ;
  wire \pwmRef[3]_i_13__1_n_0 ;
  wire \pwmRef[3]_i_1__1_n_0 ;
  wire \pwmRef[3]_i_2__1_n_0 ;
  wire \pwmRef[3]_i_3__1_n_0 ;
  wire \pwmRef[3]_i_4__1_n_0 ;
  wire \pwmRef[3]_i_5__1_n_0 ;
  wire \pwmRef[3]_i_7__1_n_0 ;
  wire \pwmRef[3]_i_8__1_n_0 ;
  wire \pwmRef[3]_i_9__1_n_0 ;
  wire \pwmRef[4]_i_1__1_n_0 ;
  wire \pwmRef[4]_i_2__1_n_0 ;
  wire \pwmRef[4]_i_3__1_n_0 ;
  wire \pwmRef[4]_i_4__1_n_0 ;
  wire \pwmRef[4]_i_5__1_n_0 ;
  wire \pwmRef[5]_i_1__1_n_0 ;
  wire \pwmRef[5]_i_2__1_n_0 ;
  wire \pwmRef[5]_i_3__1_n_0 ;
  wire \pwmRef[5]_i_4__1_n_0 ;
  wire \pwmRef[5]_i_5__1_n_0 ;
  wire \pwmRef[6]_i_1__1_n_0 ;
  wire \pwmRef[6]_i_2__1_n_0 ;
  wire \pwmRef[6]_i_3__1_n_0 ;
  wire \pwmRef[6]_i_4__1_n_0 ;
  wire \pwmRef[6]_i_5__1_n_0 ;
  wire \pwmRef[7]_i_10__1_n_0 ;
  wire \pwmRef[7]_i_11__1_n_0 ;
  wire \pwmRef[7]_i_12__1_n_0 ;
  wire \pwmRef[7]_i_13__1_n_0 ;
  wire \pwmRef[7]_i_14__1_n_0 ;
  wire \pwmRef[7]_i_1__1_n_0 ;
  wire \pwmRef[7]_i_2__1_n_0 ;
  wire \pwmRef[7]_i_3__1_n_0 ;
  wire \pwmRef[7]_i_4__1_n_0 ;
  wire \pwmRef[7]_i_5__1_n_0 ;
  wire \pwmRef[7]_i_7__1_n_0 ;
  wire \pwmRef[7]_i_8__1_n_0 ;
  wire \pwmRef[7]_i_9__1_n_0 ;
  wire \pwmRef[8]_i_1__1_n_0 ;
  wire \pwmRef[8]_i_2__1_n_0 ;
  wire \pwmRef[8]_i_3__1_n_0 ;
  wire \pwmRef[8]_i_4__1_n_0 ;
  wire \pwmRef[8]_i_5__1_n_0 ;
  wire \pwmRef[9]_i_1__1_n_0 ;
  wire \pwmRef[9]_i_2__1_n_0 ;
  wire \pwmRef[9]_i_3__1_n_0 ;
  wire \pwmRef[9]_i_4__1_n_0 ;
  wire \pwmRef[9]_i_5__1_n_0 ;
  wire \pwmRef_reg[0]_0 ;
  wire \pwmRef_reg[10]_0 ;
  wire \pwmRef_reg[11]_0 ;
  wire \pwmRef_reg[11]_i_6__1_n_0 ;
  wire \pwmRef_reg[11]_i_6__1_n_1 ;
  wire \pwmRef_reg[11]_i_6__1_n_2 ;
  wire \pwmRef_reg[11]_i_6__1_n_3 ;
  wire \pwmRef_reg[12]_0 ;
  wire \pwmRef_reg[13]_0 ;
  wire [14:0]\pwmRef_reg[14]_0 ;
  wire \pwmRef_reg[14]_1 ;
  wire \pwmRef_reg[15]_0 ;
  wire \pwmRef_reg[15]_i_105__1_n_0 ;
  wire \pwmRef_reg[15]_i_105__1_n_1 ;
  wire \pwmRef_reg[15]_i_105__1_n_2 ;
  wire \pwmRef_reg[15]_i_105__1_n_3 ;
  wire \pwmRef_reg[15]_i_114__1_n_0 ;
  wire \pwmRef_reg[15]_i_114__1_n_1 ;
  wire \pwmRef_reg[15]_i_114__1_n_2 ;
  wire \pwmRef_reg[15]_i_114__1_n_3 ;
  wire \pwmRef_reg[15]_i_127__1_n_0 ;
  wire \pwmRef_reg[15]_i_127__1_n_1 ;
  wire \pwmRef_reg[15]_i_127__1_n_2 ;
  wire \pwmRef_reg[15]_i_127__1_n_3 ;
  wire \pwmRef_reg[15]_i_128__1_n_0 ;
  wire \pwmRef_reg[15]_i_128__1_n_1 ;
  wire \pwmRef_reg[15]_i_128__1_n_2 ;
  wire \pwmRef_reg[15]_i_128__1_n_3 ;
  wire \pwmRef_reg[15]_i_129__1_n_0 ;
  wire \pwmRef_reg[15]_i_129__1_n_1 ;
  wire \pwmRef_reg[15]_i_129__1_n_2 ;
  wire \pwmRef_reg[15]_i_129__1_n_3 ;
  wire \pwmRef_reg[15]_i_130__1_n_0 ;
  wire \pwmRef_reg[15]_i_130__1_n_1 ;
  wire \pwmRef_reg[15]_i_130__1_n_2 ;
  wire \pwmRef_reg[15]_i_130__1_n_3 ;
  wire \pwmRef_reg[15]_i_138__1_n_0 ;
  wire \pwmRef_reg[15]_i_138__1_n_1 ;
  wire \pwmRef_reg[15]_i_138__1_n_2 ;
  wire \pwmRef_reg[15]_i_138__1_n_3 ;
  wire \pwmRef_reg[15]_i_176__1_n_0 ;
  wire \pwmRef_reg[15]_i_176__1_n_1 ;
  wire \pwmRef_reg[15]_i_176__1_n_2 ;
  wire \pwmRef_reg[15]_i_176__1_n_3 ;
  wire \pwmRef_reg[15]_i_186__1_n_1 ;
  wire \pwmRef_reg[15]_i_186__1_n_2 ;
  wire \pwmRef_reg[15]_i_186__1_n_3 ;
  wire \pwmRef_reg[15]_i_187__1_n_0 ;
  wire \pwmRef_reg[15]_i_187__1_n_1 ;
  wire \pwmRef_reg[15]_i_187__1_n_2 ;
  wire \pwmRef_reg[15]_i_187__1_n_3 ;
  wire \pwmRef_reg[15]_i_228__1_n_1 ;
  wire \pwmRef_reg[15]_i_228__1_n_2 ;
  wire \pwmRef_reg[15]_i_228__1_n_3 ;
  wire \pwmRef_reg[15]_i_229__1_n_1 ;
  wire \pwmRef_reg[15]_i_229__1_n_2 ;
  wire \pwmRef_reg[15]_i_229__1_n_3 ;
  wire \pwmRef_reg[15]_i_22__1_n_0 ;
  wire \pwmRef_reg[15]_i_22__1_n_1 ;
  wire \pwmRef_reg[15]_i_22__1_n_2 ;
  wire \pwmRef_reg[15]_i_22__1_n_3 ;
  wire \pwmRef_reg[15]_i_230__1_n_0 ;
  wire \pwmRef_reg[15]_i_230__1_n_1 ;
  wire \pwmRef_reg[15]_i_230__1_n_2 ;
  wire \pwmRef_reg[15]_i_230__1_n_3 ;
  wire \pwmRef_reg[15]_i_231__1_n_0 ;
  wire \pwmRef_reg[15]_i_231__1_n_1 ;
  wire \pwmRef_reg[15]_i_231__1_n_2 ;
  wire \pwmRef_reg[15]_i_231__1_n_3 ;
  wire \pwmRef_reg[15]_i_245__1_n_0 ;
  wire \pwmRef_reg[15]_i_245__1_n_1 ;
  wire \pwmRef_reg[15]_i_245__1_n_2 ;
  wire \pwmRef_reg[15]_i_245__1_n_3 ;
  wire \pwmRef_reg[15]_i_254__1_n_0 ;
  wire \pwmRef_reg[15]_i_254__1_n_1 ;
  wire \pwmRef_reg[15]_i_254__1_n_2 ;
  wire \pwmRef_reg[15]_i_254__1_n_3 ;
  wire \pwmRef_reg[15]_i_255__1_n_0 ;
  wire \pwmRef_reg[15]_i_255__1_n_1 ;
  wire \pwmRef_reg[15]_i_255__1_n_2 ;
  wire \pwmRef_reg[15]_i_255__1_n_3 ;
  wire \pwmRef_reg[15]_i_264__1_n_0 ;
  wire \pwmRef_reg[15]_i_264__1_n_1 ;
  wire \pwmRef_reg[15]_i_264__1_n_2 ;
  wire \pwmRef_reg[15]_i_264__1_n_3 ;
  wire \pwmRef_reg[15]_i_273__1_n_0 ;
  wire \pwmRef_reg[15]_i_273__1_n_1 ;
  wire \pwmRef_reg[15]_i_273__1_n_2 ;
  wire \pwmRef_reg[15]_i_273__1_n_3 ;
  wire \pwmRef_reg[15]_i_274__1_n_0 ;
  wire \pwmRef_reg[15]_i_274__1_n_1 ;
  wire \pwmRef_reg[15]_i_274__1_n_2 ;
  wire \pwmRef_reg[15]_i_274__1_n_3 ;
  wire \pwmRef_reg[15]_i_275__1_n_0 ;
  wire \pwmRef_reg[15]_i_275__1_n_1 ;
  wire \pwmRef_reg[15]_i_275__1_n_2 ;
  wire \pwmRef_reg[15]_i_275__1_n_3 ;
  wire \pwmRef_reg[15]_i_276__1_n_0 ;
  wire \pwmRef_reg[15]_i_276__1_n_1 ;
  wire \pwmRef_reg[15]_i_276__1_n_2 ;
  wire \pwmRef_reg[15]_i_276__1_n_3 ;
  wire \pwmRef_reg[15]_i_301__1_n_0 ;
  wire \pwmRef_reg[15]_i_301__1_n_1 ;
  wire \pwmRef_reg[15]_i_301__1_n_2 ;
  wire \pwmRef_reg[15]_i_301__1_n_3 ;
  wire \pwmRef_reg[15]_i_302__1_n_0 ;
  wire \pwmRef_reg[15]_i_302__1_n_1 ;
  wire \pwmRef_reg[15]_i_302__1_n_2 ;
  wire \pwmRef_reg[15]_i_302__1_n_3 ;
  wire \pwmRef_reg[15]_i_31__1_n_0 ;
  wire \pwmRef_reg[15]_i_31__1_n_1 ;
  wire \pwmRef_reg[15]_i_31__1_n_2 ;
  wire \pwmRef_reg[15]_i_31__1_n_3 ;
  wire \pwmRef_reg[15]_i_333__1_n_0 ;
  wire \pwmRef_reg[15]_i_333__1_n_1 ;
  wire \pwmRef_reg[15]_i_333__1_n_2 ;
  wire \pwmRef_reg[15]_i_333__1_n_3 ;
  wire \pwmRef_reg[15]_i_334__1_n_0 ;
  wire \pwmRef_reg[15]_i_334__1_n_1 ;
  wire \pwmRef_reg[15]_i_334__1_n_2 ;
  wire \pwmRef_reg[15]_i_334__1_n_3 ;
  wire [31:0]\pwmRef_reg[15]_i_3__1_0 ;
  wire \pwmRef_reg[15]_i_3__1_n_0 ;
  wire \pwmRef_reg[15]_i_3__1_n_1 ;
  wire \pwmRef_reg[15]_i_3__1_n_2 ;
  wire \pwmRef_reg[15]_i_3__1_n_3 ;
  wire [3:0]\pwmRef_reg[15]_i_48__1_0 ;
  wire \pwmRef_reg[15]_i_48__1_n_0 ;
  wire \pwmRef_reg[15]_i_48__1_n_1 ;
  wire \pwmRef_reg[15]_i_48__1_n_2 ;
  wire \pwmRef_reg[15]_i_48__1_n_3 ;
  wire [31:0]\pwmRef_reg[15]_i_49__1_0 ;
  wire \pwmRef_reg[15]_i_49__1_n_0 ;
  wire \pwmRef_reg[15]_i_49__1_n_1 ;
  wire \pwmRef_reg[15]_i_49__1_n_2 ;
  wire \pwmRef_reg[15]_i_49__1_n_3 ;
  wire \pwmRef_reg[15]_i_61__1_n_1 ;
  wire \pwmRef_reg[15]_i_61__1_n_2 ;
  wire \pwmRef_reg[15]_i_61__1_n_3 ;
  wire \pwmRef_reg[15]_i_62__1_n_0 ;
  wire \pwmRef_reg[15]_i_62__1_n_1 ;
  wire \pwmRef_reg[15]_i_62__1_n_2 ;
  wire \pwmRef_reg[15]_i_62__1_n_3 ;
  wire [31:0]\pwmRef_reg[15]_i_6__1_0 ;
  wire \pwmRef_reg[15]_i_6__1_n_1 ;
  wire \pwmRef_reg[15]_i_6__1_n_2 ;
  wire \pwmRef_reg[15]_i_6__1_n_3 ;
  wire \pwmRef_reg[15]_i_71__1_n_0 ;
  wire \pwmRef_reg[15]_i_71__1_n_1 ;
  wire \pwmRef_reg[15]_i_71__1_n_2 ;
  wire \pwmRef_reg[15]_i_71__1_n_3 ;
  wire \pwmRef_reg[15]_i_7__1_n_0 ;
  wire \pwmRef_reg[15]_i_7__1_n_1 ;
  wire \pwmRef_reg[15]_i_7__1_n_2 ;
  wire \pwmRef_reg[15]_i_7__1_n_3 ;
  wire \pwmRef_reg[3]_i_6__1_n_0 ;
  wire \pwmRef_reg[3]_i_6__1_n_1 ;
  wire \pwmRef_reg[3]_i_6__1_n_2 ;
  wire \pwmRef_reg[3]_i_6__1_n_3 ;
  wire \pwmRef_reg[4]_0 ;
  wire \pwmRef_reg[5]_0 ;
  wire \pwmRef_reg[6]_0 ;
  wire \pwmRef_reg[7]_0 ;
  wire \pwmRef_reg[7]_i_6__1_n_0 ;
  wire \pwmRef_reg[7]_i_6__1_n_1 ;
  wire \pwmRef_reg[7]_i_6__1_n_2 ;
  wire \pwmRef_reg[7]_i_6__1_n_3 ;
  wire \pwmRef_reg[8]_0 ;
  wire \pwmRef_reg[9]_0 ;
  wire [0:0]\pwmRefs[2]_2 ;
  wire [29:29]result0;
  wire [31:0]result1;
  wire result10_in;
  wire [31:16]result30_in;
  wire result3_0;
  wire result3_1;
  wire result3_2;
  wire [31:16]result3__0__0;
  wire result3__0_i_10__1_n_0;
  wire result3__0_i_11__1_n_0;
  wire result3__0_i_12__1_n_0;
  wire result3__0_i_13__1_n_0;
  wire result3__0_i_14__1_n_0;
  wire result3__0_i_15__1_n_0;
  wire result3__0_i_16__1_n_0;
  wire result3__0_i_17__1_n_0;
  wire result3__0_i_18__1_n_0;
  wire result3__0_i_19__1_n_0;
  wire result3__0_i_1__1_n_0;
  wire result3__0_i_1__1_n_1;
  wire result3__0_i_1__1_n_2;
  wire result3__0_i_1__1_n_3;
  wire result3__0_i_1__1_n_4;
  wire result3__0_i_1__1_n_5;
  wire result3__0_i_1__1_n_6;
  wire result3__0_i_1__1_n_7;
  wire result3__0_i_20__1_n_0;
  wire result3__0_i_2__1_n_0;
  wire result3__0_i_2__1_n_1;
  wire result3__0_i_2__1_n_2;
  wire result3__0_i_2__1_n_3;
  wire result3__0_i_2__1_n_4;
  wire result3__0_i_2__1_n_5;
  wire result3__0_i_2__1_n_6;
  wire result3__0_i_2__1_n_7;
  wire result3__0_i_3__1_n_0;
  wire result3__0_i_3__1_n_1;
  wire result3__0_i_3__1_n_2;
  wire result3__0_i_3__1_n_3;
  wire result3__0_i_3__1_n_4;
  wire result3__0_i_3__1_n_5;
  wire result3__0_i_3__1_n_6;
  wire result3__0_i_3__1_n_7;
  wire result3__0_i_4__1_n_0;
  wire result3__0_i_4__1_n_1;
  wire result3__0_i_4__1_n_2;
  wire result3__0_i_4__1_n_3;
  wire result3__0_i_4__1_n_4;
  wire result3__0_i_4__1_n_5;
  wire result3__0_i_4__1_n_6;
  wire result3__0_i_4__1_n_7;
  wire result3__0_i_5__1_n_0;
  wire result3__0_i_6__1_n_0;
  wire result3__0_i_7__1_n_0;
  wire result3__0_i_8__1_n_0;
  wire result3__0_i_9__1_n_0;
  wire result3__0_n_100;
  wire result3__0_n_101;
  wire result3__0_n_102;
  wire result3__0_n_103;
  wire result3__0_n_104;
  wire result3__0_n_105;
  wire result3__0_n_106;
  wire result3__0_n_107;
  wire result3__0_n_108;
  wire result3__0_n_109;
  wire result3__0_n_110;
  wire result3__0_n_111;
  wire result3__0_n_112;
  wire result3__0_n_113;
  wire result3__0_n_114;
  wire result3__0_n_115;
  wire result3__0_n_116;
  wire result3__0_n_117;
  wire result3__0_n_118;
  wire result3__0_n_119;
  wire result3__0_n_120;
  wire result3__0_n_121;
  wire result3__0_n_122;
  wire result3__0_n_123;
  wire result3__0_n_124;
  wire result3__0_n_125;
  wire result3__0_n_126;
  wire result3__0_n_127;
  wire result3__0_n_128;
  wire result3__0_n_129;
  wire result3__0_n_130;
  wire result3__0_n_131;
  wire result3__0_n_132;
  wire result3__0_n_133;
  wire result3__0_n_134;
  wire result3__0_n_135;
  wire result3__0_n_136;
  wire result3__0_n_137;
  wire result3__0_n_138;
  wire result3__0_n_139;
  wire result3__0_n_140;
  wire result3__0_n_141;
  wire result3__0_n_142;
  wire result3__0_n_143;
  wire result3__0_n_144;
  wire result3__0_n_145;
  wire result3__0_n_146;
  wire result3__0_n_147;
  wire result3__0_n_148;
  wire result3__0_n_149;
  wire result3__0_n_150;
  wire result3__0_n_151;
  wire result3__0_n_152;
  wire result3__0_n_153;
  wire result3__0_n_58;
  wire result3__0_n_59;
  wire result3__0_n_60;
  wire result3__0_n_61;
  wire result3__0_n_62;
  wire result3__0_n_63;
  wire result3__0_n_64;
  wire result3__0_n_65;
  wire result3__0_n_66;
  wire result3__0_n_67;
  wire result3__0_n_68;
  wire result3__0_n_69;
  wire result3__0_n_70;
  wire result3__0_n_71;
  wire result3__0_n_72;
  wire result3__0_n_73;
  wire result3__0_n_74;
  wire result3__0_n_75;
  wire result3__0_n_76;
  wire result3__0_n_77;
  wire result3__0_n_78;
  wire result3__0_n_79;
  wire result3__0_n_80;
  wire result3__0_n_81;
  wire result3__0_n_82;
  wire result3__0_n_83;
  wire result3__0_n_84;
  wire result3__0_n_85;
  wire result3__0_n_86;
  wire result3__0_n_87;
  wire result3__0_n_88;
  wire result3__0_n_89;
  wire result3__0_n_90;
  wire result3__0_n_91;
  wire result3__0_n_92;
  wire result3__0_n_93;
  wire result3__0_n_94;
  wire result3__0_n_95;
  wire result3__0_n_96;
  wire result3__0_n_97;
  wire result3__0_n_98;
  wire result3__0_n_99;
  wire result3__1_n_100;
  wire result3__1_n_101;
  wire result3__1_n_102;
  wire result3__1_n_103;
  wire result3__1_n_104;
  wire result3__1_n_105;
  wire result3__1_n_91;
  wire result3__1_n_92;
  wire result3__1_n_93;
  wire result3__1_n_94;
  wire result3__1_n_95;
  wire result3__1_n_96;
  wire result3__1_n_97;
  wire result3__1_n_98;
  wire result3__1_n_99;
  wire result3__2_0;
  wire [0:0]result3__3_0;
  wire result3__3_n_106;
  wire result3__3_n_107;
  wire result3__3_n_108;
  wire result3__3_n_109;
  wire result3__3_n_110;
  wire result3__3_n_111;
  wire result3__3_n_112;
  wire result3__3_n_113;
  wire result3__3_n_114;
  wire result3__3_n_115;
  wire result3__3_n_116;
  wire result3__3_n_117;
  wire result3__3_n_118;
  wire result3__3_n_119;
  wire result3__3_n_120;
  wire result3__3_n_121;
  wire result3__3_n_122;
  wire result3__3_n_123;
  wire result3__3_n_124;
  wire result3__3_n_125;
  wire result3__3_n_126;
  wire result3__3_n_127;
  wire result3__3_n_128;
  wire result3__3_n_129;
  wire result3__3_n_130;
  wire result3__3_n_131;
  wire result3__3_n_132;
  wire result3__3_n_133;
  wire result3__3_n_134;
  wire result3__3_n_135;
  wire result3__3_n_136;
  wire result3__3_n_137;
  wire result3__3_n_138;
  wire result3__3_n_139;
  wire result3__3_n_140;
  wire result3__3_n_141;
  wire result3__3_n_142;
  wire result3__3_n_143;
  wire result3__3_n_144;
  wire result3__3_n_145;
  wire result3__3_n_146;
  wire result3__3_n_147;
  wire result3__3_n_148;
  wire result3__3_n_149;
  wire result3__3_n_150;
  wire result3__3_n_151;
  wire result3__3_n_152;
  wire result3__3_n_153;
  wire result3__3_n_58;
  wire result3__3_n_59;
  wire result3__3_n_60;
  wire result3__3_n_61;
  wire result3__3_n_62;
  wire result3__3_n_63;
  wire result3__3_n_64;
  wire result3__3_n_65;
  wire result3__3_n_66;
  wire result3__3_n_67;
  wire result3__3_n_68;
  wire result3__3_n_69;
  wire result3__3_n_70;
  wire result3__3_n_71;
  wire result3__3_n_72;
  wire result3__3_n_73;
  wire result3__3_n_74;
  wire result3__3_n_75;
  wire result3__3_n_76;
  wire result3__3_n_77;
  wire result3__3_n_78;
  wire result3__3_n_79;
  wire result3__3_n_80;
  wire result3__3_n_81;
  wire result3__3_n_82;
  wire result3__3_n_83;
  wire result3__3_n_84;
  wire result3__3_n_85;
  wire result3__3_n_86;
  wire result3__3_n_87;
  wire result3__3_n_88;
  wire [3:0]result3__4_0;
  wire [3:0]result3__4_1;
  wire [27:0]result3__5;
  wire result3_i_10__1_n_0;
  wire result3_i_11__1_n_0;
  wire result3_i_12__1_n_0;
  wire result3_i_13__1_n_0;
  wire result3_i_14__1_n_0;
  wire result3_i_15__1_n_0;
  wire result3_i_16__1_n_0;
  wire result3_i_17__1_n_0;
  wire result3_i_18__1_n_0;
  wire result3_i_19__1_n_0;
  wire result3_i_20__1_n_0;
  wire result3_i_21__1_n_0;
  wire result3_i_22__1_n_0;
  wire result3_i_2__1_n_1;
  wire result3_i_2__1_n_2;
  wire result3_i_2__1_n_3;
  wire result3_i_2__1_n_4;
  wire result3_i_2__1_n_5;
  wire result3_i_2__1_n_6;
  wire result3_i_2__1_n_7;
  wire result3_i_3__1_n_0;
  wire result3_i_3__1_n_1;
  wire result3_i_3__1_n_2;
  wire result3_i_3__1_n_3;
  wire result3_i_3__1_n_4;
  wire result3_i_3__1_n_5;
  wire result3_i_3__1_n_6;
  wire result3_i_3__1_n_7;
  wire result3_i_4__1_n_0;
  wire result3_i_4__1_n_1;
  wire result3_i_4__1_n_2;
  wire result3_i_4__1_n_3;
  wire result3_i_4__1_n_4;
  wire result3_i_4__1_n_5;
  wire result3_i_4__1_n_6;
  wire result3_i_4__1_n_7;
  wire result3_i_5__1_n_0;
  wire result3_i_5__1_n_1;
  wire result3_i_5__1_n_2;
  wire result3_i_5__1_n_3;
  wire result3_i_5__1_n_4;
  wire result3_i_5__1_n_5;
  wire result3_i_5__1_n_6;
  wire result3_i_5__1_n_7;
  wire result3_i_7__0_n_0;
  wire result3_i_8__1_n_0;
  wire result3_i_9__1_n_0;
  wire result3_n_100;
  wire result3_n_101;
  wire result3_n_102;
  wire result3_n_103;
  wire result3_n_104;
  wire result3_n_105;
  wire result3_n_91;
  wire result3_n_92;
  wire result3_n_93;
  wire result3_n_94;
  wire result3_n_95;
  wire result3_n_96;
  wire result3_n_97;
  wire result3_n_98;
  wire result3_n_99;
  wire [0:0]\sp_reg[2][27] ;
  wire [0:0]\sp_reg[2][27]_0 ;
  wire update_controller_prev;
  wire update_controller_prev_i_1__0_n_0;
  wire update_controller_prev_reg_0;
  wire update_controller_prev_reg_1;
  wire [3:0]\NLW_pwmRef_reg[15]_i_105__1_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_114__1_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_138__1_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_176__1_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_187__1_O_UNCONNECTED ;
  wire [3:3]\NLW_pwmRef_reg[15]_i_228__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_pwmRef_reg[15]_i_229__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_22__1_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_245__1_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_264__1_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_31__1_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_48__1_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_49__1_O_UNCONNECTED ;
  wire [3:3]\NLW_pwmRef_reg[15]_i_61__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_62__1_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_6__1_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_71__1_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_7__1_O_UNCONNECTED ;
  wire NLW_result3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3_OVERFLOW_UNCONNECTED;
  wire NLW_result3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_result3_P_UNCONNECTED;
  wire [47:0]NLW_result3_PCOUT_UNCONNECTED;
  wire NLW_result3__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__0_OVERFLOW_UNCONNECTED;
  wire NLW_result3__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__0_CARRYOUT_UNCONNECTED;
  wire NLW_result3__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__1_OVERFLOW_UNCONNECTED;
  wire NLW_result3__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__1_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_result3__1_P_UNCONNECTED;
  wire [47:0]NLW_result3__1_PCOUT_UNCONNECTED;
  wire NLW_result3__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__2_OVERFLOW_UNCONNECTED;
  wire NLW_result3__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__2_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_result3__2_P_UNCONNECTED;
  wire [47:0]NLW_result3__2_PCOUT_UNCONNECTED;
  wire NLW_result3__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__3_OVERFLOW_UNCONNECTED;
  wire NLW_result3__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__3_CARRYOUT_UNCONNECTED;
  wire NLW_result3__4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__4_OVERFLOW_UNCONNECTED;
  wire NLW_result3__4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__4_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__4_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_result3__4_P_UNCONNECTED;
  wire [47:0]NLW_result3__4_PCOUT_UNCONNECTED;
  wire [3:3]NLW_result3_i_2__1_CO_UNCONNECTED;

  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[0]_i_37 
       (.I0(\axi_rdata[0]_i_25 ),
        .I1(\pwmRef_reg[14]_0 [0]),
        .I2(\axi_rdata[0]_i_25_0 ),
        .I3(\axi_rdata[15]_i_16 [0]),
        .O(\pwmRef_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[10]_i_29 
       (.I0(\axi_rdata[13]_i_15 ),
        .I1(\pwmRef_reg[14]_0 [10]),
        .I2(\axi_rdata[13]_i_15_0 ),
        .I3(\axi_rdata[15]_i_16 [10]),
        .O(\pwmRef_reg[10]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[11]_i_29 
       (.I0(\axi_rdata[13]_i_15 ),
        .I1(\pwmRef_reg[14]_0 [11]),
        .I2(\axi_rdata[13]_i_15_0 ),
        .I3(\axi_rdata[15]_i_16 [11]),
        .O(\pwmRef_reg[11]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[12]_i_29 
       (.I0(\axi_rdata[13]_i_15 ),
        .I1(\pwmRef_reg[14]_0 [12]),
        .I2(\axi_rdata[13]_i_15_0 ),
        .I3(\axi_rdata[15]_i_16 [12]),
        .O(\pwmRef_reg[12]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[13]_i_29 
       (.I0(\axi_rdata[13]_i_15 ),
        .I1(\pwmRef_reg[14]_0 [13]),
        .I2(\axi_rdata[13]_i_15_0 ),
        .I3(\axi_rdata[15]_i_16 [13]),
        .O(\pwmRef_reg[13]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[14]_i_24 
       (.I0(\axi_rdata[15]_i_16_0 ),
        .I1(\pwmRef_reg[14]_0 [14]),
        .I2(\axi_rdata[15]_i_16_1 ),
        .I3(\axi_rdata[15]_i_16 [14]),
        .O(\pwmRef_reg[14]_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[15]_i_30 
       (.I0(\axi_rdata[15]_i_16_0 ),
        .I1(\pwmRefs[2]_2 ),
        .I2(\axi_rdata[15]_i_16_1 ),
        .I3(\axi_rdata[15]_i_16 [15]),
        .O(\pwmRef_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hDDFDDDFDDDFDCCFC)) 
    \axi_rdata[1]_i_1 
       (.I0(\axi_rdata_reg[3] [4]),
        .I1(\axi_rdata_reg[3]_0 ),
        .I2(\axi_rdata_reg[1] ),
        .I3(\axi_rdata_reg[3]_2 ),
        .I4(\axi_rdata[1]_i_3_n_0 ),
        .I5(\axi_rdata_reg[1]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[1]_i_21 
       (.I0(\axi_rdata[3]_i_11_0 ),
        .I1(\axi_rdata[1]_i_36_n_0 ),
        .I2(\axi_rdata[3]_i_11_1 ),
        .I3(\axi_rdata[3]_i_11_2 [0]),
        .I4(\axi_rdata[3]_i_11_3 ),
        .I5(\axi_rdata[3]_i_11_4 [0]),
        .O(\axi_rdata[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \axi_rdata[1]_i_3 
       (.I0(\axi_rdata[1]_i_8_n_0 ),
        .I1(\axi_rdata_reg[1]_1 ),
        .I2(\axi_rdata_reg[1]_2 ),
        .I3(\axi_rdata_reg[1]_3 ),
        .I4(\axi_rdata_reg[1]_4 ),
        .I5(\axi_rdata_reg[1]_5 ),
        .O(\axi_rdata[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_36 
       (.I0(\axi_rdata[3]_i_24_0 ),
        .I1(\pwmRef_reg[14]_0 [1]),
        .I2(\axi_rdata[3]_i_24_1 ),
        .I3(\axi_rdata[15]_i_16 [1]),
        .O(\axi_rdata[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAA8A8)) 
    \axi_rdata[1]_i_8 
       (.I0(\axi_rdata[3]_i_4_0 ),
        .I1(\axi_rdata[1]_i_21_n_0 ),
        .I2(\axi_rdata[1]_i_3_0 ),
        .I3(\axi_rdata[3]_i_4_1 ),
        .I4(\axi_rdata[3]_i_4_2 [0]),
        .I5(\axi_rdata[1]_i_3_1 ),
        .O(\axi_rdata[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDDFDDDFDDDFDCCFC)) 
    \axi_rdata[2]_i_1 
       (.I0(\axi_rdata_reg[3] [4]),
        .I1(\axi_rdata_reg[3]_0 ),
        .I2(\axi_rdata_reg[2] ),
        .I3(\axi_rdata_reg[3]_2 ),
        .I4(\axi_rdata[2]_i_3_n_0 ),
        .I5(\axi_rdata_reg[2]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[2]_i_21 
       (.I0(\axi_rdata[3]_i_11_0 ),
        .I1(\axi_rdata[2]_i_36_n_0 ),
        .I2(\axi_rdata[3]_i_11_1 ),
        .I3(\axi_rdata[3]_i_11_2 [1]),
        .I4(\axi_rdata[3]_i_11_3 ),
        .I5(\axi_rdata[3]_i_11_4 [1]),
        .O(\axi_rdata[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \axi_rdata[2]_i_3 
       (.I0(\axi_rdata[2]_i_8_n_0 ),
        .I1(\axi_rdata_reg[2]_1 ),
        .I2(\axi_rdata_reg[2]_2 ),
        .I3(\axi_rdata_reg[2]_3 ),
        .I4(\axi_rdata_reg[2]_4 ),
        .I5(\axi_rdata_reg[1]_5 ),
        .O(\axi_rdata[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[2]_i_36 
       (.I0(\axi_rdata[3]_i_24_0 ),
        .I1(\pwmRef_reg[14]_0 [2]),
        .I2(\axi_rdata[3]_i_24_1 ),
        .I3(\axi_rdata[15]_i_16 [2]),
        .O(\axi_rdata[2]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAA8A8)) 
    \axi_rdata[2]_i_8 
       (.I0(\axi_rdata[3]_i_4_0 ),
        .I1(\axi_rdata[2]_i_21_n_0 ),
        .I2(\axi_rdata[2]_i_3_0 ),
        .I3(\axi_rdata[3]_i_4_1 ),
        .I4(\axi_rdata[3]_i_4_2 [1]),
        .I5(\axi_rdata[2]_i_3_1 ),
        .O(\axi_rdata[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDDFDDDFDDDFDCCFC)) 
    \axi_rdata[3]_i_1 
       (.I0(\axi_rdata_reg[3] [4]),
        .I1(\axi_rdata_reg[3]_0 ),
        .I2(\axi_rdata_reg[3]_1 ),
        .I3(\axi_rdata_reg[3]_2 ),
        .I4(\axi_rdata[3]_i_4_n_0 ),
        .I5(\axi_rdata_reg[3]_3 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAA8A8)) 
    \axi_rdata[3]_i_11 
       (.I0(\axi_rdata[3]_i_4_0 ),
        .I1(\axi_rdata[3]_i_24_n_0 ),
        .I2(\axi_rdata[3]_i_4_3 ),
        .I3(\axi_rdata[3]_i_4_1 ),
        .I4(\axi_rdata[3]_i_4_2 [2]),
        .I5(\axi_rdata[3]_i_4_4 ),
        .O(\axi_rdata[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[3]_i_24 
       (.I0(\axi_rdata[3]_i_11_0 ),
        .I1(\axi_rdata[3]_i_38_n_0 ),
        .I2(\axi_rdata[3]_i_11_1 ),
        .I3(\axi_rdata[3]_i_11_2 [2]),
        .I4(\axi_rdata[3]_i_11_3 ),
        .I5(\axi_rdata[3]_i_11_4 [2]),
        .O(\axi_rdata[3]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[3]_i_38 
       (.I0(\axi_rdata[3]_i_24_0 ),
        .I1(\pwmRef_reg[14]_0 [3]),
        .I2(\axi_rdata[3]_i_24_1 ),
        .I3(\axi_rdata[15]_i_16 [3]),
        .O(\axi_rdata[3]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \axi_rdata[3]_i_4 
       (.I0(\axi_rdata[3]_i_11_n_0 ),
        .I1(\axi_rdata_reg[3]_4 ),
        .I2(\axi_rdata_reg[3]_5 ),
        .I3(\axi_rdata_reg[3]_6 ),
        .I4(\axi_rdata_reg[3]_7 ),
        .I5(\axi_rdata_reg[1]_5 ),
        .O(\axi_rdata[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[4]_i_26 
       (.I0(\axi_rdata[13]_i_15 ),
        .I1(\pwmRef_reg[14]_0 [4]),
        .I2(\axi_rdata[13]_i_15_0 ),
        .I3(\axi_rdata[15]_i_16 [4]),
        .O(\pwmRef_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[5]_i_29 
       (.I0(\axi_rdata[13]_i_15 ),
        .I1(\pwmRef_reg[14]_0 [5]),
        .I2(\axi_rdata[13]_i_15_0 ),
        .I3(\axi_rdata[15]_i_16 [5]),
        .O(\pwmRef_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[6]_i_29 
       (.I0(\axi_rdata[13]_i_15 ),
        .I1(\pwmRef_reg[14]_0 [6]),
        .I2(\axi_rdata[13]_i_15_0 ),
        .I3(\axi_rdata[15]_i_16 [6]),
        .O(\pwmRef_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[7]_i_29 
       (.I0(\axi_rdata[13]_i_15 ),
        .I1(\pwmRef_reg[14]_0 [7]),
        .I2(\axi_rdata[13]_i_15_0 ),
        .I3(\axi_rdata[15]_i_16 [7]),
        .O(\pwmRef_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[8]_i_26 
       (.I0(\axi_rdata[13]_i_15 ),
        .I1(\pwmRef_reg[14]_0 [8]),
        .I2(\axi_rdata[13]_i_15_0 ),
        .I3(\axi_rdata[15]_i_16 [8]),
        .O(\pwmRef_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[9]_i_29 
       (.I0(\axi_rdata[13]_i_15 ),
        .I1(\pwmRef_reg[14]_0 [9]),
        .I2(\axi_rdata[13]_i_15_0 ),
        .I3(\axi_rdata[15]_i_16 [9]),
        .O(\pwmRef_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[0]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[0]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[0]),
        .I4(err0[0]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[10]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[10]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[10]),
        .I4(err0[10]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[10]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_10__1 
       (.I0(\pwmRef[15]_i_27__1_0 [10]),
        .I1(\lastError_reg[11]_i_3__1_0 [2]),
        .O(\lastError[11]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_11__1 
       (.I0(\pwmRef[15]_i_27__1_0 [9]),
        .I1(\lastError_reg[11]_i_3__1_0 [1]),
        .O(\lastError[11]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_12__1 
       (.I0(\pwmRef[15]_i_27__1_0 [8]),
        .I1(\lastError_reg[11]_i_3__1_0 [0]),
        .O(\lastError[11]_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_13__1 
       (.I0(\pwmRef[15]_i_27__1_0 [11]),
        .I1(\lastError_reg[11]_i_4__1_0 ),
        .O(\lastError[11]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_14__1 
       (.I0(\pwmRef[15]_i_27__1_0 [10]),
        .I1(\lastError_reg[11]_i_4__1_1 ),
        .O(\lastError[11]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_15__1 
       (.I0(\pwmRef[15]_i_27__1_0 [9]),
        .I1(\lastError_reg[11]_i_4__1_2 ),
        .O(\lastError[11]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_16__1 
       (.I0(\pwmRef[15]_i_27__1_0 [8]),
        .I1(\lastError_reg[11]_i_4__1_3 ),
        .O(\lastError[11]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[11]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[11]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[11]),
        .I4(err0[11]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[11]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_9__1 
       (.I0(\pwmRef[15]_i_27__1_0 [11]),
        .I1(\lastError_reg[11]_i_3__1_0 [3]),
        .O(\lastError[11]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[12]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[12]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[12]),
        .I4(err0[12]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[13]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[13]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[13]),
        .I4(err0[13]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[13]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[14]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[14]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[14]),
        .I4(err0[14]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[14]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[15]_i_10__1 
       (.I0(\pwmRef[15]_i_27__1_0 [14]),
        .I1(\lastError_reg[27]_i_3__1_0 ),
        .O(\lastError[15]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_11__1 
       (.I0(\pwmRef[15]_i_27__1_0 [13]),
        .I1(O[1]),
        .O(\lastError[15]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_12__1 
       (.I0(\pwmRef[15]_i_27__1_0 [12]),
        .I1(O[0]),
        .O(\lastError[15]_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_13__1 
       (.I0(\pwmRef[15]_i_27__1_0 [15]),
        .I1(\lastError_reg[15]_i_4__1_0 ),
        .O(\lastError[15]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_14__1 
       (.I0(\pwmRef[15]_i_27__1_0 [14]),
        .I1(\lastError_reg[15]_i_4__1_0 ),
        .O(\lastError[15]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_15__1 
       (.I0(\pwmRef[15]_i_27__1_0 [13]),
        .I1(\lastError_reg[15]_i_4__1_1 ),
        .O(\lastError[15]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_16__1 
       (.I0(\pwmRef[15]_i_27__1_0 [12]),
        .I1(\lastError_reg[15]_i_4__1_2 ),
        .O(\lastError[15]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[15]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[15]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[15]),
        .I4(err0[15]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[15]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[15]_i_9__1 
       (.I0(\pwmRef[15]_i_27__1_0 [15]),
        .I1(\lastError_reg[27]_i_3__1_0 ),
        .O(\lastError[15]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[16]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[16]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[16]),
        .I4(err0[16]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[16]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[17]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[17]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[17]),
        .I4(err0[17]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[17]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[18]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[18]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[18]),
        .I4(err0[18]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[18]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[19]_i_10__1 
       (.I0(\pwmRef[15]_i_27__1_0 [18]),
        .I1(\lastError_reg[27]_i_3__1_0 ),
        .O(\lastError[19]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[19]_i_11__1 
       (.I0(\pwmRef[15]_i_27__1_0 [17]),
        .I1(\lastError_reg[27]_i_3__1_0 ),
        .O(\lastError[19]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[19]_i_12__1 
       (.I0(\pwmRef[15]_i_27__1_0 [16]),
        .I1(\lastError_reg[27]_i_3__1_0 ),
        .O(\lastError[19]_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[19]_i_13__1 
       (.I0(\pwmRef[15]_i_27__1_0 [19]),
        .I1(\lastError_reg[15]_i_4__1_0 ),
        .O(\lastError[19]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[19]_i_14__1 
       (.I0(\pwmRef[15]_i_27__1_0 [18]),
        .I1(\lastError_reg[15]_i_4__1_0 ),
        .O(\lastError[19]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[19]_i_15__1 
       (.I0(\pwmRef[15]_i_27__1_0 [17]),
        .I1(\lastError_reg[15]_i_4__1_0 ),
        .O(\lastError[19]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[19]_i_16__1 
       (.I0(\pwmRef[15]_i_27__1_0 [16]),
        .I1(\lastError_reg[15]_i_4__1_0 ),
        .O(\lastError[19]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[19]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[19]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[19]),
        .I4(err0[19]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[19]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[19]_i_9__1 
       (.I0(\pwmRef[15]_i_27__1_0 [19]),
        .I1(\lastError_reg[27]_i_3__1_0 ),
        .O(\lastError[19]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[1]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[1]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[1]),
        .I4(err0[1]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[20]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[20]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[20]),
        .I4(err0[20]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[20]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[21]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[21]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[21]),
        .I4(err0[21]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[21]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[22]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[22]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[22]),
        .I4(err0[22]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[22]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[23]_i_10__1 
       (.I0(\pwmRef[15]_i_27__1_0 [22]),
        .I1(\lastError_reg[27]_i_3__1_0 ),
        .O(\lastError[23]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[23]_i_11__1 
       (.I0(\pwmRef[15]_i_27__1_0 [21]),
        .I1(\lastError_reg[27]_i_3__1_0 ),
        .O(\lastError[23]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[23]_i_12__1 
       (.I0(\pwmRef[15]_i_27__1_0 [20]),
        .I1(\lastError_reg[27]_i_3__1_0 ),
        .O(\lastError[23]_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[23]_i_13__1 
       (.I0(\pwmRef[15]_i_27__1_0 [23]),
        .I1(\lastError_reg[15]_i_4__1_0 ),
        .O(\lastError[23]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[23]_i_14__1 
       (.I0(\pwmRef[15]_i_27__1_0 [22]),
        .I1(\lastError_reg[15]_i_4__1_0 ),
        .O(\lastError[23]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[23]_i_15__1 
       (.I0(\pwmRef[15]_i_27__1_0 [21]),
        .I1(\lastError_reg[15]_i_4__1_0 ),
        .O(\lastError[23]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[23]_i_16__1 
       (.I0(\pwmRef[15]_i_27__1_0 [20]),
        .I1(\lastError_reg[15]_i_4__1_0 ),
        .O(\lastError[23]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[23]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[23]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[23]),
        .I4(err0[23]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[23]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[23]_i_9__1 
       (.I0(\pwmRef[15]_i_27__1_0 [23]),
        .I1(\lastError_reg[27]_i_3__1_0 ),
        .O(\lastError[23]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[24]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[24]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[24]),
        .I4(err0[24]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[24]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[25]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[25]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[25]),
        .I4(err0[25]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[25]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[26]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[26]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[26]),
        .I4(err0[26]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[26]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[27]_i_10__1 
       (.I0(\pwmRef[15]_i_27__1_0 [26]),
        .I1(\lastError_reg[27]_i_3__1_0 ),
        .O(\lastError[27]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[27]_i_11__1 
       (.I0(\pwmRef[15]_i_27__1_0 [25]),
        .I1(\lastError_reg[27]_i_3__1_0 ),
        .O(\lastError[27]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[27]_i_12__1 
       (.I0(\pwmRef[15]_i_27__1_0 [24]),
        .I1(\lastError_reg[27]_i_3__1_0 ),
        .O(\lastError[27]_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[27]_i_13__1 
       (.I0(\pwmRef[15]_i_27__1_0 [27]),
        .I1(\lastError_reg[15]_i_4__1_0 ),
        .O(\lastError[27]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[27]_i_14__1 
       (.I0(\pwmRef[15]_i_27__1_0 [26]),
        .I1(\lastError_reg[15]_i_4__1_0 ),
        .O(\lastError[27]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[27]_i_15__1 
       (.I0(\pwmRef[15]_i_27__1_0 [25]),
        .I1(\lastError_reg[15]_i_4__1_0 ),
        .O(\lastError[27]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[27]_i_16__1 
       (.I0(\pwmRef[15]_i_27__1_0 [24]),
        .I1(\lastError_reg[15]_i_4__1_0 ),
        .O(\lastError[27]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[27]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[27]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[27]),
        .I4(err0[27]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[27]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[27]_i_9__1 
       (.I0(\pwmRef[15]_i_27__1_0 [27]),
        .I1(\lastError_reg[27]_i_3__1_0 ),
        .O(\lastError[27]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[28]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[28]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(result3__4_0[0]),
        .I4(result3__4_1[0]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[28]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[29]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[29]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(result3__4_0[1]),
        .I4(result3__4_1[1]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[29]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[2]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[2]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[2]),
        .I4(err0[2]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[30]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[30]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(result3__4_0[2]),
        .I4(result3__4_1[2]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[30]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h20222222)) 
    \lastError[31]_i_1__1 
       (.I0(update_controller_prev_i_1__0_n_0),
        .I1(update_controller_prev),
        .I2(\lastError_reg[0]_0 ),
        .I3(\lastError_reg[0]_1 ),
        .I4(\lastError_reg[0]_2 ),
        .O(lastError));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[31]_i_2__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[31]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(result3__4_0[3]),
        .I4(result3__4_1[3]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[31]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \lastError[31]_i_3__1 
       (.I0(\lastError_reg[0]_1 ),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_2 ),
        .O(\lastError[31]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \lastError[31]_i_5__1 
       (.I0(CO),
        .I1(\lastError_reg[0]_2 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_0 ),
        .I4(result3__3_0),
        .O(\lastError[31]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \lastError[31]_i_8__1 
       (.I0(CO),
        .I1(\lastError_reg[0]_2 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_0 ),
        .I4(result3__3_0),
        .O(\lastError[31]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_10__1 
       (.I0(\pwmRef[15]_i_27__1_0 [2]),
        .I1(\lastError_reg[3]_i_3__1_0 [2]),
        .O(\lastError[3]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_11__1 
       (.I0(\pwmRef[15]_i_27__1_0 [1]),
        .I1(\lastError_reg[3]_i_3__1_0 [1]),
        .O(\lastError[3]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_12__1 
       (.I0(\pwmRef[15]_i_27__1_0 [0]),
        .I1(\lastError_reg[3]_i_3__1_0 [0]),
        .O(\lastError[3]_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_13__1 
       (.I0(\pwmRef[15]_i_27__1_0 [3]),
        .I1(\lastError_reg[3]_i_4__1_0 ),
        .O(\lastError[3]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_14__1 
       (.I0(\pwmRef[15]_i_27__1_0 [2]),
        .I1(\lastError_reg[3]_i_4__1_1 ),
        .O(\lastError[3]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_15__1 
       (.I0(\pwmRef[15]_i_27__1_0 [1]),
        .I1(\lastError_reg[3]_i_4__1_2 ),
        .O(\lastError[3]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_16__1 
       (.I0(\pwmRef[15]_i_27__1_0 [0]),
        .I1(\lastError_reg[3]_i_4__1_3 ),
        .O(\lastError[3]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[3]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[3]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[3]),
        .I4(err0[3]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[3]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_9__1 
       (.I0(\pwmRef[15]_i_27__1_0 [3]),
        .I1(\lastError_reg[3]_i_3__1_0 [3]),
        .O(\lastError[3]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[4]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[4]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[4]),
        .I4(err0[4]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[5]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[5]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[5]),
        .I4(err0[5]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[6]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[6]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[6]),
        .I4(err0[6]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[6]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_10__1 
       (.I0(\pwmRef[15]_i_27__1_0 [6]),
        .I1(\lastError_reg[7]_i_3__1_0 [2]),
        .O(\lastError[7]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_11__1 
       (.I0(\pwmRef[15]_i_27__1_0 [5]),
        .I1(\lastError_reg[7]_i_3__1_0 [1]),
        .O(\lastError[7]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_12__1 
       (.I0(\pwmRef[15]_i_27__1_0 [4]),
        .I1(\lastError_reg[7]_i_3__1_0 [0]),
        .O(\lastError[7]_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_13__1 
       (.I0(\pwmRef[15]_i_27__1_0 [7]),
        .I1(\lastError_reg[7]_i_4__1_0 ),
        .O(\lastError[7]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_14__1 
       (.I0(\pwmRef[15]_i_27__1_0 [6]),
        .I1(\lastError_reg[7]_i_4__1_1 ),
        .O(\lastError[7]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_15__1 
       (.I0(\pwmRef[15]_i_27__1_0 [5]),
        .I1(\lastError_reg[7]_i_4__1_2 ),
        .O(\lastError[7]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_16__1 
       (.I0(\pwmRef[15]_i_27__1_0 [4]),
        .I1(\lastError_reg[7]_i_4__1_3 ),
        .O(\lastError[7]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[7]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[7]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[7]),
        .I4(err0[7]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[7]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_9__1 
       (.I0(\pwmRef[15]_i_27__1_0 [7]),
        .I1(\lastError_reg[7]_i_3__1_0 [3]),
        .O(\lastError[7]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[8]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[8]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[8]),
        .I4(err0[8]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[9]_i_1__1 
       (.I0(\lastError[31]_i_3__1_n_0 ),
        .I1(p_1_in[9]),
        .I2(\lastError[31]_i_5__1_n_0 ),
        .I3(err00_in[9]),
        .I4(err0[9]),
        .I5(\lastError[31]_i_8__1_n_0 ),
        .O(\lastError[9]_i_1__1_n_0 ));
  FDRE \lastError_reg[0] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[0]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \lastError_reg[10] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[10]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \lastError_reg[11] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[11]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[11] ),
        .R(1'b0));
  CARRY4 \lastError_reg[11]_i_3__1 
       (.CI(\lastError_reg[7]_i_3__1_n_0 ),
        .CO({\lastError_reg[11]_i_3__1_n_0 ,\lastError_reg[11]_i_3__1_n_1 ,\lastError_reg[11]_i_3__1_n_2 ,\lastError_reg[11]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27__1_0 [11:8]),
        .O(err00_in[11:8]),
        .S({\lastError[11]_i_9__1_n_0 ,\lastError[11]_i_10__1_n_0 ,\lastError[11]_i_11__1_n_0 ,\lastError[11]_i_12__1_n_0 }));
  CARRY4 \lastError_reg[11]_i_4__1 
       (.CI(\lastError_reg[7]_i_4__1_n_0 ),
        .CO({\lastError_reg[11]_i_4__1_n_0 ,\lastError_reg[11]_i_4__1_n_1 ,\lastError_reg[11]_i_4__1_n_2 ,\lastError_reg[11]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27__1_0 [11:8]),
        .O(err0[11:8]),
        .S({\lastError[11]_i_13__1_n_0 ,\lastError[11]_i_14__1_n_0 ,\lastError[11]_i_15__1_n_0 ,\lastError[11]_i_16__1_n_0 }));
  FDRE \lastError_reg[12] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[12]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \lastError_reg[13] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[13]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \lastError_reg[14] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[14]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \lastError_reg[15] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[15]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \lastError_reg[15]_i_3__1 
       (.CI(\lastError_reg[11]_i_3__1_n_0 ),
        .CO({\lastError_reg[15]_i_3__1_n_0 ,\lastError_reg[15]_i_3__1_n_1 ,\lastError_reg[15]_i_3__1_n_2 ,\lastError_reg[15]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27__1_0 [15:12]),
        .O(err00_in[15:12]),
        .S({\lastError[15]_i_9__1_n_0 ,\lastError[15]_i_10__1_n_0 ,\lastError[15]_i_11__1_n_0 ,\lastError[15]_i_12__1_n_0 }));
  CARRY4 \lastError_reg[15]_i_4__1 
       (.CI(\lastError_reg[11]_i_4__1_n_0 ),
        .CO({\lastError_reg[15]_i_4__1_n_0 ,\lastError_reg[15]_i_4__1_n_1 ,\lastError_reg[15]_i_4__1_n_2 ,\lastError_reg[15]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27__1_0 [15:12]),
        .O(err0[15:12]),
        .S({\lastError[15]_i_13__1_n_0 ,\lastError[15]_i_14__1_n_0 ,\lastError[15]_i_15__1_n_0 ,\lastError[15]_i_16__1_n_0 }));
  FDRE \lastError_reg[16] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[16]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \lastError_reg[17] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[17]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \lastError_reg[18] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[18]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \lastError_reg[19] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[19]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \lastError_reg[19]_i_3__1 
       (.CI(\lastError_reg[15]_i_3__1_n_0 ),
        .CO({\lastError_reg[19]_i_3__1_n_0 ,\lastError_reg[19]_i_3__1_n_1 ,\lastError_reg[19]_i_3__1_n_2 ,\lastError_reg[19]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27__1_0 [19:16]),
        .O(err00_in[19:16]),
        .S({\lastError[19]_i_9__1_n_0 ,\lastError[19]_i_10__1_n_0 ,\lastError[19]_i_11__1_n_0 ,\lastError[19]_i_12__1_n_0 }));
  CARRY4 \lastError_reg[19]_i_4__1 
       (.CI(\lastError_reg[15]_i_4__1_n_0 ),
        .CO({\lastError_reg[19]_i_4__1_n_0 ,\lastError_reg[19]_i_4__1_n_1 ,\lastError_reg[19]_i_4__1_n_2 ,\lastError_reg[19]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27__1_0 [19:16]),
        .O(err0[19:16]),
        .S({\lastError[19]_i_13__1_n_0 ,\lastError[19]_i_14__1_n_0 ,\lastError[19]_i_15__1_n_0 ,\lastError[19]_i_16__1_n_0 }));
  FDRE \lastError_reg[1] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[1]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \lastError_reg[20] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[20]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \lastError_reg[21] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[21]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \lastError_reg[22] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[22]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \lastError_reg[23] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[23]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \lastError_reg[23]_i_3__1 
       (.CI(\lastError_reg[19]_i_3__1_n_0 ),
        .CO({\lastError_reg[23]_i_3__1_n_0 ,\lastError_reg[23]_i_3__1_n_1 ,\lastError_reg[23]_i_3__1_n_2 ,\lastError_reg[23]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27__1_0 [23:20]),
        .O(err00_in[23:20]),
        .S({\lastError[23]_i_9__1_n_0 ,\lastError[23]_i_10__1_n_0 ,\lastError[23]_i_11__1_n_0 ,\lastError[23]_i_12__1_n_0 }));
  CARRY4 \lastError_reg[23]_i_4__1 
       (.CI(\lastError_reg[19]_i_4__1_n_0 ),
        .CO({\lastError_reg[23]_i_4__1_n_0 ,\lastError_reg[23]_i_4__1_n_1 ,\lastError_reg[23]_i_4__1_n_2 ,\lastError_reg[23]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27__1_0 [23:20]),
        .O(err0[23:20]),
        .S({\lastError[23]_i_13__1_n_0 ,\lastError[23]_i_14__1_n_0 ,\lastError[23]_i_15__1_n_0 ,\lastError[23]_i_16__1_n_0 }));
  FDRE \lastError_reg[24] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[24]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \lastError_reg[25] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[25]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \lastError_reg[26] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[26]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \lastError_reg[27] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[27]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \lastError_reg[27]_i_3__1 
       (.CI(\lastError_reg[23]_i_3__1_n_0 ),
        .CO({\sp_reg[2][27]_0 ,\lastError_reg[27]_i_3__1_n_1 ,\lastError_reg[27]_i_3__1_n_2 ,\lastError_reg[27]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27__1_0 [27:24]),
        .O(err00_in[27:24]),
        .S({\lastError[27]_i_9__1_n_0 ,\lastError[27]_i_10__1_n_0 ,\lastError[27]_i_11__1_n_0 ,\lastError[27]_i_12__1_n_0 }));
  CARRY4 \lastError_reg[27]_i_4__1 
       (.CI(\lastError_reg[23]_i_4__1_n_0 ),
        .CO({\sp_reg[2][27] ,\lastError_reg[27]_i_4__1_n_1 ,\lastError_reg[27]_i_4__1_n_2 ,\lastError_reg[27]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27__1_0 [27:24]),
        .O(err0[27:24]),
        .S({\lastError[27]_i_13__1_n_0 ,\lastError[27]_i_14__1_n_0 ,\lastError[27]_i_15__1_n_0 ,\lastError[27]_i_16__1_n_0 }));
  FDRE \lastError_reg[28] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[28]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \lastError_reg[29] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[29]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \lastError_reg[2] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[2]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \lastError_reg[30] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[30]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \lastError_reg[31] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[31]_i_2__1_n_0 ),
        .Q(\lastError_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \lastError_reg[3] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[3]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \lastError_reg[3]_i_3__1 
       (.CI(1'b0),
        .CO({\lastError_reg[3]_i_3__1_n_0 ,\lastError_reg[3]_i_3__1_n_1 ,\lastError_reg[3]_i_3__1_n_2 ,\lastError_reg[3]_i_3__1_n_3 }),
        .CYINIT(1'b1),
        .DI(\pwmRef[15]_i_27__1_0 [3:0]),
        .O(err00_in[3:0]),
        .S({\lastError[3]_i_9__1_n_0 ,\lastError[3]_i_10__1_n_0 ,\lastError[3]_i_11__1_n_0 ,\lastError[3]_i_12__1_n_0 }));
  CARRY4 \lastError_reg[3]_i_4__1 
       (.CI(1'b0),
        .CO({\lastError_reg[3]_i_4__1_n_0 ,\lastError_reg[3]_i_4__1_n_1 ,\lastError_reg[3]_i_4__1_n_2 ,\lastError_reg[3]_i_4__1_n_3 }),
        .CYINIT(1'b1),
        .DI(\pwmRef[15]_i_27__1_0 [3:0]),
        .O(err0[3:0]),
        .S({\lastError[3]_i_13__1_n_0 ,\lastError[3]_i_14__1_n_0 ,\lastError[3]_i_15__1_n_0 ,\lastError[3]_i_16__1_n_0 }));
  FDRE \lastError_reg[4] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[4]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \lastError_reg[5] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[5]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \lastError_reg[6] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[6]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \lastError_reg[7] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[7]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \lastError_reg[7]_i_3__1 
       (.CI(\lastError_reg[3]_i_3__1_n_0 ),
        .CO({\lastError_reg[7]_i_3__1_n_0 ,\lastError_reg[7]_i_3__1_n_1 ,\lastError_reg[7]_i_3__1_n_2 ,\lastError_reg[7]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27__1_0 [7:4]),
        .O(err00_in[7:4]),
        .S({\lastError[7]_i_9__1_n_0 ,\lastError[7]_i_10__1_n_0 ,\lastError[7]_i_11__1_n_0 ,\lastError[7]_i_12__1_n_0 }));
  CARRY4 \lastError_reg[7]_i_4__1 
       (.CI(\lastError_reg[3]_i_4__1_n_0 ),
        .CO({\lastError_reg[7]_i_4__1_n_0 ,\lastError_reg[7]_i_4__1_n_1 ,\lastError_reg[7]_i_4__1_n_2 ,\lastError_reg[7]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\pwmRef[15]_i_27__1_0 [7:4]),
        .O(err0[7:4]),
        .S({\lastError[7]_i_13__1_n_0 ,\lastError[7]_i_14__1_n_0 ,\lastError[7]_i_15__1_n_0 ,\lastError[7]_i_16__1_n_0 }));
  FDRE \lastError_reg[8] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[8]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \lastError_reg[9] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[9]_i_1__1_n_0 ),
        .Q(\lastError_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[0]_i_1__1 
       (.I0(\pwmRef_reg[15]_i_3__1_n_0 ),
        .I1(\pwmRef[0]_i_2__1_n_0 ),
        .I2(\pwmRef[0]_i_3__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__1_0 [0]),
        .I4(\pwmRef_reg[15]_i_6__1_0 [0]),
        .I5(result10_in),
        .O(\pwmRef[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[0]_i_2__1 
       (.I0(\pwmRef[15]_i_27__1_0 [0]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[0]_i_3__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[1]_i_4__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[0]_i_4__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[0]_i_4__1 
       (.I0(\pwmRef[0]_i_5__1_n_0 ),
        .I1(\pwmRef[4]_i_5__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[6]_i_5__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[2]_i_5__1_n_0 ),
        .O(\pwmRef[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[0]_i_5__1 
       (.I0(result1[0]),
        .I1(result1[16]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[24]),
        .I4(\pwmRef[15]_i_50__1_0 [4]),
        .I5(result1[8]),
        .O(\pwmRef[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[10]_i_1__1 
       (.I0(\pwmRef_reg[15]_i_3__1_n_0 ),
        .I1(\pwmRef[10]_i_2__1_n_0 ),
        .I2(\pwmRef[10]_i_3__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__1_0 [10]),
        .I4(\pwmRef_reg[15]_i_6__1_0 [10]),
        .I5(result10_in),
        .O(\pwmRef[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[10]_i_2__1 
       (.I0(\pwmRef[15]_i_27__1_0 [10]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[10]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[10]_i_3__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[11]_i_4__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[10]_i_4__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[10]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[10]_i_4__1 
       (.I0(\pwmRef[15]_i_56__1_n_0 ),
        .I1(\pwmRef[12]_i_5__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[14]_i_5__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[10]_i_5__1_n_0 ),
        .O(\pwmRef[10]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[10]_i_5__1 
       (.I0(result1[18]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[26]),
        .I4(\pwmRef[15]_i_50__1_0 [4]),
        .I5(result1[10]),
        .O(\pwmRef[10]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[11]_i_10__1 
       (.I0(result3__0_n_98),
        .I1(p_1_in1_in[7]),
        .O(\pwmRef[11]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[11]_i_11__1 
       (.I0(p_1_in1_in[10]),
        .I1(result3__0_n_95),
        .I2(result3__0_n_94),
        .I3(p_1_in1_in[11]),
        .O(\pwmRef[11]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[11]_i_12__1 
       (.I0(p_1_in1_in[9]),
        .I1(result3__0_n_96),
        .I2(result3__0_n_95),
        .I3(p_1_in1_in[10]),
        .O(\pwmRef[11]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[11]_i_13__1 
       (.I0(p_1_in1_in[8]),
        .I1(result3__0_n_97),
        .I2(result3__0_n_96),
        .I3(p_1_in1_in[9]),
        .O(\pwmRef[11]_i_13__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[11]_i_14__1 
       (.I0(p_1_in1_in[7]),
        .I1(result3__0_n_98),
        .I2(result3__0_n_97),
        .I3(p_1_in1_in[8]),
        .O(\pwmRef[11]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[11]_i_1__1 
       (.I0(\pwmRef_reg[15]_i_3__1_n_0 ),
        .I1(\pwmRef[11]_i_2__1_n_0 ),
        .I2(\pwmRef[11]_i_3__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__1_0 [11]),
        .I4(\pwmRef_reg[15]_i_6__1_0 [11]),
        .I5(result10_in),
        .O(\pwmRef[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[11]_i_2__1 
       (.I0(\pwmRef[15]_i_27__1_0 [11]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[11]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[11]_i_3__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[12]_i_4__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[11]_i_4__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[11]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[11]_i_4__1 
       (.I0(\pwmRef[15]_i_58__1_n_0 ),
        .I1(\pwmRef[13]_i_5__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[15]_i_60__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[11]_i_5__1_n_0 ),
        .O(\pwmRef[11]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[11]_i_5__1 
       (.I0(result1[19]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[27]),
        .I4(\pwmRef[15]_i_50__1_0 [4]),
        .I5(result1[11]),
        .O(\pwmRef[11]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[11]_i_7__1 
       (.I0(result3__0_n_95),
        .I1(p_1_in1_in[10]),
        .O(\pwmRef[11]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[11]_i_8__1 
       (.I0(result3__0_n_96),
        .I1(p_1_in1_in[9]),
        .O(\pwmRef[11]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[11]_i_9__1 
       (.I0(result3__0_n_97),
        .I1(p_1_in1_in[8]),
        .O(\pwmRef[11]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[12]_i_1__1 
       (.I0(\pwmRef_reg[15]_i_3__1_n_0 ),
        .I1(\pwmRef[12]_i_2__1_n_0 ),
        .I2(\pwmRef[12]_i_3__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__1_0 [12]),
        .I4(\pwmRef_reg[15]_i_6__1_0 [12]),
        .I5(result10_in),
        .O(\pwmRef[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[12]_i_2__1 
       (.I0(\pwmRef[15]_i_27__1_0 [12]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[12]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[12]_i_3__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[13]_i_4__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[12]_i_4__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[12]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[12]_i_4__1 
       (.I0(\pwmRef[15]_i_54__1_n_0 ),
        .I1(\pwmRef[14]_i_5__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[15]_i_56__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[12]_i_5__1_n_0 ),
        .O(\pwmRef[12]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[12]_i_5__1 
       (.I0(result1[20]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[28]),
        .I4(\pwmRef[15]_i_50__1_0 [4]),
        .I5(result1[12]),
        .O(\pwmRef[12]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[13]_i_1__1 
       (.I0(\pwmRef_reg[15]_i_3__1_n_0 ),
        .I1(\pwmRef[13]_i_2__1_n_0 ),
        .I2(\pwmRef[13]_i_3__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__1_0 [13]),
        .I4(\pwmRef_reg[15]_i_6__1_0 [13]),
        .I5(result10_in),
        .O(\pwmRef[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[13]_i_2__1 
       (.I0(\pwmRef[15]_i_27__1_0 [13]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[13]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[13]_i_3__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[14]_i_4__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[13]_i_4__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[13]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[13]_i_4__1 
       (.I0(\pwmRef[15]_i_59__1_n_0 ),
        .I1(\pwmRef[15]_i_60__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[15]_i_58__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[13]_i_5__1_n_0 ),
        .O(\pwmRef[13]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[13]_i_5__1 
       (.I0(result1[21]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[29]),
        .I4(\pwmRef[15]_i_50__1_0 [4]),
        .I5(result1[13]),
        .O(\pwmRef[13]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[14]_i_1__1 
       (.I0(\pwmRef_reg[15]_i_3__1_n_0 ),
        .I1(\pwmRef[14]_i_2__1_n_0 ),
        .I2(\pwmRef[14]_i_3__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__1_0 [14]),
        .I4(\pwmRef_reg[15]_i_6__1_0 [14]),
        .I5(result10_in),
        .O(\pwmRef[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[14]_i_2__1 
       (.I0(\pwmRef[15]_i_27__1_0 [14]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[14]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[14]_i_3__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[15]_i_20__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[14]_i_4__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[14]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[14]_i_4__1 
       (.I0(\pwmRef[15]_i_55__1_n_0 ),
        .I1(\pwmRef[15]_i_56__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[15]_i_54__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[14]_i_5__1_n_0 ),
        .O(\pwmRef[14]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[14]_i_5__1 
       (.I0(result1[22]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[30]),
        .I4(\pwmRef[15]_i_50__1_0 [4]),
        .I5(result1[14]),
        .O(\pwmRef[14]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_100__1 
       (.I0(\pwmRef[15]_i_169__1_n_0 ),
        .I1(\pwmRef[15]_i_50__1_0 [1]),
        .I2(\pwmRef[15]_i_170__1_n_0 ),
        .O(\pwmRef[15]_i_100__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_101__1 
       (.I0(\pwmRef[15]_i_19__1_n_0 ),
        .I1(\pwmRef[15]_i_171__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[15]_i_174__1_n_0 ),
        .I4(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[15]_i_101__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_102__1 
       (.I0(\pwmRef[15]_i_173__1_n_0 ),
        .I1(\pwmRef[15]_i_50__1_0 [1]),
        .I2(\pwmRef[15]_i_175__1_n_0 ),
        .O(\pwmRef[15]_i_102__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_103__1 
       (.I0(\pwmRef[15]_i_19__1_n_0 ),
        .I1(\pwmRef[15]_i_173__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[15]_i_175__1_n_0 ),
        .I4(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[15]_i_103__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_104__1 
       (.I0(\pwmRef[15]_i_170__1_n_0 ),
        .I1(\pwmRef[15]_i_50__1_0 [1]),
        .I2(\pwmRef[15]_i_171__1_n_0 ),
        .O(\pwmRef[15]_i_104__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_106__1 
       (.I0(\lastError[30]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_48__1_0 [2]),
        .I2(\pwmRef_reg[15]_i_48__1_0 [3]),
        .I3(\lastError[31]_i_2__1_n_0 ),
        .O(\pwmRef[15]_i_106__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_107__1 
       (.I0(\lastError[28]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_48__1_0 [0]),
        .I2(\lastError[29]_i_1__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_48__1_0 [1]),
        .O(\pwmRef[15]_i_107__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_108__1 
       (.I0(\lastError[26]_i_1__1_n_0 ),
        .I1(result3__5[26]),
        .I2(\lastError[27]_i_1__1_n_0 ),
        .I3(result3__5[27]),
        .O(\pwmRef[15]_i_108__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_109__1 
       (.I0(\lastError[24]_i_1__1_n_0 ),
        .I1(result3__5[24]),
        .I2(\lastError[25]_i_1__1_n_0 ),
        .I3(result3__5[25]),
        .O(\pwmRef[15]_i_109__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_10__1 
       (.I0(\pwmRef[15]_i_44__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__1_0 [26]),
        .I2(\pwmRef_reg[15]_i_3__1_0 [27]),
        .I3(\pwmRef[15]_i_45__1_n_0 ),
        .O(\pwmRef[15]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_110__1 
       (.I0(\lastError[30]_i_1__1_n_0 ),
        .I1(\lastError[31]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_48__1_0 [3]),
        .I3(\pwmRef_reg[15]_i_48__1_0 [2]),
        .O(\pwmRef[15]_i_110__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_111__1 
       (.I0(\lastError[28]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_48__1_0 [1]),
        .I2(\lastError[29]_i_1__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_48__1_0 [0]),
        .O(\pwmRef[15]_i_111__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_112__1 
       (.I0(\lastError[26]_i_1__1_n_0 ),
        .I1(result3__5[27]),
        .I2(\lastError[27]_i_1__1_n_0 ),
        .I3(result3__5[26]),
        .O(\pwmRef[15]_i_112__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_113__1 
       (.I0(\lastError[24]_i_1__1_n_0 ),
        .I1(result3__5[25]),
        .I2(\lastError[25]_i_1__1_n_0 ),
        .I3(result3__5[24]),
        .O(\pwmRef[15]_i_113__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_115__1 
       (.I0(\lastError[30]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__1_0 [30]),
        .I2(\lastError[31]_i_2__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_49__1_0 [31]),
        .O(\pwmRef[15]_i_115__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_116__1 
       (.I0(\lastError[28]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__1_0 [28]),
        .I2(\pwmRef_reg[15]_i_49__1_0 [29]),
        .I3(\lastError[29]_i_1__1_n_0 ),
        .O(\pwmRef[15]_i_116__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_117__1 
       (.I0(\lastError[26]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__1_0 [26]),
        .I2(\pwmRef_reg[15]_i_49__1_0 [27]),
        .I3(\lastError[27]_i_1__1_n_0 ),
        .O(\pwmRef[15]_i_117__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_118__1 
       (.I0(\lastError[24]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__1_0 [24]),
        .I2(\pwmRef_reg[15]_i_49__1_0 [25]),
        .I3(\lastError[25]_i_1__1_n_0 ),
        .O(\pwmRef[15]_i_118__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_119__1 
       (.I0(\lastError[30]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__1_0 [31]),
        .I2(\lastError[31]_i_2__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_49__1_0 [30]),
        .O(\pwmRef[15]_i_119__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_11__1 
       (.I0(\pwmRef[15]_i_46__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__1_0 [24]),
        .I2(\pwmRef_reg[15]_i_3__1_0 [25]),
        .I3(\pwmRef[15]_i_47__1_n_0 ),
        .O(\pwmRef[15]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_120__1 
       (.I0(\lastError[28]_i_1__1_n_0 ),
        .I1(\lastError[29]_i_1__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__1_0 [29]),
        .I3(\pwmRef_reg[15]_i_49__1_0 [28]),
        .O(\pwmRef[15]_i_120__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_121__1 
       (.I0(\lastError[26]_i_1__1_n_0 ),
        .I1(\lastError[27]_i_1__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__1_0 [27]),
        .I3(\pwmRef_reg[15]_i_49__1_0 [26]),
        .O(\pwmRef[15]_i_121__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_122__1 
       (.I0(\lastError[24]_i_1__1_n_0 ),
        .I1(\lastError[25]_i_1__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__1_0 [25]),
        .I3(\pwmRef_reg[15]_i_49__1_0 [24]),
        .O(\pwmRef[15]_i_122__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwmRef[15]_i_123__1 
       (.I0(\pwmRef[15]_i_50__1_0 [28]),
        .I1(\pwmRef[15]_i_50__1_0 [25]),
        .I2(\pwmRef[15]_i_50__1_0 [31]),
        .I3(\pwmRef[15]_i_50__1_0 [27]),
        .O(\pwmRef[15]_i_123__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwmRef[15]_i_124__1 
       (.I0(\pwmRef[15]_i_50__1_0 [24]),
        .I1(\pwmRef[15]_i_50__1_0 [21]),
        .I2(\pwmRef[15]_i_50__1_0 [26]),
        .I3(\pwmRef[15]_i_50__1_0 [23]),
        .O(\pwmRef[15]_i_124__1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \pwmRef[15]_i_125__1 
       (.I0(\pwmRef[15]_i_50__1_0 [12]),
        .I1(\pwmRef[15]_i_50__1_0 [11]),
        .I2(\pwmRef[15]_i_50__1_0 [10]),
        .I3(\pwmRef[15]_i_50__1_0 [9]),
        .O(\pwmRef[15]_i_125__1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \pwmRef[15]_i_126__1 
       (.I0(\pwmRef[15]_i_50__1_0 [16]),
        .I1(\pwmRef[15]_i_50__1_0 [15]),
        .I2(\pwmRef[15]_i_50__1_0 [14]),
        .I3(\pwmRef[15]_i_50__1_0 [13]),
        .O(\pwmRef[15]_i_126__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_12__1 
       (.I0(\pwmRef[15]_i_40__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__1_0 [31]),
        .I2(\pwmRef[15]_i_41__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__1_0 [30]),
        .O(\pwmRef[15]_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_131__1 
       (.I0(result3__0__0[29]),
        .I1(result30_in[29]),
        .O(\pwmRef[15]_i_131__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_132__1 
       (.I0(result3__0__0[28]),
        .I1(result30_in[28]),
        .O(\pwmRef[15]_i_132__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_133__1 
       (.I0(result3__0__0[27]),
        .I1(result30_in[27]),
        .O(\pwmRef[15]_i_133__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_134__1 
       (.I0(result30_in[30]),
        .I1(result3__0__0[30]),
        .I2(result3__0__0[31]),
        .I3(result30_in[31]),
        .O(\pwmRef[15]_i_134__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_135__1 
       (.I0(result30_in[29]),
        .I1(result3__0__0[29]),
        .I2(result3__0__0[30]),
        .I3(result30_in[30]),
        .O(\pwmRef[15]_i_135__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_136__1 
       (.I0(result30_in[28]),
        .I1(result3__0__0[28]),
        .I2(result3__0__0[29]),
        .I3(result30_in[29]),
        .O(\pwmRef[15]_i_136__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_137__1 
       (.I0(result30_in[27]),
        .I1(result3__0__0[27]),
        .I2(result3__0__0[28]),
        .I3(result30_in[28]),
        .O(\pwmRef[15]_i_137__1_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_139__1 
       (.I0(\pwmRef[14]_i_3__1_n_0 ),
        .I1(\pwmRef[14]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [14]),
        .I3(\pwmRef[15]_i_5__1_n_0 ),
        .I4(\pwmRef[15]_i_4__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [15]),
        .O(\pwmRef[15]_i_139__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_13__1 
       (.I0(\pwmRef[15]_i_42__1_n_0 ),
        .I1(\pwmRef[15]_i_43__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__1_0 [29]),
        .I3(\pwmRef_reg[15]_i_3__1_0 [28]),
        .O(\pwmRef[15]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_140__1 
       (.I0(\pwmRef[12]_i_3__1_n_0 ),
        .I1(\pwmRef[12]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [12]),
        .I3(\pwmRef[13]_i_3__1_n_0 ),
        .I4(\pwmRef[13]_i_2__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [13]),
        .O(\pwmRef[15]_i_140__1_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_141__1 
       (.I0(\pwmRef[10]_i_3__1_n_0 ),
        .I1(\pwmRef[10]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [10]),
        .I3(\pwmRef[11]_i_3__1_n_0 ),
        .I4(\pwmRef[11]_i_2__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [11]),
        .O(\pwmRef[15]_i_141__1_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_142__1 
       (.I0(\pwmRef[8]_i_3__1_n_0 ),
        .I1(\pwmRef[8]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [8]),
        .I3(\pwmRef[9]_i_3__1_n_0 ),
        .I4(\pwmRef[9]_i_2__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [9]),
        .O(\pwmRef[15]_i_142__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_143__1 
       (.I0(\pwmRef[14]_i_3__1_n_0 ),
        .I1(\pwmRef[14]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [15]),
        .I3(\pwmRef[15]_i_5__1_n_0 ),
        .I4(\pwmRef[15]_i_4__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [14]),
        .O(\pwmRef[15]_i_143__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_144__1 
       (.I0(\pwmRef[12]_i_3__1_n_0 ),
        .I1(\pwmRef[12]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [13]),
        .I3(\pwmRef[13]_i_3__1_n_0 ),
        .I4(\pwmRef[13]_i_2__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [12]),
        .O(\pwmRef[15]_i_144__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_145__1 
       (.I0(\pwmRef[10]_i_3__1_n_0 ),
        .I1(\pwmRef[10]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [11]),
        .I3(\pwmRef[11]_i_3__1_n_0 ),
        .I4(\pwmRef[11]_i_2__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [10]),
        .O(\pwmRef[15]_i_145__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_146__1 
       (.I0(\pwmRef[8]_i_3__1_n_0 ),
        .I1(\pwmRef[8]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [9]),
        .I3(\pwmRef[9]_i_3__1_n_0 ),
        .I4(\pwmRef[9]_i_2__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [8]),
        .O(\pwmRef[15]_i_146__1_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_147__1 
       (.I0(\pwmRef[6]_i_3__1_n_0 ),
        .I1(\pwmRef[6]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__1_0 [6]),
        .I3(\pwmRef_reg[15]_i_3__1_0 [7]),
        .I4(\pwmRef[7]_i_3__1_n_0 ),
        .I5(\pwmRef[7]_i_2__1_n_0 ),
        .O(\pwmRef[15]_i_147__1_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_148__1 
       (.I0(\pwmRef[4]_i_3__1_n_0 ),
        .I1(\pwmRef[4]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__1_0 [4]),
        .I3(\pwmRef_reg[15]_i_3__1_0 [5]),
        .I4(\pwmRef[5]_i_3__1_n_0 ),
        .I5(\pwmRef[5]_i_2__1_n_0 ),
        .O(\pwmRef[15]_i_148__1_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_149__1 
       (.I0(\pwmRef[2]_i_3__1_n_0 ),
        .I1(\pwmRef[2]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__1_0 [2]),
        .I3(\pwmRef_reg[15]_i_3__1_0 [3]),
        .I4(\pwmRef[3]_i_3__1_n_0 ),
        .I5(\pwmRef[3]_i_2__1_n_0 ),
        .O(\pwmRef[15]_i_149__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_14__1 
       (.I0(\pwmRef[15]_i_44__1_n_0 ),
        .I1(\pwmRef[15]_i_45__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__1_0 [27]),
        .I3(\pwmRef_reg[15]_i_3__1_0 [26]),
        .O(\pwmRef[15]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_150__1 
       (.I0(\pwmRef[0]_i_3__1_n_0 ),
        .I1(\pwmRef[0]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__1_0 [0]),
        .I3(\pwmRef_reg[15]_i_3__1_0 [1]),
        .I4(\pwmRef[1]_i_3__1_n_0 ),
        .I5(\pwmRef[1]_i_2__1_n_0 ),
        .O(\pwmRef[15]_i_150__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_151__1 
       (.I0(\pwmRef[6]_i_3__1_n_0 ),
        .I1(\pwmRef[6]_i_2__1_n_0 ),
        .I2(\pwmRef[7]_i_3__1_n_0 ),
        .I3(\pwmRef[7]_i_2__1_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__1_0 [7]),
        .I5(\pwmRef_reg[15]_i_3__1_0 [6]),
        .O(\pwmRef[15]_i_151__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_152__1 
       (.I0(\pwmRef[4]_i_3__1_n_0 ),
        .I1(\pwmRef[4]_i_2__1_n_0 ),
        .I2(\pwmRef[5]_i_3__1_n_0 ),
        .I3(\pwmRef[5]_i_2__1_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__1_0 [5]),
        .I5(\pwmRef_reg[15]_i_3__1_0 [4]),
        .O(\pwmRef[15]_i_152__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_153__1 
       (.I0(\pwmRef[2]_i_3__1_n_0 ),
        .I1(\pwmRef[2]_i_2__1_n_0 ),
        .I2(\pwmRef[3]_i_3__1_n_0 ),
        .I3(\pwmRef[3]_i_2__1_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__1_0 [3]),
        .I5(\pwmRef_reg[15]_i_3__1_0 [2]),
        .O(\pwmRef[15]_i_153__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_154__1 
       (.I0(\pwmRef[0]_i_3__1_n_0 ),
        .I1(\pwmRef[0]_i_2__1_n_0 ),
        .I2(\pwmRef[1]_i_3__1_n_0 ),
        .I3(\pwmRef[1]_i_2__1_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__1_0 [1]),
        .I5(\pwmRef_reg[15]_i_3__1_0 [0]),
        .O(\pwmRef[15]_i_154__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pwmRef[15]_i_155__1 
       (.I0(\pwmRef[15]_i_174__1_n_0 ),
        .I1(\pwmRef[15]_i_50__1_0 [1]),
        .I2(\pwmRef[15]_i_240__1_n_0 ),
        .I3(\pwmRef[15]_i_50__1_0 [2]),
        .I4(\pwmRef[15]_i_53__1_n_0 ),
        .O(\pwmRef[15]_i_155__1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \pwmRef[15]_i_156__1 
       (.I0(\pwmRef[15]_i_17__1_n_0 ),
        .I1(\pwmRef[15]_i_241__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[15]_i_175__1_n_0 ),
        .O(\pwmRef[15]_i_156__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_157__1 
       (.I0(\pwmRef[15]_i_27__1_0 [22]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_157__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_158__1 
       (.I0(\pwmRef[15]_i_19__1_n_0 ),
        .I1(\pwmRef[15]_i_175__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[15]_i_241__1_n_0 ),
        .I4(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[15]_i_158__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_159__1 
       (.I0(\pwmRef[15]_i_171__1_n_0 ),
        .I1(\pwmRef[15]_i_50__1_0 [1]),
        .I2(\pwmRef[15]_i_174__1_n_0 ),
        .O(\pwmRef[15]_i_159__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_15__1 
       (.I0(\pwmRef[15]_i_46__1_n_0 ),
        .I1(\pwmRef[15]_i_47__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__1_0 [25]),
        .I3(\pwmRef_reg[15]_i_3__1_0 [24]),
        .O(\pwmRef[15]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_160__1 
       (.I0(\pwmRef[15]_i_240__1_n_0 ),
        .I1(\pwmRef[15]_i_53__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[15]_i_242__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[15]_i_55__1_n_0 ),
        .O(\pwmRef[15]_i_160__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \pwmRef[15]_i_161__1 
       (.I0(\pwmRef[15]_i_17__1_n_0 ),
        .I1(\pwmRef[15]_i_57__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [2]),
        .I3(\pwmRef[15]_i_243__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [1]),
        .I5(\pwmRef[15]_i_241__1_n_0 ),
        .O(\pwmRef[15]_i_161__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_162__1 
       (.I0(\pwmRef[15]_i_27__1_0 [20]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_162__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pwmRef[15]_i_163__1 
       (.I0(\pwmRef[15]_i_241__1_n_0 ),
        .I1(\pwmRef[15]_i_50__1_0 [1]),
        .I2(\pwmRef[15]_i_243__1_n_0 ),
        .I3(\pwmRef[15]_i_50__1_0 [2]),
        .I4(\pwmRef[15]_i_57__1_n_0 ),
        .O(\pwmRef[15]_i_163__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \pwmRef[15]_i_164__1 
       (.I0(\pwmRef[15]_i_17__1_n_0 ),
        .I1(\pwmRef[15]_i_53__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [2]),
        .I3(\pwmRef[15]_i_240__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [1]),
        .I5(\pwmRef[15]_i_174__1_n_0 ),
        .O(\pwmRef[15]_i_164__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_165__1 
       (.I0(\pwmRef[15]_i_27__1_0 [21]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_165__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_166__1 
       (.I0(\pwmRef[15]_i_243__1_n_0 ),
        .I1(\pwmRef[15]_i_57__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[15]_i_244__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[15]_i_59__1_n_0 ),
        .O(\pwmRef[15]_i_166__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_167__1 
       (.I0(\pwmRef[15]_i_242__1_n_0 ),
        .I1(\pwmRef[15]_i_55__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[15]_i_53__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[15]_i_54__1_n_0 ),
        .O(\pwmRef[15]_i_167__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_168__1 
       (.I0(\pwmRef[15]_i_244__1_n_0 ),
        .I1(\pwmRef[15]_i_59__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[15]_i_57__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[15]_i_58__1_n_0 ),
        .O(\pwmRef[15]_i_168__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \pwmRef[15]_i_169__1 
       (.I0(result1[30]),
        .I1(\pwmRef[15]_i_50__1_0 [4]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(\pwmRef[15]_i_50__1_0 [2]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_169__1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBFBF00)) 
    \pwmRef[15]_i_16__1 
       (.I0(\lastError_reg[0]_0 ),
        .I1(\lastError_reg[0]_1 ),
        .I2(\lastError_reg[0]_2 ),
        .I3(\pwmRef_reg[15]_i_48__1_n_0 ),
        .I4(\pwmRef_reg[15]_i_49__1_n_0 ),
        .O(\pwmRef[15]_i_16__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \pwmRef[15]_i_170__1 
       (.I0(result1[28]),
        .I1(\pwmRef[15]_i_50__1_0 [4]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(\pwmRef[15]_i_50__1_0 [2]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_170__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \pwmRef[15]_i_171__1 
       (.I0(result1[30]),
        .I1(\pwmRef[15]_i_50__1_0 [2]),
        .I2(result1[26]),
        .I3(\pwmRef[15]_i_50__1_0 [4]),
        .I4(\pwmRef[15]_i_50__1_0 [3]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_171__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \pwmRef[15]_i_172__1 
       (.I0(result1[29]),
        .I1(\pwmRef[15]_i_50__1_0 [4]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(\pwmRef[15]_i_50__1_0 [2]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_172__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \pwmRef[15]_i_173__1 
       (.I0(result1[27]),
        .I1(\pwmRef[15]_i_50__1_0 [4]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(\pwmRef[15]_i_50__1_0 [2]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_173__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \pwmRef[15]_i_174__1 
       (.I0(result1[28]),
        .I1(\pwmRef[15]_i_50__1_0 [2]),
        .I2(result1[24]),
        .I3(\pwmRef[15]_i_50__1_0 [4]),
        .I4(\pwmRef[15]_i_50__1_0 [3]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_174__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \pwmRef[15]_i_175__1 
       (.I0(result1[29]),
        .I1(\pwmRef[15]_i_50__1_0 [2]),
        .I2(result1[25]),
        .I3(\pwmRef[15]_i_50__1_0 [4]),
        .I4(\pwmRef[15]_i_50__1_0 [3]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_175__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_177__1 
       (.I0(\lastError[22]_i_1__1_n_0 ),
        .I1(result3__5[22]),
        .I2(\lastError[23]_i_1__1_n_0 ),
        .I3(result3__5[23]),
        .O(\pwmRef[15]_i_177__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_178__1 
       (.I0(\lastError[20]_i_1__1_n_0 ),
        .I1(result3__5[20]),
        .I2(\lastError[21]_i_1__1_n_0 ),
        .I3(result3__5[21]),
        .O(\pwmRef[15]_i_178__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_179__1 
       (.I0(\lastError[18]_i_1__1_n_0 ),
        .I1(result3__5[18]),
        .I2(\lastError[19]_i_1__1_n_0 ),
        .I3(result3__5[19]),
        .O(\pwmRef[15]_i_179__1_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \pwmRef[15]_i_17__1 
       (.I0(\pwmRef[15]_i_50__1_n_0 ),
        .I1(\pwmRef[15]_i_51__1_n_0 ),
        .I2(\pwmRef[15]_i_52__1_n_0 ),
        .I3(\pwmRef[15]_i_50__1_0 [0]),
        .O(\pwmRef[15]_i_17__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_180__1 
       (.I0(\lastError[16]_i_1__1_n_0 ),
        .I1(result3__5[16]),
        .I2(\lastError[17]_i_1__1_n_0 ),
        .I3(result3__5[17]),
        .O(\pwmRef[15]_i_180__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_181__1 
       (.I0(\lastError[22]_i_1__1_n_0 ),
        .I1(result3__5[23]),
        .I2(\lastError[23]_i_1__1_n_0 ),
        .I3(result3__5[22]),
        .O(\pwmRef[15]_i_181__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_182__1 
       (.I0(\lastError[20]_i_1__1_n_0 ),
        .I1(result3__5[21]),
        .I2(\lastError[21]_i_1__1_n_0 ),
        .I3(result3__5[20]),
        .O(\pwmRef[15]_i_182__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_183__1 
       (.I0(\lastError[18]_i_1__1_n_0 ),
        .I1(result3__5[19]),
        .I2(\lastError[19]_i_1__1_n_0 ),
        .I3(result3__5[18]),
        .O(\pwmRef[15]_i_183__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_184__1 
       (.I0(\lastError[16]_i_1__1_n_0 ),
        .I1(result3__5[17]),
        .I2(\lastError[17]_i_1__1_n_0 ),
        .I3(result3__5[16]),
        .O(\pwmRef[15]_i_184__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_188__1 
       (.I0(\lastError[22]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__1_0 [22]),
        .I2(\pwmRef_reg[15]_i_49__1_0 [23]),
        .I3(\lastError[23]_i_1__1_n_0 ),
        .O(\pwmRef[15]_i_188__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_189__1 
       (.I0(\lastError[20]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__1_0 [20]),
        .I2(\pwmRef_reg[15]_i_49__1_0 [21]),
        .I3(\lastError[21]_i_1__1_n_0 ),
        .O(\pwmRef[15]_i_189__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_18__1 
       (.I0(\pwmRef[15]_i_53__1_n_0 ),
        .I1(\pwmRef[15]_i_54__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[15]_i_55__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[15]_i_56__1_n_0 ),
        .O(\pwmRef[15]_i_18__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_190__1 
       (.I0(\lastError[18]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__1_0 [18]),
        .I2(\pwmRef_reg[15]_i_49__1_0 [19]),
        .I3(\lastError[19]_i_1__1_n_0 ),
        .O(\pwmRef[15]_i_190__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_191__1 
       (.I0(\lastError[16]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__1_0 [16]),
        .I2(\pwmRef_reg[15]_i_49__1_0 [17]),
        .I3(\lastError[17]_i_1__1_n_0 ),
        .O(\pwmRef[15]_i_191__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_192__1 
       (.I0(\lastError[22]_i_1__1_n_0 ),
        .I1(\lastError[23]_i_1__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__1_0 [23]),
        .I3(\pwmRef_reg[15]_i_49__1_0 [22]),
        .O(\pwmRef[15]_i_192__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_193__1 
       (.I0(\lastError[20]_i_1__1_n_0 ),
        .I1(\lastError[21]_i_1__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__1_0 [21]),
        .I3(\pwmRef_reg[15]_i_49__1_0 [20]),
        .O(\pwmRef[15]_i_193__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_194__1 
       (.I0(\lastError[18]_i_1__1_n_0 ),
        .I1(\lastError[19]_i_1__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__1_0 [19]),
        .I3(\pwmRef_reg[15]_i_49__1_0 [18]),
        .O(\pwmRef[15]_i_194__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_195__1 
       (.I0(\lastError[16]_i_1__1_n_0 ),
        .I1(\lastError[17]_i_1__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__1_0 [17]),
        .I3(\pwmRef_reg[15]_i_49__1_0 [16]),
        .O(\pwmRef[15]_i_195__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_196__1 
       (.I0(result3__0__0[22]),
        .I1(result30_in[22]),
        .O(\pwmRef[15]_i_196__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_197__1 
       (.I0(result3__0__0[21]),
        .I1(result30_in[21]),
        .O(\pwmRef[15]_i_197__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_198__1 
       (.I0(result3__0__0[20]),
        .I1(result30_in[20]),
        .O(\pwmRef[15]_i_198__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_199__1 
       (.I0(result3__0__0[19]),
        .I1(result30_in[19]),
        .O(\pwmRef[15]_i_199__1_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \pwmRef[15]_i_19__1 
       (.I0(\pwmRef[15]_i_50__1_0 [0]),
        .I1(\pwmRef[15]_i_50__1_n_0 ),
        .I2(\pwmRef[15]_i_51__1_n_0 ),
        .I3(\pwmRef[15]_i_52__1_n_0 ),
        .O(\pwmRef[15]_i_19__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \pwmRef[15]_i_1__1 
       (.I0(update_controller_prev_i_1__0_n_0),
        .I1(update_controller_prev),
        .O(\pwmRef[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_200__1 
       (.I0(result30_in[22]),
        .I1(result3__0__0[22]),
        .I2(result3__0__0[23]),
        .I3(result30_in[23]),
        .O(\pwmRef[15]_i_200__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_201__1 
       (.I0(result30_in[21]),
        .I1(result3__0__0[21]),
        .I2(result3__0__0[22]),
        .I3(result30_in[22]),
        .O(\pwmRef[15]_i_201__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_202__1 
       (.I0(result30_in[20]),
        .I1(result3__0__0[20]),
        .I2(result3__0__0[21]),
        .I3(result30_in[21]),
        .O(\pwmRef[15]_i_202__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_203__1 
       (.I0(result30_in[19]),
        .I1(result3__0__0[19]),
        .I2(result3__0__0[20]),
        .I3(result30_in[20]),
        .O(\pwmRef[15]_i_203__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_204__1 
       (.I0(result3__0__0[26]),
        .I1(result30_in[26]),
        .O(\pwmRef[15]_i_204__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_205__1 
       (.I0(result3__0__0[25]),
        .I1(result30_in[25]),
        .O(\pwmRef[15]_i_205__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_206__1 
       (.I0(result3__0__0[24]),
        .I1(result30_in[24]),
        .O(\pwmRef[15]_i_206__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_207__1 
       (.I0(result3__0__0[23]),
        .I1(result30_in[23]),
        .O(\pwmRef[15]_i_207__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_208__1 
       (.I0(result30_in[26]),
        .I1(result3__0__0[26]),
        .I2(result3__0__0[27]),
        .I3(result30_in[27]),
        .O(\pwmRef[15]_i_208__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_209__1 
       (.I0(result30_in[25]),
        .I1(result3__0__0[25]),
        .I2(result3__0__0[26]),
        .I3(result30_in[26]),
        .O(\pwmRef[15]_i_209__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_20__1 
       (.I0(\pwmRef[15]_i_57__1_n_0 ),
        .I1(\pwmRef[15]_i_58__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[15]_i_59__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[15]_i_60__1_n_0 ),
        .O(\pwmRef[15]_i_20__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_210__1 
       (.I0(result30_in[24]),
        .I1(result3__0__0[24]),
        .I2(result3__0__0[25]),
        .I3(result30_in[25]),
        .O(\pwmRef[15]_i_210__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_211__1 
       (.I0(result30_in[23]),
        .I1(result3__0__0[23]),
        .I2(result3__0__0[24]),
        .I3(result30_in[24]),
        .O(\pwmRef[15]_i_211__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_212__1 
       (.I0(result3__0__0[18]),
        .I1(result30_in[18]),
        .O(\pwmRef[15]_i_212__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_213__1 
       (.I0(result3__0__0[17]),
        .I1(result30_in[17]),
        .O(\pwmRef[15]_i_213__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_214__1 
       (.I0(result3__0__0[16]),
        .I1(result30_in[16]),
        .O(\pwmRef[15]_i_214__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_215__1 
       (.I0(result3__0_n_90),
        .I1(p_1_in1_in[15]),
        .O(\pwmRef[15]_i_215__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_216__1 
       (.I0(result30_in[18]),
        .I1(result3__0__0[18]),
        .I2(result3__0__0[19]),
        .I3(result30_in[19]),
        .O(\pwmRef[15]_i_216__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_217__1 
       (.I0(result30_in[17]),
        .I1(result3__0__0[17]),
        .I2(result3__0__0[18]),
        .I3(result30_in[18]),
        .O(\pwmRef[15]_i_217__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_218__1 
       (.I0(result30_in[16]),
        .I1(result3__0__0[16]),
        .I2(result3__0__0[17]),
        .I3(result30_in[17]),
        .O(\pwmRef[15]_i_218__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_219__1 
       (.I0(p_1_in1_in[15]),
        .I1(result3__0_n_90),
        .I2(result3__0__0[16]),
        .I3(result30_in[16]),
        .O(\pwmRef[15]_i_219__1_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \pwmRef[15]_i_21__1 
       (.I0(result1[31]),
        .I1(\pwmRef[15]_i_50__1_n_0 ),
        .I2(\pwmRef[15]_i_51__1_n_0 ),
        .I3(\pwmRef[15]_i_52__1_n_0 ),
        .O(\pwmRef[15]_i_21__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_220__1 
       (.I0(result3__0_n_91),
        .I1(p_1_in1_in[14]),
        .O(\pwmRef[15]_i_220__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_221__1 
       (.I0(result3__0_n_92),
        .I1(p_1_in1_in[13]),
        .O(\pwmRef[15]_i_221__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_222__1 
       (.I0(result3__0_n_93),
        .I1(p_1_in1_in[12]),
        .O(\pwmRef[15]_i_222__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_223__1 
       (.I0(result3__0_n_94),
        .I1(p_1_in1_in[11]),
        .O(\pwmRef[15]_i_223__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_224__1 
       (.I0(p_1_in1_in[14]),
        .I1(result3__0_n_91),
        .I2(result3__0_n_90),
        .I3(p_1_in1_in[15]),
        .O(\pwmRef[15]_i_224__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_225__1 
       (.I0(p_1_in1_in[13]),
        .I1(result3__0_n_92),
        .I2(result3__0_n_91),
        .I3(p_1_in1_in[14]),
        .O(\pwmRef[15]_i_225__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_226__1 
       (.I0(p_1_in1_in[12]),
        .I1(result3__0_n_93),
        .I2(result3__0_n_92),
        .I3(p_1_in1_in[13]),
        .O(\pwmRef[15]_i_226__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_227__1 
       (.I0(p_1_in1_in[11]),
        .I1(result3__0_n_94),
        .I2(result3__0_n_93),
        .I3(p_1_in1_in[12]),
        .O(\pwmRef[15]_i_227__1_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_232__1 
       (.I0(\pwmRef[6]_i_3__1_n_0 ),
        .I1(\pwmRef[6]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [6]),
        .I3(\pwmRef[7]_i_3__1_n_0 ),
        .I4(\pwmRef[7]_i_2__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [7]),
        .O(\pwmRef[15]_i_232__1_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_233__1 
       (.I0(\pwmRef[4]_i_3__1_n_0 ),
        .I1(\pwmRef[4]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [4]),
        .I3(\pwmRef[5]_i_3__1_n_0 ),
        .I4(\pwmRef[5]_i_2__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [5]),
        .O(\pwmRef[15]_i_233__1_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_234__1 
       (.I0(\pwmRef[2]_i_3__1_n_0 ),
        .I1(\pwmRef[2]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [2]),
        .I3(\pwmRef[3]_i_3__1_n_0 ),
        .I4(\pwmRef[3]_i_2__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [3]),
        .O(\pwmRef[15]_i_234__1_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_235__1 
       (.I0(\pwmRef[0]_i_3__1_n_0 ),
        .I1(\pwmRef[0]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [0]),
        .I3(\pwmRef[1]_i_3__1_n_0 ),
        .I4(\pwmRef[1]_i_2__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [1]),
        .O(\pwmRef[15]_i_235__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_236__1 
       (.I0(\pwmRef[6]_i_3__1_n_0 ),
        .I1(\pwmRef[6]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [7]),
        .I3(\pwmRef[7]_i_3__1_n_0 ),
        .I4(\pwmRef[7]_i_2__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [6]),
        .O(\pwmRef[15]_i_236__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_237__1 
       (.I0(\pwmRef[4]_i_3__1_n_0 ),
        .I1(\pwmRef[4]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [5]),
        .I3(\pwmRef[5]_i_3__1_n_0 ),
        .I4(\pwmRef[5]_i_2__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [4]),
        .O(\pwmRef[15]_i_237__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_238__1 
       (.I0(\pwmRef[2]_i_3__1_n_0 ),
        .I1(\pwmRef[2]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [3]),
        .I3(\pwmRef[3]_i_3__1_n_0 ),
        .I4(\pwmRef[3]_i_2__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [2]),
        .O(\pwmRef[15]_i_238__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_239__1 
       (.I0(\pwmRef[0]_i_3__1_n_0 ),
        .I1(\pwmRef[0]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [1]),
        .I3(\pwmRef[1]_i_3__1_n_0 ),
        .I4(\pwmRef[1]_i_2__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [0]),
        .O(\pwmRef[15]_i_239__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_23__1 
       (.I0(\pwmRef[15]_i_40__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__1_0 [30]),
        .I2(\pwmRef_reg[15]_i_6__1_0 [31]),
        .I3(\pwmRef[15]_i_41__1_n_0 ),
        .O(\pwmRef[15]_i_23__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pwmRef[15]_i_240__1 
       (.I0(result1[26]),
        .I1(\pwmRef[15]_i_50__1_0 [4]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[31]),
        .O(\pwmRef[15]_i_240__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \pwmRef[15]_i_241__1 
       (.I0(result1[27]),
        .I1(\pwmRef[15]_i_50__1_0 [2]),
        .I2(result1[23]),
        .I3(\pwmRef[15]_i_50__1_0 [4]),
        .I4(\pwmRef[15]_i_50__1_0 [3]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_241__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pwmRef[15]_i_242__1 
       (.I0(result1[24]),
        .I1(\pwmRef[15]_i_50__1_0 [4]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[31]),
        .O(\pwmRef[15]_i_242__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pwmRef[15]_i_243__1 
       (.I0(result1[25]),
        .I1(\pwmRef[15]_i_50__1_0 [4]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[31]),
        .O(\pwmRef[15]_i_243__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pwmRef[15]_i_244__1 
       (.I0(result1[23]),
        .I1(\pwmRef[15]_i_50__1_0 [4]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[31]),
        .O(\pwmRef[15]_i_244__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_246__1 
       (.I0(\lastError[14]_i_1__1_n_0 ),
        .I1(result3__5[14]),
        .I2(\lastError[15]_i_1__1_n_0 ),
        .I3(result3__5[15]),
        .O(\pwmRef[15]_i_246__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_247__1 
       (.I0(\lastError[12]_i_1__1_n_0 ),
        .I1(result3__5[12]),
        .I2(\lastError[13]_i_1__1_n_0 ),
        .I3(result3__5[13]),
        .O(\pwmRef[15]_i_247__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_248__1 
       (.I0(\lastError[10]_i_1__1_n_0 ),
        .I1(result3__5[10]),
        .I2(\lastError[11]_i_1__1_n_0 ),
        .I3(result3__5[11]),
        .O(\pwmRef[15]_i_248__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_249__1 
       (.I0(\lastError[8]_i_1__1_n_0 ),
        .I1(result3__5[8]),
        .I2(\lastError[9]_i_1__1_n_0 ),
        .I3(result3__5[9]),
        .O(\pwmRef[15]_i_249__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_24__1 
       (.I0(\pwmRef[15]_i_42__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__1_0 [28]),
        .I2(\pwmRef[15]_i_43__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__1_0 [29]),
        .O(\pwmRef[15]_i_24__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_250__1 
       (.I0(\lastError[14]_i_1__1_n_0 ),
        .I1(result3__5[15]),
        .I2(\lastError[15]_i_1__1_n_0 ),
        .I3(result3__5[14]),
        .O(\pwmRef[15]_i_250__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_251__1 
       (.I0(\lastError[12]_i_1__1_n_0 ),
        .I1(result3__5[13]),
        .I2(\lastError[13]_i_1__1_n_0 ),
        .I3(result3__5[12]),
        .O(\pwmRef[15]_i_251__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_252__1 
       (.I0(\lastError[10]_i_1__1_n_0 ),
        .I1(result3__5[11]),
        .I2(\lastError[11]_i_1__1_n_0 ),
        .I3(result3__5[10]),
        .O(\pwmRef[15]_i_252__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_253__1 
       (.I0(\lastError[8]_i_1__1_n_0 ),
        .I1(result3__5[9]),
        .I2(\lastError[9]_i_1__1_n_0 ),
        .I3(result3__5[8]),
        .O(\pwmRef[15]_i_253__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_25__1 
       (.I0(\pwmRef[15]_i_44__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__1_0 [26]),
        .I2(\pwmRef[15]_i_45__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__1_0 [27]),
        .O(\pwmRef[15]_i_25__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_260__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [27]),
        .O(\pwmRef[15]_i_260__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_261__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [26]),
        .O(\pwmRef[15]_i_261__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_262__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [25]),
        .O(\pwmRef[15]_i_262__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_263__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [24]),
        .O(\pwmRef[15]_i_263__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_265__1 
       (.I0(\lastError[14]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__1_0 [14]),
        .I2(\pwmRef_reg[15]_i_49__1_0 [15]),
        .I3(\lastError[15]_i_1__1_n_0 ),
        .O(\pwmRef[15]_i_265__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_266__1 
       (.I0(\lastError[12]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__1_0 [12]),
        .I2(\pwmRef_reg[15]_i_49__1_0 [13]),
        .I3(\lastError[13]_i_1__1_n_0 ),
        .O(\pwmRef[15]_i_266__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_267__1 
       (.I0(\lastError[10]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__1_0 [10]),
        .I2(\pwmRef_reg[15]_i_49__1_0 [11]),
        .I3(\lastError[11]_i_1__1_n_0 ),
        .O(\pwmRef[15]_i_267__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_268__1 
       (.I0(\lastError[8]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__1_0 [8]),
        .I2(\pwmRef_reg[15]_i_49__1_0 [9]),
        .I3(\lastError[9]_i_1__1_n_0 ),
        .O(\pwmRef[15]_i_268__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_269__1 
       (.I0(\lastError[14]_i_1__1_n_0 ),
        .I1(\lastError[15]_i_1__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__1_0 [15]),
        .I3(\pwmRef_reg[15]_i_49__1_0 [14]),
        .O(\pwmRef[15]_i_269__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_26__1 
       (.I0(\pwmRef[15]_i_46__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__1_0 [24]),
        .I2(\pwmRef[15]_i_47__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__1_0 [25]),
        .O(\pwmRef[15]_i_26__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_270__1 
       (.I0(\lastError[12]_i_1__1_n_0 ),
        .I1(\lastError[13]_i_1__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__1_0 [13]),
        .I3(\pwmRef_reg[15]_i_49__1_0 [12]),
        .O(\pwmRef[15]_i_270__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_271__1 
       (.I0(\lastError[10]_i_1__1_n_0 ),
        .I1(\lastError[11]_i_1__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__1_0 [11]),
        .I3(\pwmRef_reg[15]_i_49__1_0 [10]),
        .O(\pwmRef[15]_i_271__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_272__1 
       (.I0(\lastError[8]_i_1__1_n_0 ),
        .I1(\lastError[9]_i_1__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__1_0 [9]),
        .I3(\pwmRef_reg[15]_i_49__1_0 [8]),
        .O(\pwmRef[15]_i_272__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_277__1 
       (.I0(result3__1_n_91),
        .I1(result3_n_91),
        .O(\pwmRef[15]_i_277__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_278__1 
       (.I0(result3__1_n_92),
        .I1(result3_n_92),
        .O(\pwmRef[15]_i_278__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_279__1 
       (.I0(result3__1_n_93),
        .I1(result3_n_93),
        .O(\pwmRef[15]_i_279__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_27__1 
       (.I0(\pwmRef[15]_i_40__1_n_0 ),
        .I1(\pwmRef[15]_i_41__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [31]),
        .I3(\pwmRef_reg[15]_i_6__1_0 [30]),
        .O(\pwmRef[15]_i_27__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_280__1 
       (.I0(result3__1_n_94),
        .I1(result3_n_94),
        .O(\pwmRef[15]_i_280__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_281__1 
       (.I0(p_1_in1_in[31]),
        .I1(p_0_in0_in[31]),
        .O(\pwmRef[15]_i_281__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_282__1 
       (.I0(p_1_in1_in[30]),
        .I1(p_0_in0_in[30]),
        .O(\pwmRef[15]_i_282__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_283__1 
       (.I0(p_1_in1_in[29]),
        .I1(p_0_in0_in[29]),
        .O(\pwmRef[15]_i_283__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_284__1 
       (.I0(p_1_in1_in[28]),
        .I1(p_0_in0_in[28]),
        .O(\pwmRef[15]_i_284__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_285__1 
       (.I0(result3__1_n_95),
        .I1(result3_n_95),
        .O(\pwmRef[15]_i_285__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_286__1 
       (.I0(result3__1_n_96),
        .I1(result3_n_96),
        .O(\pwmRef[15]_i_286__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_287__1 
       (.I0(result3__1_n_97),
        .I1(result3_n_97),
        .O(\pwmRef[15]_i_287__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_288__1 
       (.I0(result3__1_n_98),
        .I1(result3_n_98),
        .O(\pwmRef[15]_i_288__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_289__1 
       (.I0(p_1_in1_in[27]),
        .I1(p_0_in0_in[27]),
        .O(\pwmRef[15]_i_289__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_28__1 
       (.I0(\pwmRef[15]_i_42__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__1_0 [29]),
        .I2(\pwmRef[15]_i_43__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__1_0 [28]),
        .O(\pwmRef[15]_i_28__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_290__1 
       (.I0(p_1_in1_in[26]),
        .I1(p_0_in0_in[26]),
        .O(\pwmRef[15]_i_290__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_291__1 
       (.I0(p_1_in1_in[25]),
        .I1(p_0_in0_in[25]),
        .O(\pwmRef[15]_i_291__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_292__1 
       (.I0(p_1_in1_in[24]),
        .I1(p_0_in0_in[24]),
        .O(\pwmRef[15]_i_292__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_293__1 
       (.I0(\lastError[6]_i_1__1_n_0 ),
        .I1(result3__5[6]),
        .I2(\lastError[7]_i_1__1_n_0 ),
        .I3(result3__5[7]),
        .O(\pwmRef[15]_i_293__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_294__1 
       (.I0(\lastError[4]_i_1__1_n_0 ),
        .I1(result3__5[4]),
        .I2(\lastError[5]_i_1__1_n_0 ),
        .I3(result3__5[5]),
        .O(\pwmRef[15]_i_294__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_295__1 
       (.I0(\lastError[2]_i_1__1_n_0 ),
        .I1(result3__5[2]),
        .I2(\lastError[3]_i_1__1_n_0 ),
        .I3(result3__5[3]),
        .O(\pwmRef[15]_i_295__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_296__1 
       (.I0(\lastError[0]_i_1__1_n_0 ),
        .I1(result3__5[0]),
        .I2(\lastError[1]_i_1__1_n_0 ),
        .I3(result3__5[1]),
        .O(\pwmRef[15]_i_296__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_297__1 
       (.I0(\lastError[6]_i_1__1_n_0 ),
        .I1(result3__5[7]),
        .I2(\lastError[7]_i_1__1_n_0 ),
        .I3(result3__5[6]),
        .O(\pwmRef[15]_i_297__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_298__1 
       (.I0(\lastError[4]_i_1__1_n_0 ),
        .I1(result3__5[5]),
        .I2(\lastError[5]_i_1__1_n_0 ),
        .I3(result3__5[4]),
        .O(\pwmRef[15]_i_298__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_299__1 
       (.I0(\lastError[2]_i_1__1_n_0 ),
        .I1(result3__5[3]),
        .I2(\lastError[3]_i_1__1_n_0 ),
        .I3(result3__5[2]),
        .O(\pwmRef[15]_i_299__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_29__1 
       (.I0(\pwmRef[15]_i_44__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__1_0 [27]),
        .I2(\pwmRef[15]_i_45__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__1_0 [26]),
        .O(\pwmRef[15]_i_29__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[15]_i_2__1 
       (.I0(\pwmRef_reg[15]_i_3__1_n_0 ),
        .I1(\pwmRef[15]_i_4__1_n_0 ),
        .I2(\pwmRef[15]_i_5__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__1_0 [15]),
        .I4(\pwmRef_reg[15]_i_6__1_0 [15]),
        .I5(result10_in),
        .O(\pwmRef[15]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_300__1 
       (.I0(\lastError[0]_i_1__1_n_0 ),
        .I1(result3__5[1]),
        .I2(\lastError[1]_i_1__1_n_0 ),
        .I3(result3__5[0]),
        .O(\pwmRef[15]_i_300__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_303__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [23]),
        .O(\pwmRef[15]_i_303__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_304__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [22]),
        .O(\pwmRef[15]_i_304__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_305__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [21]),
        .O(\pwmRef[15]_i_305__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_306__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [20]),
        .O(\pwmRef[15]_i_306__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_307__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [19]),
        .O(\pwmRef[15]_i_307__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_308__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [18]),
        .O(\pwmRef[15]_i_308__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_309__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [17]),
        .O(\pwmRef[15]_i_309__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_30__1 
       (.I0(\pwmRef[15]_i_46__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__1_0 [25]),
        .I2(\pwmRef[15]_i_47__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__1_0 [24]),
        .O(\pwmRef[15]_i_30__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_310__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [16]),
        .O(\pwmRef[15]_i_310__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_311__1 
       (.I0(\lastError[6]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__1_0 [6]),
        .I2(\pwmRef_reg[15]_i_49__1_0 [7]),
        .I3(\lastError[7]_i_1__1_n_0 ),
        .O(\pwmRef[15]_i_311__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_312__1 
       (.I0(\lastError[4]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__1_0 [4]),
        .I2(\pwmRef_reg[15]_i_49__1_0 [5]),
        .I3(\lastError[5]_i_1__1_n_0 ),
        .O(\pwmRef[15]_i_312__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_313__1 
       (.I0(\lastError[2]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__1_0 [2]),
        .I2(\pwmRef_reg[15]_i_49__1_0 [3]),
        .I3(\lastError[3]_i_1__1_n_0 ),
        .O(\pwmRef[15]_i_313__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_314__1 
       (.I0(\lastError[0]_i_1__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__1_0 [0]),
        .I2(\pwmRef_reg[15]_i_49__1_0 [1]),
        .I3(\lastError[1]_i_1__1_n_0 ),
        .O(\pwmRef[15]_i_314__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_315__1 
       (.I0(\lastError[6]_i_1__1_n_0 ),
        .I1(\lastError[7]_i_1__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__1_0 [7]),
        .I3(\pwmRef_reg[15]_i_49__1_0 [6]),
        .O(\pwmRef[15]_i_315__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_316__1 
       (.I0(\lastError[4]_i_1__1_n_0 ),
        .I1(\lastError[5]_i_1__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__1_0 [5]),
        .I3(\pwmRef_reg[15]_i_49__1_0 [4]),
        .O(\pwmRef[15]_i_316__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_317__1 
       (.I0(\lastError[2]_i_1__1_n_0 ),
        .I1(\lastError[3]_i_1__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__1_0 [3]),
        .I3(\pwmRef_reg[15]_i_49__1_0 [2]),
        .O(\pwmRef[15]_i_317__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_318__1 
       (.I0(\lastError[0]_i_1__1_n_0 ),
        .I1(\lastError[1]_i_1__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__1_0 [1]),
        .I3(\pwmRef_reg[15]_i_49__1_0 [0]),
        .O(\pwmRef[15]_i_318__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_319__1 
       (.I0(result3__1_n_99),
        .I1(result3_n_99),
        .O(\pwmRef[15]_i_319__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_320__1 
       (.I0(result3__1_n_100),
        .I1(result3_n_100),
        .O(\pwmRef[15]_i_320__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_321__1 
       (.I0(result3__1_n_101),
        .I1(result3_n_101),
        .O(\pwmRef[15]_i_321__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_322__1 
       (.I0(result3__1_n_102),
        .I1(result3_n_102),
        .O(\pwmRef[15]_i_322__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_323__1 
       (.I0(p_1_in1_in[23]),
        .I1(p_0_in0_in[23]),
        .O(\pwmRef[15]_i_323__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_324__1 
       (.I0(p_1_in1_in[22]),
        .I1(p_0_in0_in[22]),
        .O(\pwmRef[15]_i_324__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_325__1 
       (.I0(p_1_in1_in[21]),
        .I1(p_0_in0_in[21]),
        .O(\pwmRef[15]_i_325__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_326__1 
       (.I0(p_1_in1_in[20]),
        .I1(p_0_in0_in[20]),
        .O(\pwmRef[15]_i_326__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_327__1 
       (.I0(result3__1_n_103),
        .I1(result3_n_103),
        .O(\pwmRef[15]_i_327__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_328__1 
       (.I0(result3__1_n_104),
        .I1(result3_n_104),
        .O(\pwmRef[15]_i_328__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_329__1 
       (.I0(result3__1_n_105),
        .I1(result3_n_105),
        .O(\pwmRef[15]_i_329__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_32__1 
       (.I0(\pwmRef[15]_i_80__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__1_0 [22]),
        .I2(\pwmRef_reg[15]_i_3__1_0 [23]),
        .I3(\pwmRef[15]_i_81__1_n_0 ),
        .O(\pwmRef[15]_i_32__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_330__1 
       (.I0(p_1_in1_in[19]),
        .I1(p_0_in0_in[19]),
        .O(\pwmRef[15]_i_330__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_331__1 
       (.I0(p_1_in1_in[18]),
        .I1(p_0_in0_in[18]),
        .O(\pwmRef[15]_i_331__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_332__1 
       (.I0(p_1_in1_in[17]),
        .I1(p_0_in0_in[17]),
        .O(\pwmRef[15]_i_332__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_335__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [15]),
        .O(\pwmRef[15]_i_335__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_336__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [14]),
        .O(\pwmRef[15]_i_336__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_337__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [13]),
        .O(\pwmRef[15]_i_337__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_338__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [12]),
        .O(\pwmRef[15]_i_338__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_339__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [11]),
        .O(\pwmRef[15]_i_339__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_33__1 
       (.I0(\pwmRef[15]_i_82__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__1_0 [20]),
        .I2(\pwmRef_reg[15]_i_3__1_0 [21]),
        .I3(\pwmRef[15]_i_83__1_n_0 ),
        .O(\pwmRef[15]_i_33__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_340__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [10]),
        .O(\pwmRef[15]_i_340__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_341__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [9]),
        .O(\pwmRef[15]_i_341__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_342__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [8]),
        .O(\pwmRef[15]_i_342__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_343__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [7]),
        .O(\pwmRef[15]_i_343__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_344__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [6]),
        .O(\pwmRef[15]_i_344__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_345__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [5]),
        .O(\pwmRef[15]_i_345__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_346__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [4]),
        .O(\pwmRef[15]_i_346__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_347__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [3]),
        .O(\pwmRef[15]_i_347__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_348__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [2]),
        .O(\pwmRef[15]_i_348__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_349__1 
       (.I0(\pwmRef_reg[15]_i_49__1_0 [1]),
        .O(\pwmRef[15]_i_349__1_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_34__1 
       (.I0(\pwmRef[15]_i_84__1_n_0 ),
        .I1(\pwmRef[15]_i_85__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__1_0 [18]),
        .I3(\pwmRef_reg[15]_i_3__1_0 [19]),
        .I4(\pwmRef[15]_i_86__1_n_0 ),
        .I5(\pwmRef[15]_i_87__1_n_0 ),
        .O(\pwmRef[15]_i_34__1_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_35__1 
       (.I0(\pwmRef[15]_i_88__1_n_0 ),
        .I1(\pwmRef[15]_i_89__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__1_0 [16]),
        .I3(\pwmRef_reg[15]_i_3__1_0 [17]),
        .I4(\pwmRef[15]_i_90__1_n_0 ),
        .I5(\pwmRef[15]_i_91__1_n_0 ),
        .O(\pwmRef[15]_i_35__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_36__1 
       (.I0(\pwmRef[15]_i_80__1_n_0 ),
        .I1(\pwmRef[15]_i_81__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__1_0 [23]),
        .I3(\pwmRef_reg[15]_i_3__1_0 [22]),
        .O(\pwmRef[15]_i_36__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_37__1 
       (.I0(\pwmRef[15]_i_82__1_n_0 ),
        .I1(\pwmRef[15]_i_83__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__1_0 [21]),
        .I3(\pwmRef_reg[15]_i_3__1_0 [20]),
        .O(\pwmRef[15]_i_37__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_38__1 
       (.I0(\pwmRef[15]_i_84__1_n_0 ),
        .I1(\pwmRef[15]_i_85__1_n_0 ),
        .I2(\pwmRef[15]_i_86__1_n_0 ),
        .I3(\pwmRef[15]_i_87__1_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__1_0 [19]),
        .I5(\pwmRef_reg[15]_i_3__1_0 [18]),
        .O(\pwmRef[15]_i_38__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_39__1 
       (.I0(\pwmRef[15]_i_88__1_n_0 ),
        .I1(\pwmRef[15]_i_89__1_n_0 ),
        .I2(\pwmRef[15]_i_90__1_n_0 ),
        .I3(\pwmRef[15]_i_91__1_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__1_0 [17]),
        .I5(\pwmRef_reg[15]_i_3__1_0 [16]),
        .O(\pwmRef[15]_i_39__1_n_0 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \pwmRef[15]_i_40__1 
       (.I0(result1[31]),
        .I1(\pwmRef[15]_i_19__1_n_0 ),
        .I2(\pwmRef[15]_i_92__1_n_0 ),
        .I3(\pwmRef[15]_i_16__1_n_0 ),
        .I4(\pwmRef[15]_i_93__1_n_0 ),
        .I5(\pwmRef[15]_i_27__1_0 [30]),
        .O(\pwmRef[15]_i_40__1_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \pwmRef[15]_i_41__1 
       (.I0(result1[31]),
        .I1(\pwmRef_reg[15]_i_48__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__1_n_0 ),
        .I3(\pwmRef[15]_i_93__1_n_0 ),
        .I4(\pwmRef[15]_i_27__1_0 [31]),
        .O(\pwmRef[15]_i_41__1_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_42__1 
       (.I0(\pwmRef[15]_i_94__1_n_0 ),
        .I1(\pwmRef[15]_i_95__1_n_0 ),
        .I2(\pwmRef[15]_i_17__1_n_0 ),
        .I3(\pwmRef[15]_i_16__1_n_0 ),
        .I4(\pwmRef[15]_i_93__1_n_0 ),
        .I5(\pwmRef[15]_i_27__1_0 [28]),
        .O(\pwmRef[15]_i_42__1_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \pwmRef[15]_i_43__1 
       (.I0(result0),
        .I1(\pwmRef_reg[15]_i_48__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__1_n_0 ),
        .I3(\pwmRef[15]_i_93__1_n_0 ),
        .I4(\pwmRef[15]_i_27__1_0 [29]),
        .O(\pwmRef[15]_i_43__1_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_44__1 
       (.I0(\pwmRef[15]_i_97__1_n_0 ),
        .I1(\pwmRef[15]_i_98__1_n_0 ),
        .I2(\pwmRef[15]_i_17__1_n_0 ),
        .I3(\pwmRef[15]_i_16__1_n_0 ),
        .I4(\pwmRef[15]_i_93__1_n_0 ),
        .I5(\pwmRef[15]_i_27__1_0 [26]),
        .O(\pwmRef[15]_i_44__1_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_45__1 
       (.I0(\pwmRef[15]_i_99__1_n_0 ),
        .I1(\pwmRef[15]_i_100__1_n_0 ),
        .I2(\pwmRef[15]_i_17__1_n_0 ),
        .I3(\pwmRef[15]_i_16__1_n_0 ),
        .I4(\pwmRef[15]_i_93__1_n_0 ),
        .I5(\pwmRef[15]_i_27__1_0 [27]),
        .O(\pwmRef[15]_i_45__1_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_46__1 
       (.I0(\pwmRef[15]_i_101__1_n_0 ),
        .I1(\pwmRef[15]_i_102__1_n_0 ),
        .I2(\pwmRef[15]_i_17__1_n_0 ),
        .I3(\pwmRef[15]_i_16__1_n_0 ),
        .I4(\pwmRef[15]_i_93__1_n_0 ),
        .I5(\pwmRef[15]_i_27__1_0 [24]),
        .O(\pwmRef[15]_i_46__1_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_47__1 
       (.I0(\pwmRef[15]_i_103__1_n_0 ),
        .I1(\pwmRef[15]_i_104__1_n_0 ),
        .I2(\pwmRef[15]_i_17__1_n_0 ),
        .I3(\pwmRef[15]_i_16__1_n_0 ),
        .I4(\pwmRef[15]_i_93__1_n_0 ),
        .I5(\pwmRef[15]_i_27__1_0 [25]),
        .O(\pwmRef[15]_i_47__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_4__1 
       (.I0(\pwmRef[15]_i_27__1_0 [15]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pwmRef[15]_i_50__1 
       (.I0(\pwmRef[15]_i_50__1_0 [29]),
        .I1(\pwmRef[15]_i_50__1_0 [30]),
        .I2(\pwmRef[15]_i_50__1_0 [22]),
        .I3(\pwmRef[15]_i_123__1_n_0 ),
        .I4(\pwmRef[15]_i_124__1_n_0 ),
        .O(\pwmRef[15]_i_50__1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \pwmRef[15]_i_51__1 
       (.I0(\pwmRef[15]_i_50__1_0 [7]),
        .I1(\pwmRef[15]_i_50__1_0 [8]),
        .I2(\pwmRef[15]_i_50__1_0 [5]),
        .I3(\pwmRef[15]_i_50__1_0 [6]),
        .I4(\pwmRef[15]_i_125__1_n_0 ),
        .O(\pwmRef[15]_i_51__1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \pwmRef[15]_i_52__1 
       (.I0(\pwmRef[15]_i_50__1_0 [17]),
        .I1(\pwmRef[15]_i_50__1_0 [18]),
        .I2(\pwmRef[15]_i_50__1_0 [19]),
        .I3(\pwmRef[15]_i_50__1_0 [20]),
        .I4(\pwmRef[15]_i_126__1_n_0 ),
        .O(\pwmRef[15]_i_52__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_53__1 
       (.I0(result1[30]),
        .I1(\pwmRef[15]_i_50__1_0 [3]),
        .I2(result1[22]),
        .I3(\pwmRef[15]_i_50__1_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_53__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_54__1 
       (.I0(result1[26]),
        .I1(\pwmRef[15]_i_50__1_0 [3]),
        .I2(result1[18]),
        .I3(\pwmRef[15]_i_50__1_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_54__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_55__1 
       (.I0(result1[28]),
        .I1(\pwmRef[15]_i_50__1_0 [3]),
        .I2(result1[20]),
        .I3(\pwmRef[15]_i_50__1_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_55__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_56__1 
       (.I0(result1[24]),
        .I1(\pwmRef[15]_i_50__1_0 [3]),
        .I2(result1[16]),
        .I3(\pwmRef[15]_i_50__1_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_56__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_57__1 
       (.I0(result1[29]),
        .I1(\pwmRef[15]_i_50__1_0 [3]),
        .I2(result1[21]),
        .I3(\pwmRef[15]_i_50__1_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_57__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_58__1 
       (.I0(result1[25]),
        .I1(\pwmRef[15]_i_50__1_0 [3]),
        .I2(result1[17]),
        .I3(\pwmRef[15]_i_50__1_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_58__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_59__1 
       (.I0(result1[27]),
        .I1(\pwmRef[15]_i_50__1_0 [3]),
        .I2(result1[19]),
        .I3(\pwmRef[15]_i_50__1_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_59__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_5__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[15]_i_18__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[15]_i_20__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[15]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_60__1 
       (.I0(result1[23]),
        .I1(\pwmRef[15]_i_50__1_0 [3]),
        .I2(result1[15]),
        .I3(\pwmRef[15]_i_50__1_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_60__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_63__1 
       (.I0(\pwmRef[15]_i_80__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__1_0 [22]),
        .I2(\pwmRef[15]_i_81__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__1_0 [23]),
        .O(\pwmRef[15]_i_63__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_64__1 
       (.I0(\pwmRef[15]_i_82__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__1_0 [20]),
        .I2(\pwmRef[15]_i_83__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__1_0 [21]),
        .O(\pwmRef[15]_i_64__1_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_65__1 
       (.I0(\pwmRef[15]_i_84__1_n_0 ),
        .I1(\pwmRef[15]_i_85__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [18]),
        .I3(\pwmRef[15]_i_86__1_n_0 ),
        .I4(\pwmRef[15]_i_87__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [19]),
        .O(\pwmRef[15]_i_65__1_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_66__1 
       (.I0(\pwmRef[15]_i_88__1_n_0 ),
        .I1(\pwmRef[15]_i_89__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [16]),
        .I3(\pwmRef[15]_i_90__1_n_0 ),
        .I4(\pwmRef[15]_i_91__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [17]),
        .O(\pwmRef[15]_i_66__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_67__1 
       (.I0(\pwmRef[15]_i_80__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__1_0 [23]),
        .I2(\pwmRef[15]_i_81__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__1_0 [22]),
        .O(\pwmRef[15]_i_67__1_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_68__1 
       (.I0(\pwmRef[15]_i_82__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__1_0 [21]),
        .I2(\pwmRef[15]_i_83__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__1_0 [20]),
        .O(\pwmRef[15]_i_68__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_69__1 
       (.I0(\pwmRef[15]_i_84__1_n_0 ),
        .I1(\pwmRef[15]_i_85__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [19]),
        .I3(\pwmRef[15]_i_86__1_n_0 ),
        .I4(\pwmRef[15]_i_87__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [18]),
        .O(\pwmRef[15]_i_69__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_70__1 
       (.I0(\pwmRef[15]_i_88__1_n_0 ),
        .I1(\pwmRef[15]_i_89__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__1_0 [17]),
        .I3(\pwmRef[15]_i_90__1_n_0 ),
        .I4(\pwmRef[15]_i_91__1_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__1_0 [16]),
        .O(\pwmRef[15]_i_70__1_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_72__1 
       (.I0(\pwmRef[14]_i_3__1_n_0 ),
        .I1(\pwmRef[14]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__1_0 [14]),
        .I3(\pwmRef_reg[15]_i_3__1_0 [15]),
        .I4(\pwmRef[15]_i_5__1_n_0 ),
        .I5(\pwmRef[15]_i_4__1_n_0 ),
        .O(\pwmRef[15]_i_72__1_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_73__1 
       (.I0(\pwmRef[12]_i_3__1_n_0 ),
        .I1(\pwmRef[12]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__1_0 [12]),
        .I3(\pwmRef_reg[15]_i_3__1_0 [13]),
        .I4(\pwmRef[13]_i_3__1_n_0 ),
        .I5(\pwmRef[13]_i_2__1_n_0 ),
        .O(\pwmRef[15]_i_73__1_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_74__1 
       (.I0(\pwmRef[10]_i_3__1_n_0 ),
        .I1(\pwmRef[10]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__1_0 [10]),
        .I3(\pwmRef_reg[15]_i_3__1_0 [11]),
        .I4(\pwmRef[11]_i_3__1_n_0 ),
        .I5(\pwmRef[11]_i_2__1_n_0 ),
        .O(\pwmRef[15]_i_74__1_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_75__1 
       (.I0(\pwmRef[8]_i_3__1_n_0 ),
        .I1(\pwmRef[8]_i_2__1_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__1_0 [8]),
        .I3(\pwmRef_reg[15]_i_3__1_0 [9]),
        .I4(\pwmRef[9]_i_3__1_n_0 ),
        .I5(\pwmRef[9]_i_2__1_n_0 ),
        .O(\pwmRef[15]_i_75__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_76__1 
       (.I0(\pwmRef[14]_i_3__1_n_0 ),
        .I1(\pwmRef[14]_i_2__1_n_0 ),
        .I2(\pwmRef[15]_i_5__1_n_0 ),
        .I3(\pwmRef[15]_i_4__1_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__1_0 [15]),
        .I5(\pwmRef_reg[15]_i_3__1_0 [14]),
        .O(\pwmRef[15]_i_76__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_77__1 
       (.I0(\pwmRef[12]_i_3__1_n_0 ),
        .I1(\pwmRef[12]_i_2__1_n_0 ),
        .I2(\pwmRef[13]_i_3__1_n_0 ),
        .I3(\pwmRef[13]_i_2__1_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__1_0 [13]),
        .I5(\pwmRef_reg[15]_i_3__1_0 [12]),
        .O(\pwmRef[15]_i_77__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_78__1 
       (.I0(\pwmRef[10]_i_3__1_n_0 ),
        .I1(\pwmRef[10]_i_2__1_n_0 ),
        .I2(\pwmRef[11]_i_3__1_n_0 ),
        .I3(\pwmRef[11]_i_2__1_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__1_0 [11]),
        .I5(\pwmRef_reg[15]_i_3__1_0 [10]),
        .O(\pwmRef[15]_i_78__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_79__1 
       (.I0(\pwmRef[8]_i_3__1_n_0 ),
        .I1(\pwmRef[8]_i_2__1_n_0 ),
        .I2(\pwmRef[9]_i_3__1_n_0 ),
        .I3(\pwmRef[9]_i_2__1_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__1_0 [9]),
        .I5(\pwmRef_reg[15]_i_3__1_0 [8]),
        .O(\pwmRef[15]_i_79__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAE0000)) 
    \pwmRef[15]_i_80__1 
       (.I0(\pwmRef[15]_i_21__1_n_0 ),
        .I1(\pwmRef[15]_i_155__1_n_0 ),
        .I2(\pwmRef[15]_i_19__1_n_0 ),
        .I3(\pwmRef[15]_i_156__1_n_0 ),
        .I4(\pwmRef[15]_i_16__1_n_0 ),
        .I5(\pwmRef[15]_i_157__1_n_0 ),
        .O(\pwmRef[15]_i_80__1_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_81__1 
       (.I0(\pwmRef[15]_i_158__1_n_0 ),
        .I1(\pwmRef[15]_i_159__1_n_0 ),
        .I2(\pwmRef[15]_i_17__1_n_0 ),
        .I3(\pwmRef[15]_i_16__1_n_0 ),
        .I4(\pwmRef[15]_i_93__1_n_0 ),
        .I5(\pwmRef[15]_i_27__1_0 [23]),
        .O(\pwmRef[15]_i_81__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAE0000)) 
    \pwmRef[15]_i_82__1 
       (.I0(\pwmRef[15]_i_21__1_n_0 ),
        .I1(\pwmRef[15]_i_160__1_n_0 ),
        .I2(\pwmRef[15]_i_19__1_n_0 ),
        .I3(\pwmRef[15]_i_161__1_n_0 ),
        .I4(\pwmRef[15]_i_16__1_n_0 ),
        .I5(\pwmRef[15]_i_162__1_n_0 ),
        .O(\pwmRef[15]_i_82__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAE0000)) 
    \pwmRef[15]_i_83__1 
       (.I0(\pwmRef[15]_i_21__1_n_0 ),
        .I1(\pwmRef[15]_i_163__1_n_0 ),
        .I2(\pwmRef[15]_i_19__1_n_0 ),
        .I3(\pwmRef[15]_i_164__1_n_0 ),
        .I4(\pwmRef[15]_i_16__1_n_0 ),
        .I5(\pwmRef[15]_i_165__1_n_0 ),
        .O(\pwmRef[15]_i_83__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_84__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[15]_i_166__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[15]_i_167__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[15]_i_84__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_85__1 
       (.I0(\pwmRef[15]_i_27__1_0 [18]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_85__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_86__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[15]_i_160__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[15]_i_166__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[15]_i_86__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_87__1 
       (.I0(\pwmRef[15]_i_27__1_0 [19]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_87__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_88__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[15]_i_168__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[15]_i_18__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[15]_i_88__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_89__1 
       (.I0(\pwmRef[15]_i_27__1_0 [16]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_89__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_8__1 
       (.I0(\pwmRef[15]_i_40__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__1_0 [30]),
        .I2(\pwmRef[15]_i_41__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__1_0 [31]),
        .O(\pwmRef[15]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_90__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[15]_i_167__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[15]_i_168__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[15]_i_90__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_91__1 
       (.I0(\pwmRef[15]_i_27__1_0 [17]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_91__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000004)) 
    \pwmRef[15]_i_92__1 
       (.I0(\pwmRef[15]_i_50__1_0 [1]),
        .I1(result1[30]),
        .I2(\pwmRef[15]_i_50__1_0 [4]),
        .I3(\pwmRef[15]_i_50__1_0 [3]),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_92__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \pwmRef[15]_i_93__1 
       (.I0(\lastError_reg[0]_2 ),
        .I1(\lastError_reg[0]_1 ),
        .I2(\lastError_reg[0]_0 ),
        .O(\pwmRef[15]_i_93__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_94__1 
       (.I0(\pwmRef[15]_i_19__1_n_0 ),
        .I1(\pwmRef[15]_i_169__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[15]_i_170__1_n_0 ),
        .I4(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[15]_i_94__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000004)) 
    \pwmRef[15]_i_95__1 
       (.I0(\pwmRef[15]_i_50__1_0 [1]),
        .I1(result1[29]),
        .I2(\pwmRef[15]_i_50__1_0 [4]),
        .I3(\pwmRef[15]_i_50__1_0 [3]),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_95__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \pwmRef[15]_i_96__1 
       (.I0(\pwmRef[15]_i_21__1_n_0 ),
        .I1(\pwmRef[15]_i_95__1_n_0 ),
        .I2(\pwmRef[15]_i_19__1_n_0 ),
        .I3(\pwmRef[15]_i_92__1_n_0 ),
        .I4(\pwmRef[15]_i_17__1_n_0 ),
        .O(result0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_97__1 
       (.I0(\pwmRef[15]_i_19__1_n_0 ),
        .I1(\pwmRef[15]_i_170__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[15]_i_171__1_n_0 ),
        .I4(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[15]_i_97__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_98__1 
       (.I0(\pwmRef[15]_i_172__1_n_0 ),
        .I1(\pwmRef[15]_i_50__1_0 [1]),
        .I2(\pwmRef[15]_i_173__1_n_0 ),
        .O(\pwmRef[15]_i_98__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_99__1 
       (.I0(\pwmRef[15]_i_19__1_n_0 ),
        .I1(\pwmRef[15]_i_172__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[15]_i_173__1_n_0 ),
        .I4(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[15]_i_99__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_9__1 
       (.I0(\pwmRef[15]_i_42__1_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__1_0 [28]),
        .I2(\pwmRef_reg[15]_i_3__1_0 [29]),
        .I3(\pwmRef[15]_i_43__1_n_0 ),
        .O(\pwmRef[15]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[1]_i_1__1 
       (.I0(\pwmRef_reg[15]_i_3__1_n_0 ),
        .I1(\pwmRef[1]_i_2__1_n_0 ),
        .I2(\pwmRef[1]_i_3__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__1_0 [1]),
        .I4(\pwmRef_reg[15]_i_6__1_0 [1]),
        .I5(result10_in),
        .O(\pwmRef[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[1]_i_2__1 
       (.I0(\pwmRef[15]_i_27__1_0 [1]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
    \pwmRef[1]_i_3__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[1]_i_4__1_n_0 ),
        .I2(\pwmRef[15]_i_19__1_n_0 ),
        .I3(\pwmRef[2]_i_4__1_n_0 ),
        .I4(\pwmRef[15]_i_17__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[1]_i_4__1 
       (.I0(\pwmRef[1]_i_5__1_n_0 ),
        .I1(\pwmRef[5]_i_5__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[7]_i_5__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[3]_i_5__1_n_0 ),
        .O(\pwmRef[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[1]_i_5__1 
       (.I0(result1[1]),
        .I1(result1[17]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[25]),
        .I4(\pwmRef[15]_i_50__1_0 [4]),
        .I5(result1[9]),
        .O(\pwmRef[1]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[2]_i_1__1 
       (.I0(\pwmRef_reg[15]_i_3__1_n_0 ),
        .I1(\pwmRef[2]_i_2__1_n_0 ),
        .I2(\pwmRef[2]_i_3__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__1_0 [2]),
        .I4(\pwmRef_reg[15]_i_6__1_0 [2]),
        .I5(result10_in),
        .O(\pwmRef[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[2]_i_2__1 
       (.I0(\pwmRef[15]_i_27__1_0 [2]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[2]_i_3__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[3]_i_4__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[2]_i_4__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[2]_i_4__1 
       (.I0(\pwmRef[8]_i_5__1_n_0 ),
        .I1(\pwmRef[4]_i_5__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[6]_i_5__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[2]_i_5__1_n_0 ),
        .O(\pwmRef[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[2]_i_5__1 
       (.I0(result1[2]),
        .I1(result1[18]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[26]),
        .I4(\pwmRef[15]_i_50__1_0 [4]),
        .I5(result1[10]),
        .O(\pwmRef[2]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[3]_i_10__1 
       (.I0(p_1_in1_in[2]),
        .I1(result3__0_n_103),
        .I2(result3__0_n_102),
        .I3(p_1_in1_in[3]),
        .O(\pwmRef[3]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[3]_i_11__1 
       (.I0(p_1_in1_in[1]),
        .I1(result3__0_n_104),
        .I2(result3__0_n_103),
        .I3(p_1_in1_in[2]),
        .O(\pwmRef[3]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[3]_i_12__1 
       (.I0(p_1_in1_in[0]),
        .I1(result3__0_n_105),
        .I2(result3__0_n_104),
        .I3(p_1_in1_in[1]),
        .O(\pwmRef[3]_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[3]_i_13__1 
       (.I0(p_1_in1_in[0]),
        .I1(result3__0_n_105),
        .O(\pwmRef[3]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[3]_i_1__1 
       (.I0(\pwmRef_reg[15]_i_3__1_n_0 ),
        .I1(\pwmRef[3]_i_2__1_n_0 ),
        .I2(\pwmRef[3]_i_3__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__1_0 [3]),
        .I4(\pwmRef_reg[15]_i_6__1_0 [3]),
        .I5(result10_in),
        .O(\pwmRef[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[3]_i_2__1 
       (.I0(\pwmRef[15]_i_27__1_0 [3]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[3]_i_3__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[4]_i_4__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[3]_i_4__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[3]_i_4__1 
       (.I0(\pwmRef[9]_i_5__1_n_0 ),
        .I1(\pwmRef[5]_i_5__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[7]_i_5__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[3]_i_5__1_n_0 ),
        .O(\pwmRef[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[3]_i_5__1 
       (.I0(result1[3]),
        .I1(result1[19]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[27]),
        .I4(\pwmRef[15]_i_50__1_0 [4]),
        .I5(result1[11]),
        .O(\pwmRef[3]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[3]_i_7__1 
       (.I0(result3__0_n_103),
        .I1(p_1_in1_in[2]),
        .O(\pwmRef[3]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[3]_i_8__1 
       (.I0(result3__0_n_104),
        .I1(p_1_in1_in[1]),
        .O(\pwmRef[3]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[3]_i_9__1 
       (.I0(result3__0_n_105),
        .I1(p_1_in1_in[0]),
        .O(\pwmRef[3]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[4]_i_1__1 
       (.I0(\pwmRef_reg[15]_i_3__1_n_0 ),
        .I1(\pwmRef[4]_i_2__1_n_0 ),
        .I2(\pwmRef[4]_i_3__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__1_0 [4]),
        .I4(\pwmRef_reg[15]_i_6__1_0 [4]),
        .I5(result10_in),
        .O(\pwmRef[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[4]_i_2__1 
       (.I0(\pwmRef[15]_i_27__1_0 [4]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[4]_i_3__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[5]_i_4__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[4]_i_4__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[4]_i_4__1 
       (.I0(\pwmRef[10]_i_5__1_n_0 ),
        .I1(\pwmRef[6]_i_5__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[8]_i_5__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[4]_i_5__1_n_0 ),
        .O(\pwmRef[4]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[4]_i_5__1 
       (.I0(result1[4]),
        .I1(result1[20]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[28]),
        .I4(\pwmRef[15]_i_50__1_0 [4]),
        .I5(result1[12]),
        .O(\pwmRef[4]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[5]_i_1__1 
       (.I0(\pwmRef_reg[15]_i_3__1_n_0 ),
        .I1(\pwmRef[5]_i_2__1_n_0 ),
        .I2(\pwmRef[5]_i_3__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__1_0 [5]),
        .I4(\pwmRef_reg[15]_i_6__1_0 [5]),
        .I5(result10_in),
        .O(\pwmRef[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[5]_i_2__1 
       (.I0(\pwmRef[15]_i_27__1_0 [5]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[5]_i_3__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[6]_i_4__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[5]_i_4__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[5]_i_4__1 
       (.I0(\pwmRef[11]_i_5__1_n_0 ),
        .I1(\pwmRef[7]_i_5__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[9]_i_5__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[5]_i_5__1_n_0 ),
        .O(\pwmRef[5]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[5]_i_5__1 
       (.I0(result1[5]),
        .I1(result1[21]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[29]),
        .I4(\pwmRef[15]_i_50__1_0 [4]),
        .I5(result1[13]),
        .O(\pwmRef[5]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[6]_i_1__1 
       (.I0(\pwmRef_reg[15]_i_3__1_n_0 ),
        .I1(\pwmRef[6]_i_2__1_n_0 ),
        .I2(\pwmRef[6]_i_3__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__1_0 [6]),
        .I4(\pwmRef_reg[15]_i_6__1_0 [6]),
        .I5(result10_in),
        .O(\pwmRef[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[6]_i_2__1 
       (.I0(\pwmRef[15]_i_27__1_0 [6]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[6]_i_3__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[7]_i_4__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[6]_i_4__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[6]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[6]_i_4__1 
       (.I0(\pwmRef[12]_i_5__1_n_0 ),
        .I1(\pwmRef[8]_i_5__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[10]_i_5__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[6]_i_5__1_n_0 ),
        .O(\pwmRef[6]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[6]_i_5__1 
       (.I0(result1[6]),
        .I1(result1[22]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[30]),
        .I4(\pwmRef[15]_i_50__1_0 [4]),
        .I5(result1[14]),
        .O(\pwmRef[6]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[7]_i_10__1 
       (.I0(result3__0_n_102),
        .I1(p_1_in1_in[3]),
        .O(\pwmRef[7]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[7]_i_11__1 
       (.I0(p_1_in1_in[6]),
        .I1(result3__0_n_99),
        .I2(result3__0_n_98),
        .I3(p_1_in1_in[7]),
        .O(\pwmRef[7]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[7]_i_12__1 
       (.I0(p_1_in1_in[5]),
        .I1(result3__0_n_100),
        .I2(result3__0_n_99),
        .I3(p_1_in1_in[6]),
        .O(\pwmRef[7]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[7]_i_13__1 
       (.I0(p_1_in1_in[4]),
        .I1(result3__0_n_101),
        .I2(result3__0_n_100),
        .I3(p_1_in1_in[5]),
        .O(\pwmRef[7]_i_13__1_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[7]_i_14__1 
       (.I0(p_1_in1_in[3]),
        .I1(result3__0_n_102),
        .I2(result3__0_n_101),
        .I3(p_1_in1_in[4]),
        .O(\pwmRef[7]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[7]_i_1__1 
       (.I0(\pwmRef_reg[15]_i_3__1_n_0 ),
        .I1(\pwmRef[7]_i_2__1_n_0 ),
        .I2(\pwmRef[7]_i_3__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__1_0 [7]),
        .I4(\pwmRef_reg[15]_i_6__1_0 [7]),
        .I5(result10_in),
        .O(\pwmRef[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[7]_i_2__1 
       (.I0(\pwmRef[15]_i_27__1_0 [7]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[7]_i_3__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[8]_i_4__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[7]_i_4__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[7]_i_4__1 
       (.I0(\pwmRef[13]_i_5__1_n_0 ),
        .I1(\pwmRef[9]_i_5__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[11]_i_5__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[7]_i_5__1_n_0 ),
        .O(\pwmRef[7]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \pwmRef[7]_i_5__1 
       (.I0(result1[7]),
        .I1(result1[23]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[15]),
        .I4(\pwmRef[15]_i_50__1_0 [4]),
        .I5(result1[31]),
        .O(\pwmRef[7]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[7]_i_7__1 
       (.I0(result3__0_n_99),
        .I1(p_1_in1_in[6]),
        .O(\pwmRef[7]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[7]_i_8__1 
       (.I0(result3__0_n_100),
        .I1(p_1_in1_in[5]),
        .O(\pwmRef[7]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[7]_i_9__1 
       (.I0(result3__0_n_101),
        .I1(p_1_in1_in[4]),
        .O(\pwmRef[7]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[8]_i_1__1 
       (.I0(\pwmRef_reg[15]_i_3__1_n_0 ),
        .I1(\pwmRef[8]_i_2__1_n_0 ),
        .I2(\pwmRef[8]_i_3__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__1_0 [8]),
        .I4(\pwmRef_reg[15]_i_6__1_0 [8]),
        .I5(result10_in),
        .O(\pwmRef[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[8]_i_2__1 
       (.I0(\pwmRef[15]_i_27__1_0 [8]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[8]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[8]_i_3__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[9]_i_4__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[8]_i_4__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[8]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[8]_i_4__1 
       (.I0(\pwmRef[14]_i_5__1_n_0 ),
        .I1(\pwmRef[10]_i_5__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[12]_i_5__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[8]_i_5__1_n_0 ),
        .O(\pwmRef[8]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[8]_i_5__1 
       (.I0(result1[16]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[24]),
        .I4(\pwmRef[15]_i_50__1_0 [4]),
        .I5(result1[8]),
        .O(\pwmRef[8]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[9]_i_1__1 
       (.I0(\pwmRef_reg[15]_i_3__1_n_0 ),
        .I1(\pwmRef[9]_i_2__1_n_0 ),
        .I2(\pwmRef[9]_i_3__1_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__1_0 [9]),
        .I4(\pwmRef_reg[15]_i_6__1_0 [9]),
        .I5(result10_in),
        .O(\pwmRef[9]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[9]_i_2__1 
       (.I0(\pwmRef[15]_i_27__1_0 [9]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[9]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[9]_i_3__1 
       (.I0(\pwmRef[15]_i_16__1_n_0 ),
        .I1(\pwmRef[15]_i_17__1_n_0 ),
        .I2(\pwmRef[10]_i_4__1_n_0 ),
        .I3(\pwmRef[15]_i_19__1_n_0 ),
        .I4(\pwmRef[9]_i_4__1_n_0 ),
        .I5(\pwmRef[15]_i_21__1_n_0 ),
        .O(\pwmRef[9]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[9]_i_4__1 
       (.I0(\pwmRef[15]_i_60__1_n_0 ),
        .I1(\pwmRef[11]_i_5__1_n_0 ),
        .I2(\pwmRef[15]_i_50__1_0 [1]),
        .I3(\pwmRef[13]_i_5__1_n_0 ),
        .I4(\pwmRef[15]_i_50__1_0 [2]),
        .I5(\pwmRef[9]_i_5__1_n_0 ),
        .O(\pwmRef[9]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[9]_i_5__1 
       (.I0(result1[17]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__1_0 [3]),
        .I3(result1[25]),
        .I4(\pwmRef[15]_i_50__1_0 [4]),
        .I5(result1[9]),
        .O(\pwmRef[9]_i_5__1_n_0 ));
  FDRE \pwmRef_reg[0] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__1_n_0 ),
        .D(\pwmRef[0]_i_1__1_n_0 ),
        .Q(\pwmRef_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \pwmRef_reg[10] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__1_n_0 ),
        .D(\pwmRef[10]_i_1__1_n_0 ),
        .Q(\pwmRef_reg[14]_0 [10]),
        .R(1'b0));
  FDRE \pwmRef_reg[11] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__1_n_0 ),
        .D(\pwmRef[11]_i_1__1_n_0 ),
        .Q(\pwmRef_reg[14]_0 [11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[11]_i_6__1 
       (.CI(\pwmRef_reg[7]_i_6__1_n_0 ),
        .CO({\pwmRef_reg[11]_i_6__1_n_0 ,\pwmRef_reg[11]_i_6__1_n_1 ,\pwmRef_reg[11]_i_6__1_n_2 ,\pwmRef_reg[11]_i_6__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[11]_i_7__1_n_0 ,\pwmRef[11]_i_8__1_n_0 ,\pwmRef[11]_i_9__1_n_0 ,\pwmRef[11]_i_10__1_n_0 }),
        .O(result1[11:8]),
        .S({\pwmRef[11]_i_11__1_n_0 ,\pwmRef[11]_i_12__1_n_0 ,\pwmRef[11]_i_13__1_n_0 ,\pwmRef[11]_i_14__1_n_0 }));
  FDRE \pwmRef_reg[12] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__1_n_0 ),
        .D(\pwmRef[12]_i_1__1_n_0 ),
        .Q(\pwmRef_reg[14]_0 [12]),
        .R(1'b0));
  FDRE \pwmRef_reg[13] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__1_n_0 ),
        .D(\pwmRef[13]_i_1__1_n_0 ),
        .Q(\pwmRef_reg[14]_0 [13]),
        .R(1'b0));
  FDRE \pwmRef_reg[14] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__1_n_0 ),
        .D(\pwmRef[14]_i_1__1_n_0 ),
        .Q(\pwmRef_reg[14]_0 [14]),
        .R(1'b0));
  FDRE \pwmRef_reg[15] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__1_n_0 ),
        .D(\pwmRef[15]_i_2__1_n_0 ),
        .Q(\pwmRefs[2]_2 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_105__1 
       (.CI(\pwmRef_reg[15]_i_176__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_105__1_n_0 ,\pwmRef_reg[15]_i_105__1_n_1 ,\pwmRef_reg[15]_i_105__1_n_2 ,\pwmRef_reg[15]_i_105__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_177__1_n_0 ,\pwmRef[15]_i_178__1_n_0 ,\pwmRef[15]_i_179__1_n_0 ,\pwmRef[15]_i_180__1_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_105__1_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_181__1_n_0 ,\pwmRef[15]_i_182__1_n_0 ,\pwmRef[15]_i_183__1_n_0 ,\pwmRef[15]_i_184__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_114__1 
       (.CI(\pwmRef_reg[15]_i_187__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_114__1_n_0 ,\pwmRef_reg[15]_i_114__1_n_1 ,\pwmRef_reg[15]_i_114__1_n_2 ,\pwmRef_reg[15]_i_114__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_188__1_n_0 ,\pwmRef[15]_i_189__1_n_0 ,\pwmRef[15]_i_190__1_n_0 ,\pwmRef[15]_i_191__1_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_114__1_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_192__1_n_0 ,\pwmRef[15]_i_193__1_n_0 ,\pwmRef[15]_i_194__1_n_0 ,\pwmRef[15]_i_195__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_127__1 
       (.CI(\pwmRef_reg[15]_i_129__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_127__1_n_0 ,\pwmRef_reg[15]_i_127__1_n_1 ,\pwmRef_reg[15]_i_127__1_n_2 ,\pwmRef_reg[15]_i_127__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_196__1_n_0 ,\pwmRef[15]_i_197__1_n_0 ,\pwmRef[15]_i_198__1_n_0 ,\pwmRef[15]_i_199__1_n_0 }),
        .O(result1[23:20]),
        .S({\pwmRef[15]_i_200__1_n_0 ,\pwmRef[15]_i_201__1_n_0 ,\pwmRef[15]_i_202__1_n_0 ,\pwmRef[15]_i_203__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_128__1 
       (.CI(\pwmRef_reg[15]_i_127__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_128__1_n_0 ,\pwmRef_reg[15]_i_128__1_n_1 ,\pwmRef_reg[15]_i_128__1_n_2 ,\pwmRef_reg[15]_i_128__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_204__1_n_0 ,\pwmRef[15]_i_205__1_n_0 ,\pwmRef[15]_i_206__1_n_0 ,\pwmRef[15]_i_207__1_n_0 }),
        .O(result1[27:24]),
        .S({\pwmRef[15]_i_208__1_n_0 ,\pwmRef[15]_i_209__1_n_0 ,\pwmRef[15]_i_210__1_n_0 ,\pwmRef[15]_i_211__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_129__1 
       (.CI(\pwmRef_reg[15]_i_130__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_129__1_n_0 ,\pwmRef_reg[15]_i_129__1_n_1 ,\pwmRef_reg[15]_i_129__1_n_2 ,\pwmRef_reg[15]_i_129__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_212__1_n_0 ,\pwmRef[15]_i_213__1_n_0 ,\pwmRef[15]_i_214__1_n_0 ,\pwmRef[15]_i_215__1_n_0 }),
        .O(result1[19:16]),
        .S({\pwmRef[15]_i_216__1_n_0 ,\pwmRef[15]_i_217__1_n_0 ,\pwmRef[15]_i_218__1_n_0 ,\pwmRef[15]_i_219__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_130__1 
       (.CI(\pwmRef_reg[11]_i_6__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_130__1_n_0 ,\pwmRef_reg[15]_i_130__1_n_1 ,\pwmRef_reg[15]_i_130__1_n_2 ,\pwmRef_reg[15]_i_130__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_220__1_n_0 ,\pwmRef[15]_i_221__1_n_0 ,\pwmRef[15]_i_222__1_n_0 ,\pwmRef[15]_i_223__1_n_0 }),
        .O(result1[15:12]),
        .S({\pwmRef[15]_i_224__1_n_0 ,\pwmRef[15]_i_225__1_n_0 ,\pwmRef[15]_i_226__1_n_0 ,\pwmRef[15]_i_227__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_138__1 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_138__1_n_0 ,\pwmRef_reg[15]_i_138__1_n_1 ,\pwmRef_reg[15]_i_138__1_n_2 ,\pwmRef_reg[15]_i_138__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_232__1_n_0 ,\pwmRef[15]_i_233__1_n_0 ,\pwmRef[15]_i_234__1_n_0 ,\pwmRef[15]_i_235__1_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_138__1_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_236__1_n_0 ,\pwmRef[15]_i_237__1_n_0 ,\pwmRef[15]_i_238__1_n_0 ,\pwmRef[15]_i_239__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_176__1 
       (.CI(\pwmRef_reg[15]_i_245__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_176__1_n_0 ,\pwmRef_reg[15]_i_176__1_n_1 ,\pwmRef_reg[15]_i_176__1_n_2 ,\pwmRef_reg[15]_i_176__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_246__1_n_0 ,\pwmRef[15]_i_247__1_n_0 ,\pwmRef[15]_i_248__1_n_0 ,\pwmRef[15]_i_249__1_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_176__1_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_250__1_n_0 ,\pwmRef[15]_i_251__1_n_0 ,\pwmRef[15]_i_252__1_n_0 ,\pwmRef[15]_i_253__1_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_186__1 
       (.CI(\pwmRef_reg[15]_i_254__1_n_0 ),
        .CO({\deadBand_reg[2][27] ,\pwmRef_reg[15]_i_186__1_n_1 ,\pwmRef_reg[15]_i_186__1_n_2 ,\pwmRef_reg[15]_i_186__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[27:24]),
        .S({\pwmRef[15]_i_260__1_n_0 ,\pwmRef[15]_i_261__1_n_0 ,\pwmRef[15]_i_262__1_n_0 ,\pwmRef[15]_i_263__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_187__1 
       (.CI(\pwmRef_reg[15]_i_264__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_187__1_n_0 ,\pwmRef_reg[15]_i_187__1_n_1 ,\pwmRef_reg[15]_i_187__1_n_2 ,\pwmRef_reg[15]_i_187__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_265__1_n_0 ,\pwmRef[15]_i_266__1_n_0 ,\pwmRef[15]_i_267__1_n_0 ,\pwmRef[15]_i_268__1_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_187__1_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_269__1_n_0 ,\pwmRef[15]_i_270__1_n_0 ,\pwmRef[15]_i_271__1_n_0 ,\pwmRef[15]_i_272__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_228__1 
       (.CI(\pwmRef_reg[15]_i_230__1_n_0 ),
        .CO({\NLW_pwmRef_reg[15]_i_228__1_CO_UNCONNECTED [3],\pwmRef_reg[15]_i_228__1_n_1 ,\pwmRef_reg[15]_i_228__1_n_2 ,\pwmRef_reg[15]_i_228__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,result3__1_n_92,result3__1_n_93,result3__1_n_94}),
        .O(result3__0__0[31:28]),
        .S({\pwmRef[15]_i_277__1_n_0 ,\pwmRef[15]_i_278__1_n_0 ,\pwmRef[15]_i_279__1_n_0 ,\pwmRef[15]_i_280__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_229__1 
       (.CI(\pwmRef_reg[15]_i_231__1_n_0 ),
        .CO({\NLW_pwmRef_reg[15]_i_229__1_CO_UNCONNECTED [3],\pwmRef_reg[15]_i_229__1_n_1 ,\pwmRef_reg[15]_i_229__1_n_2 ,\pwmRef_reg[15]_i_229__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in1_in[30:28]}),
        .O(result30_in[31:28]),
        .S({\pwmRef[15]_i_281__1_n_0 ,\pwmRef[15]_i_282__1_n_0 ,\pwmRef[15]_i_283__1_n_0 ,\pwmRef[15]_i_284__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_22__1 
       (.CI(\pwmRef_reg[15]_i_62__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_22__1_n_0 ,\pwmRef_reg[15]_i_22__1_n_1 ,\pwmRef_reg[15]_i_22__1_n_2 ,\pwmRef_reg[15]_i_22__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_63__1_n_0 ,\pwmRef[15]_i_64__1_n_0 ,\pwmRef[15]_i_65__1_n_0 ,\pwmRef[15]_i_66__1_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_22__1_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_67__1_n_0 ,\pwmRef[15]_i_68__1_n_0 ,\pwmRef[15]_i_69__1_n_0 ,\pwmRef[15]_i_70__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_230__1 
       (.CI(\pwmRef_reg[15]_i_273__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_230__1_n_0 ,\pwmRef_reg[15]_i_230__1_n_1 ,\pwmRef_reg[15]_i_230__1_n_2 ,\pwmRef_reg[15]_i_230__1_n_3 }),
        .CYINIT(1'b0),
        .DI({result3__1_n_95,result3__1_n_96,result3__1_n_97,result3__1_n_98}),
        .O(result3__0__0[27:24]),
        .S({\pwmRef[15]_i_285__1_n_0 ,\pwmRef[15]_i_286__1_n_0 ,\pwmRef[15]_i_287__1_n_0 ,\pwmRef[15]_i_288__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_231__1 
       (.CI(\pwmRef_reg[15]_i_274__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_231__1_n_0 ,\pwmRef_reg[15]_i_231__1_n_1 ,\pwmRef_reg[15]_i_231__1_n_2 ,\pwmRef_reg[15]_i_231__1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_1_in1_in[27:24]),
        .O(result30_in[27:24]),
        .S({\pwmRef[15]_i_289__1_n_0 ,\pwmRef[15]_i_290__1_n_0 ,\pwmRef[15]_i_291__1_n_0 ,\pwmRef[15]_i_292__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_245__1 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_245__1_n_0 ,\pwmRef_reg[15]_i_245__1_n_1 ,\pwmRef_reg[15]_i_245__1_n_2 ,\pwmRef_reg[15]_i_245__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\pwmRef[15]_i_293__1_n_0 ,\pwmRef[15]_i_294__1_n_0 ,\pwmRef[15]_i_295__1_n_0 ,\pwmRef[15]_i_296__1_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_245__1_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_297__1_n_0 ,\pwmRef[15]_i_298__1_n_0 ,\pwmRef[15]_i_299__1_n_0 ,\pwmRef[15]_i_300__1_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_254__1 
       (.CI(\pwmRef_reg[15]_i_255__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_254__1_n_0 ,\pwmRef_reg[15]_i_254__1_n_1 ,\pwmRef_reg[15]_i_254__1_n_2 ,\pwmRef_reg[15]_i_254__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[23:20]),
        .S({\pwmRef[15]_i_303__1_n_0 ,\pwmRef[15]_i_304__1_n_0 ,\pwmRef[15]_i_305__1_n_0 ,\pwmRef[15]_i_306__1_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_255__1 
       (.CI(\pwmRef_reg[15]_i_301__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_255__1_n_0 ,\pwmRef_reg[15]_i_255__1_n_1 ,\pwmRef_reg[15]_i_255__1_n_2 ,\pwmRef_reg[15]_i_255__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[19:16]),
        .S({\pwmRef[15]_i_307__1_n_0 ,\pwmRef[15]_i_308__1_n_0 ,\pwmRef[15]_i_309__1_n_0 ,\pwmRef[15]_i_310__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_264__1 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_264__1_n_0 ,\pwmRef_reg[15]_i_264__1_n_1 ,\pwmRef_reg[15]_i_264__1_n_2 ,\pwmRef_reg[15]_i_264__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\pwmRef[15]_i_311__1_n_0 ,\pwmRef[15]_i_312__1_n_0 ,\pwmRef[15]_i_313__1_n_0 ,\pwmRef[15]_i_314__1_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_264__1_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_315__1_n_0 ,\pwmRef[15]_i_316__1_n_0 ,\pwmRef[15]_i_317__1_n_0 ,\pwmRef[15]_i_318__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_273__1 
       (.CI(\pwmRef_reg[15]_i_275__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_273__1_n_0 ,\pwmRef_reg[15]_i_273__1_n_1 ,\pwmRef_reg[15]_i_273__1_n_2 ,\pwmRef_reg[15]_i_273__1_n_3 }),
        .CYINIT(1'b0),
        .DI({result3__1_n_99,result3__1_n_100,result3__1_n_101,result3__1_n_102}),
        .O(result3__0__0[23:20]),
        .S({\pwmRef[15]_i_319__1_n_0 ,\pwmRef[15]_i_320__1_n_0 ,\pwmRef[15]_i_321__1_n_0 ,\pwmRef[15]_i_322__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_274__1 
       (.CI(\pwmRef_reg[15]_i_276__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_274__1_n_0 ,\pwmRef_reg[15]_i_274__1_n_1 ,\pwmRef_reg[15]_i_274__1_n_2 ,\pwmRef_reg[15]_i_274__1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_1_in1_in[23:20]),
        .O(result30_in[23:20]),
        .S({\pwmRef[15]_i_323__1_n_0 ,\pwmRef[15]_i_324__1_n_0 ,\pwmRef[15]_i_325__1_n_0 ,\pwmRef[15]_i_326__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_275__1 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_275__1_n_0 ,\pwmRef_reg[15]_i_275__1_n_1 ,\pwmRef_reg[15]_i_275__1_n_2 ,\pwmRef_reg[15]_i_275__1_n_3 }),
        .CYINIT(1'b0),
        .DI({result3__1_n_103,result3__1_n_104,result3__1_n_105,1'b0}),
        .O(result3__0__0[19:16]),
        .S({\pwmRef[15]_i_327__1_n_0 ,\pwmRef[15]_i_328__1_n_0 ,\pwmRef[15]_i_329__1_n_0 ,result3__0_n_89}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_276__1 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_276__1_n_0 ,\pwmRef_reg[15]_i_276__1_n_1 ,\pwmRef_reg[15]_i_276__1_n_2 ,\pwmRef_reg[15]_i_276__1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in1_in[19:17],1'b0}),
        .O(result30_in[19:16]),
        .S({\pwmRef[15]_i_330__1_n_0 ,\pwmRef[15]_i_331__1_n_0 ,\pwmRef[15]_i_332__1_n_0 ,p_1_in1_in[16]}));
  CARRY4 \pwmRef_reg[15]_i_301__1 
       (.CI(\pwmRef_reg[15]_i_302__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_301__1_n_0 ,\pwmRef_reg[15]_i_301__1_n_1 ,\pwmRef_reg[15]_i_301__1_n_2 ,\pwmRef_reg[15]_i_301__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[15:12]),
        .S({\pwmRef[15]_i_335__1_n_0 ,\pwmRef[15]_i_336__1_n_0 ,\pwmRef[15]_i_337__1_n_0 ,\pwmRef[15]_i_338__1_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_302__1 
       (.CI(\pwmRef_reg[15]_i_333__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_302__1_n_0 ,\pwmRef_reg[15]_i_302__1_n_1 ,\pwmRef_reg[15]_i_302__1_n_2 ,\pwmRef_reg[15]_i_302__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[11:8]),
        .S({\pwmRef[15]_i_339__1_n_0 ,\pwmRef[15]_i_340__1_n_0 ,\pwmRef[15]_i_341__1_n_0 ,\pwmRef[15]_i_342__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_31__1 
       (.CI(\pwmRef_reg[15]_i_71__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_31__1_n_0 ,\pwmRef_reg[15]_i_31__1_n_1 ,\pwmRef_reg[15]_i_31__1_n_2 ,\pwmRef_reg[15]_i_31__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_72__1_n_0 ,\pwmRef[15]_i_73__1_n_0 ,\pwmRef[15]_i_74__1_n_0 ,\pwmRef[15]_i_75__1_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_31__1_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_76__1_n_0 ,\pwmRef[15]_i_77__1_n_0 ,\pwmRef[15]_i_78__1_n_0 ,\pwmRef[15]_i_79__1_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_333__1 
       (.CI(\pwmRef_reg[15]_i_334__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_333__1_n_0 ,\pwmRef_reg[15]_i_333__1_n_1 ,\pwmRef_reg[15]_i_333__1_n_2 ,\pwmRef_reg[15]_i_333__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[7:4]),
        .S({\pwmRef[15]_i_343__1_n_0 ,\pwmRef[15]_i_344__1_n_0 ,\pwmRef[15]_i_345__1_n_0 ,\pwmRef[15]_i_346__1_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_334__1 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_334__1_n_0 ,\pwmRef_reg[15]_i_334__1_n_1 ,\pwmRef_reg[15]_i_334__1_n_2 ,\pwmRef_reg[15]_i_334__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(result3__5[3:0]),
        .S({\pwmRef[15]_i_347__1_n_0 ,\pwmRef[15]_i_348__1_n_0 ,\pwmRef[15]_i_349__1_n_0 ,\pwmRef_reg[15]_i_49__1_0 [0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_3__1 
       (.CI(\pwmRef_reg[15]_i_7__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_3__1_n_0 ,\pwmRef_reg[15]_i_3__1_n_1 ,\pwmRef_reg[15]_i_3__1_n_2 ,\pwmRef_reg[15]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_8__1_n_0 ,\pwmRef[15]_i_9__1_n_0 ,\pwmRef[15]_i_10__1_n_0 ,\pwmRef[15]_i_11__1_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_12__1_n_0 ,\pwmRef[15]_i_13__1_n_0 ,\pwmRef[15]_i_14__1_n_0 ,\pwmRef[15]_i_15__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_48__1 
       (.CI(\pwmRef_reg[15]_i_105__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_48__1_n_0 ,\pwmRef_reg[15]_i_48__1_n_1 ,\pwmRef_reg[15]_i_48__1_n_2 ,\pwmRef_reg[15]_i_48__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_106__1_n_0 ,\pwmRef[15]_i_107__1_n_0 ,\pwmRef[15]_i_108__1_n_0 ,\pwmRef[15]_i_109__1_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_48__1_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_110__1_n_0 ,\pwmRef[15]_i_111__1_n_0 ,\pwmRef[15]_i_112__1_n_0 ,\pwmRef[15]_i_113__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_49__1 
       (.CI(\pwmRef_reg[15]_i_114__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_49__1_n_0 ,\pwmRef_reg[15]_i_49__1_n_1 ,\pwmRef_reg[15]_i_49__1_n_2 ,\pwmRef_reg[15]_i_49__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_115__1_n_0 ,\pwmRef[15]_i_116__1_n_0 ,\pwmRef[15]_i_117__1_n_0 ,\pwmRef[15]_i_118__1_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_49__1_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_119__1_n_0 ,\pwmRef[15]_i_120__1_n_0 ,\pwmRef[15]_i_121__1_n_0 ,\pwmRef[15]_i_122__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_61__1 
       (.CI(\pwmRef_reg[15]_i_128__1_n_0 ),
        .CO({\NLW_pwmRef_reg[15]_i_61__1_CO_UNCONNECTED [3],\pwmRef_reg[15]_i_61__1_n_1 ,\pwmRef_reg[15]_i_61__1_n_2 ,\pwmRef_reg[15]_i_61__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\pwmRef[15]_i_131__1_n_0 ,\pwmRef[15]_i_132__1_n_0 ,\pwmRef[15]_i_133__1_n_0 }),
        .O(result1[31:28]),
        .S({\pwmRef[15]_i_134__1_n_0 ,\pwmRef[15]_i_135__1_n_0 ,\pwmRef[15]_i_136__1_n_0 ,\pwmRef[15]_i_137__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_62__1 
       (.CI(\pwmRef_reg[15]_i_138__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_62__1_n_0 ,\pwmRef_reg[15]_i_62__1_n_1 ,\pwmRef_reg[15]_i_62__1_n_2 ,\pwmRef_reg[15]_i_62__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_139__1_n_0 ,\pwmRef[15]_i_140__1_n_0 ,\pwmRef[15]_i_141__1_n_0 ,\pwmRef[15]_i_142__1_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_62__1_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_143__1_n_0 ,\pwmRef[15]_i_144__1_n_0 ,\pwmRef[15]_i_145__1_n_0 ,\pwmRef[15]_i_146__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_6__1 
       (.CI(\pwmRef_reg[15]_i_22__1_n_0 ),
        .CO({result10_in,\pwmRef_reg[15]_i_6__1_n_1 ,\pwmRef_reg[15]_i_6__1_n_2 ,\pwmRef_reg[15]_i_6__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_23__1_n_0 ,\pwmRef[15]_i_24__1_n_0 ,\pwmRef[15]_i_25__1_n_0 ,\pwmRef[15]_i_26__1_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_6__1_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_27__1_n_0 ,\pwmRef[15]_i_28__1_n_0 ,\pwmRef[15]_i_29__1_n_0 ,\pwmRef[15]_i_30__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_71__1 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_71__1_n_0 ,\pwmRef_reg[15]_i_71__1_n_1 ,\pwmRef_reg[15]_i_71__1_n_2 ,\pwmRef_reg[15]_i_71__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_147__1_n_0 ,\pwmRef[15]_i_148__1_n_0 ,\pwmRef[15]_i_149__1_n_0 ,\pwmRef[15]_i_150__1_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_71__1_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_151__1_n_0 ,\pwmRef[15]_i_152__1_n_0 ,\pwmRef[15]_i_153__1_n_0 ,\pwmRef[15]_i_154__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_7__1 
       (.CI(\pwmRef_reg[15]_i_31__1_n_0 ),
        .CO({\pwmRef_reg[15]_i_7__1_n_0 ,\pwmRef_reg[15]_i_7__1_n_1 ,\pwmRef_reg[15]_i_7__1_n_2 ,\pwmRef_reg[15]_i_7__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_32__1_n_0 ,\pwmRef[15]_i_33__1_n_0 ,\pwmRef[15]_i_34__1_n_0 ,\pwmRef[15]_i_35__1_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_7__1_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_36__1_n_0 ,\pwmRef[15]_i_37__1_n_0 ,\pwmRef[15]_i_38__1_n_0 ,\pwmRef[15]_i_39__1_n_0 }));
  FDRE \pwmRef_reg[1] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__1_n_0 ),
        .D(\pwmRef[1]_i_1__1_n_0 ),
        .Q(\pwmRef_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \pwmRef_reg[2] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__1_n_0 ),
        .D(\pwmRef[2]_i_1__1_n_0 ),
        .Q(\pwmRef_reg[14]_0 [2]),
        .R(1'b0));
  FDRE \pwmRef_reg[3] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__1_n_0 ),
        .D(\pwmRef[3]_i_1__1_n_0 ),
        .Q(\pwmRef_reg[14]_0 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[3]_i_6__1 
       (.CI(1'b0),
        .CO({\pwmRef_reg[3]_i_6__1_n_0 ,\pwmRef_reg[3]_i_6__1_n_1 ,\pwmRef_reg[3]_i_6__1_n_2 ,\pwmRef_reg[3]_i_6__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[3]_i_7__1_n_0 ,\pwmRef[3]_i_8__1_n_0 ,\pwmRef[3]_i_9__1_n_0 ,1'b0}),
        .O(result1[3:0]),
        .S({\pwmRef[3]_i_10__1_n_0 ,\pwmRef[3]_i_11__1_n_0 ,\pwmRef[3]_i_12__1_n_0 ,\pwmRef[3]_i_13__1_n_0 }));
  FDRE \pwmRef_reg[4] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__1_n_0 ),
        .D(\pwmRef[4]_i_1__1_n_0 ),
        .Q(\pwmRef_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \pwmRef_reg[5] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__1_n_0 ),
        .D(\pwmRef[5]_i_1__1_n_0 ),
        .Q(\pwmRef_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \pwmRef_reg[6] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__1_n_0 ),
        .D(\pwmRef[6]_i_1__1_n_0 ),
        .Q(\pwmRef_reg[14]_0 [6]),
        .R(1'b0));
  FDRE \pwmRef_reg[7] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__1_n_0 ),
        .D(\pwmRef[7]_i_1__1_n_0 ),
        .Q(\pwmRef_reg[14]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[7]_i_6__1 
       (.CI(\pwmRef_reg[3]_i_6__1_n_0 ),
        .CO({\pwmRef_reg[7]_i_6__1_n_0 ,\pwmRef_reg[7]_i_6__1_n_1 ,\pwmRef_reg[7]_i_6__1_n_2 ,\pwmRef_reg[7]_i_6__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[7]_i_7__1_n_0 ,\pwmRef[7]_i_8__1_n_0 ,\pwmRef[7]_i_9__1_n_0 ,\pwmRef[7]_i_10__1_n_0 }),
        .O(result1[7:4]),
        .S({\pwmRef[7]_i_11__1_n_0 ,\pwmRef[7]_i_12__1_n_0 ,\pwmRef[7]_i_13__1_n_0 ,\pwmRef[7]_i_14__1_n_0 }));
  FDRE \pwmRef_reg[8] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__1_n_0 ),
        .D(\pwmRef[8]_i_1__1_n_0 ),
        .Q(\pwmRef_reg[14]_0 [8]),
        .R(1'b0));
  FDRE \pwmRef_reg[9] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__1_n_0 ),
        .D(\pwmRef[9]_i_1__1_n_0 ),
        .Q(\pwmRef_reg[14]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3
       (.A({result3_i_2__1_n_4,result3_i_2__1_n_4,result3_i_2__1_n_4,result3_i_2__1_n_4,result3_i_2__1_n_4,result3_i_2__1_n_4,result3_i_2__1_n_4,result3_i_2__1_n_4,result3_i_2__1_n_4,result3_i_2__1_n_4,result3_i_2__1_n_4,result3_i_2__1_n_4,result3_i_2__1_n_4,result3_i_2__1_n_4,result3_i_2__1_n_4,result3_i_2__1_n_4,result3_i_2__1_n_5,result3_i_2__1_n_6,result3_i_2__1_n_7,result3_i_3__1_n_4,result3_i_3__1_n_5,result3_i_3__1_n_6,result3_i_3__1_n_7,result3_i_4__1_n_4,result3_i_4__1_n_5,result3_i_4__1_n_6,result3_i_4__1_n_7,result3_i_5__1_n_4,result3_i_5__1_n_5,result3_i_5__1_n_6}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\axi_awaddr_reg[4] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3_OVERFLOW_UNCONNECTED),
        .P({NLW_result3_P_UNCONNECTED[47:15],result3_n_91,result3_n_92,result3_n_93,result3_n_94,result3_n_95,result3_n_96,result3_n_97,result3_n_98,result3_n_99,result3_n_100,result3_n_101,result3_n_102,result3_n_103,result3_n_104,result3_n_105}),
        .PATTERNBDETECT(NLW_result3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_result3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,result3_i_5__1_n_7,result3__0_i_1__1_n_4,result3__0_i_1__1_n_5,result3__0_i_1__1_n_6,result3__0_i_1__1_n_7,result3__0_i_2__1_n_4,result3__0_i_2__1_n_5,result3__0_i_2__1_n_6,result3__0_i_2__1_n_7,result3__0_i_3__1_n_4,result3__0_i_3__1_n_5,result3__0_i_3__1_n_6,result3__0_i_3__1_n_7,result3__0_i_4__1_n_4,result3__0_i_4__1_n_5,result3__0_i_4__1_n_6,result3__0_i_4__1_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,myocontrol_wdata[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\axi_awaddr_reg[4] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__0_OVERFLOW_UNCONNECTED),
        .P({result3__0_n_58,result3__0_n_59,result3__0_n_60,result3__0_n_61,result3__0_n_62,result3__0_n_63,result3__0_n_64,result3__0_n_65,result3__0_n_66,result3__0_n_67,result3__0_n_68,result3__0_n_69,result3__0_n_70,result3__0_n_71,result3__0_n_72,result3__0_n_73,result3__0_n_74,result3__0_n_75,result3__0_n_76,result3__0_n_77,result3__0_n_78,result3__0_n_79,result3__0_n_80,result3__0_n_81,result3__0_n_82,result3__0_n_83,result3__0_n_84,result3__0_n_85,result3__0_n_86,result3__0_n_87,result3__0_n_88,result3__0_n_89,result3__0_n_90,result3__0_n_91,result3__0_n_92,result3__0_n_93,result3__0_n_94,result3__0_n_95,result3__0_n_96,result3__0_n_97,result3__0_n_98,result3__0_n_99,result3__0_n_100,result3__0_n_101,result3__0_n_102,result3__0_n_103,result3__0_n_104,result3__0_n_105}),
        .PATTERNBDETECT(NLW_result3__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({result3__0_n_106,result3__0_n_107,result3__0_n_108,result3__0_n_109,result3__0_n_110,result3__0_n_111,result3__0_n_112,result3__0_n_113,result3__0_n_114,result3__0_n_115,result3__0_n_116,result3__0_n_117,result3__0_n_118,result3__0_n_119,result3__0_n_120,result3__0_n_121,result3__0_n_122,result3__0_n_123,result3__0_n_124,result3__0_n_125,result3__0_n_126,result3__0_n_127,result3__0_n_128,result3__0_n_129,result3__0_n_130,result3__0_n_131,result3__0_n_132,result3__0_n_133,result3__0_n_134,result3__0_n_135,result3__0_n_136,result3__0_n_137,result3__0_n_138,result3__0_n_139,result3__0_n_140,result3__0_n_141,result3__0_n_142,result3__0_n_143,result3__0_n_144,result3__0_n_145,result3__0_n_146,result3__0_n_147,result3__0_n_148,result3__0_n_149,result3__0_n_150,result3__0_n_151,result3__0_n_152,result3__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_10__1
       (.I0(\lastError[10]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[10] ),
        .O(result3__0_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_11__1
       (.I0(\lastError[9]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[9] ),
        .O(result3__0_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_12__1
       (.I0(\lastError[8]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[8] ),
        .O(result3__0_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_13__1
       (.I0(\lastError[7]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[7] ),
        .O(result3__0_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_14__1
       (.I0(\lastError[6]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[6] ),
        .O(result3__0_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_15__1
       (.I0(\lastError[5]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[5] ),
        .O(result3__0_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_16__1
       (.I0(\lastError[4]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[4] ),
        .O(result3__0_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_17__1
       (.I0(\lastError[3]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[3] ),
        .O(result3__0_i_17__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_18__1
       (.I0(\lastError[2]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[2] ),
        .O(result3__0_i_18__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_19__1
       (.I0(\lastError[1]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[1] ),
        .O(result3__0_i_19__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3__0_i_1__1
       (.CI(result3__0_i_2__1_n_0),
        .CO({result3__0_i_1__1_n_0,result3__0_i_1__1_n_1,result3__0_i_1__1_n_2,result3__0_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[15]_i_1__1_n_0 ,\lastError[14]_i_1__1_n_0 ,\lastError[13]_i_1__1_n_0 ,\lastError[12]_i_1__1_n_0 }),
        .O({result3__0_i_1__1_n_4,result3__0_i_1__1_n_5,result3__0_i_1__1_n_6,result3__0_i_1__1_n_7}),
        .S({result3__0_i_5__1_n_0,result3__0_i_6__1_n_0,result3__0_i_7__1_n_0,result3__0_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_20__1
       (.I0(\lastError[0]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[0] ),
        .O(result3__0_i_20__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3__0_i_2__1
       (.CI(result3__0_i_3__1_n_0),
        .CO({result3__0_i_2__1_n_0,result3__0_i_2__1_n_1,result3__0_i_2__1_n_2,result3__0_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[11]_i_1__1_n_0 ,\lastError[10]_i_1__1_n_0 ,\lastError[9]_i_1__1_n_0 ,\lastError[8]_i_1__1_n_0 }),
        .O({result3__0_i_2__1_n_4,result3__0_i_2__1_n_5,result3__0_i_2__1_n_6,result3__0_i_2__1_n_7}),
        .S({result3__0_i_9__1_n_0,result3__0_i_10__1_n_0,result3__0_i_11__1_n_0,result3__0_i_12__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3__0_i_3__1
       (.CI(result3__0_i_4__1_n_0),
        .CO({result3__0_i_3__1_n_0,result3__0_i_3__1_n_1,result3__0_i_3__1_n_2,result3__0_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[7]_i_1__1_n_0 ,\lastError[6]_i_1__1_n_0 ,\lastError[5]_i_1__1_n_0 ,\lastError[4]_i_1__1_n_0 }),
        .O({result3__0_i_3__1_n_4,result3__0_i_3__1_n_5,result3__0_i_3__1_n_6,result3__0_i_3__1_n_7}),
        .S({result3__0_i_13__1_n_0,result3__0_i_14__1_n_0,result3__0_i_15__1_n_0,result3__0_i_16__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3__0_i_4__1
       (.CI(1'b0),
        .CO({result3__0_i_4__1_n_0,result3__0_i_4__1_n_1,result3__0_i_4__1_n_2,result3__0_i_4__1_n_3}),
        .CYINIT(1'b1),
        .DI({\lastError[3]_i_1__1_n_0 ,\lastError[2]_i_1__1_n_0 ,\lastError[1]_i_1__1_n_0 ,\lastError[0]_i_1__1_n_0 }),
        .O({result3__0_i_4__1_n_4,result3__0_i_4__1_n_5,result3__0_i_4__1_n_6,result3__0_i_4__1_n_7}),
        .S({result3__0_i_17__1_n_0,result3__0_i_18__1_n_0,result3__0_i_19__1_n_0,result3__0_i_20__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_5__1
       (.I0(\lastError[15]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[15] ),
        .O(result3__0_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_6__1
       (.I0(\lastError[14]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[14] ),
        .O(result3__0_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_7__1
       (.I0(\lastError[13]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[13] ),
        .O(result3__0_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_8__1
       (.I0(\lastError[12]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[12] ),
        .O(result3__0_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_9__1
       (.I0(\lastError[11]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[11] ),
        .O(result3__0_i_9__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__1
       (.A({result3__0_i_1__1_n_5,result3__0_i_1__1_n_5,result3__0_i_1__1_n_5,result3__0_i_1__1_n_5,result3__0_i_1__1_n_5,result3__0_i_1__1_n_5,result3__0_i_1__1_n_5,result3__0_i_1__1_n_5,result3__0_i_1__1_n_5,result3__0_i_1__1_n_5,result3__0_i_1__1_n_5,result3__0_i_1__1_n_5,result3__0_i_1__1_n_5,result3__0_i_1__1_n_5,result3__0_i_1__1_n_5,result3__0_i_1__1_n_5,result3__0_i_1__1_n_6,result3__0_i_1__1_n_7,result3__0_i_2__1_n_4,result3__0_i_2__1_n_5,result3__0_i_2__1_n_6,result3__0_i_2__1_n_7,result3__0_i_3__1_n_4,result3__0_i_3__1_n_5,result3__0_i_3__1_n_6,result3__0_i_3__1_n_7,result3__0_i_4__1_n_4,result3__0_i_4__1_n_5,result3__0_i_4__1_n_6,result3__0_i_4__1_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\axi_awaddr_reg[4] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__1_OVERFLOW_UNCONNECTED),
        .P({NLW_result3__1_P_UNCONNECTED[47:15],result3__1_n_91,result3__1_n_92,result3__1_n_93,result3__1_n_94,result3__1_n_95,result3__1_n_96,result3__1_n_97,result3__1_n_98,result3__1_n_99,result3__1_n_100,result3__1_n_101,result3__1_n_102,result3__1_n_103,result3__1_n_104,result3__1_n_105}),
        .PATTERNBDETECT(NLW_result3__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({result3__0_n_106,result3__0_n_107,result3__0_n_108,result3__0_n_109,result3__0_n_110,result3__0_n_111,result3__0_n_112,result3__0_n_113,result3__0_n_114,result3__0_n_115,result3__0_n_116,result3__0_n_117,result3__0_n_118,result3__0_n_119,result3__0_n_120,result3__0_n_121,result3__0_n_122,result3__0_n_123,result3__0_n_124,result3__0_n_125,result3__0_n_126,result3__0_n_127,result3__0_n_128,result3__0_n_129,result3__0_n_130,result3__0_n_131,result3__0_n_132,result3__0_n_133,result3__0_n_134,result3__0_n_135,result3__0_n_136,result3__0_n_137,result3__0_n_138,result3__0_n_139,result3__0_n_140,result3__0_n_141,result3__0_n_142,result3__0_n_143,result3__0_n_144,result3__0_n_145,result3__0_n_146,result3__0_n_147,result3__0_n_148,result3__0_n_149,result3__0_n_150,result3__0_n_151,result3__0_n_152,result3__0_n_153}),
        .PCOUT(NLW_result3__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__2
       (.A({myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\lastError[14]_i_1__1_n_0 ,\lastError[14]_i_1__1_n_0 ,\lastError[14]_i_1__1_n_0 ,\lastError[14]_i_1__1_n_0 ,\lastError[13]_i_1__1_n_0 ,\lastError[12]_i_1__1_n_0 ,\lastError[11]_i_1__1_n_0 ,\lastError[10]_i_1__1_n_0 ,\lastError[9]_i_1__1_n_0 ,\lastError[8]_i_1__1_n_0 ,\lastError[7]_i_1__1_n_0 ,\lastError[6]_i_1__1_n_0 ,\lastError[5]_i_1__1_n_0 ,\lastError[4]_i_1__1_n_0 ,\lastError[3]_i_1__1_n_0 ,\lastError[2]_i_1__1_n_0 ,\lastError[1]_i_1__1_n_0 ,\lastError[0]_i_1__1_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\axi_awaddr_reg[4]_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__2_OVERFLOW_UNCONNECTED),
        .P({NLW_result3__2_P_UNCONNECTED[47:15],p_0_in0_in}),
        .PATTERNBDETECT(NLW_result3__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_result3__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    result3__2_i_1__0
       (.I0(result3__2_0),
        .I1(result3_1),
        .I2(result3_2),
        .I3(\axi_rdata_reg[3] [2]),
        .I4(\axi_rdata_reg[3] [3]),
        .I5(\axi_awaddr_reg[3] ),
        .O(\axi_awaddr_reg[4]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,myocontrol_wdata[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\lastError[16]_i_1__1_n_0 ,\lastError[15]_i_1__1_n_0 ,\lastError[14]_i_1__1_n_0 ,\lastError[13]_i_1__1_n_0 ,\lastError[12]_i_1__1_n_0 ,\lastError[11]_i_1__1_n_0 ,\lastError[10]_i_1__1_n_0 ,\lastError[9]_i_1__1_n_0 ,\lastError[8]_i_1__1_n_0 ,\lastError[7]_i_1__1_n_0 ,\lastError[6]_i_1__1_n_0 ,\lastError[5]_i_1__1_n_0 ,\lastError[4]_i_1__1_n_0 ,\lastError[3]_i_1__1_n_0 ,\lastError[2]_i_1__1_n_0 ,\lastError[1]_i_1__1_n_0 ,\lastError[0]_i_1__1_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\axi_awaddr_reg[4]_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__3_OVERFLOW_UNCONNECTED),
        .P({result3__3_n_58,result3__3_n_59,result3__3_n_60,result3__3_n_61,result3__3_n_62,result3__3_n_63,result3__3_n_64,result3__3_n_65,result3__3_n_66,result3__3_n_67,result3__3_n_68,result3__3_n_69,result3__3_n_70,result3__3_n_71,result3__3_n_72,result3__3_n_73,result3__3_n_74,result3__3_n_75,result3__3_n_76,result3__3_n_77,result3__3_n_78,result3__3_n_79,result3__3_n_80,result3__3_n_81,result3__3_n_82,result3__3_n_83,result3__3_n_84,result3__3_n_85,result3__3_n_86,result3__3_n_87,result3__3_n_88,p_1_in1_in[16:0]}),
        .PATTERNBDETECT(NLW_result3__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({result3__3_n_106,result3__3_n_107,result3__3_n_108,result3__3_n_109,result3__3_n_110,result3__3_n_111,result3__3_n_112,result3__3_n_113,result3__3_n_114,result3__3_n_115,result3__3_n_116,result3__3_n_117,result3__3_n_118,result3__3_n_119,result3__3_n_120,result3__3_n_121,result3__3_n_122,result3__3_n_123,result3__3_n_124,result3__3_n_125,result3__3_n_126,result3__3_n_127,result3__3_n_128,result3__3_n_129,result3__3_n_130,result3__3_n_131,result3__3_n_132,result3__3_n_133,result3__3_n_134,result3__3_n_135,result3__3_n_136,result3__3_n_137,result3__3_n_138,result3__3_n_139,result3__3_n_140,result3__3_n_141,result3__3_n_142,result3__3_n_143,result3__3_n_144,result3__3_n_145,result3__3_n_146,result3__3_n_147,result3__3_n_148,result3__3_n_149,result3__3_n_150,result3__3_n_151,result3__3_n_152,result3__3_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__4
       (.A({myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\lastError[31]_i_2__1_n_0 ,\lastError[31]_i_2__1_n_0 ,\lastError[31]_i_2__1_n_0 ,\lastError[31]_i_2__1_n_0 ,\lastError[30]_i_1__1_n_0 ,\lastError[29]_i_1__1_n_0 ,\lastError[28]_i_1__1_n_0 ,\lastError[27]_i_1__1_n_0 ,\lastError[26]_i_1__1_n_0 ,\lastError[25]_i_1__1_n_0 ,\lastError[24]_i_1__1_n_0 ,\lastError[23]_i_1__1_n_0 ,\lastError[22]_i_1__1_n_0 ,\lastError[21]_i_1__1_n_0 ,\lastError[20]_i_1__1_n_0 ,\lastError[19]_i_1__1_n_0 ,\lastError[18]_i_1__1_n_0 ,\lastError[17]_i_1__1_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\axi_awaddr_reg[4]_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__4_OVERFLOW_UNCONNECTED),
        .P({NLW_result3__4_P_UNCONNECTED[47:15],p_1_in1_in[31:17]}),
        .PATTERNBDETECT(NLW_result3__4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__4_PATTERNDETECT_UNCONNECTED),
        .PCIN({result3__3_n_106,result3__3_n_107,result3__3_n_108,result3__3_n_109,result3__3_n_110,result3__3_n_111,result3__3_n_112,result3__3_n_113,result3__3_n_114,result3__3_n_115,result3__3_n_116,result3__3_n_117,result3__3_n_118,result3__3_n_119,result3__3_n_120,result3__3_n_121,result3__3_n_122,result3__3_n_123,result3__3_n_124,result3__3_n_125,result3__3_n_126,result3__3_n_127,result3__3_n_128,result3__3_n_129,result3__3_n_130,result3__3_n_131,result3__3_n_132,result3__3_n_133,result3__3_n_134,result3__3_n_135,result3__3_n_136,result3__3_n_137,result3__3_n_138,result3__3_n_139,result3__3_n_140,result3__3_n_141,result3__3_n_142,result3__3_n_143,result3__3_n_144,result3__3_n_145,result3__3_n_146,result3__3_n_147,result3__3_n_148,result3__3_n_149,result3__3_n_150,result3__3_n_151,result3__3_n_152,result3__3_n_153}),
        .PCOUT(NLW_result3__4_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__4_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_10__1
       (.I0(\lastError[28]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[28] ),
        .O(result3_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_11__1
       (.I0(\lastError[27]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[27] ),
        .O(result3_i_11__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_12__1
       (.I0(\lastError[26]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[26] ),
        .O(result3_i_12__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_13__1
       (.I0(\lastError[25]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[25] ),
        .O(result3_i_13__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_14__1
       (.I0(\lastError[24]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[24] ),
        .O(result3_i_14__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_15__1
       (.I0(\lastError[23]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[23] ),
        .O(result3_i_15__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_16__1
       (.I0(\lastError[22]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[22] ),
        .O(result3_i_16__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_17__1
       (.I0(\lastError[21]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[21] ),
        .O(result3_i_17__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_18__1
       (.I0(\lastError[20]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[20] ),
        .O(result3_i_18__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_19__1
       (.I0(\lastError[19]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[19] ),
        .O(result3_i_19__1_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    result3_i_1__0
       (.I0(result3_0),
        .I1(result3_1),
        .I2(result3_2),
        .I3(\axi_rdata_reg[3] [2]),
        .I4(\axi_rdata_reg[3] [3]),
        .I5(\axi_awaddr_reg[3] ),
        .O(\axi_awaddr_reg[4] ));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_20__1
       (.I0(\lastError[18]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[18] ),
        .O(result3_i_20__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_21__1
       (.I0(\lastError[17]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[17] ),
        .O(result3_i_21__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_22__1
       (.I0(\lastError[16]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[16] ),
        .O(result3_i_22__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3_i_2__1
       (.CI(result3_i_3__1_n_0),
        .CO({NLW_result3_i_2__1_CO_UNCONNECTED[3],result3_i_2__1_n_1,result3_i_2__1_n_2,result3_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\lastError[30]_i_1__1_n_0 ,\lastError[29]_i_1__1_n_0 ,\lastError[28]_i_1__1_n_0 }),
        .O({result3_i_2__1_n_4,result3_i_2__1_n_5,result3_i_2__1_n_6,result3_i_2__1_n_7}),
        .S({result3_i_7__0_n_0,result3_i_8__1_n_0,result3_i_9__1_n_0,result3_i_10__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3_i_3__1
       (.CI(result3_i_4__1_n_0),
        .CO({result3_i_3__1_n_0,result3_i_3__1_n_1,result3_i_3__1_n_2,result3_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[27]_i_1__1_n_0 ,\lastError[26]_i_1__1_n_0 ,\lastError[25]_i_1__1_n_0 ,\lastError[24]_i_1__1_n_0 }),
        .O({result3_i_3__1_n_4,result3_i_3__1_n_5,result3_i_3__1_n_6,result3_i_3__1_n_7}),
        .S({result3_i_11__1_n_0,result3_i_12__1_n_0,result3_i_13__1_n_0,result3_i_14__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3_i_4__1
       (.CI(result3_i_5__1_n_0),
        .CO({result3_i_4__1_n_0,result3_i_4__1_n_1,result3_i_4__1_n_2,result3_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[23]_i_1__1_n_0 ,\lastError[22]_i_1__1_n_0 ,\lastError[21]_i_1__1_n_0 ,\lastError[20]_i_1__1_n_0 }),
        .O({result3_i_4__1_n_4,result3_i_4__1_n_5,result3_i_4__1_n_6,result3_i_4__1_n_7}),
        .S({result3_i_15__1_n_0,result3_i_16__1_n_0,result3_i_17__1_n_0,result3_i_18__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3_i_5__1
       (.CI(result3__0_i_1__1_n_0),
        .CO({result3_i_5__1_n_0,result3_i_5__1_n_1,result3_i_5__1_n_2,result3_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[19]_i_1__1_n_0 ,\lastError[18]_i_1__1_n_0 ,\lastError[17]_i_1__1_n_0 ,\lastError[16]_i_1__1_n_0 }),
        .O({result3_i_5__1_n_4,result3_i_5__1_n_5,result3_i_5__1_n_6,result3_i_5__1_n_7}),
        .S({result3_i_19__1_n_0,result3_i_20__1_n_0,result3_i_21__1_n_0,result3_i_22__1_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    result3_i_6__2
       (.I0(\axi_rdata_reg[3] [1]),
        .I1(\axi_rdata_reg[3] [0]),
        .O(\axi_awaddr_reg[3] ));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_7__0
       (.I0(\lastError[31]_i_2__1_n_0 ),
        .I1(\lastError_reg_n_0_[31] ),
        .O(result3_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_8__1
       (.I0(\lastError[30]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[30] ),
        .O(result3_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_9__1
       (.I0(\lastError[29]_i_1__1_n_0 ),
        .I1(\lastError_reg_n_0_[29] ),
        .O(result3_i_9__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    update_controller_prev_i_1__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(update_controller_prev_reg_0),
        .I3(update_controller_prev_reg_1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(update_controller_prev_i_1__0_n_0));
  FDRE update_controller_prev_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(update_controller_prev_i_1__0_n_0),
        .Q(update_controller_prev),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "PIDController" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PIDController_2
   (Kd,
    Kp,
    \deadBand_reg[3][27] ,
    \sp_reg[3][27] ,
    \sp_reg[3][27]_0 ,
    \axi_awaddr_reg[2] ,
    \pwmRef_reg[15]_0 ,
    myocontrol_aclk,
    myocontrol_wdata,
    p_1_in__0,
    Q,
    \lastError_reg[15]_i_4__2_0 ,
    \lastError_reg[15]_i_4__2_1 ,
    \lastError_reg[15]_i_4__2_2 ,
    \lastError_reg[11]_i_4__2_0 ,
    \lastError_reg[11]_i_4__2_1 ,
    \lastError_reg[11]_i_4__2_2 ,
    \lastError_reg[11]_i_4__2_3 ,
    \lastError_reg[7]_i_4__2_0 ,
    \lastError_reg[7]_i_4__2_1 ,
    \lastError_reg[7]_i_4__2_2 ,
    \lastError_reg[7]_i_4__2_3 ,
    \lastError_reg[3]_i_4__2_0 ,
    \lastError_reg[3]_i_4__2_1 ,
    \lastError_reg[3]_i_4__2_2 ,
    \lastError_reg[3]_i_4__2_3 ,
    O,
    \lastError_reg[11]_i_3__2_0 ,
    \lastError_reg[7]_i_3__2_0 ,
    \lastError_reg[3]_i_3__2_0 ,
    \lastError_reg[0]_0 ,
    \lastError_reg[0]_1 ,
    \lastError_reg[0]_2 ,
    \pwmRef_reg[15]_i_48__2_0 ,
    \pwmRef_reg[15]_i_49__2_0 ,
    p_1_in,
    result3__4_0,
    result3__4_1,
    CO,
    result3__3_0,
    \pwmRef_reg[15]_i_6__2_0 ,
    \pwmRef_reg[15]_i_3__2_0 ,
    \pwmRef[15]_i_50__2_0 ,
    \lastError_reg[27]_i_3__2_0 ,
    result3_0,
    result3_1,
    result3_2,
    result3_3,
    result3__2_0);
  output Kd;
  output Kp;
  output [0:0]\deadBand_reg[3][27] ;
  output [0:0]\sp_reg[3][27] ;
  output [0:0]\sp_reg[3][27]_0 ;
  output \axi_awaddr_reg[2] ;
  output [15:0]\pwmRef_reg[15]_0 ;
  input myocontrol_aclk;
  input [31:0]myocontrol_wdata;
  input p_1_in__0;
  input [31:0]Q;
  input \lastError_reg[15]_i_4__2_0 ;
  input \lastError_reg[15]_i_4__2_1 ;
  input \lastError_reg[15]_i_4__2_2 ;
  input \lastError_reg[11]_i_4__2_0 ;
  input \lastError_reg[11]_i_4__2_1 ;
  input \lastError_reg[11]_i_4__2_2 ;
  input \lastError_reg[11]_i_4__2_3 ;
  input \lastError_reg[7]_i_4__2_0 ;
  input \lastError_reg[7]_i_4__2_1 ;
  input \lastError_reg[7]_i_4__2_2 ;
  input \lastError_reg[7]_i_4__2_3 ;
  input \lastError_reg[3]_i_4__2_0 ;
  input \lastError_reg[3]_i_4__2_1 ;
  input \lastError_reg[3]_i_4__2_2 ;
  input \lastError_reg[3]_i_4__2_3 ;
  input [1:0]O;
  input [3:0]\lastError_reg[11]_i_3__2_0 ;
  input [3:0]\lastError_reg[7]_i_3__2_0 ;
  input [3:0]\lastError_reg[3]_i_3__2_0 ;
  input \lastError_reg[0]_0 ;
  input \lastError_reg[0]_1 ;
  input \lastError_reg[0]_2 ;
  input [3:0]\pwmRef_reg[15]_i_48__2_0 ;
  input [31:0]\pwmRef_reg[15]_i_49__2_0 ;
  input [31:0]p_1_in;
  input [3:0]result3__4_0;
  input [3:0]result3__4_1;
  input [0:0]CO;
  input [0:0]result3__3_0;
  input [31:0]\pwmRef_reg[15]_i_6__2_0 ;
  input [31:0]\pwmRef_reg[15]_i_3__2_0 ;
  input [31:0]\pwmRef[15]_i_50__2_0 ;
  input [0:0]\lastError_reg[27]_i_3__2_0 ;
  input result3_0;
  input result3_1;
  input result3_2;
  input [3:0]result3_3;
  input result3__2_0;

  wire [0:0]CO;
  wire Kd;
  wire Kp;
  wire [1:0]O;
  wire [31:0]Q;
  wire \axi_awaddr_reg[2] ;
  wire [0:0]\deadBand_reg[3][27] ;
  wire [27:0]err0;
  wire [27:0]err00_in;
  wire lastError;
  wire \lastError[0]_i_1__2_n_0 ;
  wire \lastError[10]_i_1__2_n_0 ;
  wire \lastError[11]_i_10__2_n_0 ;
  wire \lastError[11]_i_11__2_n_0 ;
  wire \lastError[11]_i_12__2_n_0 ;
  wire \lastError[11]_i_13__2_n_0 ;
  wire \lastError[11]_i_14__2_n_0 ;
  wire \lastError[11]_i_15__2_n_0 ;
  wire \lastError[11]_i_16__2_n_0 ;
  wire \lastError[11]_i_1__2_n_0 ;
  wire \lastError[11]_i_9__2_n_0 ;
  wire \lastError[12]_i_1__2_n_0 ;
  wire \lastError[13]_i_1__2_n_0 ;
  wire \lastError[14]_i_1__2_n_0 ;
  wire \lastError[15]_i_10__2_n_0 ;
  wire \lastError[15]_i_11__2_n_0 ;
  wire \lastError[15]_i_12__2_n_0 ;
  wire \lastError[15]_i_13__2_n_0 ;
  wire \lastError[15]_i_14__2_n_0 ;
  wire \lastError[15]_i_15__2_n_0 ;
  wire \lastError[15]_i_16__2_n_0 ;
  wire \lastError[15]_i_1__2_n_0 ;
  wire \lastError[15]_i_9__2_n_0 ;
  wire \lastError[16]_i_1__2_n_0 ;
  wire \lastError[17]_i_1__2_n_0 ;
  wire \lastError[18]_i_1__2_n_0 ;
  wire \lastError[19]_i_10__2_n_0 ;
  wire \lastError[19]_i_11__2_n_0 ;
  wire \lastError[19]_i_12__2_n_0 ;
  wire \lastError[19]_i_13__2_n_0 ;
  wire \lastError[19]_i_14__2_n_0 ;
  wire \lastError[19]_i_15__2_n_0 ;
  wire \lastError[19]_i_16__2_n_0 ;
  wire \lastError[19]_i_1__2_n_0 ;
  wire \lastError[19]_i_9__2_n_0 ;
  wire \lastError[1]_i_1__2_n_0 ;
  wire \lastError[20]_i_1__2_n_0 ;
  wire \lastError[21]_i_1__2_n_0 ;
  wire \lastError[22]_i_1__2_n_0 ;
  wire \lastError[23]_i_10__2_n_0 ;
  wire \lastError[23]_i_11__2_n_0 ;
  wire \lastError[23]_i_12__2_n_0 ;
  wire \lastError[23]_i_13__2_n_0 ;
  wire \lastError[23]_i_14__2_n_0 ;
  wire \lastError[23]_i_15__2_n_0 ;
  wire \lastError[23]_i_16__2_n_0 ;
  wire \lastError[23]_i_1__2_n_0 ;
  wire \lastError[23]_i_9__2_n_0 ;
  wire \lastError[24]_i_1__2_n_0 ;
  wire \lastError[25]_i_1__2_n_0 ;
  wire \lastError[26]_i_1__2_n_0 ;
  wire \lastError[27]_i_10__2_n_0 ;
  wire \lastError[27]_i_11__2_n_0 ;
  wire \lastError[27]_i_12__2_n_0 ;
  wire \lastError[27]_i_13__2_n_0 ;
  wire \lastError[27]_i_14__2_n_0 ;
  wire \lastError[27]_i_15__2_n_0 ;
  wire \lastError[27]_i_16__2_n_0 ;
  wire \lastError[27]_i_1__2_n_0 ;
  wire \lastError[27]_i_9__2_n_0 ;
  wire \lastError[28]_i_1__2_n_0 ;
  wire \lastError[29]_i_1__2_n_0 ;
  wire \lastError[2]_i_1__2_n_0 ;
  wire \lastError[30]_i_1__2_n_0 ;
  wire \lastError[31]_i_2__2_n_0 ;
  wire \lastError[31]_i_3__2_n_0 ;
  wire \lastError[31]_i_5__2_n_0 ;
  wire \lastError[31]_i_8__2_n_0 ;
  wire \lastError[3]_i_10__2_n_0 ;
  wire \lastError[3]_i_11__2_n_0 ;
  wire \lastError[3]_i_12__2_n_0 ;
  wire \lastError[3]_i_13__2_n_0 ;
  wire \lastError[3]_i_14__2_n_0 ;
  wire \lastError[3]_i_15__2_n_0 ;
  wire \lastError[3]_i_16__2_n_0 ;
  wire \lastError[3]_i_1__2_n_0 ;
  wire \lastError[3]_i_9__2_n_0 ;
  wire \lastError[4]_i_1__2_n_0 ;
  wire \lastError[5]_i_1__2_n_0 ;
  wire \lastError[6]_i_1__2_n_0 ;
  wire \lastError[7]_i_10__2_n_0 ;
  wire \lastError[7]_i_11__2_n_0 ;
  wire \lastError[7]_i_12__2_n_0 ;
  wire \lastError[7]_i_13__2_n_0 ;
  wire \lastError[7]_i_14__2_n_0 ;
  wire \lastError[7]_i_15__2_n_0 ;
  wire \lastError[7]_i_16__2_n_0 ;
  wire \lastError[7]_i_1__2_n_0 ;
  wire \lastError[7]_i_9__2_n_0 ;
  wire \lastError[8]_i_1__2_n_0 ;
  wire \lastError[9]_i_1__2_n_0 ;
  wire \lastError_reg[0]_0 ;
  wire \lastError_reg[0]_1 ;
  wire \lastError_reg[0]_2 ;
  wire [3:0]\lastError_reg[11]_i_3__2_0 ;
  wire \lastError_reg[11]_i_3__2_n_0 ;
  wire \lastError_reg[11]_i_3__2_n_1 ;
  wire \lastError_reg[11]_i_3__2_n_2 ;
  wire \lastError_reg[11]_i_3__2_n_3 ;
  wire \lastError_reg[11]_i_4__2_0 ;
  wire \lastError_reg[11]_i_4__2_1 ;
  wire \lastError_reg[11]_i_4__2_2 ;
  wire \lastError_reg[11]_i_4__2_3 ;
  wire \lastError_reg[11]_i_4__2_n_0 ;
  wire \lastError_reg[11]_i_4__2_n_1 ;
  wire \lastError_reg[11]_i_4__2_n_2 ;
  wire \lastError_reg[11]_i_4__2_n_3 ;
  wire \lastError_reg[15]_i_3__2_n_0 ;
  wire \lastError_reg[15]_i_3__2_n_1 ;
  wire \lastError_reg[15]_i_3__2_n_2 ;
  wire \lastError_reg[15]_i_3__2_n_3 ;
  wire \lastError_reg[15]_i_4__2_0 ;
  wire \lastError_reg[15]_i_4__2_1 ;
  wire \lastError_reg[15]_i_4__2_2 ;
  wire \lastError_reg[15]_i_4__2_n_0 ;
  wire \lastError_reg[15]_i_4__2_n_1 ;
  wire \lastError_reg[15]_i_4__2_n_2 ;
  wire \lastError_reg[15]_i_4__2_n_3 ;
  wire \lastError_reg[19]_i_3__2_n_0 ;
  wire \lastError_reg[19]_i_3__2_n_1 ;
  wire \lastError_reg[19]_i_3__2_n_2 ;
  wire \lastError_reg[19]_i_3__2_n_3 ;
  wire \lastError_reg[19]_i_4__2_n_0 ;
  wire \lastError_reg[19]_i_4__2_n_1 ;
  wire \lastError_reg[19]_i_4__2_n_2 ;
  wire \lastError_reg[19]_i_4__2_n_3 ;
  wire \lastError_reg[23]_i_3__2_n_0 ;
  wire \lastError_reg[23]_i_3__2_n_1 ;
  wire \lastError_reg[23]_i_3__2_n_2 ;
  wire \lastError_reg[23]_i_3__2_n_3 ;
  wire \lastError_reg[23]_i_4__2_n_0 ;
  wire \lastError_reg[23]_i_4__2_n_1 ;
  wire \lastError_reg[23]_i_4__2_n_2 ;
  wire \lastError_reg[23]_i_4__2_n_3 ;
  wire [0:0]\lastError_reg[27]_i_3__2_0 ;
  wire \lastError_reg[27]_i_3__2_n_1 ;
  wire \lastError_reg[27]_i_3__2_n_2 ;
  wire \lastError_reg[27]_i_3__2_n_3 ;
  wire \lastError_reg[27]_i_4__2_n_1 ;
  wire \lastError_reg[27]_i_4__2_n_2 ;
  wire \lastError_reg[27]_i_4__2_n_3 ;
  wire [3:0]\lastError_reg[3]_i_3__2_0 ;
  wire \lastError_reg[3]_i_3__2_n_0 ;
  wire \lastError_reg[3]_i_3__2_n_1 ;
  wire \lastError_reg[3]_i_3__2_n_2 ;
  wire \lastError_reg[3]_i_3__2_n_3 ;
  wire \lastError_reg[3]_i_4__2_0 ;
  wire \lastError_reg[3]_i_4__2_1 ;
  wire \lastError_reg[3]_i_4__2_2 ;
  wire \lastError_reg[3]_i_4__2_3 ;
  wire \lastError_reg[3]_i_4__2_n_0 ;
  wire \lastError_reg[3]_i_4__2_n_1 ;
  wire \lastError_reg[3]_i_4__2_n_2 ;
  wire \lastError_reg[3]_i_4__2_n_3 ;
  wire [3:0]\lastError_reg[7]_i_3__2_0 ;
  wire \lastError_reg[7]_i_3__2_n_0 ;
  wire \lastError_reg[7]_i_3__2_n_1 ;
  wire \lastError_reg[7]_i_3__2_n_2 ;
  wire \lastError_reg[7]_i_3__2_n_3 ;
  wire \lastError_reg[7]_i_4__2_0 ;
  wire \lastError_reg[7]_i_4__2_1 ;
  wire \lastError_reg[7]_i_4__2_2 ;
  wire \lastError_reg[7]_i_4__2_3 ;
  wire \lastError_reg[7]_i_4__2_n_0 ;
  wire \lastError_reg[7]_i_4__2_n_1 ;
  wire \lastError_reg[7]_i_4__2_n_2 ;
  wire \lastError_reg[7]_i_4__2_n_3 ;
  wire \lastError_reg_n_0_[0] ;
  wire \lastError_reg_n_0_[10] ;
  wire \lastError_reg_n_0_[11] ;
  wire \lastError_reg_n_0_[12] ;
  wire \lastError_reg_n_0_[13] ;
  wire \lastError_reg_n_0_[14] ;
  wire \lastError_reg_n_0_[15] ;
  wire \lastError_reg_n_0_[16] ;
  wire \lastError_reg_n_0_[17] ;
  wire \lastError_reg_n_0_[18] ;
  wire \lastError_reg_n_0_[19] ;
  wire \lastError_reg_n_0_[1] ;
  wire \lastError_reg_n_0_[20] ;
  wire \lastError_reg_n_0_[21] ;
  wire \lastError_reg_n_0_[22] ;
  wire \lastError_reg_n_0_[23] ;
  wire \lastError_reg_n_0_[24] ;
  wire \lastError_reg_n_0_[25] ;
  wire \lastError_reg_n_0_[26] ;
  wire \lastError_reg_n_0_[27] ;
  wire \lastError_reg_n_0_[28] ;
  wire \lastError_reg_n_0_[29] ;
  wire \lastError_reg_n_0_[2] ;
  wire \lastError_reg_n_0_[30] ;
  wire \lastError_reg_n_0_[31] ;
  wire \lastError_reg_n_0_[3] ;
  wire \lastError_reg_n_0_[4] ;
  wire \lastError_reg_n_0_[5] ;
  wire \lastError_reg_n_0_[6] ;
  wire \lastError_reg_n_0_[7] ;
  wire \lastError_reg_n_0_[8] ;
  wire \lastError_reg_n_0_[9] ;
  wire myocontrol_aclk;
  wire [31:0]myocontrol_wdata;
  wire [31:17]p_0_in0_in;
  wire [31:0]p_1_in;
  wire [31:0]p_1_in1_in;
  wire p_1_in__0;
  wire \pwmRef[0]_i_1__2_n_0 ;
  wire \pwmRef[0]_i_2__2_n_0 ;
  wire \pwmRef[0]_i_3__2_n_0 ;
  wire \pwmRef[0]_i_4__2_n_0 ;
  wire \pwmRef[0]_i_5__2_n_0 ;
  wire \pwmRef[10]_i_1__2_n_0 ;
  wire \pwmRef[10]_i_2__2_n_0 ;
  wire \pwmRef[10]_i_3__2_n_0 ;
  wire \pwmRef[10]_i_4__2_n_0 ;
  wire \pwmRef[10]_i_5__2_n_0 ;
  wire \pwmRef[11]_i_10__2_n_0 ;
  wire \pwmRef[11]_i_11__2_n_0 ;
  wire \pwmRef[11]_i_12__2_n_0 ;
  wire \pwmRef[11]_i_13__2_n_0 ;
  wire \pwmRef[11]_i_14__2_n_0 ;
  wire \pwmRef[11]_i_1__2_n_0 ;
  wire \pwmRef[11]_i_2__2_n_0 ;
  wire \pwmRef[11]_i_3__2_n_0 ;
  wire \pwmRef[11]_i_4__2_n_0 ;
  wire \pwmRef[11]_i_5__2_n_0 ;
  wire \pwmRef[11]_i_7__2_n_0 ;
  wire \pwmRef[11]_i_8__2_n_0 ;
  wire \pwmRef[11]_i_9__2_n_0 ;
  wire \pwmRef[12]_i_1__2_n_0 ;
  wire \pwmRef[12]_i_2__2_n_0 ;
  wire \pwmRef[12]_i_3__2_n_0 ;
  wire \pwmRef[12]_i_4__2_n_0 ;
  wire \pwmRef[12]_i_5__2_n_0 ;
  wire \pwmRef[13]_i_1__2_n_0 ;
  wire \pwmRef[13]_i_2__2_n_0 ;
  wire \pwmRef[13]_i_3__2_n_0 ;
  wire \pwmRef[13]_i_4__2_n_0 ;
  wire \pwmRef[13]_i_5__2_n_0 ;
  wire \pwmRef[14]_i_1__2_n_0 ;
  wire \pwmRef[14]_i_2__2_n_0 ;
  wire \pwmRef[14]_i_3__2_n_0 ;
  wire \pwmRef[14]_i_4__2_n_0 ;
  wire \pwmRef[14]_i_5__2_n_0 ;
  wire \pwmRef[15]_i_100__2_n_0 ;
  wire \pwmRef[15]_i_101__2_n_0 ;
  wire \pwmRef[15]_i_102__2_n_0 ;
  wire \pwmRef[15]_i_103__2_n_0 ;
  wire \pwmRef[15]_i_104__2_n_0 ;
  wire \pwmRef[15]_i_106__2_n_0 ;
  wire \pwmRef[15]_i_107__2_n_0 ;
  wire \pwmRef[15]_i_108__2_n_0 ;
  wire \pwmRef[15]_i_109__2_n_0 ;
  wire \pwmRef[15]_i_10__2_n_0 ;
  wire \pwmRef[15]_i_110__2_n_0 ;
  wire \pwmRef[15]_i_111__2_n_0 ;
  wire \pwmRef[15]_i_112__2_n_0 ;
  wire \pwmRef[15]_i_113__2_n_0 ;
  wire \pwmRef[15]_i_115__2_n_0 ;
  wire \pwmRef[15]_i_116__2_n_0 ;
  wire \pwmRef[15]_i_117__2_n_0 ;
  wire \pwmRef[15]_i_118__2_n_0 ;
  wire \pwmRef[15]_i_119__2_n_0 ;
  wire \pwmRef[15]_i_11__2_n_0 ;
  wire \pwmRef[15]_i_120__2_n_0 ;
  wire \pwmRef[15]_i_121__2_n_0 ;
  wire \pwmRef[15]_i_122__2_n_0 ;
  wire \pwmRef[15]_i_123__2_n_0 ;
  wire \pwmRef[15]_i_124__2_n_0 ;
  wire \pwmRef[15]_i_125__2_n_0 ;
  wire \pwmRef[15]_i_126__2_n_0 ;
  wire \pwmRef[15]_i_12__2_n_0 ;
  wire \pwmRef[15]_i_131__2_n_0 ;
  wire \pwmRef[15]_i_132__2_n_0 ;
  wire \pwmRef[15]_i_133__2_n_0 ;
  wire \pwmRef[15]_i_134__2_n_0 ;
  wire \pwmRef[15]_i_135__2_n_0 ;
  wire \pwmRef[15]_i_136__2_n_0 ;
  wire \pwmRef[15]_i_137__2_n_0 ;
  wire \pwmRef[15]_i_139__2_n_0 ;
  wire \pwmRef[15]_i_13__2_n_0 ;
  wire \pwmRef[15]_i_140__2_n_0 ;
  wire \pwmRef[15]_i_141__2_n_0 ;
  wire \pwmRef[15]_i_142__2_n_0 ;
  wire \pwmRef[15]_i_143__2_n_0 ;
  wire \pwmRef[15]_i_144__2_n_0 ;
  wire \pwmRef[15]_i_145__2_n_0 ;
  wire \pwmRef[15]_i_146__2_n_0 ;
  wire \pwmRef[15]_i_147__2_n_0 ;
  wire \pwmRef[15]_i_148__2_n_0 ;
  wire \pwmRef[15]_i_149__2_n_0 ;
  wire \pwmRef[15]_i_14__2_n_0 ;
  wire \pwmRef[15]_i_150__2_n_0 ;
  wire \pwmRef[15]_i_151__2_n_0 ;
  wire \pwmRef[15]_i_152__2_n_0 ;
  wire \pwmRef[15]_i_153__2_n_0 ;
  wire \pwmRef[15]_i_154__2_n_0 ;
  wire \pwmRef[15]_i_155__2_n_0 ;
  wire \pwmRef[15]_i_156__2_n_0 ;
  wire \pwmRef[15]_i_157__2_n_0 ;
  wire \pwmRef[15]_i_158__2_n_0 ;
  wire \pwmRef[15]_i_159__2_n_0 ;
  wire \pwmRef[15]_i_15__2_n_0 ;
  wire \pwmRef[15]_i_160__2_n_0 ;
  wire \pwmRef[15]_i_161__2_n_0 ;
  wire \pwmRef[15]_i_162__2_n_0 ;
  wire \pwmRef[15]_i_163__2_n_0 ;
  wire \pwmRef[15]_i_164__2_n_0 ;
  wire \pwmRef[15]_i_165__2_n_0 ;
  wire \pwmRef[15]_i_166__2_n_0 ;
  wire \pwmRef[15]_i_167__2_n_0 ;
  wire \pwmRef[15]_i_168__2_n_0 ;
  wire \pwmRef[15]_i_169__2_n_0 ;
  wire \pwmRef[15]_i_16__2_n_0 ;
  wire \pwmRef[15]_i_170__2_n_0 ;
  wire \pwmRef[15]_i_171__2_n_0 ;
  wire \pwmRef[15]_i_172__2_n_0 ;
  wire \pwmRef[15]_i_173__2_n_0 ;
  wire \pwmRef[15]_i_174__2_n_0 ;
  wire \pwmRef[15]_i_175__2_n_0 ;
  wire \pwmRef[15]_i_177__2_n_0 ;
  wire \pwmRef[15]_i_178__2_n_0 ;
  wire \pwmRef[15]_i_179__2_n_0 ;
  wire \pwmRef[15]_i_17__2_n_0 ;
  wire \pwmRef[15]_i_180__2_n_0 ;
  wire \pwmRef[15]_i_181__2_n_0 ;
  wire \pwmRef[15]_i_182__2_n_0 ;
  wire \pwmRef[15]_i_183__2_n_0 ;
  wire \pwmRef[15]_i_184__2_n_0 ;
  wire \pwmRef[15]_i_188__2_n_0 ;
  wire \pwmRef[15]_i_189__2_n_0 ;
  wire \pwmRef[15]_i_18__2_n_0 ;
  wire \pwmRef[15]_i_190__2_n_0 ;
  wire \pwmRef[15]_i_191__2_n_0 ;
  wire \pwmRef[15]_i_192__2_n_0 ;
  wire \pwmRef[15]_i_193__2_n_0 ;
  wire \pwmRef[15]_i_194__2_n_0 ;
  wire \pwmRef[15]_i_195__2_n_0 ;
  wire \pwmRef[15]_i_196__2_n_0 ;
  wire \pwmRef[15]_i_197__2_n_0 ;
  wire \pwmRef[15]_i_198__2_n_0 ;
  wire \pwmRef[15]_i_199__2_n_0 ;
  wire \pwmRef[15]_i_19__2_n_0 ;
  wire \pwmRef[15]_i_1__2_n_0 ;
  wire \pwmRef[15]_i_200__2_n_0 ;
  wire \pwmRef[15]_i_201__2_n_0 ;
  wire \pwmRef[15]_i_202__2_n_0 ;
  wire \pwmRef[15]_i_203__2_n_0 ;
  wire \pwmRef[15]_i_204__2_n_0 ;
  wire \pwmRef[15]_i_205__2_n_0 ;
  wire \pwmRef[15]_i_206__2_n_0 ;
  wire \pwmRef[15]_i_207__2_n_0 ;
  wire \pwmRef[15]_i_208__2_n_0 ;
  wire \pwmRef[15]_i_209__2_n_0 ;
  wire \pwmRef[15]_i_20__2_n_0 ;
  wire \pwmRef[15]_i_210__2_n_0 ;
  wire \pwmRef[15]_i_211__2_n_0 ;
  wire \pwmRef[15]_i_212__2_n_0 ;
  wire \pwmRef[15]_i_213__2_n_0 ;
  wire \pwmRef[15]_i_214__2_n_0 ;
  wire \pwmRef[15]_i_215__2_n_0 ;
  wire \pwmRef[15]_i_216__2_n_0 ;
  wire \pwmRef[15]_i_217__2_n_0 ;
  wire \pwmRef[15]_i_218__2_n_0 ;
  wire \pwmRef[15]_i_219__2_n_0 ;
  wire \pwmRef[15]_i_21__2_n_0 ;
  wire \pwmRef[15]_i_220__2_n_0 ;
  wire \pwmRef[15]_i_221__2_n_0 ;
  wire \pwmRef[15]_i_222__2_n_0 ;
  wire \pwmRef[15]_i_223__2_n_0 ;
  wire \pwmRef[15]_i_224__2_n_0 ;
  wire \pwmRef[15]_i_225__2_n_0 ;
  wire \pwmRef[15]_i_226__2_n_0 ;
  wire \pwmRef[15]_i_227__2_n_0 ;
  wire \pwmRef[15]_i_232__2_n_0 ;
  wire \pwmRef[15]_i_233__2_n_0 ;
  wire \pwmRef[15]_i_234__2_n_0 ;
  wire \pwmRef[15]_i_235__2_n_0 ;
  wire \pwmRef[15]_i_236__2_n_0 ;
  wire \pwmRef[15]_i_237__2_n_0 ;
  wire \pwmRef[15]_i_238__2_n_0 ;
  wire \pwmRef[15]_i_239__2_n_0 ;
  wire \pwmRef[15]_i_23__2_n_0 ;
  wire \pwmRef[15]_i_240__2_n_0 ;
  wire \pwmRef[15]_i_241__2_n_0 ;
  wire \pwmRef[15]_i_242__2_n_0 ;
  wire \pwmRef[15]_i_243__2_n_0 ;
  wire \pwmRef[15]_i_244__2_n_0 ;
  wire \pwmRef[15]_i_246__2_n_0 ;
  wire \pwmRef[15]_i_247__2_n_0 ;
  wire \pwmRef[15]_i_248__2_n_0 ;
  wire \pwmRef[15]_i_249__2_n_0 ;
  wire \pwmRef[15]_i_24__2_n_0 ;
  wire \pwmRef[15]_i_250__2_n_0 ;
  wire \pwmRef[15]_i_251__2_n_0 ;
  wire \pwmRef[15]_i_252__2_n_0 ;
  wire \pwmRef[15]_i_253__2_n_0 ;
  wire \pwmRef[15]_i_25__2_n_0 ;
  wire \pwmRef[15]_i_260__2_n_0 ;
  wire \pwmRef[15]_i_261__2_n_0 ;
  wire \pwmRef[15]_i_262__2_n_0 ;
  wire \pwmRef[15]_i_263__2_n_0 ;
  wire \pwmRef[15]_i_265__2_n_0 ;
  wire \pwmRef[15]_i_266__2_n_0 ;
  wire \pwmRef[15]_i_267__2_n_0 ;
  wire \pwmRef[15]_i_268__2_n_0 ;
  wire \pwmRef[15]_i_269__2_n_0 ;
  wire \pwmRef[15]_i_26__2_n_0 ;
  wire \pwmRef[15]_i_270__2_n_0 ;
  wire \pwmRef[15]_i_271__2_n_0 ;
  wire \pwmRef[15]_i_272__2_n_0 ;
  wire \pwmRef[15]_i_277__2_n_0 ;
  wire \pwmRef[15]_i_278__2_n_0 ;
  wire \pwmRef[15]_i_279__2_n_0 ;
  wire \pwmRef[15]_i_27__2_n_0 ;
  wire \pwmRef[15]_i_280__2_n_0 ;
  wire \pwmRef[15]_i_281__2_n_0 ;
  wire \pwmRef[15]_i_282__2_n_0 ;
  wire \pwmRef[15]_i_283__2_n_0 ;
  wire \pwmRef[15]_i_284__2_n_0 ;
  wire \pwmRef[15]_i_285__2_n_0 ;
  wire \pwmRef[15]_i_286__2_n_0 ;
  wire \pwmRef[15]_i_287__2_n_0 ;
  wire \pwmRef[15]_i_288__2_n_0 ;
  wire \pwmRef[15]_i_289__2_n_0 ;
  wire \pwmRef[15]_i_28__2_n_0 ;
  wire \pwmRef[15]_i_290__2_n_0 ;
  wire \pwmRef[15]_i_291__2_n_0 ;
  wire \pwmRef[15]_i_292__2_n_0 ;
  wire \pwmRef[15]_i_293__2_n_0 ;
  wire \pwmRef[15]_i_294__2_n_0 ;
  wire \pwmRef[15]_i_295__2_n_0 ;
  wire \pwmRef[15]_i_296__2_n_0 ;
  wire \pwmRef[15]_i_297__2_n_0 ;
  wire \pwmRef[15]_i_298__2_n_0 ;
  wire \pwmRef[15]_i_299__2_n_0 ;
  wire \pwmRef[15]_i_29__2_n_0 ;
  wire \pwmRef[15]_i_2__2_n_0 ;
  wire \pwmRef[15]_i_300__2_n_0 ;
  wire \pwmRef[15]_i_303__2_n_0 ;
  wire \pwmRef[15]_i_304__2_n_0 ;
  wire \pwmRef[15]_i_305__2_n_0 ;
  wire \pwmRef[15]_i_306__2_n_0 ;
  wire \pwmRef[15]_i_307__2_n_0 ;
  wire \pwmRef[15]_i_308__2_n_0 ;
  wire \pwmRef[15]_i_309__2_n_0 ;
  wire \pwmRef[15]_i_30__2_n_0 ;
  wire \pwmRef[15]_i_310__2_n_0 ;
  wire \pwmRef[15]_i_311__2_n_0 ;
  wire \pwmRef[15]_i_312__2_n_0 ;
  wire \pwmRef[15]_i_313__2_n_0 ;
  wire \pwmRef[15]_i_314__2_n_0 ;
  wire \pwmRef[15]_i_315__2_n_0 ;
  wire \pwmRef[15]_i_316__2_n_0 ;
  wire \pwmRef[15]_i_317__2_n_0 ;
  wire \pwmRef[15]_i_318__2_n_0 ;
  wire \pwmRef[15]_i_319__2_n_0 ;
  wire \pwmRef[15]_i_320__2_n_0 ;
  wire \pwmRef[15]_i_321__2_n_0 ;
  wire \pwmRef[15]_i_322__2_n_0 ;
  wire \pwmRef[15]_i_323__2_n_0 ;
  wire \pwmRef[15]_i_324__2_n_0 ;
  wire \pwmRef[15]_i_325__2_n_0 ;
  wire \pwmRef[15]_i_326__2_n_0 ;
  wire \pwmRef[15]_i_327__2_n_0 ;
  wire \pwmRef[15]_i_328__2_n_0 ;
  wire \pwmRef[15]_i_329__2_n_0 ;
  wire \pwmRef[15]_i_32__2_n_0 ;
  wire \pwmRef[15]_i_330__2_n_0 ;
  wire \pwmRef[15]_i_331__2_n_0 ;
  wire \pwmRef[15]_i_332__2_n_0 ;
  wire \pwmRef[15]_i_335__2_n_0 ;
  wire \pwmRef[15]_i_336__2_n_0 ;
  wire \pwmRef[15]_i_337__2_n_0 ;
  wire \pwmRef[15]_i_338__2_n_0 ;
  wire \pwmRef[15]_i_339__2_n_0 ;
  wire \pwmRef[15]_i_33__2_n_0 ;
  wire \pwmRef[15]_i_340__2_n_0 ;
  wire \pwmRef[15]_i_341__2_n_0 ;
  wire \pwmRef[15]_i_342__2_n_0 ;
  wire \pwmRef[15]_i_343__2_n_0 ;
  wire \pwmRef[15]_i_344__2_n_0 ;
  wire \pwmRef[15]_i_345__2_n_0 ;
  wire \pwmRef[15]_i_346__2_n_0 ;
  wire \pwmRef[15]_i_347__2_n_0 ;
  wire \pwmRef[15]_i_348__2_n_0 ;
  wire \pwmRef[15]_i_349__2_n_0 ;
  wire \pwmRef[15]_i_34__2_n_0 ;
  wire \pwmRef[15]_i_35__2_n_0 ;
  wire \pwmRef[15]_i_36__2_n_0 ;
  wire \pwmRef[15]_i_37__2_n_0 ;
  wire \pwmRef[15]_i_38__2_n_0 ;
  wire \pwmRef[15]_i_39__2_n_0 ;
  wire \pwmRef[15]_i_40__2_n_0 ;
  wire \pwmRef[15]_i_41__2_n_0 ;
  wire \pwmRef[15]_i_42__2_n_0 ;
  wire \pwmRef[15]_i_43__2_n_0 ;
  wire \pwmRef[15]_i_44__2_n_0 ;
  wire \pwmRef[15]_i_45__2_n_0 ;
  wire \pwmRef[15]_i_46__2_n_0 ;
  wire \pwmRef[15]_i_47__2_n_0 ;
  wire \pwmRef[15]_i_4__2_n_0 ;
  wire [31:0]\pwmRef[15]_i_50__2_0 ;
  wire \pwmRef[15]_i_50__2_n_0 ;
  wire \pwmRef[15]_i_51__2_n_0 ;
  wire \pwmRef[15]_i_52__2_n_0 ;
  wire \pwmRef[15]_i_53__2_n_0 ;
  wire \pwmRef[15]_i_54__2_n_0 ;
  wire \pwmRef[15]_i_55__2_n_0 ;
  wire \pwmRef[15]_i_56__2_n_0 ;
  wire \pwmRef[15]_i_57__2_n_0 ;
  wire \pwmRef[15]_i_58__2_n_0 ;
  wire \pwmRef[15]_i_59__2_n_0 ;
  wire \pwmRef[15]_i_5__2_n_0 ;
  wire \pwmRef[15]_i_60__2_n_0 ;
  wire \pwmRef[15]_i_63__2_n_0 ;
  wire \pwmRef[15]_i_64__2_n_0 ;
  wire \pwmRef[15]_i_65__2_n_0 ;
  wire \pwmRef[15]_i_66__2_n_0 ;
  wire \pwmRef[15]_i_67__2_n_0 ;
  wire \pwmRef[15]_i_68__2_n_0 ;
  wire \pwmRef[15]_i_69__2_n_0 ;
  wire \pwmRef[15]_i_70__2_n_0 ;
  wire \pwmRef[15]_i_72__2_n_0 ;
  wire \pwmRef[15]_i_73__2_n_0 ;
  wire \pwmRef[15]_i_74__2_n_0 ;
  wire \pwmRef[15]_i_75__2_n_0 ;
  wire \pwmRef[15]_i_76__2_n_0 ;
  wire \pwmRef[15]_i_77__2_n_0 ;
  wire \pwmRef[15]_i_78__2_n_0 ;
  wire \pwmRef[15]_i_79__2_n_0 ;
  wire \pwmRef[15]_i_80__2_n_0 ;
  wire \pwmRef[15]_i_81__2_n_0 ;
  wire \pwmRef[15]_i_82__2_n_0 ;
  wire \pwmRef[15]_i_83__2_n_0 ;
  wire \pwmRef[15]_i_84__2_n_0 ;
  wire \pwmRef[15]_i_85__2_n_0 ;
  wire \pwmRef[15]_i_86__2_n_0 ;
  wire \pwmRef[15]_i_87__2_n_0 ;
  wire \pwmRef[15]_i_88__2_n_0 ;
  wire \pwmRef[15]_i_89__2_n_0 ;
  wire \pwmRef[15]_i_8__2_n_0 ;
  wire \pwmRef[15]_i_90__2_n_0 ;
  wire \pwmRef[15]_i_91__2_n_0 ;
  wire \pwmRef[15]_i_92__2_n_0 ;
  wire \pwmRef[15]_i_93__2_n_0 ;
  wire \pwmRef[15]_i_94__2_n_0 ;
  wire \pwmRef[15]_i_95__2_n_0 ;
  wire \pwmRef[15]_i_97__2_n_0 ;
  wire \pwmRef[15]_i_98__2_n_0 ;
  wire \pwmRef[15]_i_99__2_n_0 ;
  wire \pwmRef[15]_i_9__2_n_0 ;
  wire \pwmRef[1]_i_1__2_n_0 ;
  wire \pwmRef[1]_i_2__2_n_0 ;
  wire \pwmRef[1]_i_3__2_n_0 ;
  wire \pwmRef[1]_i_4__2_n_0 ;
  wire \pwmRef[1]_i_5__2_n_0 ;
  wire \pwmRef[2]_i_1__2_n_0 ;
  wire \pwmRef[2]_i_2__2_n_0 ;
  wire \pwmRef[2]_i_3__2_n_0 ;
  wire \pwmRef[2]_i_4__2_n_0 ;
  wire \pwmRef[2]_i_5__2_n_0 ;
  wire \pwmRef[3]_i_10__2_n_0 ;
  wire \pwmRef[3]_i_11__2_n_0 ;
  wire \pwmRef[3]_i_12__2_n_0 ;
  wire \pwmRef[3]_i_13__2_n_0 ;
  wire \pwmRef[3]_i_1__2_n_0 ;
  wire \pwmRef[3]_i_2__2_n_0 ;
  wire \pwmRef[3]_i_3__2_n_0 ;
  wire \pwmRef[3]_i_4__2_n_0 ;
  wire \pwmRef[3]_i_5__2_n_0 ;
  wire \pwmRef[3]_i_7__2_n_0 ;
  wire \pwmRef[3]_i_8__2_n_0 ;
  wire \pwmRef[3]_i_9__2_n_0 ;
  wire \pwmRef[4]_i_1__2_n_0 ;
  wire \pwmRef[4]_i_2__2_n_0 ;
  wire \pwmRef[4]_i_3__2_n_0 ;
  wire \pwmRef[4]_i_4__2_n_0 ;
  wire \pwmRef[4]_i_5__2_n_0 ;
  wire \pwmRef[5]_i_1__2_n_0 ;
  wire \pwmRef[5]_i_2__2_n_0 ;
  wire \pwmRef[5]_i_3__2_n_0 ;
  wire \pwmRef[5]_i_4__2_n_0 ;
  wire \pwmRef[5]_i_5__2_n_0 ;
  wire \pwmRef[6]_i_1__2_n_0 ;
  wire \pwmRef[6]_i_2__2_n_0 ;
  wire \pwmRef[6]_i_3__2_n_0 ;
  wire \pwmRef[6]_i_4__2_n_0 ;
  wire \pwmRef[6]_i_5__2_n_0 ;
  wire \pwmRef[7]_i_10__2_n_0 ;
  wire \pwmRef[7]_i_11__2_n_0 ;
  wire \pwmRef[7]_i_12__2_n_0 ;
  wire \pwmRef[7]_i_13__2_n_0 ;
  wire \pwmRef[7]_i_14__2_n_0 ;
  wire \pwmRef[7]_i_1__2_n_0 ;
  wire \pwmRef[7]_i_2__2_n_0 ;
  wire \pwmRef[7]_i_3__2_n_0 ;
  wire \pwmRef[7]_i_4__2_n_0 ;
  wire \pwmRef[7]_i_5__2_n_0 ;
  wire \pwmRef[7]_i_7__2_n_0 ;
  wire \pwmRef[7]_i_8__2_n_0 ;
  wire \pwmRef[7]_i_9__2_n_0 ;
  wire \pwmRef[8]_i_1__2_n_0 ;
  wire \pwmRef[8]_i_2__2_n_0 ;
  wire \pwmRef[8]_i_3__2_n_0 ;
  wire \pwmRef[8]_i_4__2_n_0 ;
  wire \pwmRef[8]_i_5__2_n_0 ;
  wire \pwmRef[9]_i_1__2_n_0 ;
  wire \pwmRef[9]_i_2__2_n_0 ;
  wire \pwmRef[9]_i_3__2_n_0 ;
  wire \pwmRef[9]_i_4__2_n_0 ;
  wire \pwmRef[9]_i_5__2_n_0 ;
  wire \pwmRef_reg[11]_i_6__2_n_0 ;
  wire \pwmRef_reg[11]_i_6__2_n_1 ;
  wire \pwmRef_reg[11]_i_6__2_n_2 ;
  wire \pwmRef_reg[11]_i_6__2_n_3 ;
  wire [15:0]\pwmRef_reg[15]_0 ;
  wire \pwmRef_reg[15]_i_105__2_n_0 ;
  wire \pwmRef_reg[15]_i_105__2_n_1 ;
  wire \pwmRef_reg[15]_i_105__2_n_2 ;
  wire \pwmRef_reg[15]_i_105__2_n_3 ;
  wire \pwmRef_reg[15]_i_114__2_n_0 ;
  wire \pwmRef_reg[15]_i_114__2_n_1 ;
  wire \pwmRef_reg[15]_i_114__2_n_2 ;
  wire \pwmRef_reg[15]_i_114__2_n_3 ;
  wire \pwmRef_reg[15]_i_127__2_n_0 ;
  wire \pwmRef_reg[15]_i_127__2_n_1 ;
  wire \pwmRef_reg[15]_i_127__2_n_2 ;
  wire \pwmRef_reg[15]_i_127__2_n_3 ;
  wire \pwmRef_reg[15]_i_128__2_n_0 ;
  wire \pwmRef_reg[15]_i_128__2_n_1 ;
  wire \pwmRef_reg[15]_i_128__2_n_2 ;
  wire \pwmRef_reg[15]_i_128__2_n_3 ;
  wire \pwmRef_reg[15]_i_129__2_n_0 ;
  wire \pwmRef_reg[15]_i_129__2_n_1 ;
  wire \pwmRef_reg[15]_i_129__2_n_2 ;
  wire \pwmRef_reg[15]_i_129__2_n_3 ;
  wire \pwmRef_reg[15]_i_130__2_n_0 ;
  wire \pwmRef_reg[15]_i_130__2_n_1 ;
  wire \pwmRef_reg[15]_i_130__2_n_2 ;
  wire \pwmRef_reg[15]_i_130__2_n_3 ;
  wire \pwmRef_reg[15]_i_138__2_n_0 ;
  wire \pwmRef_reg[15]_i_138__2_n_1 ;
  wire \pwmRef_reg[15]_i_138__2_n_2 ;
  wire \pwmRef_reg[15]_i_138__2_n_3 ;
  wire \pwmRef_reg[15]_i_176__2_n_0 ;
  wire \pwmRef_reg[15]_i_176__2_n_1 ;
  wire \pwmRef_reg[15]_i_176__2_n_2 ;
  wire \pwmRef_reg[15]_i_176__2_n_3 ;
  wire \pwmRef_reg[15]_i_186__2_n_1 ;
  wire \pwmRef_reg[15]_i_186__2_n_2 ;
  wire \pwmRef_reg[15]_i_186__2_n_3 ;
  wire \pwmRef_reg[15]_i_187__2_n_0 ;
  wire \pwmRef_reg[15]_i_187__2_n_1 ;
  wire \pwmRef_reg[15]_i_187__2_n_2 ;
  wire \pwmRef_reg[15]_i_187__2_n_3 ;
  wire \pwmRef_reg[15]_i_228__2_n_1 ;
  wire \pwmRef_reg[15]_i_228__2_n_2 ;
  wire \pwmRef_reg[15]_i_228__2_n_3 ;
  wire \pwmRef_reg[15]_i_229__2_n_1 ;
  wire \pwmRef_reg[15]_i_229__2_n_2 ;
  wire \pwmRef_reg[15]_i_229__2_n_3 ;
  wire \pwmRef_reg[15]_i_22__2_n_0 ;
  wire \pwmRef_reg[15]_i_22__2_n_1 ;
  wire \pwmRef_reg[15]_i_22__2_n_2 ;
  wire \pwmRef_reg[15]_i_22__2_n_3 ;
  wire \pwmRef_reg[15]_i_230__2_n_0 ;
  wire \pwmRef_reg[15]_i_230__2_n_1 ;
  wire \pwmRef_reg[15]_i_230__2_n_2 ;
  wire \pwmRef_reg[15]_i_230__2_n_3 ;
  wire \pwmRef_reg[15]_i_231__2_n_0 ;
  wire \pwmRef_reg[15]_i_231__2_n_1 ;
  wire \pwmRef_reg[15]_i_231__2_n_2 ;
  wire \pwmRef_reg[15]_i_231__2_n_3 ;
  wire \pwmRef_reg[15]_i_245__2_n_0 ;
  wire \pwmRef_reg[15]_i_245__2_n_1 ;
  wire \pwmRef_reg[15]_i_245__2_n_2 ;
  wire \pwmRef_reg[15]_i_245__2_n_3 ;
  wire \pwmRef_reg[15]_i_254__2_n_0 ;
  wire \pwmRef_reg[15]_i_254__2_n_1 ;
  wire \pwmRef_reg[15]_i_254__2_n_2 ;
  wire \pwmRef_reg[15]_i_254__2_n_3 ;
  wire \pwmRef_reg[15]_i_255__2_n_0 ;
  wire \pwmRef_reg[15]_i_255__2_n_1 ;
  wire \pwmRef_reg[15]_i_255__2_n_2 ;
  wire \pwmRef_reg[15]_i_255__2_n_3 ;
  wire \pwmRef_reg[15]_i_264__2_n_0 ;
  wire \pwmRef_reg[15]_i_264__2_n_1 ;
  wire \pwmRef_reg[15]_i_264__2_n_2 ;
  wire \pwmRef_reg[15]_i_264__2_n_3 ;
  wire \pwmRef_reg[15]_i_273__2_n_0 ;
  wire \pwmRef_reg[15]_i_273__2_n_1 ;
  wire \pwmRef_reg[15]_i_273__2_n_2 ;
  wire \pwmRef_reg[15]_i_273__2_n_3 ;
  wire \pwmRef_reg[15]_i_274__2_n_0 ;
  wire \pwmRef_reg[15]_i_274__2_n_1 ;
  wire \pwmRef_reg[15]_i_274__2_n_2 ;
  wire \pwmRef_reg[15]_i_274__2_n_3 ;
  wire \pwmRef_reg[15]_i_275__2_n_0 ;
  wire \pwmRef_reg[15]_i_275__2_n_1 ;
  wire \pwmRef_reg[15]_i_275__2_n_2 ;
  wire \pwmRef_reg[15]_i_275__2_n_3 ;
  wire \pwmRef_reg[15]_i_276__2_n_0 ;
  wire \pwmRef_reg[15]_i_276__2_n_1 ;
  wire \pwmRef_reg[15]_i_276__2_n_2 ;
  wire \pwmRef_reg[15]_i_276__2_n_3 ;
  wire \pwmRef_reg[15]_i_301__2_n_0 ;
  wire \pwmRef_reg[15]_i_301__2_n_1 ;
  wire \pwmRef_reg[15]_i_301__2_n_2 ;
  wire \pwmRef_reg[15]_i_301__2_n_3 ;
  wire \pwmRef_reg[15]_i_302__2_n_0 ;
  wire \pwmRef_reg[15]_i_302__2_n_1 ;
  wire \pwmRef_reg[15]_i_302__2_n_2 ;
  wire \pwmRef_reg[15]_i_302__2_n_3 ;
  wire \pwmRef_reg[15]_i_31__2_n_0 ;
  wire \pwmRef_reg[15]_i_31__2_n_1 ;
  wire \pwmRef_reg[15]_i_31__2_n_2 ;
  wire \pwmRef_reg[15]_i_31__2_n_3 ;
  wire \pwmRef_reg[15]_i_333__2_n_0 ;
  wire \pwmRef_reg[15]_i_333__2_n_1 ;
  wire \pwmRef_reg[15]_i_333__2_n_2 ;
  wire \pwmRef_reg[15]_i_333__2_n_3 ;
  wire \pwmRef_reg[15]_i_334__2_n_0 ;
  wire \pwmRef_reg[15]_i_334__2_n_1 ;
  wire \pwmRef_reg[15]_i_334__2_n_2 ;
  wire \pwmRef_reg[15]_i_334__2_n_3 ;
  wire [31:0]\pwmRef_reg[15]_i_3__2_0 ;
  wire \pwmRef_reg[15]_i_3__2_n_0 ;
  wire \pwmRef_reg[15]_i_3__2_n_1 ;
  wire \pwmRef_reg[15]_i_3__2_n_2 ;
  wire \pwmRef_reg[15]_i_3__2_n_3 ;
  wire [3:0]\pwmRef_reg[15]_i_48__2_0 ;
  wire \pwmRef_reg[15]_i_48__2_n_0 ;
  wire \pwmRef_reg[15]_i_48__2_n_1 ;
  wire \pwmRef_reg[15]_i_48__2_n_2 ;
  wire \pwmRef_reg[15]_i_48__2_n_3 ;
  wire [31:0]\pwmRef_reg[15]_i_49__2_0 ;
  wire \pwmRef_reg[15]_i_49__2_n_0 ;
  wire \pwmRef_reg[15]_i_49__2_n_1 ;
  wire \pwmRef_reg[15]_i_49__2_n_2 ;
  wire \pwmRef_reg[15]_i_49__2_n_3 ;
  wire \pwmRef_reg[15]_i_61__2_n_1 ;
  wire \pwmRef_reg[15]_i_61__2_n_2 ;
  wire \pwmRef_reg[15]_i_61__2_n_3 ;
  wire \pwmRef_reg[15]_i_62__2_n_0 ;
  wire \pwmRef_reg[15]_i_62__2_n_1 ;
  wire \pwmRef_reg[15]_i_62__2_n_2 ;
  wire \pwmRef_reg[15]_i_62__2_n_3 ;
  wire [31:0]\pwmRef_reg[15]_i_6__2_0 ;
  wire \pwmRef_reg[15]_i_6__2_n_1 ;
  wire \pwmRef_reg[15]_i_6__2_n_2 ;
  wire \pwmRef_reg[15]_i_6__2_n_3 ;
  wire \pwmRef_reg[15]_i_71__2_n_0 ;
  wire \pwmRef_reg[15]_i_71__2_n_1 ;
  wire \pwmRef_reg[15]_i_71__2_n_2 ;
  wire \pwmRef_reg[15]_i_71__2_n_3 ;
  wire \pwmRef_reg[15]_i_7__2_n_0 ;
  wire \pwmRef_reg[15]_i_7__2_n_1 ;
  wire \pwmRef_reg[15]_i_7__2_n_2 ;
  wire \pwmRef_reg[15]_i_7__2_n_3 ;
  wire \pwmRef_reg[3]_i_6__2_n_0 ;
  wire \pwmRef_reg[3]_i_6__2_n_1 ;
  wire \pwmRef_reg[3]_i_6__2_n_2 ;
  wire \pwmRef_reg[3]_i_6__2_n_3 ;
  wire \pwmRef_reg[7]_i_6__2_n_0 ;
  wire \pwmRef_reg[7]_i_6__2_n_1 ;
  wire \pwmRef_reg[7]_i_6__2_n_2 ;
  wire \pwmRef_reg[7]_i_6__2_n_3 ;
  wire [29:29]result0;
  wire [31:0]result1;
  wire result10_in;
  wire [31:16]result30_in;
  wire result3_0;
  wire result3_1;
  wire result3_2;
  wire [3:0]result3_3;
  wire [31:16]result3__0__0;
  wire result3__0_i_10__2_n_0;
  wire result3__0_i_11__2_n_0;
  wire result3__0_i_12__2_n_0;
  wire result3__0_i_13__2_n_0;
  wire result3__0_i_14__2_n_0;
  wire result3__0_i_15__2_n_0;
  wire result3__0_i_16__2_n_0;
  wire result3__0_i_17__2_n_0;
  wire result3__0_i_18__2_n_0;
  wire result3__0_i_19__2_n_0;
  wire result3__0_i_1__2_n_0;
  wire result3__0_i_1__2_n_1;
  wire result3__0_i_1__2_n_2;
  wire result3__0_i_1__2_n_3;
  wire result3__0_i_1__2_n_4;
  wire result3__0_i_1__2_n_5;
  wire result3__0_i_1__2_n_6;
  wire result3__0_i_1__2_n_7;
  wire result3__0_i_20__2_n_0;
  wire result3__0_i_2__2_n_0;
  wire result3__0_i_2__2_n_1;
  wire result3__0_i_2__2_n_2;
  wire result3__0_i_2__2_n_3;
  wire result3__0_i_2__2_n_4;
  wire result3__0_i_2__2_n_5;
  wire result3__0_i_2__2_n_6;
  wire result3__0_i_2__2_n_7;
  wire result3__0_i_3__2_n_0;
  wire result3__0_i_3__2_n_1;
  wire result3__0_i_3__2_n_2;
  wire result3__0_i_3__2_n_3;
  wire result3__0_i_3__2_n_4;
  wire result3__0_i_3__2_n_5;
  wire result3__0_i_3__2_n_6;
  wire result3__0_i_3__2_n_7;
  wire result3__0_i_4__2_n_0;
  wire result3__0_i_4__2_n_1;
  wire result3__0_i_4__2_n_2;
  wire result3__0_i_4__2_n_3;
  wire result3__0_i_4__2_n_4;
  wire result3__0_i_4__2_n_5;
  wire result3__0_i_4__2_n_6;
  wire result3__0_i_4__2_n_7;
  wire result3__0_i_5__2_n_0;
  wire result3__0_i_6__2_n_0;
  wire result3__0_i_7__2_n_0;
  wire result3__0_i_8__2_n_0;
  wire result3__0_i_9__2_n_0;
  wire result3__0_n_100;
  wire result3__0_n_101;
  wire result3__0_n_102;
  wire result3__0_n_103;
  wire result3__0_n_104;
  wire result3__0_n_105;
  wire result3__0_n_106;
  wire result3__0_n_107;
  wire result3__0_n_108;
  wire result3__0_n_109;
  wire result3__0_n_110;
  wire result3__0_n_111;
  wire result3__0_n_112;
  wire result3__0_n_113;
  wire result3__0_n_114;
  wire result3__0_n_115;
  wire result3__0_n_116;
  wire result3__0_n_117;
  wire result3__0_n_118;
  wire result3__0_n_119;
  wire result3__0_n_120;
  wire result3__0_n_121;
  wire result3__0_n_122;
  wire result3__0_n_123;
  wire result3__0_n_124;
  wire result3__0_n_125;
  wire result3__0_n_126;
  wire result3__0_n_127;
  wire result3__0_n_128;
  wire result3__0_n_129;
  wire result3__0_n_130;
  wire result3__0_n_131;
  wire result3__0_n_132;
  wire result3__0_n_133;
  wire result3__0_n_134;
  wire result3__0_n_135;
  wire result3__0_n_136;
  wire result3__0_n_137;
  wire result3__0_n_138;
  wire result3__0_n_139;
  wire result3__0_n_140;
  wire result3__0_n_141;
  wire result3__0_n_142;
  wire result3__0_n_143;
  wire result3__0_n_144;
  wire result3__0_n_145;
  wire result3__0_n_146;
  wire result3__0_n_147;
  wire result3__0_n_148;
  wire result3__0_n_149;
  wire result3__0_n_150;
  wire result3__0_n_151;
  wire result3__0_n_152;
  wire result3__0_n_153;
  wire result3__0_n_58;
  wire result3__0_n_59;
  wire result3__0_n_60;
  wire result3__0_n_61;
  wire result3__0_n_62;
  wire result3__0_n_63;
  wire result3__0_n_64;
  wire result3__0_n_65;
  wire result3__0_n_66;
  wire result3__0_n_67;
  wire result3__0_n_68;
  wire result3__0_n_69;
  wire result3__0_n_70;
  wire result3__0_n_71;
  wire result3__0_n_72;
  wire result3__0_n_73;
  wire result3__0_n_74;
  wire result3__0_n_75;
  wire result3__0_n_76;
  wire result3__0_n_77;
  wire result3__0_n_78;
  wire result3__0_n_79;
  wire result3__0_n_80;
  wire result3__0_n_81;
  wire result3__0_n_82;
  wire result3__0_n_83;
  wire result3__0_n_84;
  wire result3__0_n_85;
  wire result3__0_n_86;
  wire result3__0_n_87;
  wire result3__0_n_88;
  wire result3__0_n_89;
  wire result3__0_n_90;
  wire result3__0_n_91;
  wire result3__0_n_92;
  wire result3__0_n_93;
  wire result3__0_n_94;
  wire result3__0_n_95;
  wire result3__0_n_96;
  wire result3__0_n_97;
  wire result3__0_n_98;
  wire result3__0_n_99;
  wire result3__1_n_100;
  wire result3__1_n_101;
  wire result3__1_n_102;
  wire result3__1_n_103;
  wire result3__1_n_104;
  wire result3__1_n_105;
  wire result3__1_n_91;
  wire result3__1_n_92;
  wire result3__1_n_93;
  wire result3__1_n_94;
  wire result3__1_n_95;
  wire result3__1_n_96;
  wire result3__1_n_97;
  wire result3__1_n_98;
  wire result3__1_n_99;
  wire result3__2_0;
  wire [0:0]result3__3_0;
  wire result3__3_n_106;
  wire result3__3_n_107;
  wire result3__3_n_108;
  wire result3__3_n_109;
  wire result3__3_n_110;
  wire result3__3_n_111;
  wire result3__3_n_112;
  wire result3__3_n_113;
  wire result3__3_n_114;
  wire result3__3_n_115;
  wire result3__3_n_116;
  wire result3__3_n_117;
  wire result3__3_n_118;
  wire result3__3_n_119;
  wire result3__3_n_120;
  wire result3__3_n_121;
  wire result3__3_n_122;
  wire result3__3_n_123;
  wire result3__3_n_124;
  wire result3__3_n_125;
  wire result3__3_n_126;
  wire result3__3_n_127;
  wire result3__3_n_128;
  wire result3__3_n_129;
  wire result3__3_n_130;
  wire result3__3_n_131;
  wire result3__3_n_132;
  wire result3__3_n_133;
  wire result3__3_n_134;
  wire result3__3_n_135;
  wire result3__3_n_136;
  wire result3__3_n_137;
  wire result3__3_n_138;
  wire result3__3_n_139;
  wire result3__3_n_140;
  wire result3__3_n_141;
  wire result3__3_n_142;
  wire result3__3_n_143;
  wire result3__3_n_144;
  wire result3__3_n_145;
  wire result3__3_n_146;
  wire result3__3_n_147;
  wire result3__3_n_148;
  wire result3__3_n_149;
  wire result3__3_n_150;
  wire result3__3_n_151;
  wire result3__3_n_152;
  wire result3__3_n_153;
  wire result3__3_n_58;
  wire result3__3_n_59;
  wire result3__3_n_60;
  wire result3__3_n_61;
  wire result3__3_n_62;
  wire result3__3_n_63;
  wire result3__3_n_64;
  wire result3__3_n_65;
  wire result3__3_n_66;
  wire result3__3_n_67;
  wire result3__3_n_68;
  wire result3__3_n_69;
  wire result3__3_n_70;
  wire result3__3_n_71;
  wire result3__3_n_72;
  wire result3__3_n_73;
  wire result3__3_n_74;
  wire result3__3_n_75;
  wire result3__3_n_76;
  wire result3__3_n_77;
  wire result3__3_n_78;
  wire result3__3_n_79;
  wire result3__3_n_80;
  wire result3__3_n_81;
  wire result3__3_n_82;
  wire result3__3_n_83;
  wire result3__3_n_84;
  wire result3__3_n_85;
  wire result3__3_n_86;
  wire result3__3_n_87;
  wire result3__3_n_88;
  wire [3:0]result3__4_0;
  wire [3:0]result3__4_1;
  wire [27:0]result3__5;
  wire result3_i_10__2_n_0;
  wire result3_i_11__2_n_0;
  wire result3_i_12__2_n_0;
  wire result3_i_13__2_n_0;
  wire result3_i_14__2_n_0;
  wire result3_i_15__2_n_0;
  wire result3_i_16__2_n_0;
  wire result3_i_17__2_n_0;
  wire result3_i_18__2_n_0;
  wire result3_i_19__2_n_0;
  wire result3_i_20__2_n_0;
  wire result3_i_21__2_n_0;
  wire result3_i_22__2_n_0;
  wire result3_i_2__2_n_1;
  wire result3_i_2__2_n_2;
  wire result3_i_2__2_n_3;
  wire result3_i_2__2_n_4;
  wire result3_i_2__2_n_5;
  wire result3_i_2__2_n_6;
  wire result3_i_2__2_n_7;
  wire result3_i_3__2_n_0;
  wire result3_i_3__2_n_1;
  wire result3_i_3__2_n_2;
  wire result3_i_3__2_n_3;
  wire result3_i_3__2_n_4;
  wire result3_i_3__2_n_5;
  wire result3_i_3__2_n_6;
  wire result3_i_3__2_n_7;
  wire result3_i_4__2_n_0;
  wire result3_i_4__2_n_1;
  wire result3_i_4__2_n_2;
  wire result3_i_4__2_n_3;
  wire result3_i_4__2_n_4;
  wire result3_i_4__2_n_5;
  wire result3_i_4__2_n_6;
  wire result3_i_4__2_n_7;
  wire result3_i_5__2_n_0;
  wire result3_i_5__2_n_1;
  wire result3_i_5__2_n_2;
  wire result3_i_5__2_n_3;
  wire result3_i_5__2_n_4;
  wire result3_i_5__2_n_5;
  wire result3_i_5__2_n_6;
  wire result3_i_5__2_n_7;
  wire result3_i_7__1_n_0;
  wire result3_i_8__2_n_0;
  wire result3_i_9__2_n_0;
  wire result3_n_100;
  wire result3_n_101;
  wire result3_n_102;
  wire result3_n_103;
  wire result3_n_104;
  wire result3_n_105;
  wire result3_n_91;
  wire result3_n_92;
  wire result3_n_93;
  wire result3_n_94;
  wire result3_n_95;
  wire result3_n_96;
  wire result3_n_97;
  wire result3_n_98;
  wire result3_n_99;
  wire [0:0]\sp_reg[3][27] ;
  wire [0:0]\sp_reg[3][27]_0 ;
  wire update_controller_prev;
  wire [3:0]\NLW_pwmRef_reg[15]_i_105__2_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_114__2_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_138__2_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_176__2_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_187__2_O_UNCONNECTED ;
  wire [3:3]\NLW_pwmRef_reg[15]_i_228__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_pwmRef_reg[15]_i_229__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_22__2_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_245__2_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_264__2_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_31__2_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_3__2_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_48__2_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_49__2_O_UNCONNECTED ;
  wire [3:3]\NLW_pwmRef_reg[15]_i_61__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_62__2_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_6__2_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_71__2_O_UNCONNECTED ;
  wire [3:0]\NLW_pwmRef_reg[15]_i_7__2_O_UNCONNECTED ;
  wire NLW_result3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3_OVERFLOW_UNCONNECTED;
  wire NLW_result3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_result3_P_UNCONNECTED;
  wire [47:0]NLW_result3_PCOUT_UNCONNECTED;
  wire NLW_result3__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__0_OVERFLOW_UNCONNECTED;
  wire NLW_result3__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__0_CARRYOUT_UNCONNECTED;
  wire NLW_result3__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__1_OVERFLOW_UNCONNECTED;
  wire NLW_result3__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__1_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_result3__1_P_UNCONNECTED;
  wire [47:0]NLW_result3__1_PCOUT_UNCONNECTED;
  wire NLW_result3__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__2_OVERFLOW_UNCONNECTED;
  wire NLW_result3__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__2_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_result3__2_P_UNCONNECTED;
  wire [47:0]NLW_result3__2_PCOUT_UNCONNECTED;
  wire NLW_result3__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__3_OVERFLOW_UNCONNECTED;
  wire NLW_result3__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__3_CARRYOUT_UNCONNECTED;
  wire NLW_result3__4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_result3__4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_result3__4_OVERFLOW_UNCONNECTED;
  wire NLW_result3__4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_result3__4_PATTERNDETECT_UNCONNECTED;
  wire NLW_result3__4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_result3__4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_result3__4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_result3__4_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_result3__4_P_UNCONNECTED;
  wire [47:0]NLW_result3__4_PCOUT_UNCONNECTED;
  wire [3:3]NLW_result3_i_2__2_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[0]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[0]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[0]),
        .I4(err0[0]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[10]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[10]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[10]),
        .I4(err0[10]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[10]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_10__2 
       (.I0(Q[10]),
        .I1(\lastError_reg[11]_i_3__2_0 [2]),
        .O(\lastError[11]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_11__2 
       (.I0(Q[9]),
        .I1(\lastError_reg[11]_i_3__2_0 [1]),
        .O(\lastError[11]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_12__2 
       (.I0(Q[8]),
        .I1(\lastError_reg[11]_i_3__2_0 [0]),
        .O(\lastError[11]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_13__2 
       (.I0(Q[11]),
        .I1(\lastError_reg[11]_i_4__2_0 ),
        .O(\lastError[11]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_14__2 
       (.I0(Q[10]),
        .I1(\lastError_reg[11]_i_4__2_1 ),
        .O(\lastError[11]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_15__2 
       (.I0(Q[9]),
        .I1(\lastError_reg[11]_i_4__2_2 ),
        .O(\lastError[11]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_16__2 
       (.I0(Q[8]),
        .I1(\lastError_reg[11]_i_4__2_3 ),
        .O(\lastError[11]_i_16__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[11]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[11]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[11]),
        .I4(err0[11]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[11]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[11]_i_9__2 
       (.I0(Q[11]),
        .I1(\lastError_reg[11]_i_3__2_0 [3]),
        .O(\lastError[11]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[12]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[12]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[12]),
        .I4(err0[12]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[12]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[13]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[13]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[13]),
        .I4(err0[13]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[13]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[14]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[14]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[14]),
        .I4(err0[14]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[14]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[15]_i_10__2 
       (.I0(Q[14]),
        .I1(\lastError_reg[27]_i_3__2_0 ),
        .O(\lastError[15]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_11__2 
       (.I0(Q[13]),
        .I1(O[1]),
        .O(\lastError[15]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_12__2 
       (.I0(Q[12]),
        .I1(O[0]),
        .O(\lastError[15]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_13__2 
       (.I0(Q[15]),
        .I1(\lastError_reg[15]_i_4__2_0 ),
        .O(\lastError[15]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_14__2 
       (.I0(Q[14]),
        .I1(\lastError_reg[15]_i_4__2_0 ),
        .O(\lastError[15]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_15__2 
       (.I0(Q[13]),
        .I1(\lastError_reg[15]_i_4__2_1 ),
        .O(\lastError[15]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[15]_i_16__2 
       (.I0(Q[12]),
        .I1(\lastError_reg[15]_i_4__2_2 ),
        .O(\lastError[15]_i_16__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[15]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[15]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[15]),
        .I4(err0[15]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[15]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[15]_i_9__2 
       (.I0(Q[15]),
        .I1(\lastError_reg[27]_i_3__2_0 ),
        .O(\lastError[15]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[16]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[16]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[16]),
        .I4(err0[16]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[16]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[17]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[17]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[17]),
        .I4(err0[17]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[17]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[18]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[18]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[18]),
        .I4(err0[18]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[18]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[19]_i_10__2 
       (.I0(Q[18]),
        .I1(\lastError_reg[27]_i_3__2_0 ),
        .O(\lastError[19]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[19]_i_11__2 
       (.I0(Q[17]),
        .I1(\lastError_reg[27]_i_3__2_0 ),
        .O(\lastError[19]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[19]_i_12__2 
       (.I0(Q[16]),
        .I1(\lastError_reg[27]_i_3__2_0 ),
        .O(\lastError[19]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[19]_i_13__2 
       (.I0(Q[19]),
        .I1(\lastError_reg[15]_i_4__2_0 ),
        .O(\lastError[19]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[19]_i_14__2 
       (.I0(Q[18]),
        .I1(\lastError_reg[15]_i_4__2_0 ),
        .O(\lastError[19]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[19]_i_15__2 
       (.I0(Q[17]),
        .I1(\lastError_reg[15]_i_4__2_0 ),
        .O(\lastError[19]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[19]_i_16__2 
       (.I0(Q[16]),
        .I1(\lastError_reg[15]_i_4__2_0 ),
        .O(\lastError[19]_i_16__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[19]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[19]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[19]),
        .I4(err0[19]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[19]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[19]_i_9__2 
       (.I0(Q[19]),
        .I1(\lastError_reg[27]_i_3__2_0 ),
        .O(\lastError[19]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[1]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[1]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[1]),
        .I4(err0[1]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[20]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[20]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[20]),
        .I4(err0[20]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[20]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[21]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[21]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[21]),
        .I4(err0[21]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[21]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[22]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[22]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[22]),
        .I4(err0[22]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[22]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[23]_i_10__2 
       (.I0(Q[22]),
        .I1(\lastError_reg[27]_i_3__2_0 ),
        .O(\lastError[23]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[23]_i_11__2 
       (.I0(Q[21]),
        .I1(\lastError_reg[27]_i_3__2_0 ),
        .O(\lastError[23]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[23]_i_12__2 
       (.I0(Q[20]),
        .I1(\lastError_reg[27]_i_3__2_0 ),
        .O(\lastError[23]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[23]_i_13__2 
       (.I0(Q[23]),
        .I1(\lastError_reg[15]_i_4__2_0 ),
        .O(\lastError[23]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[23]_i_14__2 
       (.I0(Q[22]),
        .I1(\lastError_reg[15]_i_4__2_0 ),
        .O(\lastError[23]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[23]_i_15__2 
       (.I0(Q[21]),
        .I1(\lastError_reg[15]_i_4__2_0 ),
        .O(\lastError[23]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[23]_i_16__2 
       (.I0(Q[20]),
        .I1(\lastError_reg[15]_i_4__2_0 ),
        .O(\lastError[23]_i_16__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[23]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[23]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[23]),
        .I4(err0[23]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[23]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[23]_i_9__2 
       (.I0(Q[23]),
        .I1(\lastError_reg[27]_i_3__2_0 ),
        .O(\lastError[23]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[24]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[24]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[24]),
        .I4(err0[24]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[24]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[25]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[25]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[25]),
        .I4(err0[25]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[25]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[26]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[26]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[26]),
        .I4(err0[26]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[26]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[27]_i_10__2 
       (.I0(Q[26]),
        .I1(\lastError_reg[27]_i_3__2_0 ),
        .O(\lastError[27]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[27]_i_11__2 
       (.I0(Q[25]),
        .I1(\lastError_reg[27]_i_3__2_0 ),
        .O(\lastError[27]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[27]_i_12__2 
       (.I0(Q[24]),
        .I1(\lastError_reg[27]_i_3__2_0 ),
        .O(\lastError[27]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[27]_i_13__2 
       (.I0(Q[27]),
        .I1(\lastError_reg[15]_i_4__2_0 ),
        .O(\lastError[27]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[27]_i_14__2 
       (.I0(Q[26]),
        .I1(\lastError_reg[15]_i_4__2_0 ),
        .O(\lastError[27]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[27]_i_15__2 
       (.I0(Q[25]),
        .I1(\lastError_reg[15]_i_4__2_0 ),
        .O(\lastError[27]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[27]_i_16__2 
       (.I0(Q[24]),
        .I1(\lastError_reg[15]_i_4__2_0 ),
        .O(\lastError[27]_i_16__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[27]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[27]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[27]),
        .I4(err0[27]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[27]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[27]_i_9__2 
       (.I0(Q[27]),
        .I1(\lastError_reg[27]_i_3__2_0 ),
        .O(\lastError[27]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[28]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[28]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(result3__4_0[0]),
        .I4(result3__4_1[0]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[28]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[29]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[29]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(result3__4_0[1]),
        .I4(result3__4_1[1]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[29]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[2]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[2]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[2]),
        .I4(err0[2]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[30]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[30]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(result3__4_0[2]),
        .I4(result3__4_1[2]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[30]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h20222222)) 
    \lastError[31]_i_1__2 
       (.I0(p_1_in__0),
        .I1(update_controller_prev),
        .I2(\lastError_reg[0]_0 ),
        .I3(\lastError_reg[0]_1 ),
        .I4(\lastError_reg[0]_2 ),
        .O(lastError));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[31]_i_2__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[31]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(result3__4_0[3]),
        .I4(result3__4_1[3]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[31]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \lastError[31]_i_3__2 
       (.I0(\lastError_reg[0]_1 ),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_2 ),
        .O(\lastError[31]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \lastError[31]_i_5__2 
       (.I0(CO),
        .I1(\lastError_reg[0]_2 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_0 ),
        .I4(result3__3_0),
        .O(\lastError[31]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \lastError[31]_i_8__2 
       (.I0(CO),
        .I1(\lastError_reg[0]_2 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_0 ),
        .I4(result3__3_0),
        .O(\lastError[31]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_10__2 
       (.I0(Q[2]),
        .I1(\lastError_reg[3]_i_3__2_0 [2]),
        .O(\lastError[3]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_11__2 
       (.I0(Q[1]),
        .I1(\lastError_reg[3]_i_3__2_0 [1]),
        .O(\lastError[3]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_12__2 
       (.I0(Q[0]),
        .I1(\lastError_reg[3]_i_3__2_0 [0]),
        .O(\lastError[3]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_13__2 
       (.I0(Q[3]),
        .I1(\lastError_reg[3]_i_4__2_0 ),
        .O(\lastError[3]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_14__2 
       (.I0(Q[2]),
        .I1(\lastError_reg[3]_i_4__2_1 ),
        .O(\lastError[3]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_15__2 
       (.I0(Q[1]),
        .I1(\lastError_reg[3]_i_4__2_2 ),
        .O(\lastError[3]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_16__2 
       (.I0(Q[0]),
        .I1(\lastError_reg[3]_i_4__2_3 ),
        .O(\lastError[3]_i_16__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[3]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[3]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[3]),
        .I4(err0[3]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[3]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[3]_i_9__2 
       (.I0(Q[3]),
        .I1(\lastError_reg[3]_i_3__2_0 [3]),
        .O(\lastError[3]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[4]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[4]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[4]),
        .I4(err0[4]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[5]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[5]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[5]),
        .I4(err0[5]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[6]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[6]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[6]),
        .I4(err0[6]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[6]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_10__2 
       (.I0(Q[6]),
        .I1(\lastError_reg[7]_i_3__2_0 [2]),
        .O(\lastError[7]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_11__2 
       (.I0(Q[5]),
        .I1(\lastError_reg[7]_i_3__2_0 [1]),
        .O(\lastError[7]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_12__2 
       (.I0(Q[4]),
        .I1(\lastError_reg[7]_i_3__2_0 [0]),
        .O(\lastError[7]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_13__2 
       (.I0(Q[7]),
        .I1(\lastError_reg[7]_i_4__2_0 ),
        .O(\lastError[7]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_14__2 
       (.I0(Q[6]),
        .I1(\lastError_reg[7]_i_4__2_1 ),
        .O(\lastError[7]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_15__2 
       (.I0(Q[5]),
        .I1(\lastError_reg[7]_i_4__2_2 ),
        .O(\lastError[7]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_16__2 
       (.I0(Q[4]),
        .I1(\lastError_reg[7]_i_4__2_3 ),
        .O(\lastError[7]_i_16__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[7]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[7]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[7]),
        .I4(err0[7]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[7]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[7]_i_9__2 
       (.I0(Q[7]),
        .I1(\lastError_reg[7]_i_3__2_0 [3]),
        .O(\lastError[7]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[8]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[8]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[8]),
        .I4(err0[8]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lastError[9]_i_1__2 
       (.I0(\lastError[31]_i_3__2_n_0 ),
        .I1(p_1_in[9]),
        .I2(\lastError[31]_i_5__2_n_0 ),
        .I3(err00_in[9]),
        .I4(err0[9]),
        .I5(\lastError[31]_i_8__2_n_0 ),
        .O(\lastError[9]_i_1__2_n_0 ));
  FDRE \lastError_reg[0] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[0]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \lastError_reg[10] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[10]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \lastError_reg[11] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[11]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[11] ),
        .R(1'b0));
  CARRY4 \lastError_reg[11]_i_3__2 
       (.CI(\lastError_reg[7]_i_3__2_n_0 ),
        .CO({\lastError_reg[11]_i_3__2_n_0 ,\lastError_reg[11]_i_3__2_n_1 ,\lastError_reg[11]_i_3__2_n_2 ,\lastError_reg[11]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(err00_in[11:8]),
        .S({\lastError[11]_i_9__2_n_0 ,\lastError[11]_i_10__2_n_0 ,\lastError[11]_i_11__2_n_0 ,\lastError[11]_i_12__2_n_0 }));
  CARRY4 \lastError_reg[11]_i_4__2 
       (.CI(\lastError_reg[7]_i_4__2_n_0 ),
        .CO({\lastError_reg[11]_i_4__2_n_0 ,\lastError_reg[11]_i_4__2_n_1 ,\lastError_reg[11]_i_4__2_n_2 ,\lastError_reg[11]_i_4__2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(err0[11:8]),
        .S({\lastError[11]_i_13__2_n_0 ,\lastError[11]_i_14__2_n_0 ,\lastError[11]_i_15__2_n_0 ,\lastError[11]_i_16__2_n_0 }));
  FDRE \lastError_reg[12] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[12]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \lastError_reg[13] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[13]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \lastError_reg[14] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[14]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \lastError_reg[15] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[15]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \lastError_reg[15]_i_3__2 
       (.CI(\lastError_reg[11]_i_3__2_n_0 ),
        .CO({\lastError_reg[15]_i_3__2_n_0 ,\lastError_reg[15]_i_3__2_n_1 ,\lastError_reg[15]_i_3__2_n_2 ,\lastError_reg[15]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(err00_in[15:12]),
        .S({\lastError[15]_i_9__2_n_0 ,\lastError[15]_i_10__2_n_0 ,\lastError[15]_i_11__2_n_0 ,\lastError[15]_i_12__2_n_0 }));
  CARRY4 \lastError_reg[15]_i_4__2 
       (.CI(\lastError_reg[11]_i_4__2_n_0 ),
        .CO({\lastError_reg[15]_i_4__2_n_0 ,\lastError_reg[15]_i_4__2_n_1 ,\lastError_reg[15]_i_4__2_n_2 ,\lastError_reg[15]_i_4__2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(err0[15:12]),
        .S({\lastError[15]_i_13__2_n_0 ,\lastError[15]_i_14__2_n_0 ,\lastError[15]_i_15__2_n_0 ,\lastError[15]_i_16__2_n_0 }));
  FDRE \lastError_reg[16] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[16]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \lastError_reg[17] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[17]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \lastError_reg[18] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[18]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \lastError_reg[19] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[19]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \lastError_reg[19]_i_3__2 
       (.CI(\lastError_reg[15]_i_3__2_n_0 ),
        .CO({\lastError_reg[19]_i_3__2_n_0 ,\lastError_reg[19]_i_3__2_n_1 ,\lastError_reg[19]_i_3__2_n_2 ,\lastError_reg[19]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(err00_in[19:16]),
        .S({\lastError[19]_i_9__2_n_0 ,\lastError[19]_i_10__2_n_0 ,\lastError[19]_i_11__2_n_0 ,\lastError[19]_i_12__2_n_0 }));
  CARRY4 \lastError_reg[19]_i_4__2 
       (.CI(\lastError_reg[15]_i_4__2_n_0 ),
        .CO({\lastError_reg[19]_i_4__2_n_0 ,\lastError_reg[19]_i_4__2_n_1 ,\lastError_reg[19]_i_4__2_n_2 ,\lastError_reg[19]_i_4__2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(err0[19:16]),
        .S({\lastError[19]_i_13__2_n_0 ,\lastError[19]_i_14__2_n_0 ,\lastError[19]_i_15__2_n_0 ,\lastError[19]_i_16__2_n_0 }));
  FDRE \lastError_reg[1] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[1]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \lastError_reg[20] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[20]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \lastError_reg[21] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[21]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \lastError_reg[22] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[22]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \lastError_reg[23] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[23]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \lastError_reg[23]_i_3__2 
       (.CI(\lastError_reg[19]_i_3__2_n_0 ),
        .CO({\lastError_reg[23]_i_3__2_n_0 ,\lastError_reg[23]_i_3__2_n_1 ,\lastError_reg[23]_i_3__2_n_2 ,\lastError_reg[23]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(err00_in[23:20]),
        .S({\lastError[23]_i_9__2_n_0 ,\lastError[23]_i_10__2_n_0 ,\lastError[23]_i_11__2_n_0 ,\lastError[23]_i_12__2_n_0 }));
  CARRY4 \lastError_reg[23]_i_4__2 
       (.CI(\lastError_reg[19]_i_4__2_n_0 ),
        .CO({\lastError_reg[23]_i_4__2_n_0 ,\lastError_reg[23]_i_4__2_n_1 ,\lastError_reg[23]_i_4__2_n_2 ,\lastError_reg[23]_i_4__2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(err0[23:20]),
        .S({\lastError[23]_i_13__2_n_0 ,\lastError[23]_i_14__2_n_0 ,\lastError[23]_i_15__2_n_0 ,\lastError[23]_i_16__2_n_0 }));
  FDRE \lastError_reg[24] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[24]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \lastError_reg[25] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[25]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \lastError_reg[26] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[26]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \lastError_reg[27] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[27]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \lastError_reg[27]_i_3__2 
       (.CI(\lastError_reg[23]_i_3__2_n_0 ),
        .CO({\sp_reg[3][27]_0 ,\lastError_reg[27]_i_3__2_n_1 ,\lastError_reg[27]_i_3__2_n_2 ,\lastError_reg[27]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(err00_in[27:24]),
        .S({\lastError[27]_i_9__2_n_0 ,\lastError[27]_i_10__2_n_0 ,\lastError[27]_i_11__2_n_0 ,\lastError[27]_i_12__2_n_0 }));
  CARRY4 \lastError_reg[27]_i_4__2 
       (.CI(\lastError_reg[23]_i_4__2_n_0 ),
        .CO({\sp_reg[3][27] ,\lastError_reg[27]_i_4__2_n_1 ,\lastError_reg[27]_i_4__2_n_2 ,\lastError_reg[27]_i_4__2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(err0[27:24]),
        .S({\lastError[27]_i_13__2_n_0 ,\lastError[27]_i_14__2_n_0 ,\lastError[27]_i_15__2_n_0 ,\lastError[27]_i_16__2_n_0 }));
  FDRE \lastError_reg[28] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[28]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \lastError_reg[29] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[29]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \lastError_reg[2] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[2]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \lastError_reg[30] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[30]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \lastError_reg[31] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[31]_i_2__2_n_0 ),
        .Q(\lastError_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \lastError_reg[3] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[3]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \lastError_reg[3]_i_3__2 
       (.CI(1'b0),
        .CO({\lastError_reg[3]_i_3__2_n_0 ,\lastError_reg[3]_i_3__2_n_1 ,\lastError_reg[3]_i_3__2_n_2 ,\lastError_reg[3]_i_3__2_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(err00_in[3:0]),
        .S({\lastError[3]_i_9__2_n_0 ,\lastError[3]_i_10__2_n_0 ,\lastError[3]_i_11__2_n_0 ,\lastError[3]_i_12__2_n_0 }));
  CARRY4 \lastError_reg[3]_i_4__2 
       (.CI(1'b0),
        .CO({\lastError_reg[3]_i_4__2_n_0 ,\lastError_reg[3]_i_4__2_n_1 ,\lastError_reg[3]_i_4__2_n_2 ,\lastError_reg[3]_i_4__2_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(err0[3:0]),
        .S({\lastError[3]_i_13__2_n_0 ,\lastError[3]_i_14__2_n_0 ,\lastError[3]_i_15__2_n_0 ,\lastError[3]_i_16__2_n_0 }));
  FDRE \lastError_reg[4] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[4]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \lastError_reg[5] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[5]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \lastError_reg[6] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[6]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \lastError_reg[7] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[7]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \lastError_reg[7]_i_3__2 
       (.CI(\lastError_reg[3]_i_3__2_n_0 ),
        .CO({\lastError_reg[7]_i_3__2_n_0 ,\lastError_reg[7]_i_3__2_n_1 ,\lastError_reg[7]_i_3__2_n_2 ,\lastError_reg[7]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(err00_in[7:4]),
        .S({\lastError[7]_i_9__2_n_0 ,\lastError[7]_i_10__2_n_0 ,\lastError[7]_i_11__2_n_0 ,\lastError[7]_i_12__2_n_0 }));
  CARRY4 \lastError_reg[7]_i_4__2 
       (.CI(\lastError_reg[3]_i_4__2_n_0 ),
        .CO({\lastError_reg[7]_i_4__2_n_0 ,\lastError_reg[7]_i_4__2_n_1 ,\lastError_reg[7]_i_4__2_n_2 ,\lastError_reg[7]_i_4__2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(err0[7:4]),
        .S({\lastError[7]_i_13__2_n_0 ,\lastError[7]_i_14__2_n_0 ,\lastError[7]_i_15__2_n_0 ,\lastError[7]_i_16__2_n_0 }));
  FDRE \lastError_reg[8] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[8]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \lastError_reg[9] 
       (.C(myocontrol_aclk),
        .CE(lastError),
        .D(\lastError[9]_i_1__2_n_0 ),
        .Q(\lastError_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[0]_i_1__2 
       (.I0(\pwmRef_reg[15]_i_3__2_n_0 ),
        .I1(\pwmRef[0]_i_2__2_n_0 ),
        .I2(\pwmRef[0]_i_3__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__2_0 [0]),
        .I4(\pwmRef_reg[15]_i_6__2_0 [0]),
        .I5(result10_in),
        .O(\pwmRef[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[0]_i_2__2 
       (.I0(Q[0]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[0]_i_3__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[1]_i_4__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[0]_i_4__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[0]_i_4__2 
       (.I0(\pwmRef[0]_i_5__2_n_0 ),
        .I1(\pwmRef[4]_i_5__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[6]_i_5__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[2]_i_5__2_n_0 ),
        .O(\pwmRef[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[0]_i_5__2 
       (.I0(result1[0]),
        .I1(result1[16]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[24]),
        .I4(\pwmRef[15]_i_50__2_0 [4]),
        .I5(result1[8]),
        .O(\pwmRef[0]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[10]_i_1__2 
       (.I0(\pwmRef_reg[15]_i_3__2_n_0 ),
        .I1(\pwmRef[10]_i_2__2_n_0 ),
        .I2(\pwmRef[10]_i_3__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__2_0 [10]),
        .I4(\pwmRef_reg[15]_i_6__2_0 [10]),
        .I5(result10_in),
        .O(\pwmRef[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[10]_i_2__2 
       (.I0(Q[10]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[10]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[10]_i_3__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[11]_i_4__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[10]_i_4__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[10]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[10]_i_4__2 
       (.I0(\pwmRef[15]_i_56__2_n_0 ),
        .I1(\pwmRef[12]_i_5__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[14]_i_5__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[10]_i_5__2_n_0 ),
        .O(\pwmRef[10]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[10]_i_5__2 
       (.I0(result1[18]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[26]),
        .I4(\pwmRef[15]_i_50__2_0 [4]),
        .I5(result1[10]),
        .O(\pwmRef[10]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[11]_i_10__2 
       (.I0(result3__0_n_98),
        .I1(p_1_in1_in[7]),
        .O(\pwmRef[11]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[11]_i_11__2 
       (.I0(p_1_in1_in[10]),
        .I1(result3__0_n_95),
        .I2(result3__0_n_94),
        .I3(p_1_in1_in[11]),
        .O(\pwmRef[11]_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[11]_i_12__2 
       (.I0(p_1_in1_in[9]),
        .I1(result3__0_n_96),
        .I2(result3__0_n_95),
        .I3(p_1_in1_in[10]),
        .O(\pwmRef[11]_i_12__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[11]_i_13__2 
       (.I0(p_1_in1_in[8]),
        .I1(result3__0_n_97),
        .I2(result3__0_n_96),
        .I3(p_1_in1_in[9]),
        .O(\pwmRef[11]_i_13__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[11]_i_14__2 
       (.I0(p_1_in1_in[7]),
        .I1(result3__0_n_98),
        .I2(result3__0_n_97),
        .I3(p_1_in1_in[8]),
        .O(\pwmRef[11]_i_14__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[11]_i_1__2 
       (.I0(\pwmRef_reg[15]_i_3__2_n_0 ),
        .I1(\pwmRef[11]_i_2__2_n_0 ),
        .I2(\pwmRef[11]_i_3__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__2_0 [11]),
        .I4(\pwmRef_reg[15]_i_6__2_0 [11]),
        .I5(result10_in),
        .O(\pwmRef[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[11]_i_2__2 
       (.I0(Q[11]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[11]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[11]_i_3__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[12]_i_4__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[11]_i_4__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[11]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[11]_i_4__2 
       (.I0(\pwmRef[15]_i_58__2_n_0 ),
        .I1(\pwmRef[13]_i_5__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[15]_i_60__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[11]_i_5__2_n_0 ),
        .O(\pwmRef[11]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[11]_i_5__2 
       (.I0(result1[19]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[27]),
        .I4(\pwmRef[15]_i_50__2_0 [4]),
        .I5(result1[11]),
        .O(\pwmRef[11]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[11]_i_7__2 
       (.I0(result3__0_n_95),
        .I1(p_1_in1_in[10]),
        .O(\pwmRef[11]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[11]_i_8__2 
       (.I0(result3__0_n_96),
        .I1(p_1_in1_in[9]),
        .O(\pwmRef[11]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[11]_i_9__2 
       (.I0(result3__0_n_97),
        .I1(p_1_in1_in[8]),
        .O(\pwmRef[11]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[12]_i_1__2 
       (.I0(\pwmRef_reg[15]_i_3__2_n_0 ),
        .I1(\pwmRef[12]_i_2__2_n_0 ),
        .I2(\pwmRef[12]_i_3__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__2_0 [12]),
        .I4(\pwmRef_reg[15]_i_6__2_0 [12]),
        .I5(result10_in),
        .O(\pwmRef[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[12]_i_2__2 
       (.I0(Q[12]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[12]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[12]_i_3__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[13]_i_4__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[12]_i_4__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[12]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[12]_i_4__2 
       (.I0(\pwmRef[15]_i_54__2_n_0 ),
        .I1(\pwmRef[14]_i_5__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[15]_i_56__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[12]_i_5__2_n_0 ),
        .O(\pwmRef[12]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[12]_i_5__2 
       (.I0(result1[20]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[28]),
        .I4(\pwmRef[15]_i_50__2_0 [4]),
        .I5(result1[12]),
        .O(\pwmRef[12]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[13]_i_1__2 
       (.I0(\pwmRef_reg[15]_i_3__2_n_0 ),
        .I1(\pwmRef[13]_i_2__2_n_0 ),
        .I2(\pwmRef[13]_i_3__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__2_0 [13]),
        .I4(\pwmRef_reg[15]_i_6__2_0 [13]),
        .I5(result10_in),
        .O(\pwmRef[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[13]_i_2__2 
       (.I0(Q[13]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[13]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[13]_i_3__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[14]_i_4__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[13]_i_4__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[13]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[13]_i_4__2 
       (.I0(\pwmRef[15]_i_59__2_n_0 ),
        .I1(\pwmRef[15]_i_60__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[15]_i_58__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[13]_i_5__2_n_0 ),
        .O(\pwmRef[13]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[13]_i_5__2 
       (.I0(result1[21]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[29]),
        .I4(\pwmRef[15]_i_50__2_0 [4]),
        .I5(result1[13]),
        .O(\pwmRef[13]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[14]_i_1__2 
       (.I0(\pwmRef_reg[15]_i_3__2_n_0 ),
        .I1(\pwmRef[14]_i_2__2_n_0 ),
        .I2(\pwmRef[14]_i_3__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__2_0 [14]),
        .I4(\pwmRef_reg[15]_i_6__2_0 [14]),
        .I5(result10_in),
        .O(\pwmRef[14]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[14]_i_2__2 
       (.I0(Q[14]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[14]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[14]_i_3__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[15]_i_20__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[14]_i_4__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[14]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[14]_i_4__2 
       (.I0(\pwmRef[15]_i_55__2_n_0 ),
        .I1(\pwmRef[15]_i_56__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[15]_i_54__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[14]_i_5__2_n_0 ),
        .O(\pwmRef[14]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[14]_i_5__2 
       (.I0(result1[22]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[30]),
        .I4(\pwmRef[15]_i_50__2_0 [4]),
        .I5(result1[14]),
        .O(\pwmRef[14]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_100__2 
       (.I0(\pwmRef[15]_i_169__2_n_0 ),
        .I1(\pwmRef[15]_i_50__2_0 [1]),
        .I2(\pwmRef[15]_i_170__2_n_0 ),
        .O(\pwmRef[15]_i_100__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_101__2 
       (.I0(\pwmRef[15]_i_19__2_n_0 ),
        .I1(\pwmRef[15]_i_171__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[15]_i_174__2_n_0 ),
        .I4(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[15]_i_101__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_102__2 
       (.I0(\pwmRef[15]_i_173__2_n_0 ),
        .I1(\pwmRef[15]_i_50__2_0 [1]),
        .I2(\pwmRef[15]_i_175__2_n_0 ),
        .O(\pwmRef[15]_i_102__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_103__2 
       (.I0(\pwmRef[15]_i_19__2_n_0 ),
        .I1(\pwmRef[15]_i_173__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[15]_i_175__2_n_0 ),
        .I4(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[15]_i_103__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_104__2 
       (.I0(\pwmRef[15]_i_170__2_n_0 ),
        .I1(\pwmRef[15]_i_50__2_0 [1]),
        .I2(\pwmRef[15]_i_171__2_n_0 ),
        .O(\pwmRef[15]_i_104__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_106__2 
       (.I0(\lastError[30]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_48__2_0 [2]),
        .I2(\pwmRef_reg[15]_i_48__2_0 [3]),
        .I3(\lastError[31]_i_2__2_n_0 ),
        .O(\pwmRef[15]_i_106__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_107__2 
       (.I0(\lastError[28]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_48__2_0 [0]),
        .I2(\lastError[29]_i_1__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_48__2_0 [1]),
        .O(\pwmRef[15]_i_107__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_108__2 
       (.I0(\lastError[26]_i_1__2_n_0 ),
        .I1(result3__5[26]),
        .I2(\lastError[27]_i_1__2_n_0 ),
        .I3(result3__5[27]),
        .O(\pwmRef[15]_i_108__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_109__2 
       (.I0(\lastError[24]_i_1__2_n_0 ),
        .I1(result3__5[24]),
        .I2(\lastError[25]_i_1__2_n_0 ),
        .I3(result3__5[25]),
        .O(\pwmRef[15]_i_109__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_10__2 
       (.I0(\pwmRef[15]_i_44__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__2_0 [26]),
        .I2(\pwmRef_reg[15]_i_3__2_0 [27]),
        .I3(\pwmRef[15]_i_45__2_n_0 ),
        .O(\pwmRef[15]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_110__2 
       (.I0(\lastError[30]_i_1__2_n_0 ),
        .I1(\lastError[31]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_48__2_0 [3]),
        .I3(\pwmRef_reg[15]_i_48__2_0 [2]),
        .O(\pwmRef[15]_i_110__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_111__2 
       (.I0(\lastError[28]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_48__2_0 [1]),
        .I2(\lastError[29]_i_1__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_48__2_0 [0]),
        .O(\pwmRef[15]_i_111__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_112__2 
       (.I0(\lastError[26]_i_1__2_n_0 ),
        .I1(result3__5[27]),
        .I2(\lastError[27]_i_1__2_n_0 ),
        .I3(result3__5[26]),
        .O(\pwmRef[15]_i_112__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_113__2 
       (.I0(\lastError[24]_i_1__2_n_0 ),
        .I1(result3__5[25]),
        .I2(\lastError[25]_i_1__2_n_0 ),
        .I3(result3__5[24]),
        .O(\pwmRef[15]_i_113__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_115__2 
       (.I0(\lastError[30]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__2_0 [30]),
        .I2(\lastError[31]_i_2__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_49__2_0 [31]),
        .O(\pwmRef[15]_i_115__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_116__2 
       (.I0(\lastError[28]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__2_0 [28]),
        .I2(\pwmRef_reg[15]_i_49__2_0 [29]),
        .I3(\lastError[29]_i_1__2_n_0 ),
        .O(\pwmRef[15]_i_116__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_117__2 
       (.I0(\lastError[26]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__2_0 [26]),
        .I2(\pwmRef_reg[15]_i_49__2_0 [27]),
        .I3(\lastError[27]_i_1__2_n_0 ),
        .O(\pwmRef[15]_i_117__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_118__2 
       (.I0(\lastError[24]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__2_0 [24]),
        .I2(\pwmRef_reg[15]_i_49__2_0 [25]),
        .I3(\lastError[25]_i_1__2_n_0 ),
        .O(\pwmRef[15]_i_118__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_119__2 
       (.I0(\lastError[30]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__2_0 [31]),
        .I2(\lastError[31]_i_2__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_49__2_0 [30]),
        .O(\pwmRef[15]_i_119__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_11__2 
       (.I0(\pwmRef[15]_i_46__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__2_0 [24]),
        .I2(\pwmRef_reg[15]_i_3__2_0 [25]),
        .I3(\pwmRef[15]_i_47__2_n_0 ),
        .O(\pwmRef[15]_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_120__2 
       (.I0(\lastError[28]_i_1__2_n_0 ),
        .I1(\lastError[29]_i_1__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__2_0 [29]),
        .I3(\pwmRef_reg[15]_i_49__2_0 [28]),
        .O(\pwmRef[15]_i_120__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_121__2 
       (.I0(\lastError[26]_i_1__2_n_0 ),
        .I1(\lastError[27]_i_1__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__2_0 [27]),
        .I3(\pwmRef_reg[15]_i_49__2_0 [26]),
        .O(\pwmRef[15]_i_121__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_122__2 
       (.I0(\lastError[24]_i_1__2_n_0 ),
        .I1(\lastError[25]_i_1__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__2_0 [25]),
        .I3(\pwmRef_reg[15]_i_49__2_0 [24]),
        .O(\pwmRef[15]_i_122__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwmRef[15]_i_123__2 
       (.I0(\pwmRef[15]_i_50__2_0 [28]),
        .I1(\pwmRef[15]_i_50__2_0 [25]),
        .I2(\pwmRef[15]_i_50__2_0 [31]),
        .I3(\pwmRef[15]_i_50__2_0 [27]),
        .O(\pwmRef[15]_i_123__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pwmRef[15]_i_124__2 
       (.I0(\pwmRef[15]_i_50__2_0 [24]),
        .I1(\pwmRef[15]_i_50__2_0 [21]),
        .I2(\pwmRef[15]_i_50__2_0 [26]),
        .I3(\pwmRef[15]_i_50__2_0 [23]),
        .O(\pwmRef[15]_i_124__2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \pwmRef[15]_i_125__2 
       (.I0(\pwmRef[15]_i_50__2_0 [12]),
        .I1(\pwmRef[15]_i_50__2_0 [11]),
        .I2(\pwmRef[15]_i_50__2_0 [10]),
        .I3(\pwmRef[15]_i_50__2_0 [9]),
        .O(\pwmRef[15]_i_125__2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \pwmRef[15]_i_126__2 
       (.I0(\pwmRef[15]_i_50__2_0 [16]),
        .I1(\pwmRef[15]_i_50__2_0 [15]),
        .I2(\pwmRef[15]_i_50__2_0 [14]),
        .I3(\pwmRef[15]_i_50__2_0 [13]),
        .O(\pwmRef[15]_i_126__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_12__2 
       (.I0(\pwmRef[15]_i_40__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__2_0 [31]),
        .I2(\pwmRef[15]_i_41__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__2_0 [30]),
        .O(\pwmRef[15]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_131__2 
       (.I0(result3__0__0[29]),
        .I1(result30_in[29]),
        .O(\pwmRef[15]_i_131__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_132__2 
       (.I0(result3__0__0[28]),
        .I1(result30_in[28]),
        .O(\pwmRef[15]_i_132__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_133__2 
       (.I0(result3__0__0[27]),
        .I1(result30_in[27]),
        .O(\pwmRef[15]_i_133__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_134__2 
       (.I0(result30_in[30]),
        .I1(result3__0__0[30]),
        .I2(result3__0__0[31]),
        .I3(result30_in[31]),
        .O(\pwmRef[15]_i_134__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_135__2 
       (.I0(result30_in[29]),
        .I1(result3__0__0[29]),
        .I2(result3__0__0[30]),
        .I3(result30_in[30]),
        .O(\pwmRef[15]_i_135__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_136__2 
       (.I0(result30_in[28]),
        .I1(result3__0__0[28]),
        .I2(result3__0__0[29]),
        .I3(result30_in[29]),
        .O(\pwmRef[15]_i_136__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_137__2 
       (.I0(result30_in[27]),
        .I1(result3__0__0[27]),
        .I2(result3__0__0[28]),
        .I3(result30_in[28]),
        .O(\pwmRef[15]_i_137__2_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_139__2 
       (.I0(\pwmRef[14]_i_3__2_n_0 ),
        .I1(\pwmRef[14]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [14]),
        .I3(\pwmRef[15]_i_5__2_n_0 ),
        .I4(\pwmRef[15]_i_4__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [15]),
        .O(\pwmRef[15]_i_139__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_13__2 
       (.I0(\pwmRef[15]_i_42__2_n_0 ),
        .I1(\pwmRef[15]_i_43__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__2_0 [29]),
        .I3(\pwmRef_reg[15]_i_3__2_0 [28]),
        .O(\pwmRef[15]_i_13__2_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_140__2 
       (.I0(\pwmRef[12]_i_3__2_n_0 ),
        .I1(\pwmRef[12]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [12]),
        .I3(\pwmRef[13]_i_3__2_n_0 ),
        .I4(\pwmRef[13]_i_2__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [13]),
        .O(\pwmRef[15]_i_140__2_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_141__2 
       (.I0(\pwmRef[10]_i_3__2_n_0 ),
        .I1(\pwmRef[10]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [10]),
        .I3(\pwmRef[11]_i_3__2_n_0 ),
        .I4(\pwmRef[11]_i_2__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [11]),
        .O(\pwmRef[15]_i_141__2_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_142__2 
       (.I0(\pwmRef[8]_i_3__2_n_0 ),
        .I1(\pwmRef[8]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [8]),
        .I3(\pwmRef[9]_i_3__2_n_0 ),
        .I4(\pwmRef[9]_i_2__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [9]),
        .O(\pwmRef[15]_i_142__2_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_143__2 
       (.I0(\pwmRef[14]_i_3__2_n_0 ),
        .I1(\pwmRef[14]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [15]),
        .I3(\pwmRef[15]_i_5__2_n_0 ),
        .I4(\pwmRef[15]_i_4__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [14]),
        .O(\pwmRef[15]_i_143__2_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_144__2 
       (.I0(\pwmRef[12]_i_3__2_n_0 ),
        .I1(\pwmRef[12]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [13]),
        .I3(\pwmRef[13]_i_3__2_n_0 ),
        .I4(\pwmRef[13]_i_2__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [12]),
        .O(\pwmRef[15]_i_144__2_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_145__2 
       (.I0(\pwmRef[10]_i_3__2_n_0 ),
        .I1(\pwmRef[10]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [11]),
        .I3(\pwmRef[11]_i_3__2_n_0 ),
        .I4(\pwmRef[11]_i_2__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [10]),
        .O(\pwmRef[15]_i_145__2_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_146__2 
       (.I0(\pwmRef[8]_i_3__2_n_0 ),
        .I1(\pwmRef[8]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [9]),
        .I3(\pwmRef[9]_i_3__2_n_0 ),
        .I4(\pwmRef[9]_i_2__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [8]),
        .O(\pwmRef[15]_i_146__2_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_147__2 
       (.I0(\pwmRef[6]_i_3__2_n_0 ),
        .I1(\pwmRef[6]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__2_0 [6]),
        .I3(\pwmRef_reg[15]_i_3__2_0 [7]),
        .I4(\pwmRef[7]_i_3__2_n_0 ),
        .I5(\pwmRef[7]_i_2__2_n_0 ),
        .O(\pwmRef[15]_i_147__2_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_148__2 
       (.I0(\pwmRef[4]_i_3__2_n_0 ),
        .I1(\pwmRef[4]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__2_0 [4]),
        .I3(\pwmRef_reg[15]_i_3__2_0 [5]),
        .I4(\pwmRef[5]_i_3__2_n_0 ),
        .I5(\pwmRef[5]_i_2__2_n_0 ),
        .O(\pwmRef[15]_i_148__2_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_149__2 
       (.I0(\pwmRef[2]_i_3__2_n_0 ),
        .I1(\pwmRef[2]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__2_0 [2]),
        .I3(\pwmRef_reg[15]_i_3__2_0 [3]),
        .I4(\pwmRef[3]_i_3__2_n_0 ),
        .I5(\pwmRef[3]_i_2__2_n_0 ),
        .O(\pwmRef[15]_i_149__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_14__2 
       (.I0(\pwmRef[15]_i_44__2_n_0 ),
        .I1(\pwmRef[15]_i_45__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__2_0 [27]),
        .I3(\pwmRef_reg[15]_i_3__2_0 [26]),
        .O(\pwmRef[15]_i_14__2_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_150__2 
       (.I0(\pwmRef[0]_i_3__2_n_0 ),
        .I1(\pwmRef[0]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__2_0 [0]),
        .I3(\pwmRef_reg[15]_i_3__2_0 [1]),
        .I4(\pwmRef[1]_i_3__2_n_0 ),
        .I5(\pwmRef[1]_i_2__2_n_0 ),
        .O(\pwmRef[15]_i_150__2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_151__2 
       (.I0(\pwmRef[6]_i_3__2_n_0 ),
        .I1(\pwmRef[6]_i_2__2_n_0 ),
        .I2(\pwmRef[7]_i_3__2_n_0 ),
        .I3(\pwmRef[7]_i_2__2_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__2_0 [7]),
        .I5(\pwmRef_reg[15]_i_3__2_0 [6]),
        .O(\pwmRef[15]_i_151__2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_152__2 
       (.I0(\pwmRef[4]_i_3__2_n_0 ),
        .I1(\pwmRef[4]_i_2__2_n_0 ),
        .I2(\pwmRef[5]_i_3__2_n_0 ),
        .I3(\pwmRef[5]_i_2__2_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__2_0 [5]),
        .I5(\pwmRef_reg[15]_i_3__2_0 [4]),
        .O(\pwmRef[15]_i_152__2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_153__2 
       (.I0(\pwmRef[2]_i_3__2_n_0 ),
        .I1(\pwmRef[2]_i_2__2_n_0 ),
        .I2(\pwmRef[3]_i_3__2_n_0 ),
        .I3(\pwmRef[3]_i_2__2_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__2_0 [3]),
        .I5(\pwmRef_reg[15]_i_3__2_0 [2]),
        .O(\pwmRef[15]_i_153__2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_154__2 
       (.I0(\pwmRef[0]_i_3__2_n_0 ),
        .I1(\pwmRef[0]_i_2__2_n_0 ),
        .I2(\pwmRef[1]_i_3__2_n_0 ),
        .I3(\pwmRef[1]_i_2__2_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__2_0 [1]),
        .I5(\pwmRef_reg[15]_i_3__2_0 [0]),
        .O(\pwmRef[15]_i_154__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pwmRef[15]_i_155__2 
       (.I0(\pwmRef[15]_i_174__2_n_0 ),
        .I1(\pwmRef[15]_i_50__2_0 [1]),
        .I2(\pwmRef[15]_i_240__2_n_0 ),
        .I3(\pwmRef[15]_i_50__2_0 [2]),
        .I4(\pwmRef[15]_i_53__2_n_0 ),
        .O(\pwmRef[15]_i_155__2_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \pwmRef[15]_i_156__2 
       (.I0(\pwmRef[15]_i_17__2_n_0 ),
        .I1(\pwmRef[15]_i_241__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[15]_i_175__2_n_0 ),
        .O(\pwmRef[15]_i_156__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_157__2 
       (.I0(Q[22]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_157__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_158__2 
       (.I0(\pwmRef[15]_i_19__2_n_0 ),
        .I1(\pwmRef[15]_i_175__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[15]_i_241__2_n_0 ),
        .I4(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[15]_i_158__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_159__2 
       (.I0(\pwmRef[15]_i_171__2_n_0 ),
        .I1(\pwmRef[15]_i_50__2_0 [1]),
        .I2(\pwmRef[15]_i_174__2_n_0 ),
        .O(\pwmRef[15]_i_159__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_15__2 
       (.I0(\pwmRef[15]_i_46__2_n_0 ),
        .I1(\pwmRef[15]_i_47__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__2_0 [25]),
        .I3(\pwmRef_reg[15]_i_3__2_0 [24]),
        .O(\pwmRef[15]_i_15__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_160__2 
       (.I0(\pwmRef[15]_i_240__2_n_0 ),
        .I1(\pwmRef[15]_i_53__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[15]_i_242__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[15]_i_55__2_n_0 ),
        .O(\pwmRef[15]_i_160__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \pwmRef[15]_i_161__2 
       (.I0(\pwmRef[15]_i_17__2_n_0 ),
        .I1(\pwmRef[15]_i_57__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [2]),
        .I3(\pwmRef[15]_i_243__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [1]),
        .I5(\pwmRef[15]_i_241__2_n_0 ),
        .O(\pwmRef[15]_i_161__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_162__2 
       (.I0(Q[20]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_162__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pwmRef[15]_i_163__2 
       (.I0(\pwmRef[15]_i_241__2_n_0 ),
        .I1(\pwmRef[15]_i_50__2_0 [1]),
        .I2(\pwmRef[15]_i_243__2_n_0 ),
        .I3(\pwmRef[15]_i_50__2_0 [2]),
        .I4(\pwmRef[15]_i_57__2_n_0 ),
        .O(\pwmRef[15]_i_163__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \pwmRef[15]_i_164__2 
       (.I0(\pwmRef[15]_i_17__2_n_0 ),
        .I1(\pwmRef[15]_i_53__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [2]),
        .I3(\pwmRef[15]_i_240__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [1]),
        .I5(\pwmRef[15]_i_174__2_n_0 ),
        .O(\pwmRef[15]_i_164__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_165__2 
       (.I0(Q[21]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_165__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_166__2 
       (.I0(\pwmRef[15]_i_243__2_n_0 ),
        .I1(\pwmRef[15]_i_57__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[15]_i_244__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[15]_i_59__2_n_0 ),
        .O(\pwmRef[15]_i_166__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_167__2 
       (.I0(\pwmRef[15]_i_242__2_n_0 ),
        .I1(\pwmRef[15]_i_55__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[15]_i_53__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[15]_i_54__2_n_0 ),
        .O(\pwmRef[15]_i_167__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_168__2 
       (.I0(\pwmRef[15]_i_244__2_n_0 ),
        .I1(\pwmRef[15]_i_59__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[15]_i_57__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[15]_i_58__2_n_0 ),
        .O(\pwmRef[15]_i_168__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \pwmRef[15]_i_169__2 
       (.I0(result1[30]),
        .I1(\pwmRef[15]_i_50__2_0 [4]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(\pwmRef[15]_i_50__2_0 [2]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_169__2_n_0 ));
  LUT5 #(
    .INIT(32'hBFBFBF00)) 
    \pwmRef[15]_i_16__2 
       (.I0(\lastError_reg[0]_0 ),
        .I1(\lastError_reg[0]_1 ),
        .I2(\lastError_reg[0]_2 ),
        .I3(\pwmRef_reg[15]_i_48__2_n_0 ),
        .I4(\pwmRef_reg[15]_i_49__2_n_0 ),
        .O(\pwmRef[15]_i_16__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \pwmRef[15]_i_170__2 
       (.I0(result1[28]),
        .I1(\pwmRef[15]_i_50__2_0 [4]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(\pwmRef[15]_i_50__2_0 [2]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_170__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \pwmRef[15]_i_171__2 
       (.I0(result1[30]),
        .I1(\pwmRef[15]_i_50__2_0 [2]),
        .I2(result1[26]),
        .I3(\pwmRef[15]_i_50__2_0 [4]),
        .I4(\pwmRef[15]_i_50__2_0 [3]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_171__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \pwmRef[15]_i_172__2 
       (.I0(result1[29]),
        .I1(\pwmRef[15]_i_50__2_0 [4]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(\pwmRef[15]_i_50__2_0 [2]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_172__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \pwmRef[15]_i_173__2 
       (.I0(result1[27]),
        .I1(\pwmRef[15]_i_50__2_0 [4]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(\pwmRef[15]_i_50__2_0 [2]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_173__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \pwmRef[15]_i_174__2 
       (.I0(result1[28]),
        .I1(\pwmRef[15]_i_50__2_0 [2]),
        .I2(result1[24]),
        .I3(\pwmRef[15]_i_50__2_0 [4]),
        .I4(\pwmRef[15]_i_50__2_0 [3]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_174__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \pwmRef[15]_i_175__2 
       (.I0(result1[29]),
        .I1(\pwmRef[15]_i_50__2_0 [2]),
        .I2(result1[25]),
        .I3(\pwmRef[15]_i_50__2_0 [4]),
        .I4(\pwmRef[15]_i_50__2_0 [3]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_175__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_177__2 
       (.I0(\lastError[22]_i_1__2_n_0 ),
        .I1(result3__5[22]),
        .I2(\lastError[23]_i_1__2_n_0 ),
        .I3(result3__5[23]),
        .O(\pwmRef[15]_i_177__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_178__2 
       (.I0(\lastError[20]_i_1__2_n_0 ),
        .I1(result3__5[20]),
        .I2(\lastError[21]_i_1__2_n_0 ),
        .I3(result3__5[21]),
        .O(\pwmRef[15]_i_178__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_179__2 
       (.I0(\lastError[18]_i_1__2_n_0 ),
        .I1(result3__5[18]),
        .I2(\lastError[19]_i_1__2_n_0 ),
        .I3(result3__5[19]),
        .O(\pwmRef[15]_i_179__2_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \pwmRef[15]_i_17__2 
       (.I0(\pwmRef[15]_i_50__2_n_0 ),
        .I1(\pwmRef[15]_i_51__2_n_0 ),
        .I2(\pwmRef[15]_i_52__2_n_0 ),
        .I3(\pwmRef[15]_i_50__2_0 [0]),
        .O(\pwmRef[15]_i_17__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_180__2 
       (.I0(\lastError[16]_i_1__2_n_0 ),
        .I1(result3__5[16]),
        .I2(\lastError[17]_i_1__2_n_0 ),
        .I3(result3__5[17]),
        .O(\pwmRef[15]_i_180__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_181__2 
       (.I0(\lastError[22]_i_1__2_n_0 ),
        .I1(result3__5[23]),
        .I2(\lastError[23]_i_1__2_n_0 ),
        .I3(result3__5[22]),
        .O(\pwmRef[15]_i_181__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_182__2 
       (.I0(\lastError[20]_i_1__2_n_0 ),
        .I1(result3__5[21]),
        .I2(\lastError[21]_i_1__2_n_0 ),
        .I3(result3__5[20]),
        .O(\pwmRef[15]_i_182__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_183__2 
       (.I0(\lastError[18]_i_1__2_n_0 ),
        .I1(result3__5[19]),
        .I2(\lastError[19]_i_1__2_n_0 ),
        .I3(result3__5[18]),
        .O(\pwmRef[15]_i_183__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_184__2 
       (.I0(\lastError[16]_i_1__2_n_0 ),
        .I1(result3__5[17]),
        .I2(\lastError[17]_i_1__2_n_0 ),
        .I3(result3__5[16]),
        .O(\pwmRef[15]_i_184__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_188__2 
       (.I0(\lastError[22]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__2_0 [22]),
        .I2(\pwmRef_reg[15]_i_49__2_0 [23]),
        .I3(\lastError[23]_i_1__2_n_0 ),
        .O(\pwmRef[15]_i_188__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_189__2 
       (.I0(\lastError[20]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__2_0 [20]),
        .I2(\pwmRef_reg[15]_i_49__2_0 [21]),
        .I3(\lastError[21]_i_1__2_n_0 ),
        .O(\pwmRef[15]_i_189__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_18__2 
       (.I0(\pwmRef[15]_i_53__2_n_0 ),
        .I1(\pwmRef[15]_i_54__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[15]_i_55__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[15]_i_56__2_n_0 ),
        .O(\pwmRef[15]_i_18__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_190__2 
       (.I0(\lastError[18]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__2_0 [18]),
        .I2(\pwmRef_reg[15]_i_49__2_0 [19]),
        .I3(\lastError[19]_i_1__2_n_0 ),
        .O(\pwmRef[15]_i_190__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_191__2 
       (.I0(\lastError[16]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__2_0 [16]),
        .I2(\pwmRef_reg[15]_i_49__2_0 [17]),
        .I3(\lastError[17]_i_1__2_n_0 ),
        .O(\pwmRef[15]_i_191__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_192__2 
       (.I0(\lastError[22]_i_1__2_n_0 ),
        .I1(\lastError[23]_i_1__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__2_0 [23]),
        .I3(\pwmRef_reg[15]_i_49__2_0 [22]),
        .O(\pwmRef[15]_i_192__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_193__2 
       (.I0(\lastError[20]_i_1__2_n_0 ),
        .I1(\lastError[21]_i_1__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__2_0 [21]),
        .I3(\pwmRef_reg[15]_i_49__2_0 [20]),
        .O(\pwmRef[15]_i_193__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_194__2 
       (.I0(\lastError[18]_i_1__2_n_0 ),
        .I1(\lastError[19]_i_1__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__2_0 [19]),
        .I3(\pwmRef_reg[15]_i_49__2_0 [18]),
        .O(\pwmRef[15]_i_194__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_195__2 
       (.I0(\lastError[16]_i_1__2_n_0 ),
        .I1(\lastError[17]_i_1__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__2_0 [17]),
        .I3(\pwmRef_reg[15]_i_49__2_0 [16]),
        .O(\pwmRef[15]_i_195__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_196__2 
       (.I0(result3__0__0[22]),
        .I1(result30_in[22]),
        .O(\pwmRef[15]_i_196__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_197__2 
       (.I0(result3__0__0[21]),
        .I1(result30_in[21]),
        .O(\pwmRef[15]_i_197__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_198__2 
       (.I0(result3__0__0[20]),
        .I1(result30_in[20]),
        .O(\pwmRef[15]_i_198__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_199__2 
       (.I0(result3__0__0[19]),
        .I1(result30_in[19]),
        .O(\pwmRef[15]_i_199__2_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \pwmRef[15]_i_19__2 
       (.I0(\pwmRef[15]_i_50__2_0 [0]),
        .I1(\pwmRef[15]_i_50__2_n_0 ),
        .I2(\pwmRef[15]_i_51__2_n_0 ),
        .I3(\pwmRef[15]_i_52__2_n_0 ),
        .O(\pwmRef[15]_i_19__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \pwmRef[15]_i_1__2 
       (.I0(p_1_in__0),
        .I1(update_controller_prev),
        .O(\pwmRef[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_200__2 
       (.I0(result30_in[22]),
        .I1(result3__0__0[22]),
        .I2(result3__0__0[23]),
        .I3(result30_in[23]),
        .O(\pwmRef[15]_i_200__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_201__2 
       (.I0(result30_in[21]),
        .I1(result3__0__0[21]),
        .I2(result3__0__0[22]),
        .I3(result30_in[22]),
        .O(\pwmRef[15]_i_201__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_202__2 
       (.I0(result30_in[20]),
        .I1(result3__0__0[20]),
        .I2(result3__0__0[21]),
        .I3(result30_in[21]),
        .O(\pwmRef[15]_i_202__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_203__2 
       (.I0(result30_in[19]),
        .I1(result3__0__0[19]),
        .I2(result3__0__0[20]),
        .I3(result30_in[20]),
        .O(\pwmRef[15]_i_203__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_204__2 
       (.I0(result3__0__0[26]),
        .I1(result30_in[26]),
        .O(\pwmRef[15]_i_204__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_205__2 
       (.I0(result3__0__0[25]),
        .I1(result30_in[25]),
        .O(\pwmRef[15]_i_205__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_206__2 
       (.I0(result3__0__0[24]),
        .I1(result30_in[24]),
        .O(\pwmRef[15]_i_206__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_207__2 
       (.I0(result3__0__0[23]),
        .I1(result30_in[23]),
        .O(\pwmRef[15]_i_207__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_208__2 
       (.I0(result30_in[26]),
        .I1(result3__0__0[26]),
        .I2(result3__0__0[27]),
        .I3(result30_in[27]),
        .O(\pwmRef[15]_i_208__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_209__2 
       (.I0(result30_in[25]),
        .I1(result3__0__0[25]),
        .I2(result3__0__0[26]),
        .I3(result30_in[26]),
        .O(\pwmRef[15]_i_209__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[15]_i_20__2 
       (.I0(\pwmRef[15]_i_57__2_n_0 ),
        .I1(\pwmRef[15]_i_58__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[15]_i_59__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[15]_i_60__2_n_0 ),
        .O(\pwmRef[15]_i_20__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_210__2 
       (.I0(result30_in[24]),
        .I1(result3__0__0[24]),
        .I2(result3__0__0[25]),
        .I3(result30_in[25]),
        .O(\pwmRef[15]_i_210__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_211__2 
       (.I0(result30_in[23]),
        .I1(result3__0__0[23]),
        .I2(result3__0__0[24]),
        .I3(result30_in[24]),
        .O(\pwmRef[15]_i_211__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_212__2 
       (.I0(result3__0__0[18]),
        .I1(result30_in[18]),
        .O(\pwmRef[15]_i_212__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_213__2 
       (.I0(result3__0__0[17]),
        .I1(result30_in[17]),
        .O(\pwmRef[15]_i_213__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_214__2 
       (.I0(result3__0__0[16]),
        .I1(result30_in[16]),
        .O(\pwmRef[15]_i_214__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_215__2 
       (.I0(result3__0_n_90),
        .I1(p_1_in1_in[15]),
        .O(\pwmRef[15]_i_215__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_216__2 
       (.I0(result30_in[18]),
        .I1(result3__0__0[18]),
        .I2(result3__0__0[19]),
        .I3(result30_in[19]),
        .O(\pwmRef[15]_i_216__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_217__2 
       (.I0(result30_in[17]),
        .I1(result3__0__0[17]),
        .I2(result3__0__0[18]),
        .I3(result30_in[18]),
        .O(\pwmRef[15]_i_217__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_218__2 
       (.I0(result30_in[16]),
        .I1(result3__0__0[16]),
        .I2(result3__0__0[17]),
        .I3(result30_in[17]),
        .O(\pwmRef[15]_i_218__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_219__2 
       (.I0(p_1_in1_in[15]),
        .I1(result3__0_n_90),
        .I2(result3__0__0[16]),
        .I3(result30_in[16]),
        .O(\pwmRef[15]_i_219__2_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \pwmRef[15]_i_21__2 
       (.I0(result1[31]),
        .I1(\pwmRef[15]_i_50__2_n_0 ),
        .I2(\pwmRef[15]_i_51__2_n_0 ),
        .I3(\pwmRef[15]_i_52__2_n_0 ),
        .O(\pwmRef[15]_i_21__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_220__2 
       (.I0(result3__0_n_91),
        .I1(p_1_in1_in[14]),
        .O(\pwmRef[15]_i_220__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_221__2 
       (.I0(result3__0_n_92),
        .I1(p_1_in1_in[13]),
        .O(\pwmRef[15]_i_221__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_222__2 
       (.I0(result3__0_n_93),
        .I1(p_1_in1_in[12]),
        .O(\pwmRef[15]_i_222__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[15]_i_223__2 
       (.I0(result3__0_n_94),
        .I1(p_1_in1_in[11]),
        .O(\pwmRef[15]_i_223__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_224__2 
       (.I0(p_1_in1_in[14]),
        .I1(result3__0_n_91),
        .I2(result3__0_n_90),
        .I3(p_1_in1_in[15]),
        .O(\pwmRef[15]_i_224__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_225__2 
       (.I0(p_1_in1_in[13]),
        .I1(result3__0_n_92),
        .I2(result3__0_n_91),
        .I3(p_1_in1_in[14]),
        .O(\pwmRef[15]_i_225__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_226__2 
       (.I0(p_1_in1_in[12]),
        .I1(result3__0_n_93),
        .I2(result3__0_n_92),
        .I3(p_1_in1_in[13]),
        .O(\pwmRef[15]_i_226__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[15]_i_227__2 
       (.I0(p_1_in1_in[11]),
        .I1(result3__0_n_94),
        .I2(result3__0_n_93),
        .I3(p_1_in1_in[12]),
        .O(\pwmRef[15]_i_227__2_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_232__2 
       (.I0(\pwmRef[6]_i_3__2_n_0 ),
        .I1(\pwmRef[6]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [6]),
        .I3(\pwmRef[7]_i_3__2_n_0 ),
        .I4(\pwmRef[7]_i_2__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [7]),
        .O(\pwmRef[15]_i_232__2_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_233__2 
       (.I0(\pwmRef[4]_i_3__2_n_0 ),
        .I1(\pwmRef[4]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [4]),
        .I3(\pwmRef[5]_i_3__2_n_0 ),
        .I4(\pwmRef[5]_i_2__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [5]),
        .O(\pwmRef[15]_i_233__2_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_234__2 
       (.I0(\pwmRef[2]_i_3__2_n_0 ),
        .I1(\pwmRef[2]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [2]),
        .I3(\pwmRef[3]_i_3__2_n_0 ),
        .I4(\pwmRef[3]_i_2__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [3]),
        .O(\pwmRef[15]_i_234__2_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_235__2 
       (.I0(\pwmRef[0]_i_3__2_n_0 ),
        .I1(\pwmRef[0]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [0]),
        .I3(\pwmRef[1]_i_3__2_n_0 ),
        .I4(\pwmRef[1]_i_2__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [1]),
        .O(\pwmRef[15]_i_235__2_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_236__2 
       (.I0(\pwmRef[6]_i_3__2_n_0 ),
        .I1(\pwmRef[6]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [7]),
        .I3(\pwmRef[7]_i_3__2_n_0 ),
        .I4(\pwmRef[7]_i_2__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [6]),
        .O(\pwmRef[15]_i_236__2_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_237__2 
       (.I0(\pwmRef[4]_i_3__2_n_0 ),
        .I1(\pwmRef[4]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [5]),
        .I3(\pwmRef[5]_i_3__2_n_0 ),
        .I4(\pwmRef[5]_i_2__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [4]),
        .O(\pwmRef[15]_i_237__2_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_238__2 
       (.I0(\pwmRef[2]_i_3__2_n_0 ),
        .I1(\pwmRef[2]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [3]),
        .I3(\pwmRef[3]_i_3__2_n_0 ),
        .I4(\pwmRef[3]_i_2__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [2]),
        .O(\pwmRef[15]_i_238__2_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_239__2 
       (.I0(\pwmRef[0]_i_3__2_n_0 ),
        .I1(\pwmRef[0]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [1]),
        .I3(\pwmRef[1]_i_3__2_n_0 ),
        .I4(\pwmRef[1]_i_2__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [0]),
        .O(\pwmRef[15]_i_239__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_23__2 
       (.I0(\pwmRef[15]_i_40__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__2_0 [30]),
        .I2(\pwmRef_reg[15]_i_6__2_0 [31]),
        .I3(\pwmRef[15]_i_41__2_n_0 ),
        .O(\pwmRef[15]_i_23__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pwmRef[15]_i_240__2 
       (.I0(result1[26]),
        .I1(\pwmRef[15]_i_50__2_0 [4]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[31]),
        .O(\pwmRef[15]_i_240__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \pwmRef[15]_i_241__2 
       (.I0(result1[27]),
        .I1(\pwmRef[15]_i_50__2_0 [2]),
        .I2(result1[23]),
        .I3(\pwmRef[15]_i_50__2_0 [4]),
        .I4(\pwmRef[15]_i_50__2_0 [3]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_241__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pwmRef[15]_i_242__2 
       (.I0(result1[24]),
        .I1(\pwmRef[15]_i_50__2_0 [4]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[31]),
        .O(\pwmRef[15]_i_242__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pwmRef[15]_i_243__2 
       (.I0(result1[25]),
        .I1(\pwmRef[15]_i_50__2_0 [4]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[31]),
        .O(\pwmRef[15]_i_243__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \pwmRef[15]_i_244__2 
       (.I0(result1[23]),
        .I1(\pwmRef[15]_i_50__2_0 [4]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[31]),
        .O(\pwmRef[15]_i_244__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_246__2 
       (.I0(\lastError[14]_i_1__2_n_0 ),
        .I1(result3__5[14]),
        .I2(\lastError[15]_i_1__2_n_0 ),
        .I3(result3__5[15]),
        .O(\pwmRef[15]_i_246__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_247__2 
       (.I0(\lastError[12]_i_1__2_n_0 ),
        .I1(result3__5[12]),
        .I2(\lastError[13]_i_1__2_n_0 ),
        .I3(result3__5[13]),
        .O(\pwmRef[15]_i_247__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_248__2 
       (.I0(\lastError[10]_i_1__2_n_0 ),
        .I1(result3__5[10]),
        .I2(\lastError[11]_i_1__2_n_0 ),
        .I3(result3__5[11]),
        .O(\pwmRef[15]_i_248__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_249__2 
       (.I0(\lastError[8]_i_1__2_n_0 ),
        .I1(result3__5[8]),
        .I2(\lastError[9]_i_1__2_n_0 ),
        .I3(result3__5[9]),
        .O(\pwmRef[15]_i_249__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_24__2 
       (.I0(\pwmRef[15]_i_42__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__2_0 [28]),
        .I2(\pwmRef[15]_i_43__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__2_0 [29]),
        .O(\pwmRef[15]_i_24__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_250__2 
       (.I0(\lastError[14]_i_1__2_n_0 ),
        .I1(result3__5[15]),
        .I2(\lastError[15]_i_1__2_n_0 ),
        .I3(result3__5[14]),
        .O(\pwmRef[15]_i_250__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_251__2 
       (.I0(\lastError[12]_i_1__2_n_0 ),
        .I1(result3__5[13]),
        .I2(\lastError[13]_i_1__2_n_0 ),
        .I3(result3__5[12]),
        .O(\pwmRef[15]_i_251__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_252__2 
       (.I0(\lastError[10]_i_1__2_n_0 ),
        .I1(result3__5[11]),
        .I2(\lastError[11]_i_1__2_n_0 ),
        .I3(result3__5[10]),
        .O(\pwmRef[15]_i_252__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_253__2 
       (.I0(\lastError[8]_i_1__2_n_0 ),
        .I1(result3__5[9]),
        .I2(\lastError[9]_i_1__2_n_0 ),
        .I3(result3__5[8]),
        .O(\pwmRef[15]_i_253__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_25__2 
       (.I0(\pwmRef[15]_i_44__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__2_0 [26]),
        .I2(\pwmRef[15]_i_45__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__2_0 [27]),
        .O(\pwmRef[15]_i_25__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_260__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [27]),
        .O(\pwmRef[15]_i_260__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_261__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [26]),
        .O(\pwmRef[15]_i_261__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_262__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [25]),
        .O(\pwmRef[15]_i_262__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_263__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [24]),
        .O(\pwmRef[15]_i_263__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_265__2 
       (.I0(\lastError[14]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__2_0 [14]),
        .I2(\pwmRef_reg[15]_i_49__2_0 [15]),
        .I3(\lastError[15]_i_1__2_n_0 ),
        .O(\pwmRef[15]_i_265__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_266__2 
       (.I0(\lastError[12]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__2_0 [12]),
        .I2(\pwmRef_reg[15]_i_49__2_0 [13]),
        .I3(\lastError[13]_i_1__2_n_0 ),
        .O(\pwmRef[15]_i_266__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_267__2 
       (.I0(\lastError[10]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__2_0 [10]),
        .I2(\pwmRef_reg[15]_i_49__2_0 [11]),
        .I3(\lastError[11]_i_1__2_n_0 ),
        .O(\pwmRef[15]_i_267__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_268__2 
       (.I0(\lastError[8]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__2_0 [8]),
        .I2(\pwmRef_reg[15]_i_49__2_0 [9]),
        .I3(\lastError[9]_i_1__2_n_0 ),
        .O(\pwmRef[15]_i_268__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_269__2 
       (.I0(\lastError[14]_i_1__2_n_0 ),
        .I1(\lastError[15]_i_1__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__2_0 [15]),
        .I3(\pwmRef_reg[15]_i_49__2_0 [14]),
        .O(\pwmRef[15]_i_269__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_26__2 
       (.I0(\pwmRef[15]_i_46__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__2_0 [24]),
        .I2(\pwmRef[15]_i_47__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__2_0 [25]),
        .O(\pwmRef[15]_i_26__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_270__2 
       (.I0(\lastError[12]_i_1__2_n_0 ),
        .I1(\lastError[13]_i_1__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__2_0 [13]),
        .I3(\pwmRef_reg[15]_i_49__2_0 [12]),
        .O(\pwmRef[15]_i_270__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_271__2 
       (.I0(\lastError[10]_i_1__2_n_0 ),
        .I1(\lastError[11]_i_1__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__2_0 [11]),
        .I3(\pwmRef_reg[15]_i_49__2_0 [10]),
        .O(\pwmRef[15]_i_271__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_272__2 
       (.I0(\lastError[8]_i_1__2_n_0 ),
        .I1(\lastError[9]_i_1__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__2_0 [9]),
        .I3(\pwmRef_reg[15]_i_49__2_0 [8]),
        .O(\pwmRef[15]_i_272__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_277__2 
       (.I0(result3__1_n_91),
        .I1(result3_n_91),
        .O(\pwmRef[15]_i_277__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_278__2 
       (.I0(result3__1_n_92),
        .I1(result3_n_92),
        .O(\pwmRef[15]_i_278__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_279__2 
       (.I0(result3__1_n_93),
        .I1(result3_n_93),
        .O(\pwmRef[15]_i_279__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_27__2 
       (.I0(\pwmRef[15]_i_40__2_n_0 ),
        .I1(\pwmRef[15]_i_41__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [31]),
        .I3(\pwmRef_reg[15]_i_6__2_0 [30]),
        .O(\pwmRef[15]_i_27__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_280__2 
       (.I0(result3__1_n_94),
        .I1(result3_n_94),
        .O(\pwmRef[15]_i_280__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_281__2 
       (.I0(p_1_in1_in[31]),
        .I1(p_0_in0_in[31]),
        .O(\pwmRef[15]_i_281__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_282__2 
       (.I0(p_1_in1_in[30]),
        .I1(p_0_in0_in[30]),
        .O(\pwmRef[15]_i_282__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_283__2 
       (.I0(p_1_in1_in[29]),
        .I1(p_0_in0_in[29]),
        .O(\pwmRef[15]_i_283__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_284__2 
       (.I0(p_1_in1_in[28]),
        .I1(p_0_in0_in[28]),
        .O(\pwmRef[15]_i_284__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_285__2 
       (.I0(result3__1_n_95),
        .I1(result3_n_95),
        .O(\pwmRef[15]_i_285__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_286__2 
       (.I0(result3__1_n_96),
        .I1(result3_n_96),
        .O(\pwmRef[15]_i_286__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_287__2 
       (.I0(result3__1_n_97),
        .I1(result3_n_97),
        .O(\pwmRef[15]_i_287__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_288__2 
       (.I0(result3__1_n_98),
        .I1(result3_n_98),
        .O(\pwmRef[15]_i_288__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_289__2 
       (.I0(p_1_in1_in[27]),
        .I1(p_0_in0_in[27]),
        .O(\pwmRef[15]_i_289__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_28__2 
       (.I0(\pwmRef[15]_i_42__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__2_0 [29]),
        .I2(\pwmRef[15]_i_43__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__2_0 [28]),
        .O(\pwmRef[15]_i_28__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_290__2 
       (.I0(p_1_in1_in[26]),
        .I1(p_0_in0_in[26]),
        .O(\pwmRef[15]_i_290__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_291__2 
       (.I0(p_1_in1_in[25]),
        .I1(p_0_in0_in[25]),
        .O(\pwmRef[15]_i_291__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_292__2 
       (.I0(p_1_in1_in[24]),
        .I1(p_0_in0_in[24]),
        .O(\pwmRef[15]_i_292__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_293__2 
       (.I0(\lastError[6]_i_1__2_n_0 ),
        .I1(result3__5[6]),
        .I2(\lastError[7]_i_1__2_n_0 ),
        .I3(result3__5[7]),
        .O(\pwmRef[15]_i_293__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_294__2 
       (.I0(\lastError[4]_i_1__2_n_0 ),
        .I1(result3__5[4]),
        .I2(\lastError[5]_i_1__2_n_0 ),
        .I3(result3__5[5]),
        .O(\pwmRef[15]_i_294__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_295__2 
       (.I0(\lastError[2]_i_1__2_n_0 ),
        .I1(result3__5[2]),
        .I2(\lastError[3]_i_1__2_n_0 ),
        .I3(result3__5[3]),
        .O(\pwmRef[15]_i_295__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_296__2 
       (.I0(\lastError[0]_i_1__2_n_0 ),
        .I1(result3__5[0]),
        .I2(\lastError[1]_i_1__2_n_0 ),
        .I3(result3__5[1]),
        .O(\pwmRef[15]_i_296__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_297__2 
       (.I0(\lastError[6]_i_1__2_n_0 ),
        .I1(result3__5[7]),
        .I2(\lastError[7]_i_1__2_n_0 ),
        .I3(result3__5[6]),
        .O(\pwmRef[15]_i_297__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_298__2 
       (.I0(\lastError[4]_i_1__2_n_0 ),
        .I1(result3__5[5]),
        .I2(\lastError[5]_i_1__2_n_0 ),
        .I3(result3__5[4]),
        .O(\pwmRef[15]_i_298__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_299__2 
       (.I0(\lastError[2]_i_1__2_n_0 ),
        .I1(result3__5[3]),
        .I2(\lastError[3]_i_1__2_n_0 ),
        .I3(result3__5[2]),
        .O(\pwmRef[15]_i_299__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_29__2 
       (.I0(\pwmRef[15]_i_44__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__2_0 [27]),
        .I2(\pwmRef[15]_i_45__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__2_0 [26]),
        .O(\pwmRef[15]_i_29__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[15]_i_2__2 
       (.I0(\pwmRef_reg[15]_i_3__2_n_0 ),
        .I1(\pwmRef[15]_i_4__2_n_0 ),
        .I2(\pwmRef[15]_i_5__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__2_0 [15]),
        .I4(\pwmRef_reg[15]_i_6__2_0 [15]),
        .I5(result10_in),
        .O(\pwmRef[15]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_300__2 
       (.I0(\lastError[0]_i_1__2_n_0 ),
        .I1(result3__5[1]),
        .I2(\lastError[1]_i_1__2_n_0 ),
        .I3(result3__5[0]),
        .O(\pwmRef[15]_i_300__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_303__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [23]),
        .O(\pwmRef[15]_i_303__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_304__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [22]),
        .O(\pwmRef[15]_i_304__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_305__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [21]),
        .O(\pwmRef[15]_i_305__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_306__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [20]),
        .O(\pwmRef[15]_i_306__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_307__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [19]),
        .O(\pwmRef[15]_i_307__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_308__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [18]),
        .O(\pwmRef[15]_i_308__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_309__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [17]),
        .O(\pwmRef[15]_i_309__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_30__2 
       (.I0(\pwmRef[15]_i_46__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__2_0 [25]),
        .I2(\pwmRef[15]_i_47__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__2_0 [24]),
        .O(\pwmRef[15]_i_30__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_310__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [16]),
        .O(\pwmRef[15]_i_310__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_311__2 
       (.I0(\lastError[6]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__2_0 [6]),
        .I2(\pwmRef_reg[15]_i_49__2_0 [7]),
        .I3(\lastError[7]_i_1__2_n_0 ),
        .O(\pwmRef[15]_i_311__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_312__2 
       (.I0(\lastError[4]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__2_0 [4]),
        .I2(\pwmRef_reg[15]_i_49__2_0 [5]),
        .I3(\lastError[5]_i_1__2_n_0 ),
        .O(\pwmRef[15]_i_312__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_313__2 
       (.I0(\lastError[2]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__2_0 [2]),
        .I2(\pwmRef_reg[15]_i_49__2_0 [3]),
        .I3(\lastError[3]_i_1__2_n_0 ),
        .O(\pwmRef[15]_i_313__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_314__2 
       (.I0(\lastError[0]_i_1__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_49__2_0 [0]),
        .I2(\pwmRef_reg[15]_i_49__2_0 [1]),
        .I3(\lastError[1]_i_1__2_n_0 ),
        .O(\pwmRef[15]_i_314__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_315__2 
       (.I0(\lastError[6]_i_1__2_n_0 ),
        .I1(\lastError[7]_i_1__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__2_0 [7]),
        .I3(\pwmRef_reg[15]_i_49__2_0 [6]),
        .O(\pwmRef[15]_i_315__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_316__2 
       (.I0(\lastError[4]_i_1__2_n_0 ),
        .I1(\lastError[5]_i_1__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__2_0 [5]),
        .I3(\pwmRef_reg[15]_i_49__2_0 [4]),
        .O(\pwmRef[15]_i_316__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_317__2 
       (.I0(\lastError[2]_i_1__2_n_0 ),
        .I1(\lastError[3]_i_1__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__2_0 [3]),
        .I3(\pwmRef_reg[15]_i_49__2_0 [2]),
        .O(\pwmRef[15]_i_317__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_318__2 
       (.I0(\lastError[0]_i_1__2_n_0 ),
        .I1(\lastError[1]_i_1__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__2_0 [1]),
        .I3(\pwmRef_reg[15]_i_49__2_0 [0]),
        .O(\pwmRef[15]_i_318__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_319__2 
       (.I0(result3__1_n_99),
        .I1(result3_n_99),
        .O(\pwmRef[15]_i_319__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_320__2 
       (.I0(result3__1_n_100),
        .I1(result3_n_100),
        .O(\pwmRef[15]_i_320__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_321__2 
       (.I0(result3__1_n_101),
        .I1(result3_n_101),
        .O(\pwmRef[15]_i_321__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_322__2 
       (.I0(result3__1_n_102),
        .I1(result3_n_102),
        .O(\pwmRef[15]_i_322__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_323__2 
       (.I0(p_1_in1_in[23]),
        .I1(p_0_in0_in[23]),
        .O(\pwmRef[15]_i_323__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_324__2 
       (.I0(p_1_in1_in[22]),
        .I1(p_0_in0_in[22]),
        .O(\pwmRef[15]_i_324__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_325__2 
       (.I0(p_1_in1_in[21]),
        .I1(p_0_in0_in[21]),
        .O(\pwmRef[15]_i_325__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_326__2 
       (.I0(p_1_in1_in[20]),
        .I1(p_0_in0_in[20]),
        .O(\pwmRef[15]_i_326__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_327__2 
       (.I0(result3__1_n_103),
        .I1(result3_n_103),
        .O(\pwmRef[15]_i_327__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_328__2 
       (.I0(result3__1_n_104),
        .I1(result3_n_104),
        .O(\pwmRef[15]_i_328__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_329__2 
       (.I0(result3__1_n_105),
        .I1(result3_n_105),
        .O(\pwmRef[15]_i_329__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_32__2 
       (.I0(\pwmRef[15]_i_80__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__2_0 [22]),
        .I2(\pwmRef_reg[15]_i_3__2_0 [23]),
        .I3(\pwmRef[15]_i_81__2_n_0 ),
        .O(\pwmRef[15]_i_32__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_330__2 
       (.I0(p_1_in1_in[19]),
        .I1(p_0_in0_in[19]),
        .O(\pwmRef[15]_i_330__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_331__2 
       (.I0(p_1_in1_in[18]),
        .I1(p_0_in0_in[18]),
        .O(\pwmRef[15]_i_331__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[15]_i_332__2 
       (.I0(p_1_in1_in[17]),
        .I1(p_0_in0_in[17]),
        .O(\pwmRef[15]_i_332__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_335__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [15]),
        .O(\pwmRef[15]_i_335__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_336__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [14]),
        .O(\pwmRef[15]_i_336__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_337__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [13]),
        .O(\pwmRef[15]_i_337__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_338__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [12]),
        .O(\pwmRef[15]_i_338__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_339__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [11]),
        .O(\pwmRef[15]_i_339__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_33__2 
       (.I0(\pwmRef[15]_i_82__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__2_0 [20]),
        .I2(\pwmRef_reg[15]_i_3__2_0 [21]),
        .I3(\pwmRef[15]_i_83__2_n_0 ),
        .O(\pwmRef[15]_i_33__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_340__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [10]),
        .O(\pwmRef[15]_i_340__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_341__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [9]),
        .O(\pwmRef[15]_i_341__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_342__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [8]),
        .O(\pwmRef[15]_i_342__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_343__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [7]),
        .O(\pwmRef[15]_i_343__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_344__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [6]),
        .O(\pwmRef[15]_i_344__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_345__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [5]),
        .O(\pwmRef[15]_i_345__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_346__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [4]),
        .O(\pwmRef[15]_i_346__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_347__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [3]),
        .O(\pwmRef[15]_i_347__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_348__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [2]),
        .O(\pwmRef[15]_i_348__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_349__2 
       (.I0(\pwmRef_reg[15]_i_49__2_0 [1]),
        .O(\pwmRef[15]_i_349__2_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_34__2 
       (.I0(\pwmRef[15]_i_84__2_n_0 ),
        .I1(\pwmRef[15]_i_85__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__2_0 [18]),
        .I3(\pwmRef_reg[15]_i_3__2_0 [19]),
        .I4(\pwmRef[15]_i_86__2_n_0 ),
        .I5(\pwmRef[15]_i_87__2_n_0 ),
        .O(\pwmRef[15]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_35__2 
       (.I0(\pwmRef[15]_i_88__2_n_0 ),
        .I1(\pwmRef[15]_i_89__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__2_0 [16]),
        .I3(\pwmRef_reg[15]_i_3__2_0 [17]),
        .I4(\pwmRef[15]_i_90__2_n_0 ),
        .I5(\pwmRef[15]_i_91__2_n_0 ),
        .O(\pwmRef[15]_i_35__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_36__2 
       (.I0(\pwmRef[15]_i_80__2_n_0 ),
        .I1(\pwmRef[15]_i_81__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__2_0 [23]),
        .I3(\pwmRef_reg[15]_i_3__2_0 [22]),
        .O(\pwmRef[15]_i_36__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_37__2 
       (.I0(\pwmRef[15]_i_82__2_n_0 ),
        .I1(\pwmRef[15]_i_83__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__2_0 [21]),
        .I3(\pwmRef_reg[15]_i_3__2_0 [20]),
        .O(\pwmRef[15]_i_37__2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_38__2 
       (.I0(\pwmRef[15]_i_84__2_n_0 ),
        .I1(\pwmRef[15]_i_85__2_n_0 ),
        .I2(\pwmRef[15]_i_86__2_n_0 ),
        .I3(\pwmRef[15]_i_87__2_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__2_0 [19]),
        .I5(\pwmRef_reg[15]_i_3__2_0 [18]),
        .O(\pwmRef[15]_i_38__2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_39__2 
       (.I0(\pwmRef[15]_i_88__2_n_0 ),
        .I1(\pwmRef[15]_i_89__2_n_0 ),
        .I2(\pwmRef[15]_i_90__2_n_0 ),
        .I3(\pwmRef[15]_i_91__2_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__2_0 [17]),
        .I5(\pwmRef_reg[15]_i_3__2_0 [16]),
        .O(\pwmRef[15]_i_39__2_n_0 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \pwmRef[15]_i_40__2 
       (.I0(result1[31]),
        .I1(\pwmRef[15]_i_19__2_n_0 ),
        .I2(\pwmRef[15]_i_92__2_n_0 ),
        .I3(\pwmRef[15]_i_16__2_n_0 ),
        .I4(\pwmRef[15]_i_93__2_n_0 ),
        .I5(Q[30]),
        .O(\pwmRef[15]_i_40__2_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \pwmRef[15]_i_41__2 
       (.I0(result1[31]),
        .I1(\pwmRef_reg[15]_i_48__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__2_n_0 ),
        .I3(\pwmRef[15]_i_93__2_n_0 ),
        .I4(Q[31]),
        .O(\pwmRef[15]_i_41__2_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_42__2 
       (.I0(\pwmRef[15]_i_94__2_n_0 ),
        .I1(\pwmRef[15]_i_95__2_n_0 ),
        .I2(\pwmRef[15]_i_17__2_n_0 ),
        .I3(\pwmRef[15]_i_16__2_n_0 ),
        .I4(\pwmRef[15]_i_93__2_n_0 ),
        .I5(Q[28]),
        .O(\pwmRef[15]_i_42__2_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \pwmRef[15]_i_43__2 
       (.I0(result0),
        .I1(\pwmRef_reg[15]_i_48__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_49__2_n_0 ),
        .I3(\pwmRef[15]_i_93__2_n_0 ),
        .I4(Q[29]),
        .O(\pwmRef[15]_i_43__2_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_44__2 
       (.I0(\pwmRef[15]_i_97__2_n_0 ),
        .I1(\pwmRef[15]_i_98__2_n_0 ),
        .I2(\pwmRef[15]_i_17__2_n_0 ),
        .I3(\pwmRef[15]_i_16__2_n_0 ),
        .I4(\pwmRef[15]_i_93__2_n_0 ),
        .I5(Q[26]),
        .O(\pwmRef[15]_i_44__2_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_45__2 
       (.I0(\pwmRef[15]_i_99__2_n_0 ),
        .I1(\pwmRef[15]_i_100__2_n_0 ),
        .I2(\pwmRef[15]_i_17__2_n_0 ),
        .I3(\pwmRef[15]_i_16__2_n_0 ),
        .I4(\pwmRef[15]_i_93__2_n_0 ),
        .I5(Q[27]),
        .O(\pwmRef[15]_i_45__2_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_46__2 
       (.I0(\pwmRef[15]_i_101__2_n_0 ),
        .I1(\pwmRef[15]_i_102__2_n_0 ),
        .I2(\pwmRef[15]_i_17__2_n_0 ),
        .I3(\pwmRef[15]_i_16__2_n_0 ),
        .I4(\pwmRef[15]_i_93__2_n_0 ),
        .I5(Q[24]),
        .O(\pwmRef[15]_i_46__2_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_47__2 
       (.I0(\pwmRef[15]_i_103__2_n_0 ),
        .I1(\pwmRef[15]_i_104__2_n_0 ),
        .I2(\pwmRef[15]_i_17__2_n_0 ),
        .I3(\pwmRef[15]_i_16__2_n_0 ),
        .I4(\pwmRef[15]_i_93__2_n_0 ),
        .I5(Q[25]),
        .O(\pwmRef[15]_i_47__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_4__2 
       (.I0(Q[15]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pwmRef[15]_i_50__2 
       (.I0(\pwmRef[15]_i_50__2_0 [29]),
        .I1(\pwmRef[15]_i_50__2_0 [30]),
        .I2(\pwmRef[15]_i_50__2_0 [22]),
        .I3(\pwmRef[15]_i_123__2_n_0 ),
        .I4(\pwmRef[15]_i_124__2_n_0 ),
        .O(\pwmRef[15]_i_50__2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \pwmRef[15]_i_51__2 
       (.I0(\pwmRef[15]_i_50__2_0 [7]),
        .I1(\pwmRef[15]_i_50__2_0 [8]),
        .I2(\pwmRef[15]_i_50__2_0 [5]),
        .I3(\pwmRef[15]_i_50__2_0 [6]),
        .I4(\pwmRef[15]_i_125__2_n_0 ),
        .O(\pwmRef[15]_i_51__2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \pwmRef[15]_i_52__2 
       (.I0(\pwmRef[15]_i_50__2_0 [17]),
        .I1(\pwmRef[15]_i_50__2_0 [18]),
        .I2(\pwmRef[15]_i_50__2_0 [19]),
        .I3(\pwmRef[15]_i_50__2_0 [20]),
        .I4(\pwmRef[15]_i_126__2_n_0 ),
        .O(\pwmRef[15]_i_52__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_53__2 
       (.I0(result1[30]),
        .I1(\pwmRef[15]_i_50__2_0 [3]),
        .I2(result1[22]),
        .I3(\pwmRef[15]_i_50__2_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_53__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_54__2 
       (.I0(result1[26]),
        .I1(\pwmRef[15]_i_50__2_0 [3]),
        .I2(result1[18]),
        .I3(\pwmRef[15]_i_50__2_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_54__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_55__2 
       (.I0(result1[28]),
        .I1(\pwmRef[15]_i_50__2_0 [3]),
        .I2(result1[20]),
        .I3(\pwmRef[15]_i_50__2_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_55__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_56__2 
       (.I0(result1[24]),
        .I1(\pwmRef[15]_i_50__2_0 [3]),
        .I2(result1[16]),
        .I3(\pwmRef[15]_i_50__2_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_56__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_57__2 
       (.I0(result1[29]),
        .I1(\pwmRef[15]_i_50__2_0 [3]),
        .I2(result1[21]),
        .I3(\pwmRef[15]_i_50__2_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_57__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_58__2 
       (.I0(result1[25]),
        .I1(\pwmRef[15]_i_50__2_0 [3]),
        .I2(result1[17]),
        .I3(\pwmRef[15]_i_50__2_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_58__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_59__2 
       (.I0(result1[27]),
        .I1(\pwmRef[15]_i_50__2_0 [3]),
        .I2(result1[19]),
        .I3(\pwmRef[15]_i_50__2_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_59__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_5__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[15]_i_18__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[15]_i_20__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[15]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \pwmRef[15]_i_60__2 
       (.I0(result1[23]),
        .I1(\pwmRef[15]_i_50__2_0 [3]),
        .I2(result1[15]),
        .I3(\pwmRef[15]_i_50__2_0 [4]),
        .I4(result1[31]),
        .O(\pwmRef[15]_i_60__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_63__2 
       (.I0(\pwmRef[15]_i_80__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__2_0 [22]),
        .I2(\pwmRef[15]_i_81__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__2_0 [23]),
        .O(\pwmRef[15]_i_63__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F04)) 
    \pwmRef[15]_i_64__2 
       (.I0(\pwmRef[15]_i_82__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__2_0 [20]),
        .I2(\pwmRef[15]_i_83__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__2_0 [21]),
        .O(\pwmRef[15]_i_64__2_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_65__2 
       (.I0(\pwmRef[15]_i_84__2_n_0 ),
        .I1(\pwmRef[15]_i_85__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [18]),
        .I3(\pwmRef[15]_i_86__2_n_0 ),
        .I4(\pwmRef[15]_i_87__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [19]),
        .O(\pwmRef[15]_i_65__2_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF00000010)) 
    \pwmRef[15]_i_66__2 
       (.I0(\pwmRef[15]_i_88__2_n_0 ),
        .I1(\pwmRef[15]_i_89__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [16]),
        .I3(\pwmRef[15]_i_90__2_n_0 ),
        .I4(\pwmRef[15]_i_91__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [17]),
        .O(\pwmRef[15]_i_66__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_67__2 
       (.I0(\pwmRef[15]_i_80__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__2_0 [23]),
        .I2(\pwmRef[15]_i_81__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__2_0 [22]),
        .O(\pwmRef[15]_i_67__2_n_0 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \pwmRef[15]_i_68__2 
       (.I0(\pwmRef[15]_i_82__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_6__2_0 [21]),
        .I2(\pwmRef[15]_i_83__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_6__2_0 [20]),
        .O(\pwmRef[15]_i_68__2_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_69__2 
       (.I0(\pwmRef[15]_i_84__2_n_0 ),
        .I1(\pwmRef[15]_i_85__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [19]),
        .I3(\pwmRef[15]_i_86__2_n_0 ),
        .I4(\pwmRef[15]_i_87__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [18]),
        .O(\pwmRef[15]_i_69__2_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00E10101001)) 
    \pwmRef[15]_i_70__2 
       (.I0(\pwmRef[15]_i_88__2_n_0 ),
        .I1(\pwmRef[15]_i_89__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_6__2_0 [17]),
        .I3(\pwmRef[15]_i_90__2_n_0 ),
        .I4(\pwmRef[15]_i_91__2_n_0 ),
        .I5(\pwmRef_reg[15]_i_6__2_0 [16]),
        .O(\pwmRef[15]_i_70__2_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_72__2 
       (.I0(\pwmRef[14]_i_3__2_n_0 ),
        .I1(\pwmRef[14]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__2_0 [14]),
        .I3(\pwmRef_reg[15]_i_3__2_0 [15]),
        .I4(\pwmRef[15]_i_5__2_n_0 ),
        .I5(\pwmRef[15]_i_4__2_n_0 ),
        .O(\pwmRef[15]_i_72__2_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_73__2 
       (.I0(\pwmRef[12]_i_3__2_n_0 ),
        .I1(\pwmRef[12]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__2_0 [12]),
        .I3(\pwmRef_reg[15]_i_3__2_0 [13]),
        .I4(\pwmRef[13]_i_3__2_n_0 ),
        .I5(\pwmRef[13]_i_2__2_n_0 ),
        .O(\pwmRef[15]_i_73__2_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_74__2 
       (.I0(\pwmRef[10]_i_3__2_n_0 ),
        .I1(\pwmRef[10]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__2_0 [10]),
        .I3(\pwmRef_reg[15]_i_3__2_0 [11]),
        .I4(\pwmRef[11]_i_3__2_n_0 ),
        .I5(\pwmRef[11]_i_2__2_n_0 ),
        .O(\pwmRef[15]_i_74__2_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF0EFF0EFF000E)) 
    \pwmRef[15]_i_75__2 
       (.I0(\pwmRef[8]_i_3__2_n_0 ),
        .I1(\pwmRef[8]_i_2__2_n_0 ),
        .I2(\pwmRef_reg[15]_i_3__2_0 [8]),
        .I3(\pwmRef_reg[15]_i_3__2_0 [9]),
        .I4(\pwmRef[9]_i_3__2_n_0 ),
        .I5(\pwmRef[9]_i_2__2_n_0 ),
        .O(\pwmRef[15]_i_75__2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_76__2 
       (.I0(\pwmRef[14]_i_3__2_n_0 ),
        .I1(\pwmRef[14]_i_2__2_n_0 ),
        .I2(\pwmRef[15]_i_5__2_n_0 ),
        .I3(\pwmRef[15]_i_4__2_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__2_0 [15]),
        .I5(\pwmRef_reg[15]_i_3__2_0 [14]),
        .O(\pwmRef[15]_i_76__2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_77__2 
       (.I0(\pwmRef[12]_i_3__2_n_0 ),
        .I1(\pwmRef[12]_i_2__2_n_0 ),
        .I2(\pwmRef[13]_i_3__2_n_0 ),
        .I3(\pwmRef[13]_i_2__2_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__2_0 [13]),
        .I5(\pwmRef_reg[15]_i_3__2_0 [12]),
        .O(\pwmRef[15]_i_77__2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_78__2 
       (.I0(\pwmRef[10]_i_3__2_n_0 ),
        .I1(\pwmRef[10]_i_2__2_n_0 ),
        .I2(\pwmRef[11]_i_3__2_n_0 ),
        .I3(\pwmRef[11]_i_2__2_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__2_0 [11]),
        .I5(\pwmRef_reg[15]_i_3__2_0 [10]),
        .O(\pwmRef[15]_i_78__2_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000E11100001)) 
    \pwmRef[15]_i_79__2 
       (.I0(\pwmRef[8]_i_3__2_n_0 ),
        .I1(\pwmRef[8]_i_2__2_n_0 ),
        .I2(\pwmRef[9]_i_3__2_n_0 ),
        .I3(\pwmRef[9]_i_2__2_n_0 ),
        .I4(\pwmRef_reg[15]_i_3__2_0 [9]),
        .I5(\pwmRef_reg[15]_i_3__2_0 [8]),
        .O(\pwmRef[15]_i_79__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAE0000)) 
    \pwmRef[15]_i_80__2 
       (.I0(\pwmRef[15]_i_21__2_n_0 ),
        .I1(\pwmRef[15]_i_155__2_n_0 ),
        .I2(\pwmRef[15]_i_19__2_n_0 ),
        .I3(\pwmRef[15]_i_156__2_n_0 ),
        .I4(\pwmRef[15]_i_16__2_n_0 ),
        .I5(\pwmRef[15]_i_157__2_n_0 ),
        .O(\pwmRef[15]_i_80__2_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \pwmRef[15]_i_81__2 
       (.I0(\pwmRef[15]_i_158__2_n_0 ),
        .I1(\pwmRef[15]_i_159__2_n_0 ),
        .I2(\pwmRef[15]_i_17__2_n_0 ),
        .I3(\pwmRef[15]_i_16__2_n_0 ),
        .I4(\pwmRef[15]_i_93__2_n_0 ),
        .I5(Q[23]),
        .O(\pwmRef[15]_i_81__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAE0000)) 
    \pwmRef[15]_i_82__2 
       (.I0(\pwmRef[15]_i_21__2_n_0 ),
        .I1(\pwmRef[15]_i_160__2_n_0 ),
        .I2(\pwmRef[15]_i_19__2_n_0 ),
        .I3(\pwmRef[15]_i_161__2_n_0 ),
        .I4(\pwmRef[15]_i_16__2_n_0 ),
        .I5(\pwmRef[15]_i_162__2_n_0 ),
        .O(\pwmRef[15]_i_82__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAE0000)) 
    \pwmRef[15]_i_83__2 
       (.I0(\pwmRef[15]_i_21__2_n_0 ),
        .I1(\pwmRef[15]_i_163__2_n_0 ),
        .I2(\pwmRef[15]_i_19__2_n_0 ),
        .I3(\pwmRef[15]_i_164__2_n_0 ),
        .I4(\pwmRef[15]_i_16__2_n_0 ),
        .I5(\pwmRef[15]_i_165__2_n_0 ),
        .O(\pwmRef[15]_i_83__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_84__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[15]_i_166__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[15]_i_167__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[15]_i_84__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_85__2 
       (.I0(Q[18]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_85__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_86__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[15]_i_160__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[15]_i_166__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[15]_i_86__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_87__2 
       (.I0(Q[19]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_87__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_88__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[15]_i_168__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[15]_i_18__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[15]_i_88__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_89__2 
       (.I0(Q[16]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_89__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_8__2 
       (.I0(\pwmRef[15]_i_40__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__2_0 [30]),
        .I2(\pwmRef[15]_i_41__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__2_0 [31]),
        .O(\pwmRef[15]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[15]_i_90__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[15]_i_167__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[15]_i_168__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[15]_i_90__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[15]_i_91__2 
       (.I0(Q[17]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[15]_i_91__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000004)) 
    \pwmRef[15]_i_92__2 
       (.I0(\pwmRef[15]_i_50__2_0 [1]),
        .I1(result1[30]),
        .I2(\pwmRef[15]_i_50__2_0 [4]),
        .I3(\pwmRef[15]_i_50__2_0 [3]),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_92__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \pwmRef[15]_i_93__2 
       (.I0(\lastError_reg[0]_2 ),
        .I1(\lastError_reg[0]_1 ),
        .I2(\lastError_reg[0]_0 ),
        .O(\pwmRef[15]_i_93__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_94__2 
       (.I0(\pwmRef[15]_i_19__2_n_0 ),
        .I1(\pwmRef[15]_i_169__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[15]_i_170__2_n_0 ),
        .I4(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[15]_i_94__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000004)) 
    \pwmRef[15]_i_95__2 
       (.I0(\pwmRef[15]_i_50__2_0 [1]),
        .I1(result1[29]),
        .I2(\pwmRef[15]_i_50__2_0 [4]),
        .I3(\pwmRef[15]_i_50__2_0 [3]),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(result1[31]),
        .O(\pwmRef[15]_i_95__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \pwmRef[15]_i_96__2 
       (.I0(\pwmRef[15]_i_21__2_n_0 ),
        .I1(\pwmRef[15]_i_95__2_n_0 ),
        .I2(\pwmRef[15]_i_19__2_n_0 ),
        .I3(\pwmRef[15]_i_92__2_n_0 ),
        .I4(\pwmRef[15]_i_17__2_n_0 ),
        .O(result0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_97__2 
       (.I0(\pwmRef[15]_i_19__2_n_0 ),
        .I1(\pwmRef[15]_i_170__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[15]_i_171__2_n_0 ),
        .I4(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[15]_i_97__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pwmRef[15]_i_98__2 
       (.I0(\pwmRef[15]_i_172__2_n_0 ),
        .I1(\pwmRef[15]_i_50__2_0 [1]),
        .I2(\pwmRef[15]_i_173__2_n_0 ),
        .O(\pwmRef[15]_i_98__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \pwmRef[15]_i_99__2 
       (.I0(\pwmRef[15]_i_19__2_n_0 ),
        .I1(\pwmRef[15]_i_172__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[15]_i_173__2_n_0 ),
        .I4(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[15]_i_99__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pwmRef[15]_i_9__2 
       (.I0(\pwmRef[15]_i_42__2_n_0 ),
        .I1(\pwmRef_reg[15]_i_3__2_0 [28]),
        .I2(\pwmRef_reg[15]_i_3__2_0 [29]),
        .I3(\pwmRef[15]_i_43__2_n_0 ),
        .O(\pwmRef[15]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[1]_i_1__2 
       (.I0(\pwmRef_reg[15]_i_3__2_n_0 ),
        .I1(\pwmRef[1]_i_2__2_n_0 ),
        .I2(\pwmRef[1]_i_3__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__2_0 [1]),
        .I4(\pwmRef_reg[15]_i_6__2_0 [1]),
        .I5(result10_in),
        .O(\pwmRef[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[1]_i_2__2 
       (.I0(Q[1]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA080808)) 
    \pwmRef[1]_i_3__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[1]_i_4__2_n_0 ),
        .I2(\pwmRef[15]_i_19__2_n_0 ),
        .I3(\pwmRef[2]_i_4__2_n_0 ),
        .I4(\pwmRef[15]_i_17__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[1]_i_4__2 
       (.I0(\pwmRef[1]_i_5__2_n_0 ),
        .I1(\pwmRef[5]_i_5__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[7]_i_5__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[3]_i_5__2_n_0 ),
        .O(\pwmRef[1]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[1]_i_5__2 
       (.I0(result1[1]),
        .I1(result1[17]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[25]),
        .I4(\pwmRef[15]_i_50__2_0 [4]),
        .I5(result1[9]),
        .O(\pwmRef[1]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[2]_i_1__2 
       (.I0(\pwmRef_reg[15]_i_3__2_n_0 ),
        .I1(\pwmRef[2]_i_2__2_n_0 ),
        .I2(\pwmRef[2]_i_3__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__2_0 [2]),
        .I4(\pwmRef_reg[15]_i_6__2_0 [2]),
        .I5(result10_in),
        .O(\pwmRef[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[2]_i_2__2 
       (.I0(Q[2]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[2]_i_3__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[3]_i_4__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[2]_i_4__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[2]_i_4__2 
       (.I0(\pwmRef[8]_i_5__2_n_0 ),
        .I1(\pwmRef[4]_i_5__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[6]_i_5__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[2]_i_5__2_n_0 ),
        .O(\pwmRef[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[2]_i_5__2 
       (.I0(result1[2]),
        .I1(result1[18]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[26]),
        .I4(\pwmRef[15]_i_50__2_0 [4]),
        .I5(result1[10]),
        .O(\pwmRef[2]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[3]_i_10__2 
       (.I0(p_1_in1_in[2]),
        .I1(result3__0_n_103),
        .I2(result3__0_n_102),
        .I3(p_1_in1_in[3]),
        .O(\pwmRef[3]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[3]_i_11__2 
       (.I0(p_1_in1_in[1]),
        .I1(result3__0_n_104),
        .I2(result3__0_n_103),
        .I3(p_1_in1_in[2]),
        .O(\pwmRef[3]_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[3]_i_12__2 
       (.I0(p_1_in1_in[0]),
        .I1(result3__0_n_105),
        .I2(result3__0_n_104),
        .I3(p_1_in1_in[1]),
        .O(\pwmRef[3]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pwmRef[3]_i_13__2 
       (.I0(p_1_in1_in[0]),
        .I1(result3__0_n_105),
        .O(\pwmRef[3]_i_13__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[3]_i_1__2 
       (.I0(\pwmRef_reg[15]_i_3__2_n_0 ),
        .I1(\pwmRef[3]_i_2__2_n_0 ),
        .I2(\pwmRef[3]_i_3__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__2_0 [3]),
        .I4(\pwmRef_reg[15]_i_6__2_0 [3]),
        .I5(result10_in),
        .O(\pwmRef[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[3]_i_2__2 
       (.I0(Q[3]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[3]_i_3__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[4]_i_4__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[3]_i_4__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[3]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[3]_i_4__2 
       (.I0(\pwmRef[9]_i_5__2_n_0 ),
        .I1(\pwmRef[5]_i_5__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[7]_i_5__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[3]_i_5__2_n_0 ),
        .O(\pwmRef[3]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[3]_i_5__2 
       (.I0(result1[3]),
        .I1(result1[19]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[27]),
        .I4(\pwmRef[15]_i_50__2_0 [4]),
        .I5(result1[11]),
        .O(\pwmRef[3]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[3]_i_7__2 
       (.I0(result3__0_n_103),
        .I1(p_1_in1_in[2]),
        .O(\pwmRef[3]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[3]_i_8__2 
       (.I0(result3__0_n_104),
        .I1(p_1_in1_in[1]),
        .O(\pwmRef[3]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[3]_i_9__2 
       (.I0(result3__0_n_105),
        .I1(p_1_in1_in[0]),
        .O(\pwmRef[3]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[4]_i_1__2 
       (.I0(\pwmRef_reg[15]_i_3__2_n_0 ),
        .I1(\pwmRef[4]_i_2__2_n_0 ),
        .I2(\pwmRef[4]_i_3__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__2_0 [4]),
        .I4(\pwmRef_reg[15]_i_6__2_0 [4]),
        .I5(result10_in),
        .O(\pwmRef[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[4]_i_2__2 
       (.I0(Q[4]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[4]_i_3__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[5]_i_4__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[4]_i_4__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[4]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[4]_i_4__2 
       (.I0(\pwmRef[10]_i_5__2_n_0 ),
        .I1(\pwmRef[6]_i_5__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[8]_i_5__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[4]_i_5__2_n_0 ),
        .O(\pwmRef[4]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[4]_i_5__2 
       (.I0(result1[4]),
        .I1(result1[20]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[28]),
        .I4(\pwmRef[15]_i_50__2_0 [4]),
        .I5(result1[12]),
        .O(\pwmRef[4]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[5]_i_1__2 
       (.I0(\pwmRef_reg[15]_i_3__2_n_0 ),
        .I1(\pwmRef[5]_i_2__2_n_0 ),
        .I2(\pwmRef[5]_i_3__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__2_0 [5]),
        .I4(\pwmRef_reg[15]_i_6__2_0 [5]),
        .I5(result10_in),
        .O(\pwmRef[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[5]_i_2__2 
       (.I0(Q[5]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[5]_i_3__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[6]_i_4__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[5]_i_4__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[5]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[5]_i_4__2 
       (.I0(\pwmRef[11]_i_5__2_n_0 ),
        .I1(\pwmRef[7]_i_5__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[9]_i_5__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[5]_i_5__2_n_0 ),
        .O(\pwmRef[5]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[5]_i_5__2 
       (.I0(result1[5]),
        .I1(result1[21]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[29]),
        .I4(\pwmRef[15]_i_50__2_0 [4]),
        .I5(result1[13]),
        .O(\pwmRef[5]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[6]_i_1__2 
       (.I0(\pwmRef_reg[15]_i_3__2_n_0 ),
        .I1(\pwmRef[6]_i_2__2_n_0 ),
        .I2(\pwmRef[6]_i_3__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__2_0 [6]),
        .I4(\pwmRef_reg[15]_i_6__2_0 [6]),
        .I5(result10_in),
        .O(\pwmRef[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[6]_i_2__2 
       (.I0(Q[6]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[6]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[6]_i_3__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[7]_i_4__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[6]_i_4__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[6]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[6]_i_4__2 
       (.I0(\pwmRef[12]_i_5__2_n_0 ),
        .I1(\pwmRef[8]_i_5__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[10]_i_5__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[6]_i_5__2_n_0 ),
        .O(\pwmRef[6]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \pwmRef[6]_i_5__2 
       (.I0(result1[6]),
        .I1(result1[22]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[30]),
        .I4(\pwmRef[15]_i_50__2_0 [4]),
        .I5(result1[14]),
        .O(\pwmRef[6]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[7]_i_10__2 
       (.I0(result3__0_n_102),
        .I1(p_1_in1_in[3]),
        .O(\pwmRef[7]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[7]_i_11__2 
       (.I0(p_1_in1_in[6]),
        .I1(result3__0_n_99),
        .I2(result3__0_n_98),
        .I3(p_1_in1_in[7]),
        .O(\pwmRef[7]_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[7]_i_12__2 
       (.I0(p_1_in1_in[5]),
        .I1(result3__0_n_100),
        .I2(result3__0_n_99),
        .I3(p_1_in1_in[6]),
        .O(\pwmRef[7]_i_12__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[7]_i_13__2 
       (.I0(p_1_in1_in[4]),
        .I1(result3__0_n_101),
        .I2(result3__0_n_100),
        .I3(p_1_in1_in[5]),
        .O(\pwmRef[7]_i_13__2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \pwmRef[7]_i_14__2 
       (.I0(p_1_in1_in[3]),
        .I1(result3__0_n_102),
        .I2(result3__0_n_101),
        .I3(p_1_in1_in[4]),
        .O(\pwmRef[7]_i_14__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[7]_i_1__2 
       (.I0(\pwmRef_reg[15]_i_3__2_n_0 ),
        .I1(\pwmRef[7]_i_2__2_n_0 ),
        .I2(\pwmRef[7]_i_3__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__2_0 [7]),
        .I4(\pwmRef_reg[15]_i_6__2_0 [7]),
        .I5(result10_in),
        .O(\pwmRef[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[7]_i_2__2 
       (.I0(Q[7]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[7]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[7]_i_3__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[8]_i_4__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[7]_i_4__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[7]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[7]_i_4__2 
       (.I0(\pwmRef[13]_i_5__2_n_0 ),
        .I1(\pwmRef[9]_i_5__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[11]_i_5__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[7]_i_5__2_n_0 ),
        .O(\pwmRef[7]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \pwmRef[7]_i_5__2 
       (.I0(result1[7]),
        .I1(result1[23]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[15]),
        .I4(\pwmRef[15]_i_50__2_0 [4]),
        .I5(result1[31]),
        .O(\pwmRef[7]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[7]_i_7__2 
       (.I0(result3__0_n_99),
        .I1(p_1_in1_in[6]),
        .O(\pwmRef[7]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[7]_i_8__2 
       (.I0(result3__0_n_100),
        .I1(p_1_in1_in[5]),
        .O(\pwmRef[7]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pwmRef[7]_i_9__2 
       (.I0(result3__0_n_101),
        .I1(p_1_in1_in[4]),
        .O(\pwmRef[7]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[8]_i_1__2 
       (.I0(\pwmRef_reg[15]_i_3__2_n_0 ),
        .I1(\pwmRef[8]_i_2__2_n_0 ),
        .I2(\pwmRef[8]_i_3__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__2_0 [8]),
        .I4(\pwmRef_reg[15]_i_6__2_0 [8]),
        .I5(result10_in),
        .O(\pwmRef[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[8]_i_2__2 
       (.I0(Q[8]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[8]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[8]_i_3__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[9]_i_4__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[8]_i_4__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[8]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[8]_i_4__2 
       (.I0(\pwmRef[14]_i_5__2_n_0 ),
        .I1(\pwmRef[10]_i_5__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[12]_i_5__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[8]_i_5__2_n_0 ),
        .O(\pwmRef[8]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[8]_i_5__2 
       (.I0(result1[16]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[24]),
        .I4(\pwmRef[15]_i_50__2_0 [4]),
        .I5(result1[8]),
        .O(\pwmRef[8]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FE54FE54)) 
    \pwmRef[9]_i_1__2 
       (.I0(\pwmRef_reg[15]_i_3__2_n_0 ),
        .I1(\pwmRef[9]_i_2__2_n_0 ),
        .I2(\pwmRef[9]_i_3__2_n_0 ),
        .I3(\pwmRef_reg[15]_i_3__2_0 [9]),
        .I4(\pwmRef_reg[15]_i_6__2_0 [9]),
        .I5(result10_in),
        .O(\pwmRef[9]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pwmRef[9]_i_2__2 
       (.I0(Q[9]),
        .I1(\lastError_reg[0]_0 ),
        .I2(\lastError_reg[0]_1 ),
        .I3(\lastError_reg[0]_2 ),
        .O(\pwmRef[9]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80AA8080)) 
    \pwmRef[9]_i_3__2 
       (.I0(\pwmRef[15]_i_16__2_n_0 ),
        .I1(\pwmRef[15]_i_17__2_n_0 ),
        .I2(\pwmRef[10]_i_4__2_n_0 ),
        .I3(\pwmRef[15]_i_19__2_n_0 ),
        .I4(\pwmRef[9]_i_4__2_n_0 ),
        .I5(\pwmRef[15]_i_21__2_n_0 ),
        .O(\pwmRef[9]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pwmRef[9]_i_4__2 
       (.I0(\pwmRef[15]_i_60__2_n_0 ),
        .I1(\pwmRef[11]_i_5__2_n_0 ),
        .I2(\pwmRef[15]_i_50__2_0 [1]),
        .I3(\pwmRef[13]_i_5__2_n_0 ),
        .I4(\pwmRef[15]_i_50__2_0 [2]),
        .I5(\pwmRef[9]_i_5__2_n_0 ),
        .O(\pwmRef[9]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \pwmRef[9]_i_5__2 
       (.I0(result1[17]),
        .I1(result1[31]),
        .I2(\pwmRef[15]_i_50__2_0 [3]),
        .I3(result1[25]),
        .I4(\pwmRef[15]_i_50__2_0 [4]),
        .I5(result1[9]),
        .O(\pwmRef[9]_i_5__2_n_0 ));
  FDRE \pwmRef_reg[0] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__2_n_0 ),
        .D(\pwmRef[0]_i_1__2_n_0 ),
        .Q(\pwmRef_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \pwmRef_reg[10] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__2_n_0 ),
        .D(\pwmRef[10]_i_1__2_n_0 ),
        .Q(\pwmRef_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \pwmRef_reg[11] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__2_n_0 ),
        .D(\pwmRef[11]_i_1__2_n_0 ),
        .Q(\pwmRef_reg[15]_0 [11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[11]_i_6__2 
       (.CI(\pwmRef_reg[7]_i_6__2_n_0 ),
        .CO({\pwmRef_reg[11]_i_6__2_n_0 ,\pwmRef_reg[11]_i_6__2_n_1 ,\pwmRef_reg[11]_i_6__2_n_2 ,\pwmRef_reg[11]_i_6__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[11]_i_7__2_n_0 ,\pwmRef[11]_i_8__2_n_0 ,\pwmRef[11]_i_9__2_n_0 ,\pwmRef[11]_i_10__2_n_0 }),
        .O(result1[11:8]),
        .S({\pwmRef[11]_i_11__2_n_0 ,\pwmRef[11]_i_12__2_n_0 ,\pwmRef[11]_i_13__2_n_0 ,\pwmRef[11]_i_14__2_n_0 }));
  FDRE \pwmRef_reg[12] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__2_n_0 ),
        .D(\pwmRef[12]_i_1__2_n_0 ),
        .Q(\pwmRef_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \pwmRef_reg[13] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__2_n_0 ),
        .D(\pwmRef[13]_i_1__2_n_0 ),
        .Q(\pwmRef_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \pwmRef_reg[14] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__2_n_0 ),
        .D(\pwmRef[14]_i_1__2_n_0 ),
        .Q(\pwmRef_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \pwmRef_reg[15] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__2_n_0 ),
        .D(\pwmRef[15]_i_2__2_n_0 ),
        .Q(\pwmRef_reg[15]_0 [15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_105__2 
       (.CI(\pwmRef_reg[15]_i_176__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_105__2_n_0 ,\pwmRef_reg[15]_i_105__2_n_1 ,\pwmRef_reg[15]_i_105__2_n_2 ,\pwmRef_reg[15]_i_105__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_177__2_n_0 ,\pwmRef[15]_i_178__2_n_0 ,\pwmRef[15]_i_179__2_n_0 ,\pwmRef[15]_i_180__2_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_105__2_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_181__2_n_0 ,\pwmRef[15]_i_182__2_n_0 ,\pwmRef[15]_i_183__2_n_0 ,\pwmRef[15]_i_184__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_114__2 
       (.CI(\pwmRef_reg[15]_i_187__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_114__2_n_0 ,\pwmRef_reg[15]_i_114__2_n_1 ,\pwmRef_reg[15]_i_114__2_n_2 ,\pwmRef_reg[15]_i_114__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_188__2_n_0 ,\pwmRef[15]_i_189__2_n_0 ,\pwmRef[15]_i_190__2_n_0 ,\pwmRef[15]_i_191__2_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_114__2_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_192__2_n_0 ,\pwmRef[15]_i_193__2_n_0 ,\pwmRef[15]_i_194__2_n_0 ,\pwmRef[15]_i_195__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_127__2 
       (.CI(\pwmRef_reg[15]_i_129__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_127__2_n_0 ,\pwmRef_reg[15]_i_127__2_n_1 ,\pwmRef_reg[15]_i_127__2_n_2 ,\pwmRef_reg[15]_i_127__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_196__2_n_0 ,\pwmRef[15]_i_197__2_n_0 ,\pwmRef[15]_i_198__2_n_0 ,\pwmRef[15]_i_199__2_n_0 }),
        .O(result1[23:20]),
        .S({\pwmRef[15]_i_200__2_n_0 ,\pwmRef[15]_i_201__2_n_0 ,\pwmRef[15]_i_202__2_n_0 ,\pwmRef[15]_i_203__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_128__2 
       (.CI(\pwmRef_reg[15]_i_127__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_128__2_n_0 ,\pwmRef_reg[15]_i_128__2_n_1 ,\pwmRef_reg[15]_i_128__2_n_2 ,\pwmRef_reg[15]_i_128__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_204__2_n_0 ,\pwmRef[15]_i_205__2_n_0 ,\pwmRef[15]_i_206__2_n_0 ,\pwmRef[15]_i_207__2_n_0 }),
        .O(result1[27:24]),
        .S({\pwmRef[15]_i_208__2_n_0 ,\pwmRef[15]_i_209__2_n_0 ,\pwmRef[15]_i_210__2_n_0 ,\pwmRef[15]_i_211__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_129__2 
       (.CI(\pwmRef_reg[15]_i_130__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_129__2_n_0 ,\pwmRef_reg[15]_i_129__2_n_1 ,\pwmRef_reg[15]_i_129__2_n_2 ,\pwmRef_reg[15]_i_129__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_212__2_n_0 ,\pwmRef[15]_i_213__2_n_0 ,\pwmRef[15]_i_214__2_n_0 ,\pwmRef[15]_i_215__2_n_0 }),
        .O(result1[19:16]),
        .S({\pwmRef[15]_i_216__2_n_0 ,\pwmRef[15]_i_217__2_n_0 ,\pwmRef[15]_i_218__2_n_0 ,\pwmRef[15]_i_219__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_130__2 
       (.CI(\pwmRef_reg[11]_i_6__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_130__2_n_0 ,\pwmRef_reg[15]_i_130__2_n_1 ,\pwmRef_reg[15]_i_130__2_n_2 ,\pwmRef_reg[15]_i_130__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_220__2_n_0 ,\pwmRef[15]_i_221__2_n_0 ,\pwmRef[15]_i_222__2_n_0 ,\pwmRef[15]_i_223__2_n_0 }),
        .O(result1[15:12]),
        .S({\pwmRef[15]_i_224__2_n_0 ,\pwmRef[15]_i_225__2_n_0 ,\pwmRef[15]_i_226__2_n_0 ,\pwmRef[15]_i_227__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_138__2 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_138__2_n_0 ,\pwmRef_reg[15]_i_138__2_n_1 ,\pwmRef_reg[15]_i_138__2_n_2 ,\pwmRef_reg[15]_i_138__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_232__2_n_0 ,\pwmRef[15]_i_233__2_n_0 ,\pwmRef[15]_i_234__2_n_0 ,\pwmRef[15]_i_235__2_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_138__2_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_236__2_n_0 ,\pwmRef[15]_i_237__2_n_0 ,\pwmRef[15]_i_238__2_n_0 ,\pwmRef[15]_i_239__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_176__2 
       (.CI(\pwmRef_reg[15]_i_245__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_176__2_n_0 ,\pwmRef_reg[15]_i_176__2_n_1 ,\pwmRef_reg[15]_i_176__2_n_2 ,\pwmRef_reg[15]_i_176__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_246__2_n_0 ,\pwmRef[15]_i_247__2_n_0 ,\pwmRef[15]_i_248__2_n_0 ,\pwmRef[15]_i_249__2_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_176__2_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_250__2_n_0 ,\pwmRef[15]_i_251__2_n_0 ,\pwmRef[15]_i_252__2_n_0 ,\pwmRef[15]_i_253__2_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_186__2 
       (.CI(\pwmRef_reg[15]_i_254__2_n_0 ),
        .CO({\deadBand_reg[3][27] ,\pwmRef_reg[15]_i_186__2_n_1 ,\pwmRef_reg[15]_i_186__2_n_2 ,\pwmRef_reg[15]_i_186__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[27:24]),
        .S({\pwmRef[15]_i_260__2_n_0 ,\pwmRef[15]_i_261__2_n_0 ,\pwmRef[15]_i_262__2_n_0 ,\pwmRef[15]_i_263__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_187__2 
       (.CI(\pwmRef_reg[15]_i_264__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_187__2_n_0 ,\pwmRef_reg[15]_i_187__2_n_1 ,\pwmRef_reg[15]_i_187__2_n_2 ,\pwmRef_reg[15]_i_187__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_265__2_n_0 ,\pwmRef[15]_i_266__2_n_0 ,\pwmRef[15]_i_267__2_n_0 ,\pwmRef[15]_i_268__2_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_187__2_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_269__2_n_0 ,\pwmRef[15]_i_270__2_n_0 ,\pwmRef[15]_i_271__2_n_0 ,\pwmRef[15]_i_272__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_228__2 
       (.CI(\pwmRef_reg[15]_i_230__2_n_0 ),
        .CO({\NLW_pwmRef_reg[15]_i_228__2_CO_UNCONNECTED [3],\pwmRef_reg[15]_i_228__2_n_1 ,\pwmRef_reg[15]_i_228__2_n_2 ,\pwmRef_reg[15]_i_228__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,result3__1_n_92,result3__1_n_93,result3__1_n_94}),
        .O(result3__0__0[31:28]),
        .S({\pwmRef[15]_i_277__2_n_0 ,\pwmRef[15]_i_278__2_n_0 ,\pwmRef[15]_i_279__2_n_0 ,\pwmRef[15]_i_280__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_229__2 
       (.CI(\pwmRef_reg[15]_i_231__2_n_0 ),
        .CO({\NLW_pwmRef_reg[15]_i_229__2_CO_UNCONNECTED [3],\pwmRef_reg[15]_i_229__2_n_1 ,\pwmRef_reg[15]_i_229__2_n_2 ,\pwmRef_reg[15]_i_229__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in1_in[30:28]}),
        .O(result30_in[31:28]),
        .S({\pwmRef[15]_i_281__2_n_0 ,\pwmRef[15]_i_282__2_n_0 ,\pwmRef[15]_i_283__2_n_0 ,\pwmRef[15]_i_284__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_22__2 
       (.CI(\pwmRef_reg[15]_i_62__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_22__2_n_0 ,\pwmRef_reg[15]_i_22__2_n_1 ,\pwmRef_reg[15]_i_22__2_n_2 ,\pwmRef_reg[15]_i_22__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_63__2_n_0 ,\pwmRef[15]_i_64__2_n_0 ,\pwmRef[15]_i_65__2_n_0 ,\pwmRef[15]_i_66__2_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_22__2_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_67__2_n_0 ,\pwmRef[15]_i_68__2_n_0 ,\pwmRef[15]_i_69__2_n_0 ,\pwmRef[15]_i_70__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_230__2 
       (.CI(\pwmRef_reg[15]_i_273__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_230__2_n_0 ,\pwmRef_reg[15]_i_230__2_n_1 ,\pwmRef_reg[15]_i_230__2_n_2 ,\pwmRef_reg[15]_i_230__2_n_3 }),
        .CYINIT(1'b0),
        .DI({result3__1_n_95,result3__1_n_96,result3__1_n_97,result3__1_n_98}),
        .O(result3__0__0[27:24]),
        .S({\pwmRef[15]_i_285__2_n_0 ,\pwmRef[15]_i_286__2_n_0 ,\pwmRef[15]_i_287__2_n_0 ,\pwmRef[15]_i_288__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_231__2 
       (.CI(\pwmRef_reg[15]_i_274__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_231__2_n_0 ,\pwmRef_reg[15]_i_231__2_n_1 ,\pwmRef_reg[15]_i_231__2_n_2 ,\pwmRef_reg[15]_i_231__2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_1_in1_in[27:24]),
        .O(result30_in[27:24]),
        .S({\pwmRef[15]_i_289__2_n_0 ,\pwmRef[15]_i_290__2_n_0 ,\pwmRef[15]_i_291__2_n_0 ,\pwmRef[15]_i_292__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_245__2 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_245__2_n_0 ,\pwmRef_reg[15]_i_245__2_n_1 ,\pwmRef_reg[15]_i_245__2_n_2 ,\pwmRef_reg[15]_i_245__2_n_3 }),
        .CYINIT(1'b1),
        .DI({\pwmRef[15]_i_293__2_n_0 ,\pwmRef[15]_i_294__2_n_0 ,\pwmRef[15]_i_295__2_n_0 ,\pwmRef[15]_i_296__2_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_245__2_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_297__2_n_0 ,\pwmRef[15]_i_298__2_n_0 ,\pwmRef[15]_i_299__2_n_0 ,\pwmRef[15]_i_300__2_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_254__2 
       (.CI(\pwmRef_reg[15]_i_255__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_254__2_n_0 ,\pwmRef_reg[15]_i_254__2_n_1 ,\pwmRef_reg[15]_i_254__2_n_2 ,\pwmRef_reg[15]_i_254__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[23:20]),
        .S({\pwmRef[15]_i_303__2_n_0 ,\pwmRef[15]_i_304__2_n_0 ,\pwmRef[15]_i_305__2_n_0 ,\pwmRef[15]_i_306__2_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_255__2 
       (.CI(\pwmRef_reg[15]_i_301__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_255__2_n_0 ,\pwmRef_reg[15]_i_255__2_n_1 ,\pwmRef_reg[15]_i_255__2_n_2 ,\pwmRef_reg[15]_i_255__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[19:16]),
        .S({\pwmRef[15]_i_307__2_n_0 ,\pwmRef[15]_i_308__2_n_0 ,\pwmRef[15]_i_309__2_n_0 ,\pwmRef[15]_i_310__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_264__2 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_264__2_n_0 ,\pwmRef_reg[15]_i_264__2_n_1 ,\pwmRef_reg[15]_i_264__2_n_2 ,\pwmRef_reg[15]_i_264__2_n_3 }),
        .CYINIT(1'b1),
        .DI({\pwmRef[15]_i_311__2_n_0 ,\pwmRef[15]_i_312__2_n_0 ,\pwmRef[15]_i_313__2_n_0 ,\pwmRef[15]_i_314__2_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_264__2_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_315__2_n_0 ,\pwmRef[15]_i_316__2_n_0 ,\pwmRef[15]_i_317__2_n_0 ,\pwmRef[15]_i_318__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_273__2 
       (.CI(\pwmRef_reg[15]_i_275__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_273__2_n_0 ,\pwmRef_reg[15]_i_273__2_n_1 ,\pwmRef_reg[15]_i_273__2_n_2 ,\pwmRef_reg[15]_i_273__2_n_3 }),
        .CYINIT(1'b0),
        .DI({result3__1_n_99,result3__1_n_100,result3__1_n_101,result3__1_n_102}),
        .O(result3__0__0[23:20]),
        .S({\pwmRef[15]_i_319__2_n_0 ,\pwmRef[15]_i_320__2_n_0 ,\pwmRef[15]_i_321__2_n_0 ,\pwmRef[15]_i_322__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_274__2 
       (.CI(\pwmRef_reg[15]_i_276__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_274__2_n_0 ,\pwmRef_reg[15]_i_274__2_n_1 ,\pwmRef_reg[15]_i_274__2_n_2 ,\pwmRef_reg[15]_i_274__2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_1_in1_in[23:20]),
        .O(result30_in[23:20]),
        .S({\pwmRef[15]_i_323__2_n_0 ,\pwmRef[15]_i_324__2_n_0 ,\pwmRef[15]_i_325__2_n_0 ,\pwmRef[15]_i_326__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_275__2 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_275__2_n_0 ,\pwmRef_reg[15]_i_275__2_n_1 ,\pwmRef_reg[15]_i_275__2_n_2 ,\pwmRef_reg[15]_i_275__2_n_3 }),
        .CYINIT(1'b0),
        .DI({result3__1_n_103,result3__1_n_104,result3__1_n_105,1'b0}),
        .O(result3__0__0[19:16]),
        .S({\pwmRef[15]_i_327__2_n_0 ,\pwmRef[15]_i_328__2_n_0 ,\pwmRef[15]_i_329__2_n_0 ,result3__0_n_89}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_276__2 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_276__2_n_0 ,\pwmRef_reg[15]_i_276__2_n_1 ,\pwmRef_reg[15]_i_276__2_n_2 ,\pwmRef_reg[15]_i_276__2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in1_in[19:17],1'b0}),
        .O(result30_in[19:16]),
        .S({\pwmRef[15]_i_330__2_n_0 ,\pwmRef[15]_i_331__2_n_0 ,\pwmRef[15]_i_332__2_n_0 ,p_1_in1_in[16]}));
  CARRY4 \pwmRef_reg[15]_i_301__2 
       (.CI(\pwmRef_reg[15]_i_302__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_301__2_n_0 ,\pwmRef_reg[15]_i_301__2_n_1 ,\pwmRef_reg[15]_i_301__2_n_2 ,\pwmRef_reg[15]_i_301__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[15:12]),
        .S({\pwmRef[15]_i_335__2_n_0 ,\pwmRef[15]_i_336__2_n_0 ,\pwmRef[15]_i_337__2_n_0 ,\pwmRef[15]_i_338__2_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_302__2 
       (.CI(\pwmRef_reg[15]_i_333__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_302__2_n_0 ,\pwmRef_reg[15]_i_302__2_n_1 ,\pwmRef_reg[15]_i_302__2_n_2 ,\pwmRef_reg[15]_i_302__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[11:8]),
        .S({\pwmRef[15]_i_339__2_n_0 ,\pwmRef[15]_i_340__2_n_0 ,\pwmRef[15]_i_341__2_n_0 ,\pwmRef[15]_i_342__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_31__2 
       (.CI(\pwmRef_reg[15]_i_71__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_31__2_n_0 ,\pwmRef_reg[15]_i_31__2_n_1 ,\pwmRef_reg[15]_i_31__2_n_2 ,\pwmRef_reg[15]_i_31__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_72__2_n_0 ,\pwmRef[15]_i_73__2_n_0 ,\pwmRef[15]_i_74__2_n_0 ,\pwmRef[15]_i_75__2_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_31__2_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_76__2_n_0 ,\pwmRef[15]_i_77__2_n_0 ,\pwmRef[15]_i_78__2_n_0 ,\pwmRef[15]_i_79__2_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_333__2 
       (.CI(\pwmRef_reg[15]_i_334__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_333__2_n_0 ,\pwmRef_reg[15]_i_333__2_n_1 ,\pwmRef_reg[15]_i_333__2_n_2 ,\pwmRef_reg[15]_i_333__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3__5[7:4]),
        .S({\pwmRef[15]_i_343__2_n_0 ,\pwmRef[15]_i_344__2_n_0 ,\pwmRef[15]_i_345__2_n_0 ,\pwmRef[15]_i_346__2_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_334__2 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_334__2_n_0 ,\pwmRef_reg[15]_i_334__2_n_1 ,\pwmRef_reg[15]_i_334__2_n_2 ,\pwmRef_reg[15]_i_334__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(result3__5[3:0]),
        .S({\pwmRef[15]_i_347__2_n_0 ,\pwmRef[15]_i_348__2_n_0 ,\pwmRef[15]_i_349__2_n_0 ,\pwmRef_reg[15]_i_49__2_0 [0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_3__2 
       (.CI(\pwmRef_reg[15]_i_7__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_3__2_n_0 ,\pwmRef_reg[15]_i_3__2_n_1 ,\pwmRef_reg[15]_i_3__2_n_2 ,\pwmRef_reg[15]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_8__2_n_0 ,\pwmRef[15]_i_9__2_n_0 ,\pwmRef[15]_i_10__2_n_0 ,\pwmRef[15]_i_11__2_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_12__2_n_0 ,\pwmRef[15]_i_13__2_n_0 ,\pwmRef[15]_i_14__2_n_0 ,\pwmRef[15]_i_15__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_48__2 
       (.CI(\pwmRef_reg[15]_i_105__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_48__2_n_0 ,\pwmRef_reg[15]_i_48__2_n_1 ,\pwmRef_reg[15]_i_48__2_n_2 ,\pwmRef_reg[15]_i_48__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_106__2_n_0 ,\pwmRef[15]_i_107__2_n_0 ,\pwmRef[15]_i_108__2_n_0 ,\pwmRef[15]_i_109__2_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_48__2_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_110__2_n_0 ,\pwmRef[15]_i_111__2_n_0 ,\pwmRef[15]_i_112__2_n_0 ,\pwmRef[15]_i_113__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_49__2 
       (.CI(\pwmRef_reg[15]_i_114__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_49__2_n_0 ,\pwmRef_reg[15]_i_49__2_n_1 ,\pwmRef_reg[15]_i_49__2_n_2 ,\pwmRef_reg[15]_i_49__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_115__2_n_0 ,\pwmRef[15]_i_116__2_n_0 ,\pwmRef[15]_i_117__2_n_0 ,\pwmRef[15]_i_118__2_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_49__2_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_119__2_n_0 ,\pwmRef[15]_i_120__2_n_0 ,\pwmRef[15]_i_121__2_n_0 ,\pwmRef[15]_i_122__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_61__2 
       (.CI(\pwmRef_reg[15]_i_128__2_n_0 ),
        .CO({\NLW_pwmRef_reg[15]_i_61__2_CO_UNCONNECTED [3],\pwmRef_reg[15]_i_61__2_n_1 ,\pwmRef_reg[15]_i_61__2_n_2 ,\pwmRef_reg[15]_i_61__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\pwmRef[15]_i_131__2_n_0 ,\pwmRef[15]_i_132__2_n_0 ,\pwmRef[15]_i_133__2_n_0 }),
        .O(result1[31:28]),
        .S({\pwmRef[15]_i_134__2_n_0 ,\pwmRef[15]_i_135__2_n_0 ,\pwmRef[15]_i_136__2_n_0 ,\pwmRef[15]_i_137__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_62__2 
       (.CI(\pwmRef_reg[15]_i_138__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_62__2_n_0 ,\pwmRef_reg[15]_i_62__2_n_1 ,\pwmRef_reg[15]_i_62__2_n_2 ,\pwmRef_reg[15]_i_62__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_139__2_n_0 ,\pwmRef[15]_i_140__2_n_0 ,\pwmRef[15]_i_141__2_n_0 ,\pwmRef[15]_i_142__2_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_62__2_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_143__2_n_0 ,\pwmRef[15]_i_144__2_n_0 ,\pwmRef[15]_i_145__2_n_0 ,\pwmRef[15]_i_146__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_6__2 
       (.CI(\pwmRef_reg[15]_i_22__2_n_0 ),
        .CO({result10_in,\pwmRef_reg[15]_i_6__2_n_1 ,\pwmRef_reg[15]_i_6__2_n_2 ,\pwmRef_reg[15]_i_6__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_23__2_n_0 ,\pwmRef[15]_i_24__2_n_0 ,\pwmRef[15]_i_25__2_n_0 ,\pwmRef[15]_i_26__2_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_6__2_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_27__2_n_0 ,\pwmRef[15]_i_28__2_n_0 ,\pwmRef[15]_i_29__2_n_0 ,\pwmRef[15]_i_30__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_71__2 
       (.CI(1'b0),
        .CO({\pwmRef_reg[15]_i_71__2_n_0 ,\pwmRef_reg[15]_i_71__2_n_1 ,\pwmRef_reg[15]_i_71__2_n_2 ,\pwmRef_reg[15]_i_71__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_147__2_n_0 ,\pwmRef[15]_i_148__2_n_0 ,\pwmRef[15]_i_149__2_n_0 ,\pwmRef[15]_i_150__2_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_71__2_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_151__2_n_0 ,\pwmRef[15]_i_152__2_n_0 ,\pwmRef[15]_i_153__2_n_0 ,\pwmRef[15]_i_154__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[15]_i_7__2 
       (.CI(\pwmRef_reg[15]_i_31__2_n_0 ),
        .CO({\pwmRef_reg[15]_i_7__2_n_0 ,\pwmRef_reg[15]_i_7__2_n_1 ,\pwmRef_reg[15]_i_7__2_n_2 ,\pwmRef_reg[15]_i_7__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[15]_i_32__2_n_0 ,\pwmRef[15]_i_33__2_n_0 ,\pwmRef[15]_i_34__2_n_0 ,\pwmRef[15]_i_35__2_n_0 }),
        .O(\NLW_pwmRef_reg[15]_i_7__2_O_UNCONNECTED [3:0]),
        .S({\pwmRef[15]_i_36__2_n_0 ,\pwmRef[15]_i_37__2_n_0 ,\pwmRef[15]_i_38__2_n_0 ,\pwmRef[15]_i_39__2_n_0 }));
  FDRE \pwmRef_reg[1] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__2_n_0 ),
        .D(\pwmRef[1]_i_1__2_n_0 ),
        .Q(\pwmRef_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \pwmRef_reg[2] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__2_n_0 ),
        .D(\pwmRef[2]_i_1__2_n_0 ),
        .Q(\pwmRef_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \pwmRef_reg[3] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__2_n_0 ),
        .D(\pwmRef[3]_i_1__2_n_0 ),
        .Q(\pwmRef_reg[15]_0 [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[3]_i_6__2 
       (.CI(1'b0),
        .CO({\pwmRef_reg[3]_i_6__2_n_0 ,\pwmRef_reg[3]_i_6__2_n_1 ,\pwmRef_reg[3]_i_6__2_n_2 ,\pwmRef_reg[3]_i_6__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[3]_i_7__2_n_0 ,\pwmRef[3]_i_8__2_n_0 ,\pwmRef[3]_i_9__2_n_0 ,1'b0}),
        .O(result1[3:0]),
        .S({\pwmRef[3]_i_10__2_n_0 ,\pwmRef[3]_i_11__2_n_0 ,\pwmRef[3]_i_12__2_n_0 ,\pwmRef[3]_i_13__2_n_0 }));
  FDRE \pwmRef_reg[4] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__2_n_0 ),
        .D(\pwmRef[4]_i_1__2_n_0 ),
        .Q(\pwmRef_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \pwmRef_reg[5] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__2_n_0 ),
        .D(\pwmRef[5]_i_1__2_n_0 ),
        .Q(\pwmRef_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \pwmRef_reg[6] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__2_n_0 ),
        .D(\pwmRef[6]_i_1__2_n_0 ),
        .Q(\pwmRef_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \pwmRef_reg[7] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__2_n_0 ),
        .D(\pwmRef[7]_i_1__2_n_0 ),
        .Q(\pwmRef_reg[15]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pwmRef_reg[7]_i_6__2 
       (.CI(\pwmRef_reg[3]_i_6__2_n_0 ),
        .CO({\pwmRef_reg[7]_i_6__2_n_0 ,\pwmRef_reg[7]_i_6__2_n_1 ,\pwmRef_reg[7]_i_6__2_n_2 ,\pwmRef_reg[7]_i_6__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\pwmRef[7]_i_7__2_n_0 ,\pwmRef[7]_i_8__2_n_0 ,\pwmRef[7]_i_9__2_n_0 ,\pwmRef[7]_i_10__2_n_0 }),
        .O(result1[7:4]),
        .S({\pwmRef[7]_i_11__2_n_0 ,\pwmRef[7]_i_12__2_n_0 ,\pwmRef[7]_i_13__2_n_0 ,\pwmRef[7]_i_14__2_n_0 }));
  FDRE \pwmRef_reg[8] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__2_n_0 ),
        .D(\pwmRef[8]_i_1__2_n_0 ),
        .Q(\pwmRef_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \pwmRef_reg[9] 
       (.C(myocontrol_aclk),
        .CE(\pwmRef[15]_i_1__2_n_0 ),
        .D(\pwmRef[9]_i_1__2_n_0 ),
        .Q(\pwmRef_reg[15]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3
       (.A({result3_i_2__2_n_4,result3_i_2__2_n_4,result3_i_2__2_n_4,result3_i_2__2_n_4,result3_i_2__2_n_4,result3_i_2__2_n_4,result3_i_2__2_n_4,result3_i_2__2_n_4,result3_i_2__2_n_4,result3_i_2__2_n_4,result3_i_2__2_n_4,result3_i_2__2_n_4,result3_i_2__2_n_4,result3_i_2__2_n_4,result3_i_2__2_n_4,result3_i_2__2_n_4,result3_i_2__2_n_5,result3_i_2__2_n_6,result3_i_2__2_n_7,result3_i_3__2_n_4,result3_i_3__2_n_5,result3_i_3__2_n_6,result3_i_3__2_n_7,result3_i_4__2_n_4,result3_i_4__2_n_5,result3_i_4__2_n_6,result3_i_4__2_n_7,result3_i_5__2_n_4,result3_i_5__2_n_5,result3_i_5__2_n_6}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Kd),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3_OVERFLOW_UNCONNECTED),
        .P({NLW_result3_P_UNCONNECTED[47:15],result3_n_91,result3_n_92,result3_n_93,result3_n_94,result3_n_95,result3_n_96,result3_n_97,result3_n_98,result3_n_99,result3_n_100,result3_n_101,result3_n_102,result3_n_103,result3_n_104,result3_n_105}),
        .PATTERNBDETECT(NLW_result3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_result3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,result3_i_5__2_n_7,result3__0_i_1__2_n_4,result3__0_i_1__2_n_5,result3__0_i_1__2_n_6,result3__0_i_1__2_n_7,result3__0_i_2__2_n_4,result3__0_i_2__2_n_5,result3__0_i_2__2_n_6,result3__0_i_2__2_n_7,result3__0_i_3__2_n_4,result3__0_i_3__2_n_5,result3__0_i_3__2_n_6,result3__0_i_3__2_n_7,result3__0_i_4__2_n_4,result3__0_i_4__2_n_5,result3__0_i_4__2_n_6,result3__0_i_4__2_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,myocontrol_wdata[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Kd),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__0_OVERFLOW_UNCONNECTED),
        .P({result3__0_n_58,result3__0_n_59,result3__0_n_60,result3__0_n_61,result3__0_n_62,result3__0_n_63,result3__0_n_64,result3__0_n_65,result3__0_n_66,result3__0_n_67,result3__0_n_68,result3__0_n_69,result3__0_n_70,result3__0_n_71,result3__0_n_72,result3__0_n_73,result3__0_n_74,result3__0_n_75,result3__0_n_76,result3__0_n_77,result3__0_n_78,result3__0_n_79,result3__0_n_80,result3__0_n_81,result3__0_n_82,result3__0_n_83,result3__0_n_84,result3__0_n_85,result3__0_n_86,result3__0_n_87,result3__0_n_88,result3__0_n_89,result3__0_n_90,result3__0_n_91,result3__0_n_92,result3__0_n_93,result3__0_n_94,result3__0_n_95,result3__0_n_96,result3__0_n_97,result3__0_n_98,result3__0_n_99,result3__0_n_100,result3__0_n_101,result3__0_n_102,result3__0_n_103,result3__0_n_104,result3__0_n_105}),
        .PATTERNBDETECT(NLW_result3__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({result3__0_n_106,result3__0_n_107,result3__0_n_108,result3__0_n_109,result3__0_n_110,result3__0_n_111,result3__0_n_112,result3__0_n_113,result3__0_n_114,result3__0_n_115,result3__0_n_116,result3__0_n_117,result3__0_n_118,result3__0_n_119,result3__0_n_120,result3__0_n_121,result3__0_n_122,result3__0_n_123,result3__0_n_124,result3__0_n_125,result3__0_n_126,result3__0_n_127,result3__0_n_128,result3__0_n_129,result3__0_n_130,result3__0_n_131,result3__0_n_132,result3__0_n_133,result3__0_n_134,result3__0_n_135,result3__0_n_136,result3__0_n_137,result3__0_n_138,result3__0_n_139,result3__0_n_140,result3__0_n_141,result3__0_n_142,result3__0_n_143,result3__0_n_144,result3__0_n_145,result3__0_n_146,result3__0_n_147,result3__0_n_148,result3__0_n_149,result3__0_n_150,result3__0_n_151,result3__0_n_152,result3__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_10__2
       (.I0(\lastError[10]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[10] ),
        .O(result3__0_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_11__2
       (.I0(\lastError[9]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[9] ),
        .O(result3__0_i_11__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_12__2
       (.I0(\lastError[8]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[8] ),
        .O(result3__0_i_12__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_13__2
       (.I0(\lastError[7]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[7] ),
        .O(result3__0_i_13__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_14__2
       (.I0(\lastError[6]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[6] ),
        .O(result3__0_i_14__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_15__2
       (.I0(\lastError[5]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[5] ),
        .O(result3__0_i_15__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_16__2
       (.I0(\lastError[4]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[4] ),
        .O(result3__0_i_16__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_17__2
       (.I0(\lastError[3]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[3] ),
        .O(result3__0_i_17__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_18__2
       (.I0(\lastError[2]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[2] ),
        .O(result3__0_i_18__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_19__2
       (.I0(\lastError[1]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[1] ),
        .O(result3__0_i_19__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3__0_i_1__2
       (.CI(result3__0_i_2__2_n_0),
        .CO({result3__0_i_1__2_n_0,result3__0_i_1__2_n_1,result3__0_i_1__2_n_2,result3__0_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[15]_i_1__2_n_0 ,\lastError[14]_i_1__2_n_0 ,\lastError[13]_i_1__2_n_0 ,\lastError[12]_i_1__2_n_0 }),
        .O({result3__0_i_1__2_n_4,result3__0_i_1__2_n_5,result3__0_i_1__2_n_6,result3__0_i_1__2_n_7}),
        .S({result3__0_i_5__2_n_0,result3__0_i_6__2_n_0,result3__0_i_7__2_n_0,result3__0_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_20__2
       (.I0(\lastError[0]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[0] ),
        .O(result3__0_i_20__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3__0_i_2__2
       (.CI(result3__0_i_3__2_n_0),
        .CO({result3__0_i_2__2_n_0,result3__0_i_2__2_n_1,result3__0_i_2__2_n_2,result3__0_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[11]_i_1__2_n_0 ,\lastError[10]_i_1__2_n_0 ,\lastError[9]_i_1__2_n_0 ,\lastError[8]_i_1__2_n_0 }),
        .O({result3__0_i_2__2_n_4,result3__0_i_2__2_n_5,result3__0_i_2__2_n_6,result3__0_i_2__2_n_7}),
        .S({result3__0_i_9__2_n_0,result3__0_i_10__2_n_0,result3__0_i_11__2_n_0,result3__0_i_12__2_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3__0_i_3__2
       (.CI(result3__0_i_4__2_n_0),
        .CO({result3__0_i_3__2_n_0,result3__0_i_3__2_n_1,result3__0_i_3__2_n_2,result3__0_i_3__2_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[7]_i_1__2_n_0 ,\lastError[6]_i_1__2_n_0 ,\lastError[5]_i_1__2_n_0 ,\lastError[4]_i_1__2_n_0 }),
        .O({result3__0_i_3__2_n_4,result3__0_i_3__2_n_5,result3__0_i_3__2_n_6,result3__0_i_3__2_n_7}),
        .S({result3__0_i_13__2_n_0,result3__0_i_14__2_n_0,result3__0_i_15__2_n_0,result3__0_i_16__2_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3__0_i_4__2
       (.CI(1'b0),
        .CO({result3__0_i_4__2_n_0,result3__0_i_4__2_n_1,result3__0_i_4__2_n_2,result3__0_i_4__2_n_3}),
        .CYINIT(1'b1),
        .DI({\lastError[3]_i_1__2_n_0 ,\lastError[2]_i_1__2_n_0 ,\lastError[1]_i_1__2_n_0 ,\lastError[0]_i_1__2_n_0 }),
        .O({result3__0_i_4__2_n_4,result3__0_i_4__2_n_5,result3__0_i_4__2_n_6,result3__0_i_4__2_n_7}),
        .S({result3__0_i_17__2_n_0,result3__0_i_18__2_n_0,result3__0_i_19__2_n_0,result3__0_i_20__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_5__2
       (.I0(\lastError[15]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[15] ),
        .O(result3__0_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_6__2
       (.I0(\lastError[14]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[14] ),
        .O(result3__0_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_7__2
       (.I0(\lastError[13]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[13] ),
        .O(result3__0_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_8__2
       (.I0(\lastError[12]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[12] ),
        .O(result3__0_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3__0_i_9__2
       (.I0(\lastError[11]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[11] ),
        .O(result3__0_i_9__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__1
       (.A({result3__0_i_1__2_n_5,result3__0_i_1__2_n_5,result3__0_i_1__2_n_5,result3__0_i_1__2_n_5,result3__0_i_1__2_n_5,result3__0_i_1__2_n_5,result3__0_i_1__2_n_5,result3__0_i_1__2_n_5,result3__0_i_1__2_n_5,result3__0_i_1__2_n_5,result3__0_i_1__2_n_5,result3__0_i_1__2_n_5,result3__0_i_1__2_n_5,result3__0_i_1__2_n_5,result3__0_i_1__2_n_5,result3__0_i_1__2_n_5,result3__0_i_1__2_n_6,result3__0_i_1__2_n_7,result3__0_i_2__2_n_4,result3__0_i_2__2_n_5,result3__0_i_2__2_n_6,result3__0_i_2__2_n_7,result3__0_i_3__2_n_4,result3__0_i_3__2_n_5,result3__0_i_3__2_n_6,result3__0_i_3__2_n_7,result3__0_i_4__2_n_4,result3__0_i_4__2_n_5,result3__0_i_4__2_n_6,result3__0_i_4__2_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Kd),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__1_OVERFLOW_UNCONNECTED),
        .P({NLW_result3__1_P_UNCONNECTED[47:15],result3__1_n_91,result3__1_n_92,result3__1_n_93,result3__1_n_94,result3__1_n_95,result3__1_n_96,result3__1_n_97,result3__1_n_98,result3__1_n_99,result3__1_n_100,result3__1_n_101,result3__1_n_102,result3__1_n_103,result3__1_n_104,result3__1_n_105}),
        .PATTERNBDETECT(NLW_result3__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({result3__0_n_106,result3__0_n_107,result3__0_n_108,result3__0_n_109,result3__0_n_110,result3__0_n_111,result3__0_n_112,result3__0_n_113,result3__0_n_114,result3__0_n_115,result3__0_n_116,result3__0_n_117,result3__0_n_118,result3__0_n_119,result3__0_n_120,result3__0_n_121,result3__0_n_122,result3__0_n_123,result3__0_n_124,result3__0_n_125,result3__0_n_126,result3__0_n_127,result3__0_n_128,result3__0_n_129,result3__0_n_130,result3__0_n_131,result3__0_n_132,result3__0_n_133,result3__0_n_134,result3__0_n_135,result3__0_n_136,result3__0_n_137,result3__0_n_138,result3__0_n_139,result3__0_n_140,result3__0_n_141,result3__0_n_142,result3__0_n_143,result3__0_n_144,result3__0_n_145,result3__0_n_146,result3__0_n_147,result3__0_n_148,result3__0_n_149,result3__0_n_150,result3__0_n_151,result3__0_n_152,result3__0_n_153}),
        .PCOUT(NLW_result3__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__2
       (.A({myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31],myocontrol_wdata[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\lastError[14]_i_1__2_n_0 ,\lastError[14]_i_1__2_n_0 ,\lastError[14]_i_1__2_n_0 ,\lastError[14]_i_1__2_n_0 ,\lastError[13]_i_1__2_n_0 ,\lastError[12]_i_1__2_n_0 ,\lastError[11]_i_1__2_n_0 ,\lastError[10]_i_1__2_n_0 ,\lastError[9]_i_1__2_n_0 ,\lastError[8]_i_1__2_n_0 ,\lastError[7]_i_1__2_n_0 ,\lastError[6]_i_1__2_n_0 ,\lastError[5]_i_1__2_n_0 ,\lastError[4]_i_1__2_n_0 ,\lastError[3]_i_1__2_n_0 ,\lastError[2]_i_1__2_n_0 ,\lastError[1]_i_1__2_n_0 ,\lastError[0]_i_1__2_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Kp),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__2_OVERFLOW_UNCONNECTED),
        .P({NLW_result3__2_P_UNCONNECTED[47:15],p_0_in0_in}),
        .PATTERNBDETECT(NLW_result3__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_result3__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    result3__2_i_1
       (.I0(result3__2_0),
        .I1(result3_1),
        .I2(result3_2),
        .I3(result3_3[2]),
        .I4(result3_3[3]),
        .I5(\axi_awaddr_reg[2] ),
        .O(Kp));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,myocontrol_wdata[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\lastError[16]_i_1__2_n_0 ,\lastError[15]_i_1__2_n_0 ,\lastError[14]_i_1__2_n_0 ,\lastError[13]_i_1__2_n_0 ,\lastError[12]_i_1__2_n_0 ,\lastError[11]_i_1__2_n_0 ,\lastError[10]_i_1__2_n_0 ,\lastError[9]_i_1__2_n_0 ,\lastError[8]_i_1__2_n_0 ,\lastError[7]_i_1__2_n_0 ,\lastError[6]_i_1__2_n_0 ,\lastError[5]_i_1__2_n_0 ,\lastError[4]_i_1__2_n_0 ,\lastError[3]_i_1__2_n_0 ,\lastError[2]_i_1__2_n_0 ,\lastError[1]_i_1__2_n_0 ,\lastError[0]_i_1__2_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Kp),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__3_OVERFLOW_UNCONNECTED),
        .P({result3__3_n_58,result3__3_n_59,result3__3_n_60,result3__3_n_61,result3__3_n_62,result3__3_n_63,result3__3_n_64,result3__3_n_65,result3__3_n_66,result3__3_n_67,result3__3_n_68,result3__3_n_69,result3__3_n_70,result3__3_n_71,result3__3_n_72,result3__3_n_73,result3__3_n_74,result3__3_n_75,result3__3_n_76,result3__3_n_77,result3__3_n_78,result3__3_n_79,result3__3_n_80,result3__3_n_81,result3__3_n_82,result3__3_n_83,result3__3_n_84,result3__3_n_85,result3__3_n_86,result3__3_n_87,result3__3_n_88,p_1_in1_in[16:0]}),
        .PATTERNBDETECT(NLW_result3__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({result3__3_n_106,result3__3_n_107,result3__3_n_108,result3__3_n_109,result3__3_n_110,result3__3_n_111,result3__3_n_112,result3__3_n_113,result3__3_n_114,result3__3_n_115,result3__3_n_116,result3__3_n_117,result3__3_n_118,result3__3_n_119,result3__3_n_120,result3__3_n_121,result3__3_n_122,result3__3_n_123,result3__3_n_124,result3__3_n_125,result3__3_n_126,result3__3_n_127,result3__3_n_128,result3__3_n_129,result3__3_n_130,result3__3_n_131,result3__3_n_132,result3__3_n_133,result3__3_n_134,result3__3_n_135,result3__3_n_136,result3__3_n_137,result3__3_n_138,result3__3_n_139,result3__3_n_140,result3__3_n_141,result3__3_n_142,result3__3_n_143,result3__3_n_144,result3__3_n_145,result3__3_n_146,result3__3_n_147,result3__3_n_148,result3__3_n_149,result3__3_n_150,result3__3_n_151,result3__3_n_152,result3__3_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    result3__4
       (.A({myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14],myocontrol_wdata[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_result3__4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\lastError[31]_i_2__2_n_0 ,\lastError[31]_i_2__2_n_0 ,\lastError[31]_i_2__2_n_0 ,\lastError[31]_i_2__2_n_0 ,\lastError[30]_i_1__2_n_0 ,\lastError[29]_i_1__2_n_0 ,\lastError[28]_i_1__2_n_0 ,\lastError[27]_i_1__2_n_0 ,\lastError[26]_i_1__2_n_0 ,\lastError[25]_i_1__2_n_0 ,\lastError[24]_i_1__2_n_0 ,\lastError[23]_i_1__2_n_0 ,\lastError[22]_i_1__2_n_0 ,\lastError[21]_i_1__2_n_0 ,\lastError[20]_i_1__2_n_0 ,\lastError[19]_i_1__2_n_0 ,\lastError[18]_i_1__2_n_0 ,\lastError[17]_i_1__2_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_result3__4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_result3__4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_result3__4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Kp),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(myocontrol_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_result3__4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_result3__4_OVERFLOW_UNCONNECTED),
        .P({NLW_result3__4_P_UNCONNECTED[47:15],p_1_in1_in[31:17]}),
        .PATTERNBDETECT(NLW_result3__4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_result3__4_PATTERNDETECT_UNCONNECTED),
        .PCIN({result3__3_n_106,result3__3_n_107,result3__3_n_108,result3__3_n_109,result3__3_n_110,result3__3_n_111,result3__3_n_112,result3__3_n_113,result3__3_n_114,result3__3_n_115,result3__3_n_116,result3__3_n_117,result3__3_n_118,result3__3_n_119,result3__3_n_120,result3__3_n_121,result3__3_n_122,result3__3_n_123,result3__3_n_124,result3__3_n_125,result3__3_n_126,result3__3_n_127,result3__3_n_128,result3__3_n_129,result3__3_n_130,result3__3_n_131,result3__3_n_132,result3__3_n_133,result3__3_n_134,result3__3_n_135,result3__3_n_136,result3__3_n_137,result3__3_n_138,result3__3_n_139,result3__3_n_140,result3__3_n_141,result3__3_n_142,result3__3_n_143,result3__3_n_144,result3__3_n_145,result3__3_n_146,result3__3_n_147,result3__3_n_148,result3__3_n_149,result3__3_n_150,result3__3_n_151,result3__3_n_152,result3__3_n_153}),
        .PCOUT(NLW_result3__4_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_result3__4_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    result3_i_1
       (.I0(result3_0),
        .I1(result3_1),
        .I2(result3_2),
        .I3(result3_3[2]),
        .I4(result3_3[3]),
        .I5(\axi_awaddr_reg[2] ),
        .O(Kd));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_10__2
       (.I0(\lastError[28]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[28] ),
        .O(result3_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_11__2
       (.I0(\lastError[27]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[27] ),
        .O(result3_i_11__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_12__2
       (.I0(\lastError[26]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[26] ),
        .O(result3_i_12__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_13__2
       (.I0(\lastError[25]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[25] ),
        .O(result3_i_13__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_14__2
       (.I0(\lastError[24]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[24] ),
        .O(result3_i_14__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_15__2
       (.I0(\lastError[23]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[23] ),
        .O(result3_i_15__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_16__2
       (.I0(\lastError[22]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[22] ),
        .O(result3_i_16__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_17__2
       (.I0(\lastError[21]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[21] ),
        .O(result3_i_17__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_18__2
       (.I0(\lastError[20]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[20] ),
        .O(result3_i_18__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_19__2
       (.I0(\lastError[19]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[19] ),
        .O(result3_i_19__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_20__2
       (.I0(\lastError[18]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[18] ),
        .O(result3_i_20__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_21__2
       (.I0(\lastError[17]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[17] ),
        .O(result3_i_21__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_22__2
       (.I0(\lastError[16]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[16] ),
        .O(result3_i_22__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3_i_2__2
       (.CI(result3_i_3__2_n_0),
        .CO({NLW_result3_i_2__2_CO_UNCONNECTED[3],result3_i_2__2_n_1,result3_i_2__2_n_2,result3_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\lastError[30]_i_1__2_n_0 ,\lastError[29]_i_1__2_n_0 ,\lastError[28]_i_1__2_n_0 }),
        .O({result3_i_2__2_n_4,result3_i_2__2_n_5,result3_i_2__2_n_6,result3_i_2__2_n_7}),
        .S({result3_i_7__1_n_0,result3_i_8__2_n_0,result3_i_9__2_n_0,result3_i_10__2_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3_i_3__2
       (.CI(result3_i_4__2_n_0),
        .CO({result3_i_3__2_n_0,result3_i_3__2_n_1,result3_i_3__2_n_2,result3_i_3__2_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[27]_i_1__2_n_0 ,\lastError[26]_i_1__2_n_0 ,\lastError[25]_i_1__2_n_0 ,\lastError[24]_i_1__2_n_0 }),
        .O({result3_i_3__2_n_4,result3_i_3__2_n_5,result3_i_3__2_n_6,result3_i_3__2_n_7}),
        .S({result3_i_11__2_n_0,result3_i_12__2_n_0,result3_i_13__2_n_0,result3_i_14__2_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3_i_4__2
       (.CI(result3_i_5__2_n_0),
        .CO({result3_i_4__2_n_0,result3_i_4__2_n_1,result3_i_4__2_n_2,result3_i_4__2_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[23]_i_1__2_n_0 ,\lastError[22]_i_1__2_n_0 ,\lastError[21]_i_1__2_n_0 ,\lastError[20]_i_1__2_n_0 }),
        .O({result3_i_4__2_n_4,result3_i_4__2_n_5,result3_i_4__2_n_6,result3_i_4__2_n_7}),
        .S({result3_i_15__2_n_0,result3_i_16__2_n_0,result3_i_17__2_n_0,result3_i_18__2_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 result3_i_5__2
       (.CI(result3__0_i_1__2_n_0),
        .CO({result3_i_5__2_n_0,result3_i_5__2_n_1,result3_i_5__2_n_2,result3_i_5__2_n_3}),
        .CYINIT(1'b0),
        .DI({\lastError[19]_i_1__2_n_0 ,\lastError[18]_i_1__2_n_0 ,\lastError[17]_i_1__2_n_0 ,\lastError[16]_i_1__2_n_0 }),
        .O({result3_i_5__2_n_4,result3_i_5__2_n_5,result3_i_5__2_n_6,result3_i_5__2_n_7}),
        .S({result3_i_19__2_n_0,result3_i_20__2_n_0,result3_i_21__2_n_0,result3_i_22__2_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    result3_i_6__1
       (.I0(result3_3[0]),
        .I1(result3_3[1]),
        .O(\axi_awaddr_reg[2] ));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_7__1
       (.I0(\lastError[31]_i_2__2_n_0 ),
        .I1(\lastError_reg_n_0_[31] ),
        .O(result3_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_8__2
       (.I0(\lastError[30]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[30] ),
        .O(result3_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    result3_i_9__2
       (.I0(\lastError[29]_i_1__2_n_0 ),
        .I1(\lastError_reg_n_0_[29] ),
        .O(result3_i_9__2_n_0));
  FDRE update_controller_prev_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(p_1_in__0),
        .Q(update_controller_prev),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SpiControl
   (write_ack_prev,
    wren,
    spi_done_reg_0,
    data_read_valid_prev,
    \numberOfWordsTransmitted_reg[0]_0 ,
    \motor_reg[0] ,
    \motor_reg[0]_0 ,
    \motor_reg[1] ,
    \motor_reg[0]_1 ,
    delay_counter,
    myocontrol_aresetn_0,
    E,
    \motor_reg[0]_2 ,
    \motor_reg[0]_3 ,
    \motor_reg[1]_0 ,
    positions,
    axi_awready_reg,
    spi_done_prev_reg,
    myocontrol_aresetn_1,
    \motor_reg[0]_4 ,
    \motor_reg[0]_5 ,
    \motor_reg[1]_1 ,
    \motor_reg[3] ,
    \motor_reg[4] ,
    \motor_reg[5] ,
    \motor_reg[6] ,
    \motor_reg[7] ,
    start_frame3,
    di_i,
    Q,
    \velocity_reg[0]_0 ,
    \current_reg[0]_0 ,
    \displacement_reg[0]_0 ,
    wr_ack,
    myocontrol_aclk,
    do_valid_o,
    motor,
    \displacements_reg[3][31] ,
    motor1,
    \delay_counter_reg[0]_0 ,
    \delay_counter_reg[0]_1 ,
    \delay_counter_reg[0]_2 ,
    myocontrol_aresetn,
    \pid_update_reg[0] ,
    \displacements_reg[0][31] ,
    \motor_reg[0]_6 ,
    \motor_reg[0]_7 ,
    myocontrol_awvalid,
    myocontrol_wvalid,
    \motor_reg[5]_0 ,
    \motor_reg[6]_0 ,
    \numberOfWordsTransmitted_reg[0]_1 ,
    start_frame_reg_0,
    di_req_o,
    spi_activated,
    start_spi_transmission,
    spi_done_reg_1,
    pwmRef,
    D,
    \numberOfWordsTransmitted_reg[7]_0 ,
    \numberOfWordsReceived_reg[0]_0 ,
    \numberOfWordsReceived_reg[7]_0 );
  output write_ack_prev;
  output wren;
  output spi_done_reg_0;
  output data_read_valid_prev;
  output [0:0]\numberOfWordsTransmitted_reg[0]_0 ;
  output \motor_reg[0] ;
  output \motor_reg[0]_0 ;
  output \motor_reg[1] ;
  output \motor_reg[0]_1 ;
  output delay_counter;
  output myocontrol_aresetn_0;
  output [0:0]E;
  output \motor_reg[0]_2 ;
  output \motor_reg[0]_3 ;
  output \motor_reg[1]_0 ;
  output positions;
  output axi_awready_reg;
  output spi_done_prev_reg;
  output [0:0]myocontrol_aresetn_1;
  output \motor_reg[0]_4 ;
  output \motor_reg[0]_5 ;
  output \motor_reg[1]_1 ;
  output \motor_reg[3] ;
  output \motor_reg[4] ;
  output \motor_reg[5] ;
  output \motor_reg[6] ;
  output \motor_reg[7] ;
  output start_frame3;
  output [14:0]di_i;
  output [29:0]Q;
  output [14:0]\velocity_reg[0]_0 ;
  output [14:0]\current_reg[0]_0 ;
  output [14:0]\displacement_reg[0]_0 ;
  input wr_ack;
  input myocontrol_aclk;
  input do_valid_o;
  input [7:0]motor;
  input \displacements_reg[3][31] ;
  input motor1;
  input \delay_counter_reg[0]_0 ;
  input \delay_counter_reg[0]_1 ;
  input \delay_counter_reg[0]_2 ;
  input myocontrol_aresetn;
  input \pid_update_reg[0] ;
  input \displacements_reg[0][31] ;
  input \motor_reg[0]_6 ;
  input \motor_reg[0]_7 ;
  input myocontrol_awvalid;
  input myocontrol_wvalid;
  input \motor_reg[5]_0 ;
  input \motor_reg[6]_0 ;
  input [0:0]\numberOfWordsTransmitted_reg[0]_1 ;
  input start_frame_reg_0;
  input di_req_o;
  input spi_activated;
  input start_spi_transmission;
  input spi_done_reg_1;
  input [14:0]pwmRef;
  input [14:0]D;
  input \numberOfWordsTransmitted_reg[7]_0 ;
  input \numberOfWordsReceived_reg[0]_0 ;
  input \numberOfWordsReceived_reg[7]_0 ;

  wire [14:0]D;
  wire [0:0]E;
  wire [29:0]Q;
  wire \Word[1]_i_1_n_0 ;
  wire \Word[1]_i_4_n_0 ;
  wire axi_awready_reg;
  wire counter;
  wire \current[0]_i_1_n_0 ;
  wire [14:0]\current_reg[0]_0 ;
  wire data_read_valid_prev;
  wire delay_counter;
  wire \delay_counter[0]_i_1_n_0 ;
  wire \delay_counter[1]_i_1_n_0 ;
  wire \delay_counter[2]_i_1_n_0 ;
  wire \delay_counter[3]_i_1_n_0 ;
  wire \delay_counter[4]_i_1_n_0 ;
  wire \delay_counter[5]_i_1_n_0 ;
  wire \delay_counter[5]_i_2_n_0 ;
  wire \delay_counter[5]_i_3_n_0 ;
  wire \delay_counter[5]_i_4_n_0 ;
  wire \delay_counter_reg[0]_0 ;
  wire \delay_counter_reg[0]_1 ;
  wire \delay_counter_reg[0]_2 ;
  wire \delay_counter_reg_n_0_[0] ;
  wire \delay_counter_reg_n_0_[1] ;
  wire \delay_counter_reg_n_0_[2] ;
  wire \delay_counter_reg_n_0_[3] ;
  wire \delay_counter_reg_n_0_[4] ;
  wire \delay_counter_reg_n_0_[5] ;
  wire [14:0]di_i;
  wire di_req_o;
  wire \displacement[0]_i_1_n_0 ;
  wire [14:0]\displacement_reg[0]_0 ;
  wire \displacements_reg[0][31] ;
  wire \displacements_reg[3][31] ;
  wire do_valid_o;
  wire [7:0]motor;
  wire motor1;
  wire \motor[7]_i_4_n_0 ;
  wire \motor_reg[0] ;
  wire \motor_reg[0]_0 ;
  wire \motor_reg[0]_1 ;
  wire \motor_reg[0]_2 ;
  wire \motor_reg[0]_3 ;
  wire \motor_reg[0]_4 ;
  wire \motor_reg[0]_5 ;
  wire \motor_reg[0]_6 ;
  wire \motor_reg[0]_7 ;
  wire \motor_reg[1] ;
  wire \motor_reg[1]_0 ;
  wire \motor_reg[1]_1 ;
  wire \motor_reg[3] ;
  wire \motor_reg[4] ;
  wire \motor_reg[5] ;
  wire \motor_reg[5]_0 ;
  wire \motor_reg[6] ;
  wire \motor_reg[6]_0 ;
  wire \motor_reg[7] ;
  wire myocontrol_aclk;
  wire myocontrol_aresetn;
  wire myocontrol_aresetn_0;
  wire [0:0]myocontrol_aresetn_1;
  wire myocontrol_awvalid;
  wire myocontrol_wvalid;
  wire next_value_i_1_n_0;
  wire next_value_reg_n_0;
  wire [7:2]numberOfWordsReceived0;
  wire \numberOfWordsReceived[0]_i_1_n_0 ;
  wire \numberOfWordsReceived[1]_i_1_n_0 ;
  wire \numberOfWordsReceived[3]_i_1_n_0 ;
  wire \numberOfWordsReceived[5]_i_1_n_0 ;
  wire \numberOfWordsReceived[7]_i_4_n_0 ;
  wire [7:0]numberOfWordsReceived_reg;
  wire \numberOfWordsReceived_reg[0]_0 ;
  wire \numberOfWordsReceived_reg[7]_0 ;
  wire \numberOfWordsTransmitted[7]_i_4_n_0 ;
  wire [7:1]numberOfWordsTransmitted_reg;
  wire [0:0]\numberOfWordsTransmitted_reg[0]_0 ;
  wire [0:0]\numberOfWordsTransmitted_reg[0]_1 ;
  wire \numberOfWordsTransmitted_reg[7]_0 ;
  wire [7:1]p_0_in;
  wire \pid_update_reg[0] ;
  wire \position[0]_i_1_n_0 ;
  wire \position[0]_i_2_n_0 ;
  wire \position[16]_i_1_n_0 ;
  wire positions;
  wire \positions[0][31]_i_2_n_0 ;
  wire [14:0]pwmRef;
  wire spi_activated;
  wire spi_done_i_1_n_0;
  wire spi_done_prev_reg;
  wire spi_done_reg_0;
  wire spi_done_reg_1;
  wire start_frame1;
  wire start_frame3;
  wire start_frame_i_1_n_0;
  wire start_frame_reg_0;
  wire start_frame_reg_n_0;
  wire start_spi_transmission;
  wire \velocity[0]_i_1_n_0 ;
  wire [14:0]\velocity_reg[0]_0 ;
  wire wr_ack;
  wire wren;
  wire wren_i_1_n_0;
  wire wren_i_2_n_0;
  wire write_ack_prev;

  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    \Word[1]_i_1 
       (.I0(start_frame1),
        .I1(\numberOfWordsTransmitted_reg[0]_0 ),
        .I2(\Word[1]_i_4_n_0 ),
        .I3(numberOfWordsTransmitted_reg[1]),
        .I4(numberOfWordsTransmitted_reg[2]),
        .O(\Word[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA800)) 
    \Word[1]_i_2 
       (.I0(next_value_reg_n_0),
        .I1(di_req_o),
        .I2(start_frame_reg_n_0),
        .I3(start_frame3),
        .O(start_frame1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Word[1]_i_4 
       (.I0(numberOfWordsTransmitted_reg[7]),
        .I1(numberOfWordsTransmitted_reg[6]),
        .I2(numberOfWordsTransmitted_reg[5]),
        .I3(numberOfWordsTransmitted_reg[3]),
        .I4(numberOfWordsTransmitted_reg[4]),
        .O(\Word[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    \Word[1]_i_5 
       (.I0(numberOfWordsTransmitted_reg[6]),
        .I1(numberOfWordsTransmitted_reg[7]),
        .I2(numberOfWordsTransmitted_reg[4]),
        .I3(numberOfWordsTransmitted_reg[5]),
        .I4(numberOfWordsTransmitted_reg[3]),
        .I5(numberOfWordsTransmitted_reg[2]),
        .O(start_frame3));
  FDRE \Word_reg[10] 
       (.C(myocontrol_aclk),
        .CE(start_frame1),
        .D(pwmRef[5]),
        .Q(di_i[5]),
        .R(\Word[1]_i_1_n_0 ));
  FDRE \Word_reg[11] 
       (.C(myocontrol_aclk),
        .CE(start_frame1),
        .D(pwmRef[4]),
        .Q(di_i[4]),
        .R(\Word[1]_i_1_n_0 ));
  FDRE \Word_reg[12] 
       (.C(myocontrol_aclk),
        .CE(start_frame1),
        .D(pwmRef[3]),
        .Q(di_i[3]),
        .R(\Word[1]_i_1_n_0 ));
  FDRE \Word_reg[13] 
       (.C(myocontrol_aclk),
        .CE(start_frame1),
        .D(pwmRef[2]),
        .Q(di_i[2]),
        .R(\Word[1]_i_1_n_0 ));
  FDRE \Word_reg[14] 
       (.C(myocontrol_aclk),
        .CE(start_frame1),
        .D(pwmRef[1]),
        .Q(di_i[1]),
        .R(\Word[1]_i_1_n_0 ));
  FDRE \Word_reg[15] 
       (.C(myocontrol_aclk),
        .CE(start_frame1),
        .D(pwmRef[0]),
        .Q(di_i[0]),
        .R(\Word[1]_i_1_n_0 ));
  FDRE \Word_reg[1] 
       (.C(myocontrol_aclk),
        .CE(start_frame1),
        .D(pwmRef[14]),
        .Q(di_i[14]),
        .R(\Word[1]_i_1_n_0 ));
  FDRE \Word_reg[2] 
       (.C(myocontrol_aclk),
        .CE(start_frame1),
        .D(pwmRef[13]),
        .Q(di_i[13]),
        .R(\Word[1]_i_1_n_0 ));
  FDRE \Word_reg[3] 
       (.C(myocontrol_aclk),
        .CE(start_frame1),
        .D(pwmRef[12]),
        .Q(di_i[12]),
        .R(\Word[1]_i_1_n_0 ));
  FDRE \Word_reg[4] 
       (.C(myocontrol_aclk),
        .CE(start_frame1),
        .D(pwmRef[11]),
        .Q(di_i[11]),
        .R(\Word[1]_i_1_n_0 ));
  FDRE \Word_reg[5] 
       (.C(myocontrol_aclk),
        .CE(start_frame1),
        .D(pwmRef[10]),
        .Q(di_i[10]),
        .R(\Word[1]_i_1_n_0 ));
  FDRE \Word_reg[6] 
       (.C(myocontrol_aclk),
        .CE(start_frame1),
        .D(pwmRef[9]),
        .Q(di_i[9]),
        .R(\Word[1]_i_1_n_0 ));
  FDRE \Word_reg[7] 
       (.C(myocontrol_aclk),
        .CE(start_frame1),
        .D(pwmRef[8]),
        .Q(di_i[8]),
        .R(\Word[1]_i_1_n_0 ));
  FDRE \Word_reg[8] 
       (.C(myocontrol_aclk),
        .CE(start_frame1),
        .D(pwmRef[7]),
        .Q(di_i[7]),
        .R(\Word[1]_i_1_n_0 ));
  FDRE \Word_reg[9] 
       (.C(myocontrol_aclk),
        .CE(start_frame1),
        .D(pwmRef[6]),
        .Q(di_i[6]),
        .R(\Word[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \actual_update_frequency[25]_i_1 
       (.I0(myocontrol_aresetn),
        .I1(counter),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000040700000)) 
    \actual_update_frequency[25]_i_3 
       (.I0(\delay_counter_reg[0]_1 ),
        .I1(\delay_counter_reg[0]_2 ),
        .I2(spi_done_reg_0),
        .I3(\pid_update_reg[0] ),
        .I4(\delay_counter_reg[0]_0 ),
        .I5(motor1),
        .O(counter));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \counter[0]_i_1 
       (.I0(counter),
        .I1(myocontrol_aresetn),
        .O(myocontrol_aresetn_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    \current[0]_i_1 
       (.I0(numberOfWordsReceived_reg[3]),
        .I1(numberOfWordsReceived_reg[2]),
        .I2(numberOfWordsReceived_reg[0]),
        .I3(numberOfWordsReceived_reg[1]),
        .I4(\position[0]_i_2_n_0 ),
        .O(\current[0]_i_1_n_0 ));
  FDRE \current_reg[0] 
       (.C(myocontrol_aclk),
        .CE(\current[0]_i_1_n_0 ),
        .D(D[14]),
        .Q(\current_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \current_reg[10] 
       (.C(myocontrol_aclk),
        .CE(\current[0]_i_1_n_0 ),
        .D(D[4]),
        .Q(\current_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \current_reg[11] 
       (.C(myocontrol_aclk),
        .CE(\current[0]_i_1_n_0 ),
        .D(D[3]),
        .Q(\current_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \current_reg[12] 
       (.C(myocontrol_aclk),
        .CE(\current[0]_i_1_n_0 ),
        .D(D[2]),
        .Q(\current_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \current_reg[13] 
       (.C(myocontrol_aclk),
        .CE(\current[0]_i_1_n_0 ),
        .D(D[1]),
        .Q(\current_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \current_reg[14] 
       (.C(myocontrol_aclk),
        .CE(\current[0]_i_1_n_0 ),
        .D(D[0]),
        .Q(\current_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \current_reg[1] 
       (.C(myocontrol_aclk),
        .CE(\current[0]_i_1_n_0 ),
        .D(D[13]),
        .Q(\current_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \current_reg[2] 
       (.C(myocontrol_aclk),
        .CE(\current[0]_i_1_n_0 ),
        .D(D[12]),
        .Q(\current_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \current_reg[3] 
       (.C(myocontrol_aclk),
        .CE(\current[0]_i_1_n_0 ),
        .D(D[11]),
        .Q(\current_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \current_reg[4] 
       (.C(myocontrol_aclk),
        .CE(\current[0]_i_1_n_0 ),
        .D(D[10]),
        .Q(\current_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \current_reg[5] 
       (.C(myocontrol_aclk),
        .CE(\current[0]_i_1_n_0 ),
        .D(D[9]),
        .Q(\current_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \current_reg[6] 
       (.C(myocontrol_aclk),
        .CE(\current[0]_i_1_n_0 ),
        .D(D[8]),
        .Q(\current_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \current_reg[7] 
       (.C(myocontrol_aclk),
        .CE(\current[0]_i_1_n_0 ),
        .D(D[7]),
        .Q(\current_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \current_reg[8] 
       (.C(myocontrol_aclk),
        .CE(\current[0]_i_1_n_0 ),
        .D(D[6]),
        .Q(\current_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \current_reg[9] 
       (.C(myocontrol_aclk),
        .CE(\current[0]_i_1_n_0 ),
        .D(D[5]),
        .Q(\current_reg[0]_0 [5]),
        .R(1'b0));
  FDRE data_read_valid_prev_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(do_valid_o),
        .Q(data_read_valid_prev),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \delay_counter[0]_i_1 
       (.I0(\delay_counter[5]_i_3_n_0 ),
        .I1(\delay_counter_reg_n_0_[0] ),
        .O(\delay_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hF0200000)) 
    \delay_counter[0]_i_1__0 
       (.I0(spi_done_reg_0),
        .I1(motor1),
        .I2(\delay_counter_reg[0]_0 ),
        .I3(\delay_counter_reg[0]_1 ),
        .I4(\delay_counter_reg[0]_2 ),
        .O(delay_counter));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \delay_counter[1]_i_1 
       (.I0(\delay_counter[5]_i_3_n_0 ),
        .I1(\delay_counter_reg_n_0_[0] ),
        .I2(\delay_counter_reg_n_0_[1] ),
        .O(\delay_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \delay_counter[2]_i_1 
       (.I0(\delay_counter[5]_i_3_n_0 ),
        .I1(\delay_counter_reg_n_0_[1] ),
        .I2(\delay_counter_reg_n_0_[0] ),
        .I3(\delay_counter_reg_n_0_[2] ),
        .O(\delay_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \delay_counter[3]_i_1 
       (.I0(\delay_counter[5]_i_3_n_0 ),
        .I1(\delay_counter_reg_n_0_[0] ),
        .I2(\delay_counter_reg_n_0_[1] ),
        .I3(\delay_counter_reg_n_0_[2] ),
        .I4(\delay_counter_reg_n_0_[3] ),
        .O(\delay_counter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \delay_counter[4]_i_1 
       (.I0(\delay_counter[5]_i_3_n_0 ),
        .I1(\delay_counter_reg_n_0_[2] ),
        .I2(\delay_counter_reg_n_0_[1] ),
        .I3(\delay_counter_reg_n_0_[0] ),
        .I4(\delay_counter_reg_n_0_[3] ),
        .I5(\delay_counter_reg_n_0_[4] ),
        .O(\delay_counter[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \delay_counter[5]_i_1 
       (.I0(\delay_counter[5]_i_3_n_0 ),
        .I1(start_frame1),
        .O(\delay_counter[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \delay_counter[5]_i_2 
       (.I0(\delay_counter[5]_i_3_n_0 ),
        .I1(\delay_counter_reg_n_0_[4] ),
        .I2(\delay_counter[5]_i_4_n_0 ),
        .I3(\delay_counter_reg_n_0_[5] ),
        .O(\delay_counter[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \delay_counter[5]_i_3 
       (.I0(wren_i_2_n_0),
        .I1(wren),
        .I2(next_value_reg_n_0),
        .O(\delay_counter[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \delay_counter[5]_i_4 
       (.I0(\delay_counter_reg_n_0_[3] ),
        .I1(\delay_counter_reg_n_0_[0] ),
        .I2(\delay_counter_reg_n_0_[1] ),
        .I3(\delay_counter_reg_n_0_[2] ),
        .O(\delay_counter[5]_i_4_n_0 ));
  FDRE \delay_counter_reg[0] 
       (.C(myocontrol_aclk),
        .CE(\delay_counter[5]_i_1_n_0 ),
        .D(\delay_counter[0]_i_1_n_0 ),
        .Q(\delay_counter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \delay_counter_reg[1] 
       (.C(myocontrol_aclk),
        .CE(\delay_counter[5]_i_1_n_0 ),
        .D(\delay_counter[1]_i_1_n_0 ),
        .Q(\delay_counter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \delay_counter_reg[2] 
       (.C(myocontrol_aclk),
        .CE(\delay_counter[5]_i_1_n_0 ),
        .D(\delay_counter[2]_i_1_n_0 ),
        .Q(\delay_counter_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \delay_counter_reg[3] 
       (.C(myocontrol_aclk),
        .CE(\delay_counter[5]_i_1_n_0 ),
        .D(\delay_counter[3]_i_1_n_0 ),
        .Q(\delay_counter_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \delay_counter_reg[4] 
       (.C(myocontrol_aclk),
        .CE(\delay_counter[5]_i_1_n_0 ),
        .D(\delay_counter[4]_i_1_n_0 ),
        .Q(\delay_counter_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \delay_counter_reg[5] 
       (.C(myocontrol_aclk),
        .CE(\delay_counter[5]_i_1_n_0 ),
        .D(\delay_counter[5]_i_2_n_0 ),
        .Q(\delay_counter_reg_n_0_[5] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    \displacement[0]_i_1 
       (.I0(numberOfWordsReceived_reg[3]),
        .I1(numberOfWordsReceived_reg[2]),
        .I2(numberOfWordsReceived_reg[0]),
        .I3(numberOfWordsReceived_reg[1]),
        .I4(\position[0]_i_2_n_0 ),
        .O(\displacement[0]_i_1_n_0 ));
  FDRE \displacement_reg[0] 
       (.C(myocontrol_aclk),
        .CE(\displacement[0]_i_1_n_0 ),
        .D(D[14]),
        .Q(\displacement_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \displacement_reg[10] 
       (.C(myocontrol_aclk),
        .CE(\displacement[0]_i_1_n_0 ),
        .D(D[4]),
        .Q(\displacement_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \displacement_reg[11] 
       (.C(myocontrol_aclk),
        .CE(\displacement[0]_i_1_n_0 ),
        .D(D[3]),
        .Q(\displacement_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \displacement_reg[12] 
       (.C(myocontrol_aclk),
        .CE(\displacement[0]_i_1_n_0 ),
        .D(D[2]),
        .Q(\displacement_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \displacement_reg[13] 
       (.C(myocontrol_aclk),
        .CE(\displacement[0]_i_1_n_0 ),
        .D(D[1]),
        .Q(\displacement_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \displacement_reg[14] 
       (.C(myocontrol_aclk),
        .CE(\displacement[0]_i_1_n_0 ),
        .D(D[0]),
        .Q(\displacement_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \displacement_reg[1] 
       (.C(myocontrol_aclk),
        .CE(\displacement[0]_i_1_n_0 ),
        .D(D[13]),
        .Q(\displacement_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \displacement_reg[2] 
       (.C(myocontrol_aclk),
        .CE(\displacement[0]_i_1_n_0 ),
        .D(D[12]),
        .Q(\displacement_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \displacement_reg[3] 
       (.C(myocontrol_aclk),
        .CE(\displacement[0]_i_1_n_0 ),
        .D(D[11]),
        .Q(\displacement_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \displacement_reg[4] 
       (.C(myocontrol_aclk),
        .CE(\displacement[0]_i_1_n_0 ),
        .D(D[10]),
        .Q(\displacement_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \displacement_reg[5] 
       (.C(myocontrol_aclk),
        .CE(\displacement[0]_i_1_n_0 ),
        .D(D[9]),
        .Q(\displacement_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \displacement_reg[6] 
       (.C(myocontrol_aclk),
        .CE(\displacement[0]_i_1_n_0 ),
        .D(D[8]),
        .Q(\displacement_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \displacement_reg[7] 
       (.C(myocontrol_aclk),
        .CE(\displacement[0]_i_1_n_0 ),
        .D(D[7]),
        .Q(\displacement_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \displacement_reg[8] 
       (.C(myocontrol_aclk),
        .CE(\displacement[0]_i_1_n_0 ),
        .D(D[6]),
        .Q(\displacement_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \displacement_reg[9] 
       (.C(myocontrol_aclk),
        .CE(\displacement[0]_i_1_n_0 ),
        .D(D[5]),
        .Q(\displacement_reg[0]_0 [5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \displacements[0][31]_i_1 
       (.I0(\positions[0][31]_i_2_n_0 ),
        .I1(motor[0]),
        .I2(motor[1]),
        .I3(\displacements_reg[3][31] ),
        .O(\motor_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \displacements[1][31]_i_1 
       (.I0(\positions[0][31]_i_2_n_0 ),
        .I1(motor[1]),
        .I2(motor[0]),
        .I3(\displacements_reg[3][31] ),
        .O(\motor_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \displacements[2][31]_i_1 
       (.I0(\positions[0][31]_i_2_n_0 ),
        .I1(motor[0]),
        .I2(motor[1]),
        .I3(\displacements_reg[3][31] ),
        .O(\motor_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \displacements[3][31]_i_1 
       (.I0(\positions[0][31]_i_2_n_0 ),
        .I1(motor[0]),
        .I2(motor[1]),
        .I3(\displacements_reg[3][31] ),
        .O(\motor_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \motor[0]_i_1 
       (.I0(\motor[7]_i_4_n_0 ),
        .I1(motor[0]),
        .O(\motor_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \motor[1]_i_1 
       (.I0(\motor[7]_i_4_n_0 ),
        .I1(motor[0]),
        .I2(motor[1]),
        .O(\motor_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \motor[2]_i_1 
       (.I0(\motor[7]_i_4_n_0 ),
        .I1(motor[1]),
        .I2(motor[0]),
        .I3(motor[2]),
        .O(\motor_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \motor[3]_i_1 
       (.I0(\motor[7]_i_4_n_0 ),
        .I1(motor[3]),
        .I2(motor[2]),
        .I3(motor[0]),
        .I4(motor[1]),
        .O(\motor_reg[3] ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \motor[4]_i_1 
       (.I0(\motor[7]_i_4_n_0 ),
        .I1(motor[4]),
        .I2(motor[3]),
        .I3(motor[1]),
        .I4(motor[0]),
        .I5(motor[2]),
        .O(\motor_reg[4] ));
  LUT6 #(
    .INIT(64'h8888288888888888)) 
    \motor[5]_i_1 
       (.I0(\motor[7]_i_4_n_0 ),
        .I1(motor[5]),
        .I2(motor[4]),
        .I3(motor[2]),
        .I4(\motor_reg[5]_0 ),
        .I5(motor[3]),
        .O(\motor_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \motor[6]_i_1 
       (.I0(\motor[7]_i_4_n_0 ),
        .I1(motor[6]),
        .I2(\motor_reg[6]_0 ),
        .O(\motor_reg[6] ));
  LUT6 #(
    .INIT(64'h80000000FFFFFFFF)) 
    \motor[7]_i_1 
       (.I0(spi_done_prev_reg),
        .I1(\motor_reg[0]_6 ),
        .I2(\motor_reg[0]_7 ),
        .I3(myocontrol_awvalid),
        .I4(myocontrol_wvalid),
        .I5(myocontrol_aresetn),
        .O(axi_awready_reg));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \motor[7]_i_2 
       (.I0(\motor[7]_i_4_n_0 ),
        .I1(motor[7]),
        .I2(motor[6]),
        .I3(\motor_reg[6]_0 ),
        .O(\motor_reg[7] ));
  LUT5 #(
    .INIT(32'h20703030)) 
    \motor[7]_i_3 
       (.I0(motor1),
        .I1(\pid_update_reg[0] ),
        .I2(spi_done_reg_0),
        .I3(\delay_counter_reg[0]_1 ),
        .I4(\delay_counter_reg[0]_2 ),
        .O(spi_done_prev_reg));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFCDC)) 
    \motor[7]_i_4 
       (.I0(spi_done_reg_0),
        .I1(motor1),
        .I2(\delay_counter_reg[0]_2 ),
        .I3(\delay_counter_reg[0]_1 ),
        .O(\motor[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55FF04FF)) 
    next_value_i_1
       (.I0(start_frame1),
        .I1(wr_ack),
        .I2(write_ack_prev),
        .I3(start_frame_reg_0),
        .I4(next_value_reg_n_0),
        .O(next_value_i_1_n_0));
  FDRE next_value_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(next_value_i_1_n_0),
        .Q(next_value_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \numberOfWordsReceived[0]_i_1 
       (.I0(numberOfWordsReceived_reg[0]),
        .O(\numberOfWordsReceived[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDF002000)) 
    \numberOfWordsReceived[1]_i_1 
       (.I0(numberOfWordsReceived_reg[0]),
        .I1(do_valid_o),
        .I2(data_read_valid_prev),
        .I3(start_frame_reg_0),
        .I4(numberOfWordsReceived_reg[1]),
        .O(\numberOfWordsReceived[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \numberOfWordsReceived[2]_i_1 
       (.I0(numberOfWordsReceived_reg[1]),
        .I1(numberOfWordsReceived_reg[0]),
        .I2(numberOfWordsReceived_reg[2]),
        .O(numberOfWordsReceived0[2]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    \numberOfWordsReceived[3]_i_1 
       (.I0(start_frame_reg_0),
        .I1(numberOfWordsReceived_reg[0]),
        .I2(numberOfWordsReceived_reg[1]),
        .I3(numberOfWordsReceived_reg[2]),
        .I4(\numberOfWordsReceived_reg[7]_0 ),
        .I5(numberOfWordsReceived_reg[3]),
        .O(\numberOfWordsReceived[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \numberOfWordsReceived[4]_i_1 
       (.I0(numberOfWordsReceived_reg[3]),
        .I1(numberOfWordsReceived_reg[2]),
        .I2(numberOfWordsReceived_reg[1]),
        .I3(numberOfWordsReceived_reg[0]),
        .I4(numberOfWordsReceived_reg[4]),
        .O(numberOfWordsReceived0[4]));
  LUT5 #(
    .INIT(32'hDF002000)) 
    \numberOfWordsReceived[5]_i_1 
       (.I0(\numberOfWordsReceived[7]_i_4_n_0 ),
        .I1(do_valid_o),
        .I2(data_read_valid_prev),
        .I3(start_frame_reg_0),
        .I4(numberOfWordsReceived_reg[5]),
        .O(\numberOfWordsReceived[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \numberOfWordsReceived[6]_i_1 
       (.I0(numberOfWordsReceived_reg[5]),
        .I1(\numberOfWordsReceived[7]_i_4_n_0 ),
        .I2(numberOfWordsReceived_reg[6]),
        .O(numberOfWordsReceived0[6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \numberOfWordsReceived[7]_i_3 
       (.I0(numberOfWordsReceived_reg[6]),
        .I1(\numberOfWordsReceived[7]_i_4_n_0 ),
        .I2(numberOfWordsReceived_reg[5]),
        .I3(numberOfWordsReceived_reg[7]),
        .O(numberOfWordsReceived0[7]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \numberOfWordsReceived[7]_i_4 
       (.I0(numberOfWordsReceived_reg[4]),
        .I1(numberOfWordsReceived_reg[3]),
        .I2(numberOfWordsReceived_reg[2]),
        .I3(numberOfWordsReceived_reg[1]),
        .I4(numberOfWordsReceived_reg[0]),
        .O(\numberOfWordsReceived[7]_i_4_n_0 ));
  FDRE \numberOfWordsReceived_reg[0] 
       (.C(myocontrol_aclk),
        .CE(\numberOfWordsReceived_reg[7]_0 ),
        .D(\numberOfWordsReceived[0]_i_1_n_0 ),
        .Q(numberOfWordsReceived_reg[0]),
        .R(\numberOfWordsReceived_reg[0]_0 ));
  FDRE \numberOfWordsReceived_reg[1] 
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(\numberOfWordsReceived[1]_i_1_n_0 ),
        .Q(numberOfWordsReceived_reg[1]),
        .R(1'b0));
  FDRE \numberOfWordsReceived_reg[2] 
       (.C(myocontrol_aclk),
        .CE(\numberOfWordsReceived_reg[7]_0 ),
        .D(numberOfWordsReceived0[2]),
        .Q(numberOfWordsReceived_reg[2]),
        .R(\numberOfWordsReceived_reg[0]_0 ));
  FDRE \numberOfWordsReceived_reg[3] 
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(\numberOfWordsReceived[3]_i_1_n_0 ),
        .Q(numberOfWordsReceived_reg[3]),
        .R(1'b0));
  FDRE \numberOfWordsReceived_reg[4] 
       (.C(myocontrol_aclk),
        .CE(\numberOfWordsReceived_reg[7]_0 ),
        .D(numberOfWordsReceived0[4]),
        .Q(numberOfWordsReceived_reg[4]),
        .R(\numberOfWordsReceived_reg[0]_0 ));
  FDRE \numberOfWordsReceived_reg[5] 
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(\numberOfWordsReceived[5]_i_1_n_0 ),
        .Q(numberOfWordsReceived_reg[5]),
        .R(1'b0));
  FDRE \numberOfWordsReceived_reg[6] 
       (.C(myocontrol_aclk),
        .CE(\numberOfWordsReceived_reg[7]_0 ),
        .D(numberOfWordsReceived0[6]),
        .Q(numberOfWordsReceived_reg[6]),
        .R(\numberOfWordsReceived_reg[0]_0 ));
  FDRE \numberOfWordsReceived_reg[7] 
       (.C(myocontrol_aclk),
        .CE(\numberOfWordsReceived_reg[7]_0 ),
        .D(numberOfWordsReceived0[7]),
        .Q(numberOfWordsReceived_reg[7]),
        .R(\numberOfWordsReceived_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \numberOfWordsTransmitted[1]_i_1 
       (.I0(start_frame_reg_0),
        .I1(\numberOfWordsTransmitted_reg[0]_0 ),
        .I2(numberOfWordsTransmitted_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \numberOfWordsTransmitted[2]_i_1 
       (.I0(start_frame_reg_0),
        .I1(numberOfWordsTransmitted_reg[2]),
        .I2(numberOfWordsTransmitted_reg[1]),
        .I3(\numberOfWordsTransmitted_reg[0]_0 ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \numberOfWordsTransmitted[3]_i_1 
       (.I0(start_frame_reg_0),
        .I1(numberOfWordsTransmitted_reg[1]),
        .I2(\numberOfWordsTransmitted_reg[0]_0 ),
        .I3(numberOfWordsTransmitted_reg[2]),
        .I4(numberOfWordsTransmitted_reg[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \numberOfWordsTransmitted[4]_i_1 
       (.I0(start_frame_reg_0),
        .I1(numberOfWordsTransmitted_reg[4]),
        .I2(numberOfWordsTransmitted_reg[1]),
        .I3(\numberOfWordsTransmitted_reg[0]_0 ),
        .I4(numberOfWordsTransmitted_reg[2]),
        .I5(numberOfWordsTransmitted_reg[3]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \numberOfWordsTransmitted[5]_i_1 
       (.I0(\numberOfWordsTransmitted[7]_i_4_n_0 ),
        .I1(start_frame_reg_0),
        .I2(numberOfWordsTransmitted_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \numberOfWordsTransmitted[6]_i_1 
       (.I0(start_frame_reg_0),
        .I1(numberOfWordsTransmitted_reg[6]),
        .I2(\numberOfWordsTransmitted[7]_i_4_n_0 ),
        .I3(numberOfWordsTransmitted_reg[5]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \numberOfWordsTransmitted[7]_i_2 
       (.I0(start_frame_reg_0),
        .I1(numberOfWordsTransmitted_reg[7]),
        .I2(numberOfWordsTransmitted_reg[5]),
        .I3(\numberOfWordsTransmitted[7]_i_4_n_0 ),
        .I4(numberOfWordsTransmitted_reg[6]),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \numberOfWordsTransmitted[7]_i_4 
       (.I0(numberOfWordsTransmitted_reg[4]),
        .I1(numberOfWordsTransmitted_reg[3]),
        .I2(numberOfWordsTransmitted_reg[2]),
        .I3(\numberOfWordsTransmitted_reg[0]_0 ),
        .I4(numberOfWordsTransmitted_reg[1]),
        .O(\numberOfWordsTransmitted[7]_i_4_n_0 ));
  FDRE \numberOfWordsTransmitted_reg[0] 
       (.C(myocontrol_aclk),
        .CE(\numberOfWordsTransmitted_reg[7]_0 ),
        .D(\numberOfWordsTransmitted_reg[0]_1 ),
        .Q(\numberOfWordsTransmitted_reg[0]_0 ),
        .R(1'b0));
  FDRE \numberOfWordsTransmitted_reg[1] 
       (.C(myocontrol_aclk),
        .CE(\numberOfWordsTransmitted_reg[7]_0 ),
        .D(p_0_in[1]),
        .Q(numberOfWordsTransmitted_reg[1]),
        .R(1'b0));
  FDRE \numberOfWordsTransmitted_reg[2] 
       (.C(myocontrol_aclk),
        .CE(\numberOfWordsTransmitted_reg[7]_0 ),
        .D(p_0_in[2]),
        .Q(numberOfWordsTransmitted_reg[2]),
        .R(1'b0));
  FDRE \numberOfWordsTransmitted_reg[3] 
       (.C(myocontrol_aclk),
        .CE(\numberOfWordsTransmitted_reg[7]_0 ),
        .D(p_0_in[3]),
        .Q(numberOfWordsTransmitted_reg[3]),
        .R(1'b0));
  FDRE \numberOfWordsTransmitted_reg[4] 
       (.C(myocontrol_aclk),
        .CE(\numberOfWordsTransmitted_reg[7]_0 ),
        .D(p_0_in[4]),
        .Q(numberOfWordsTransmitted_reg[4]),
        .R(1'b0));
  FDRE \numberOfWordsTransmitted_reg[5] 
       (.C(myocontrol_aclk),
        .CE(\numberOfWordsTransmitted_reg[7]_0 ),
        .D(p_0_in[5]),
        .Q(numberOfWordsTransmitted_reg[5]),
        .R(1'b0));
  FDRE \numberOfWordsTransmitted_reg[6] 
       (.C(myocontrol_aclk),
        .CE(\numberOfWordsTransmitted_reg[7]_0 ),
        .D(p_0_in[6]),
        .Q(numberOfWordsTransmitted_reg[6]),
        .R(1'b0));
  FDRE \numberOfWordsTransmitted_reg[7] 
       (.C(myocontrol_aclk),
        .CE(\numberOfWordsTransmitted_reg[7]_0 ),
        .D(p_0_in[7]),
        .Q(numberOfWordsTransmitted_reg[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \pid_update[7]_i_1 
       (.I0(myocontrol_aresetn),
        .I1(spi_done_reg_0),
        .I2(\pid_update_reg[0] ),
        .I3(\delay_counter_reg[0]_0 ),
        .O(myocontrol_aresetn_1));
  LUT5 #(
    .INIT(32'h00200000)) 
    \position[0]_i_1 
       (.I0(numberOfWordsReceived_reg[2]),
        .I1(numberOfWordsReceived_reg[3]),
        .I2(numberOfWordsReceived_reg[0]),
        .I3(numberOfWordsReceived_reg[1]),
        .I4(\position[0]_i_2_n_0 ),
        .O(\position[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \position[0]_i_2 
       (.I0(do_valid_o),
        .I1(data_read_valid_prev),
        .I2(numberOfWordsReceived_reg[7]),
        .I3(numberOfWordsReceived_reg[6]),
        .I4(numberOfWordsReceived_reg[5]),
        .I5(numberOfWordsReceived_reg[4]),
        .O(\position[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \position[16]_i_1 
       (.I0(numberOfWordsReceived_reg[2]),
        .I1(numberOfWordsReceived_reg[3]),
        .I2(numberOfWordsReceived_reg[1]),
        .I3(numberOfWordsReceived_reg[0]),
        .I4(\position[0]_i_2_n_0 ),
        .O(\position[16]_i_1_n_0 ));
  FDRE \position_reg[0] 
       (.C(myocontrol_aclk),
        .CE(\position[0]_i_1_n_0 ),
        .D(D[14]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \position_reg[10] 
       (.C(myocontrol_aclk),
        .CE(\position[0]_i_1_n_0 ),
        .D(D[4]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \position_reg[11] 
       (.C(myocontrol_aclk),
        .CE(\position[0]_i_1_n_0 ),
        .D(D[3]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \position_reg[12] 
       (.C(myocontrol_aclk),
        .CE(\position[0]_i_1_n_0 ),
        .D(D[2]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \position_reg[13] 
       (.C(myocontrol_aclk),
        .CE(\position[0]_i_1_n_0 ),
        .D(D[1]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \position_reg[14] 
       (.C(myocontrol_aclk),
        .CE(\position[0]_i_1_n_0 ),
        .D(D[0]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \position_reg[16] 
       (.C(myocontrol_aclk),
        .CE(\position[16]_i_1_n_0 ),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \position_reg[17] 
       (.C(myocontrol_aclk),
        .CE(\position[16]_i_1_n_0 ),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \position_reg[18] 
       (.C(myocontrol_aclk),
        .CE(\position[16]_i_1_n_0 ),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \position_reg[19] 
       (.C(myocontrol_aclk),
        .CE(\position[16]_i_1_n_0 ),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \position_reg[1] 
       (.C(myocontrol_aclk),
        .CE(\position[0]_i_1_n_0 ),
        .D(D[13]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \position_reg[20] 
       (.C(myocontrol_aclk),
        .CE(\position[16]_i_1_n_0 ),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \position_reg[21] 
       (.C(myocontrol_aclk),
        .CE(\position[16]_i_1_n_0 ),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \position_reg[22] 
       (.C(myocontrol_aclk),
        .CE(\position[16]_i_1_n_0 ),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \position_reg[23] 
       (.C(myocontrol_aclk),
        .CE(\position[16]_i_1_n_0 ),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \position_reg[24] 
       (.C(myocontrol_aclk),
        .CE(\position[16]_i_1_n_0 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \position_reg[25] 
       (.C(myocontrol_aclk),
        .CE(\position[16]_i_1_n_0 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \position_reg[26] 
       (.C(myocontrol_aclk),
        .CE(\position[16]_i_1_n_0 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \position_reg[27] 
       (.C(myocontrol_aclk),
        .CE(\position[16]_i_1_n_0 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \position_reg[28] 
       (.C(myocontrol_aclk),
        .CE(\position[16]_i_1_n_0 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \position_reg[29] 
       (.C(myocontrol_aclk),
        .CE(\position[16]_i_1_n_0 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \position_reg[2] 
       (.C(myocontrol_aclk),
        .CE(\position[0]_i_1_n_0 ),
        .D(D[12]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \position_reg[30] 
       (.C(myocontrol_aclk),
        .CE(\position[16]_i_1_n_0 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \position_reg[3] 
       (.C(myocontrol_aclk),
        .CE(\position[0]_i_1_n_0 ),
        .D(D[11]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \position_reg[4] 
       (.C(myocontrol_aclk),
        .CE(\position[0]_i_1_n_0 ),
        .D(D[10]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \position_reg[5] 
       (.C(myocontrol_aclk),
        .CE(\position[0]_i_1_n_0 ),
        .D(D[9]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \position_reg[6] 
       (.C(myocontrol_aclk),
        .CE(\position[0]_i_1_n_0 ),
        .D(D[8]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \position_reg[7] 
       (.C(myocontrol_aclk),
        .CE(\position[0]_i_1_n_0 ),
        .D(D[7]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \position_reg[8] 
       (.C(myocontrol_aclk),
        .CE(\position[0]_i_1_n_0 ),
        .D(D[6]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \position_reg[9] 
       (.C(myocontrol_aclk),
        .CE(\position[0]_i_1_n_0 ),
        .D(D[5]),
        .Q(Q[20]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \positions[0][31]_i_1 
       (.I0(\positions[0][31]_i_2_n_0 ),
        .I1(motor[0]),
        .I2(motor[1]),
        .O(positions));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \positions[0][31]_i_2 
       (.I0(myocontrol_aresetn),
        .I1(\delay_counter_reg[0]_0 ),
        .I2(spi_done_reg_0),
        .I3(\pid_update_reg[0] ),
        .I4(\displacements_reg[0][31] ),
        .O(\positions[0][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \positions[1][31]_i_1 
       (.I0(\positions[0][31]_i_2_n_0 ),
        .I1(motor[1]),
        .I2(motor[0]),
        .O(\motor_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \positions[2][31]_i_1 
       (.I0(\positions[0][31]_i_2_n_0 ),
        .I1(motor[0]),
        .I2(motor[1]),
        .O(\motor_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \positions[3][31]_i_1 
       (.I0(\positions[0][31]_i_2_n_0 ),
        .I1(motor[0]),
        .I2(motor[1]),
        .O(\motor_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hFFF70007)) 
    spi_done_i_1
       (.I0(spi_activated),
        .I1(start_spi_transmission),
        .I2(start_frame3),
        .I3(spi_done_reg_1),
        .I4(spi_done_reg_0),
        .O(spi_done_i_1_n_0));
  FDRE spi_done_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(spi_done_i_1_n_0),
        .Q(spi_done_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2F)) 
    start_frame_i_1
       (.I0(start_frame_reg_n_0),
        .I1(start_frame1),
        .I2(start_frame_reg_0),
        .O(start_frame_i_1_n_0));
  FDRE start_frame_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(start_frame_i_1_n_0),
        .Q(start_frame_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \velocity[0]_i_1 
       (.I0(numberOfWordsReceived_reg[0]),
        .I1(numberOfWordsReceived_reg[1]),
        .I2(numberOfWordsReceived_reg[2]),
        .I3(numberOfWordsReceived_reg[3]),
        .I4(\position[0]_i_2_n_0 ),
        .O(\velocity[0]_i_1_n_0 ));
  FDRE \velocity_reg[0] 
       (.C(myocontrol_aclk),
        .CE(\velocity[0]_i_1_n_0 ),
        .D(D[14]),
        .Q(\velocity_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \velocity_reg[10] 
       (.C(myocontrol_aclk),
        .CE(\velocity[0]_i_1_n_0 ),
        .D(D[4]),
        .Q(\velocity_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \velocity_reg[11] 
       (.C(myocontrol_aclk),
        .CE(\velocity[0]_i_1_n_0 ),
        .D(D[3]),
        .Q(\velocity_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \velocity_reg[12] 
       (.C(myocontrol_aclk),
        .CE(\velocity[0]_i_1_n_0 ),
        .D(D[2]),
        .Q(\velocity_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \velocity_reg[13] 
       (.C(myocontrol_aclk),
        .CE(\velocity[0]_i_1_n_0 ),
        .D(D[1]),
        .Q(\velocity_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \velocity_reg[14] 
       (.C(myocontrol_aclk),
        .CE(\velocity[0]_i_1_n_0 ),
        .D(D[0]),
        .Q(\velocity_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \velocity_reg[1] 
       (.C(myocontrol_aclk),
        .CE(\velocity[0]_i_1_n_0 ),
        .D(D[13]),
        .Q(\velocity_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \velocity_reg[2] 
       (.C(myocontrol_aclk),
        .CE(\velocity[0]_i_1_n_0 ),
        .D(D[12]),
        .Q(\velocity_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \velocity_reg[3] 
       (.C(myocontrol_aclk),
        .CE(\velocity[0]_i_1_n_0 ),
        .D(D[11]),
        .Q(\velocity_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \velocity_reg[4] 
       (.C(myocontrol_aclk),
        .CE(\velocity[0]_i_1_n_0 ),
        .D(D[10]),
        .Q(\velocity_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \velocity_reg[5] 
       (.C(myocontrol_aclk),
        .CE(\velocity[0]_i_1_n_0 ),
        .D(D[9]),
        .Q(\velocity_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \velocity_reg[6] 
       (.C(myocontrol_aclk),
        .CE(\velocity[0]_i_1_n_0 ),
        .D(D[8]),
        .Q(\velocity_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \velocity_reg[7] 
       (.C(myocontrol_aclk),
        .CE(\velocity[0]_i_1_n_0 ),
        .D(D[7]),
        .Q(\velocity_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \velocity_reg[8] 
       (.C(myocontrol_aclk),
        .CE(\velocity[0]_i_1_n_0 ),
        .D(D[6]),
        .Q(\velocity_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \velocity_reg[9] 
       (.C(myocontrol_aclk),
        .CE(\velocity[0]_i_1_n_0 ),
        .D(D[5]),
        .Q(\velocity_reg[0]_0 [5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hCD01CDCD)) 
    wren_i_1
       (.I0(wren_i_2_n_0),
        .I1(wren),
        .I2(next_value_reg_n_0),
        .I3(write_ack_prev),
        .I4(wr_ack),
        .O(wren_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    wren_i_2
       (.I0(\delay_counter_reg_n_0_[0] ),
        .I1(\delay_counter_reg_n_0_[1] ),
        .I2(\delay_counter_reg_n_0_[2] ),
        .I3(\delay_counter_reg_n_0_[3] ),
        .I4(\delay_counter_reg_n_0_[5] ),
        .I5(\delay_counter_reg_n_0_[4] ),
        .O(wren_i_2_n_0));
  FDRE wren_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(wren_i_1_n_0),
        .Q(wren),
        .R(1'b0));
  FDRE write_ack_prev_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(wr_ack),
        .Q(write_ack_prev),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_myoControl_v1_0
   (S_AXI_WREADY,
    S_AXI_AWREADY,
    S_AXI_ARREADY,
    myocontrol_rdata,
    myocontrol_rvalid,
    myocontrol_bvalid,
    myocontrol_aclk,
    myocontrol_wdata,
    myocontrol_awaddr,
    myocontrol_aresetn,
    myocontrol_awvalid,
    myocontrol_wvalid,
    myocontrol_arvalid,
    myocontrol_bready,
    myocontrol_rready);
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output S_AXI_ARREADY;
  output [31:0]myocontrol_rdata;
  output myocontrol_rvalid;
  output myocontrol_bvalid;
  input myocontrol_aclk;
  input [31:0]myocontrol_wdata;
  input [8:0]myocontrol_awaddr;
  input myocontrol_aresetn;
  input myocontrol_awvalid;
  input myocontrol_wvalid;
  input myocontrol_arvalid;
  input myocontrol_bready;
  input myocontrol_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire aw_en_i_1_n_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire myoControl_v1_0_myoControl_inst_n_4;
  wire myoControl_v1_0_myoControl_inst_n_44;
  wire myoControl_v1_0_myoControl_inst_n_45;
  wire myoControl_v1_0_myoControl_inst_n_46;
  wire myoControl_v1_0_myoControl_inst_n_47;
  wire myoControl_v1_0_myoControl_inst_n_48;
  wire myoControl_v1_0_myoControl_inst_n_9;
  wire myocontrol_aclk;
  wire myocontrol_aresetn;
  wire myocontrol_arvalid;
  wire [8:0]myocontrol_awaddr;
  wire myocontrol_awvalid;
  wire myocontrol_bready;
  wire myocontrol_bvalid;
  wire [31:0]myocontrol_rdata;
  wire myocontrol_rready;
  wire myocontrol_rvalid;
  wire [31:0]myocontrol_wdata;
  wire myocontrol_wvalid;
  wire slv_reg_wren;
  wire spi_activated;
  wire spi_activated_i_1_n_0;
  wire spi_done;
  wire spi_done_prev;
  wire spi_done_prev_i_1_n_0;
  wire start_spi_transmission;
  wire start_spi_transmission_i_1_n_0;
  wire update_controller_i_1_n_0;

  LUT6 #(
    .INIT(64'hDFFF8AAA8AAA8AAA)) 
    aw_en_i_1
       (.I0(myoControl_v1_0_myoControl_inst_n_4),
        .I1(S_AXI_AWREADY),
        .I2(myocontrol_wvalid),
        .I3(myocontrol_awvalid),
        .I4(myocontrol_bready),
        .I5(myocontrol_bvalid),
        .O(aw_en_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(myocontrol_wvalid),
        .I1(myocontrol_awvalid),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(myocontrol_bready),
        .I5(myocontrol_bvalid),
        .O(axi_bvalid_i_1_n_0));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(myocontrol_arvalid),
        .I1(S_AXI_ARREADY),
        .I2(myocontrol_rvalid),
        .I3(myocontrol_rready),
        .O(axi_rvalid_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_myoControl_v1_0_myoControl myoControl_v1_0_myoControl_inst
       (.aw_en_reg_0(myoControl_v1_0_myoControl_inst_n_4),
        .aw_en_reg_1(aw_en_i_1_n_0),
        .axi_arready_reg_0(S_AXI_ARREADY),
        .\axi_awaddr_reg[10]_0 (myoControl_v1_0_myoControl_inst_n_46),
        .\axi_awaddr_reg[10]_1 (myoControl_v1_0_myoControl_inst_n_48),
        .axi_awready_reg_0(S_AXI_AWREADY),
        .axi_bvalid_reg_0(axi_bvalid_i_1_n_0),
        .axi_rvalid_reg_0(axi_rvalid_i_1_n_0),
        .axi_wready_reg_0(S_AXI_WREADY),
        .myocontrol_aclk(myocontrol_aclk),
        .myocontrol_aresetn(myocontrol_aresetn),
        .myocontrol_arvalid(myocontrol_arvalid),
        .myocontrol_awaddr(myocontrol_awaddr),
        .myocontrol_awvalid(myocontrol_awvalid),
        .myocontrol_bvalid(myocontrol_bvalid),
        .myocontrol_rdata(myocontrol_rdata),
        .myocontrol_rvalid(myocontrol_rvalid),
        .myocontrol_wdata(myocontrol_wdata),
        .myocontrol_wdata_0_sp_1(myoControl_v1_0_myoControl_inst_n_45),
        .myocontrol_wdata_6_sp_1(myoControl_v1_0_myoControl_inst_n_44),
        .myocontrol_wvalid(myocontrol_wvalid),
        .slv_reg_wren(slv_reg_wren),
        .spi_activated(spi_activated),
        .spi_activated_reg_0(spi_activated_i_1_n_0),
        .spi_done(spi_done),
        .spi_done_prev(spi_done_prev),
        .spi_done_prev_reg_0(myoControl_v1_0_myoControl_inst_n_47),
        .spi_done_prev_reg_1(spi_done_prev_i_1_n_0),
        .start_spi_transmission(start_spi_transmission),
        .start_spi_transmission_reg_0(start_spi_transmission_i_1_n_0),
        .update_controller_reg_0(myoControl_v1_0_myoControl_inst_n_9),
        .update_controller_reg_1(update_controller_i_1_n_0));
  LUT5 #(
    .INIT(32'hEFFFE000)) 
    spi_activated_i_1
       (.I0(myoControl_v1_0_myoControl_inst_n_45),
        .I1(myoControl_v1_0_myoControl_inst_n_44),
        .I2(myoControl_v1_0_myoControl_inst_n_48),
        .I3(myoControl_v1_0_myoControl_inst_n_46),
        .I4(spi_activated),
        .O(spi_activated_i_1_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    spi_done_prev_i_1
       (.I0(spi_done),
        .I1(S_AXI_AWREADY),
        .I2(S_AXI_WREADY),
        .I3(myocontrol_awvalid),
        .I4(myocontrol_wvalid),
        .I5(spi_done_prev),
        .O(spi_done_prev_i_1_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    start_spi_transmission_i_1
       (.I0(myoControl_v1_0_myoControl_inst_n_47),
        .I1(slv_reg_wren),
        .I2(myocontrol_aresetn),
        .I3(start_spi_transmission),
        .O(start_spi_transmission_i_1_n_0));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    update_controller_i_1
       (.I0(spi_done),
        .I1(spi_done_prev),
        .I2(slv_reg_wren),
        .I3(myocontrol_aresetn),
        .I4(myoControl_v1_0_myoControl_inst_n_9),
        .O(update_controller_i_1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_myoControl_v1_0_myoControl
   (axi_wready_reg_0,
    axi_awready_reg_0,
    axi_arready_reg_0,
    myocontrol_bvalid,
    aw_en_reg_0,
    myocontrol_rvalid,
    spi_done_prev,
    spi_activated,
    start_spi_transmission,
    update_controller_reg_0,
    spi_done,
    slv_reg_wren,
    myocontrol_rdata,
    myocontrol_wdata_6_sp_1,
    myocontrol_wdata_0_sp_1,
    \axi_awaddr_reg[10]_0 ,
    spi_done_prev_reg_0,
    \axi_awaddr_reg[10]_1 ,
    myocontrol_aclk,
    axi_bvalid_reg_0,
    aw_en_reg_1,
    axi_rvalid_reg_0,
    spi_done_prev_reg_1,
    spi_activated_reg_0,
    start_spi_transmission_reg_0,
    update_controller_reg_1,
    myocontrol_awaddr,
    myocontrol_wdata,
    myocontrol_arvalid,
    myocontrol_aresetn,
    myocontrol_awvalid,
    myocontrol_wvalid);
  output axi_wready_reg_0;
  output axi_awready_reg_0;
  output axi_arready_reg_0;
  output myocontrol_bvalid;
  output aw_en_reg_0;
  output myocontrol_rvalid;
  output spi_done_prev;
  output spi_activated;
  output start_spi_transmission;
  output update_controller_reg_0;
  output spi_done;
  output slv_reg_wren;
  output [31:0]myocontrol_rdata;
  output myocontrol_wdata_6_sp_1;
  output myocontrol_wdata_0_sp_1;
  output \axi_awaddr_reg[10]_0 ;
  output spi_done_prev_reg_0;
  output \axi_awaddr_reg[10]_1 ;
  input myocontrol_aclk;
  input axi_bvalid_reg_0;
  input aw_en_reg_1;
  input axi_rvalid_reg_0;
  input spi_done_prev_reg_1;
  input spi_activated_reg_0;
  input start_spi_transmission_reg_0;
  input update_controller_reg_1;
  input [8:0]myocontrol_awaddr;
  input [31:0]myocontrol_wdata;
  input myocontrol_arvalid;
  input myocontrol_aresetn;
  input myocontrol_awvalid;
  input myocontrol_wvalid;

  wire IntegralNegMax;
  wire \IntegralNegMax[0][31]_i_1_n_0 ;
  wire \IntegralNegMax[0][31]_i_2_n_0 ;
  wire \IntegralNegMax[1][31]_i_1_n_0 ;
  wire \IntegralNegMax[2][31]_i_1_n_0 ;
  wire \IntegralNegMax_reg_n_0_[0][0] ;
  wire \IntegralNegMax_reg_n_0_[0][10] ;
  wire \IntegralNegMax_reg_n_0_[0][11] ;
  wire \IntegralNegMax_reg_n_0_[0][12] ;
  wire \IntegralNegMax_reg_n_0_[0][13] ;
  wire \IntegralNegMax_reg_n_0_[0][14] ;
  wire \IntegralNegMax_reg_n_0_[0][15] ;
  wire \IntegralNegMax_reg_n_0_[0][16] ;
  wire \IntegralNegMax_reg_n_0_[0][17] ;
  wire \IntegralNegMax_reg_n_0_[0][18] ;
  wire \IntegralNegMax_reg_n_0_[0][19] ;
  wire \IntegralNegMax_reg_n_0_[0][1] ;
  wire \IntegralNegMax_reg_n_0_[0][20] ;
  wire \IntegralNegMax_reg_n_0_[0][21] ;
  wire \IntegralNegMax_reg_n_0_[0][22] ;
  wire \IntegralNegMax_reg_n_0_[0][23] ;
  wire \IntegralNegMax_reg_n_0_[0][24] ;
  wire \IntegralNegMax_reg_n_0_[0][25] ;
  wire \IntegralNegMax_reg_n_0_[0][26] ;
  wire \IntegralNegMax_reg_n_0_[0][27] ;
  wire \IntegralNegMax_reg_n_0_[0][28] ;
  wire \IntegralNegMax_reg_n_0_[0][29] ;
  wire \IntegralNegMax_reg_n_0_[0][2] ;
  wire \IntegralNegMax_reg_n_0_[0][30] ;
  wire \IntegralNegMax_reg_n_0_[0][31] ;
  wire \IntegralNegMax_reg_n_0_[0][3] ;
  wire \IntegralNegMax_reg_n_0_[0][4] ;
  wire \IntegralNegMax_reg_n_0_[0][5] ;
  wire \IntegralNegMax_reg_n_0_[0][6] ;
  wire \IntegralNegMax_reg_n_0_[0][7] ;
  wire \IntegralNegMax_reg_n_0_[0][8] ;
  wire \IntegralNegMax_reg_n_0_[0][9] ;
  wire \IntegralNegMax_reg_n_0_[1][0] ;
  wire \IntegralNegMax_reg_n_0_[1][10] ;
  wire \IntegralNegMax_reg_n_0_[1][11] ;
  wire \IntegralNegMax_reg_n_0_[1][12] ;
  wire \IntegralNegMax_reg_n_0_[1][13] ;
  wire \IntegralNegMax_reg_n_0_[1][14] ;
  wire \IntegralNegMax_reg_n_0_[1][15] ;
  wire \IntegralNegMax_reg_n_0_[1][16] ;
  wire \IntegralNegMax_reg_n_0_[1][17] ;
  wire \IntegralNegMax_reg_n_0_[1][18] ;
  wire \IntegralNegMax_reg_n_0_[1][19] ;
  wire \IntegralNegMax_reg_n_0_[1][1] ;
  wire \IntegralNegMax_reg_n_0_[1][20] ;
  wire \IntegralNegMax_reg_n_0_[1][21] ;
  wire \IntegralNegMax_reg_n_0_[1][22] ;
  wire \IntegralNegMax_reg_n_0_[1][23] ;
  wire \IntegralNegMax_reg_n_0_[1][24] ;
  wire \IntegralNegMax_reg_n_0_[1][25] ;
  wire \IntegralNegMax_reg_n_0_[1][26] ;
  wire \IntegralNegMax_reg_n_0_[1][27] ;
  wire \IntegralNegMax_reg_n_0_[1][28] ;
  wire \IntegralNegMax_reg_n_0_[1][29] ;
  wire \IntegralNegMax_reg_n_0_[1][2] ;
  wire \IntegralNegMax_reg_n_0_[1][30] ;
  wire \IntegralNegMax_reg_n_0_[1][31] ;
  wire \IntegralNegMax_reg_n_0_[1][3] ;
  wire \IntegralNegMax_reg_n_0_[1][4] ;
  wire \IntegralNegMax_reg_n_0_[1][5] ;
  wire \IntegralNegMax_reg_n_0_[1][6] ;
  wire \IntegralNegMax_reg_n_0_[1][7] ;
  wire \IntegralNegMax_reg_n_0_[1][8] ;
  wire \IntegralNegMax_reg_n_0_[1][9] ;
  wire \IntegralNegMax_reg_n_0_[2][0] ;
  wire \IntegralNegMax_reg_n_0_[2][10] ;
  wire \IntegralNegMax_reg_n_0_[2][11] ;
  wire \IntegralNegMax_reg_n_0_[2][12] ;
  wire \IntegralNegMax_reg_n_0_[2][13] ;
  wire \IntegralNegMax_reg_n_0_[2][14] ;
  wire \IntegralNegMax_reg_n_0_[2][15] ;
  wire \IntegralNegMax_reg_n_0_[2][16] ;
  wire \IntegralNegMax_reg_n_0_[2][17] ;
  wire \IntegralNegMax_reg_n_0_[2][18] ;
  wire \IntegralNegMax_reg_n_0_[2][19] ;
  wire \IntegralNegMax_reg_n_0_[2][1] ;
  wire \IntegralNegMax_reg_n_0_[2][20] ;
  wire \IntegralNegMax_reg_n_0_[2][21] ;
  wire \IntegralNegMax_reg_n_0_[2][22] ;
  wire \IntegralNegMax_reg_n_0_[2][23] ;
  wire \IntegralNegMax_reg_n_0_[2][24] ;
  wire \IntegralNegMax_reg_n_0_[2][25] ;
  wire \IntegralNegMax_reg_n_0_[2][26] ;
  wire \IntegralNegMax_reg_n_0_[2][27] ;
  wire \IntegralNegMax_reg_n_0_[2][28] ;
  wire \IntegralNegMax_reg_n_0_[2][29] ;
  wire \IntegralNegMax_reg_n_0_[2][2] ;
  wire \IntegralNegMax_reg_n_0_[2][30] ;
  wire \IntegralNegMax_reg_n_0_[2][31] ;
  wire \IntegralNegMax_reg_n_0_[2][3] ;
  wire \IntegralNegMax_reg_n_0_[2][4] ;
  wire \IntegralNegMax_reg_n_0_[2][5] ;
  wire \IntegralNegMax_reg_n_0_[2][6] ;
  wire \IntegralNegMax_reg_n_0_[2][7] ;
  wire \IntegralNegMax_reg_n_0_[2][8] ;
  wire \IntegralNegMax_reg_n_0_[2][9] ;
  wire \IntegralNegMax_reg_n_0_[3][0] ;
  wire \IntegralNegMax_reg_n_0_[3][10] ;
  wire \IntegralNegMax_reg_n_0_[3][11] ;
  wire \IntegralNegMax_reg_n_0_[3][12] ;
  wire \IntegralNegMax_reg_n_0_[3][13] ;
  wire \IntegralNegMax_reg_n_0_[3][14] ;
  wire \IntegralNegMax_reg_n_0_[3][15] ;
  wire \IntegralNegMax_reg_n_0_[3][16] ;
  wire \IntegralNegMax_reg_n_0_[3][17] ;
  wire \IntegralNegMax_reg_n_0_[3][18] ;
  wire \IntegralNegMax_reg_n_0_[3][19] ;
  wire \IntegralNegMax_reg_n_0_[3][1] ;
  wire \IntegralNegMax_reg_n_0_[3][20] ;
  wire \IntegralNegMax_reg_n_0_[3][21] ;
  wire \IntegralNegMax_reg_n_0_[3][22] ;
  wire \IntegralNegMax_reg_n_0_[3][23] ;
  wire \IntegralNegMax_reg_n_0_[3][24] ;
  wire \IntegralNegMax_reg_n_0_[3][25] ;
  wire \IntegralNegMax_reg_n_0_[3][26] ;
  wire \IntegralNegMax_reg_n_0_[3][27] ;
  wire \IntegralNegMax_reg_n_0_[3][28] ;
  wire \IntegralNegMax_reg_n_0_[3][29] ;
  wire \IntegralNegMax_reg_n_0_[3][2] ;
  wire \IntegralNegMax_reg_n_0_[3][30] ;
  wire \IntegralNegMax_reg_n_0_[3][31] ;
  wire \IntegralNegMax_reg_n_0_[3][3] ;
  wire \IntegralNegMax_reg_n_0_[3][4] ;
  wire \IntegralNegMax_reg_n_0_[3][5] ;
  wire \IntegralNegMax_reg_n_0_[3][6] ;
  wire \IntegralNegMax_reg_n_0_[3][7] ;
  wire \IntegralNegMax_reg_n_0_[3][8] ;
  wire \IntegralNegMax_reg_n_0_[3][9] ;
  wire IntegralPosMax;
  wire \IntegralPosMax[0][31]_i_1_n_0 ;
  wire \IntegralPosMax[0][31]_i_2_n_0 ;
  wire \IntegralPosMax[1][31]_i_1_n_0 ;
  wire \IntegralPosMax[2][31]_i_1_n_0 ;
  wire \IntegralPosMax[2][31]_i_2_n_0 ;
  wire \IntegralPosMax[3][31]_i_2_n_0 ;
  wire \IntegralPosMax_reg_n_0_[0][0] ;
  wire \IntegralPosMax_reg_n_0_[0][10] ;
  wire \IntegralPosMax_reg_n_0_[0][11] ;
  wire \IntegralPosMax_reg_n_0_[0][12] ;
  wire \IntegralPosMax_reg_n_0_[0][13] ;
  wire \IntegralPosMax_reg_n_0_[0][14] ;
  wire \IntegralPosMax_reg_n_0_[0][15] ;
  wire \IntegralPosMax_reg_n_0_[0][16] ;
  wire \IntegralPosMax_reg_n_0_[0][17] ;
  wire \IntegralPosMax_reg_n_0_[0][18] ;
  wire \IntegralPosMax_reg_n_0_[0][19] ;
  wire \IntegralPosMax_reg_n_0_[0][1] ;
  wire \IntegralPosMax_reg_n_0_[0][20] ;
  wire \IntegralPosMax_reg_n_0_[0][21] ;
  wire \IntegralPosMax_reg_n_0_[0][22] ;
  wire \IntegralPosMax_reg_n_0_[0][23] ;
  wire \IntegralPosMax_reg_n_0_[0][24] ;
  wire \IntegralPosMax_reg_n_0_[0][25] ;
  wire \IntegralPosMax_reg_n_0_[0][26] ;
  wire \IntegralPosMax_reg_n_0_[0][27] ;
  wire \IntegralPosMax_reg_n_0_[0][28] ;
  wire \IntegralPosMax_reg_n_0_[0][29] ;
  wire \IntegralPosMax_reg_n_0_[0][2] ;
  wire \IntegralPosMax_reg_n_0_[0][30] ;
  wire \IntegralPosMax_reg_n_0_[0][31] ;
  wire \IntegralPosMax_reg_n_0_[0][3] ;
  wire \IntegralPosMax_reg_n_0_[0][4] ;
  wire \IntegralPosMax_reg_n_0_[0][5] ;
  wire \IntegralPosMax_reg_n_0_[0][6] ;
  wire \IntegralPosMax_reg_n_0_[0][7] ;
  wire \IntegralPosMax_reg_n_0_[0][8] ;
  wire \IntegralPosMax_reg_n_0_[0][9] ;
  wire \IntegralPosMax_reg_n_0_[1][0] ;
  wire \IntegralPosMax_reg_n_0_[1][10] ;
  wire \IntegralPosMax_reg_n_0_[1][11] ;
  wire \IntegralPosMax_reg_n_0_[1][12] ;
  wire \IntegralPosMax_reg_n_0_[1][13] ;
  wire \IntegralPosMax_reg_n_0_[1][14] ;
  wire \IntegralPosMax_reg_n_0_[1][15] ;
  wire \IntegralPosMax_reg_n_0_[1][16] ;
  wire \IntegralPosMax_reg_n_0_[1][17] ;
  wire \IntegralPosMax_reg_n_0_[1][18] ;
  wire \IntegralPosMax_reg_n_0_[1][19] ;
  wire \IntegralPosMax_reg_n_0_[1][1] ;
  wire \IntegralPosMax_reg_n_0_[1][20] ;
  wire \IntegralPosMax_reg_n_0_[1][21] ;
  wire \IntegralPosMax_reg_n_0_[1][22] ;
  wire \IntegralPosMax_reg_n_0_[1][23] ;
  wire \IntegralPosMax_reg_n_0_[1][24] ;
  wire \IntegralPosMax_reg_n_0_[1][25] ;
  wire \IntegralPosMax_reg_n_0_[1][26] ;
  wire \IntegralPosMax_reg_n_0_[1][27] ;
  wire \IntegralPosMax_reg_n_0_[1][28] ;
  wire \IntegralPosMax_reg_n_0_[1][29] ;
  wire \IntegralPosMax_reg_n_0_[1][2] ;
  wire \IntegralPosMax_reg_n_0_[1][30] ;
  wire \IntegralPosMax_reg_n_0_[1][31] ;
  wire \IntegralPosMax_reg_n_0_[1][3] ;
  wire \IntegralPosMax_reg_n_0_[1][4] ;
  wire \IntegralPosMax_reg_n_0_[1][5] ;
  wire \IntegralPosMax_reg_n_0_[1][6] ;
  wire \IntegralPosMax_reg_n_0_[1][7] ;
  wire \IntegralPosMax_reg_n_0_[1][8] ;
  wire \IntegralPosMax_reg_n_0_[1][9] ;
  wire \IntegralPosMax_reg_n_0_[2][0] ;
  wire \IntegralPosMax_reg_n_0_[2][10] ;
  wire \IntegralPosMax_reg_n_0_[2][11] ;
  wire \IntegralPosMax_reg_n_0_[2][12] ;
  wire \IntegralPosMax_reg_n_0_[2][13] ;
  wire \IntegralPosMax_reg_n_0_[2][14] ;
  wire \IntegralPosMax_reg_n_0_[2][15] ;
  wire \IntegralPosMax_reg_n_0_[2][16] ;
  wire \IntegralPosMax_reg_n_0_[2][17] ;
  wire \IntegralPosMax_reg_n_0_[2][18] ;
  wire \IntegralPosMax_reg_n_0_[2][19] ;
  wire \IntegralPosMax_reg_n_0_[2][1] ;
  wire \IntegralPosMax_reg_n_0_[2][20] ;
  wire \IntegralPosMax_reg_n_0_[2][21] ;
  wire \IntegralPosMax_reg_n_0_[2][22] ;
  wire \IntegralPosMax_reg_n_0_[2][23] ;
  wire \IntegralPosMax_reg_n_0_[2][24] ;
  wire \IntegralPosMax_reg_n_0_[2][25] ;
  wire \IntegralPosMax_reg_n_0_[2][26] ;
  wire \IntegralPosMax_reg_n_0_[2][27] ;
  wire \IntegralPosMax_reg_n_0_[2][28] ;
  wire \IntegralPosMax_reg_n_0_[2][29] ;
  wire \IntegralPosMax_reg_n_0_[2][2] ;
  wire \IntegralPosMax_reg_n_0_[2][30] ;
  wire \IntegralPosMax_reg_n_0_[2][31] ;
  wire \IntegralPosMax_reg_n_0_[2][3] ;
  wire \IntegralPosMax_reg_n_0_[2][4] ;
  wire \IntegralPosMax_reg_n_0_[2][5] ;
  wire \IntegralPosMax_reg_n_0_[2][6] ;
  wire \IntegralPosMax_reg_n_0_[2][7] ;
  wire \IntegralPosMax_reg_n_0_[2][8] ;
  wire \IntegralPosMax_reg_n_0_[2][9] ;
  wire \IntegralPosMax_reg_n_0_[3][0] ;
  wire \IntegralPosMax_reg_n_0_[3][10] ;
  wire \IntegralPosMax_reg_n_0_[3][11] ;
  wire \IntegralPosMax_reg_n_0_[3][12] ;
  wire \IntegralPosMax_reg_n_0_[3][13] ;
  wire \IntegralPosMax_reg_n_0_[3][14] ;
  wire \IntegralPosMax_reg_n_0_[3][15] ;
  wire \IntegralPosMax_reg_n_0_[3][16] ;
  wire \IntegralPosMax_reg_n_0_[3][17] ;
  wire \IntegralPosMax_reg_n_0_[3][18] ;
  wire \IntegralPosMax_reg_n_0_[3][19] ;
  wire \IntegralPosMax_reg_n_0_[3][1] ;
  wire \IntegralPosMax_reg_n_0_[3][20] ;
  wire \IntegralPosMax_reg_n_0_[3][21] ;
  wire \IntegralPosMax_reg_n_0_[3][22] ;
  wire \IntegralPosMax_reg_n_0_[3][23] ;
  wire \IntegralPosMax_reg_n_0_[3][24] ;
  wire \IntegralPosMax_reg_n_0_[3][25] ;
  wire \IntegralPosMax_reg_n_0_[3][26] ;
  wire \IntegralPosMax_reg_n_0_[3][27] ;
  wire \IntegralPosMax_reg_n_0_[3][28] ;
  wire \IntegralPosMax_reg_n_0_[3][29] ;
  wire \IntegralPosMax_reg_n_0_[3][2] ;
  wire \IntegralPosMax_reg_n_0_[3][30] ;
  wire \IntegralPosMax_reg_n_0_[3][31] ;
  wire \IntegralPosMax_reg_n_0_[3][3] ;
  wire \IntegralPosMax_reg_n_0_[3][4] ;
  wire \IntegralPosMax_reg_n_0_[3][5] ;
  wire \IntegralPosMax_reg_n_0_[3][6] ;
  wire \IntegralPosMax_reg_n_0_[3][7] ;
  wire \IntegralPosMax_reg_n_0_[3][8] ;
  wire \IntegralPosMax_reg_n_0_[3][9] ;
  wire Kd;
  wire \Kd_reg_n_0_[0][0] ;
  wire \Kd_reg_n_0_[0][10] ;
  wire \Kd_reg_n_0_[0][11] ;
  wire \Kd_reg_n_0_[0][12] ;
  wire \Kd_reg_n_0_[0][13] ;
  wire \Kd_reg_n_0_[0][14] ;
  wire \Kd_reg_n_0_[0][15] ;
  wire \Kd_reg_n_0_[0][16] ;
  wire \Kd_reg_n_0_[0][17] ;
  wire \Kd_reg_n_0_[0][18] ;
  wire \Kd_reg_n_0_[0][19] ;
  wire \Kd_reg_n_0_[0][1] ;
  wire \Kd_reg_n_0_[0][20] ;
  wire \Kd_reg_n_0_[0][21] ;
  wire \Kd_reg_n_0_[0][22] ;
  wire \Kd_reg_n_0_[0][23] ;
  wire \Kd_reg_n_0_[0][24] ;
  wire \Kd_reg_n_0_[0][25] ;
  wire \Kd_reg_n_0_[0][26] ;
  wire \Kd_reg_n_0_[0][27] ;
  wire \Kd_reg_n_0_[0][28] ;
  wire \Kd_reg_n_0_[0][29] ;
  wire \Kd_reg_n_0_[0][2] ;
  wire \Kd_reg_n_0_[0][30] ;
  wire \Kd_reg_n_0_[0][31] ;
  wire \Kd_reg_n_0_[0][3] ;
  wire \Kd_reg_n_0_[0][4] ;
  wire \Kd_reg_n_0_[0][5] ;
  wire \Kd_reg_n_0_[0][6] ;
  wire \Kd_reg_n_0_[0][7] ;
  wire \Kd_reg_n_0_[0][8] ;
  wire \Kd_reg_n_0_[0][9] ;
  wire \Kd_reg_n_0_[1][0] ;
  wire \Kd_reg_n_0_[1][10] ;
  wire \Kd_reg_n_0_[1][11] ;
  wire \Kd_reg_n_0_[1][12] ;
  wire \Kd_reg_n_0_[1][13] ;
  wire \Kd_reg_n_0_[1][14] ;
  wire \Kd_reg_n_0_[1][15] ;
  wire \Kd_reg_n_0_[1][16] ;
  wire \Kd_reg_n_0_[1][17] ;
  wire \Kd_reg_n_0_[1][18] ;
  wire \Kd_reg_n_0_[1][19] ;
  wire \Kd_reg_n_0_[1][1] ;
  wire \Kd_reg_n_0_[1][20] ;
  wire \Kd_reg_n_0_[1][21] ;
  wire \Kd_reg_n_0_[1][22] ;
  wire \Kd_reg_n_0_[1][23] ;
  wire \Kd_reg_n_0_[1][24] ;
  wire \Kd_reg_n_0_[1][25] ;
  wire \Kd_reg_n_0_[1][26] ;
  wire \Kd_reg_n_0_[1][27] ;
  wire \Kd_reg_n_0_[1][28] ;
  wire \Kd_reg_n_0_[1][29] ;
  wire \Kd_reg_n_0_[1][2] ;
  wire \Kd_reg_n_0_[1][30] ;
  wire \Kd_reg_n_0_[1][31] ;
  wire \Kd_reg_n_0_[1][3] ;
  wire \Kd_reg_n_0_[1][4] ;
  wire \Kd_reg_n_0_[1][5] ;
  wire \Kd_reg_n_0_[1][6] ;
  wire \Kd_reg_n_0_[1][7] ;
  wire \Kd_reg_n_0_[1][8] ;
  wire \Kd_reg_n_0_[1][9] ;
  wire \Kd_reg_n_0_[2][0] ;
  wire \Kd_reg_n_0_[2][10] ;
  wire \Kd_reg_n_0_[2][11] ;
  wire \Kd_reg_n_0_[2][12] ;
  wire \Kd_reg_n_0_[2][13] ;
  wire \Kd_reg_n_0_[2][14] ;
  wire \Kd_reg_n_0_[2][15] ;
  wire \Kd_reg_n_0_[2][16] ;
  wire \Kd_reg_n_0_[2][17] ;
  wire \Kd_reg_n_0_[2][18] ;
  wire \Kd_reg_n_0_[2][19] ;
  wire \Kd_reg_n_0_[2][1] ;
  wire \Kd_reg_n_0_[2][20] ;
  wire \Kd_reg_n_0_[2][21] ;
  wire \Kd_reg_n_0_[2][22] ;
  wire \Kd_reg_n_0_[2][23] ;
  wire \Kd_reg_n_0_[2][24] ;
  wire \Kd_reg_n_0_[2][25] ;
  wire \Kd_reg_n_0_[2][26] ;
  wire \Kd_reg_n_0_[2][27] ;
  wire \Kd_reg_n_0_[2][28] ;
  wire \Kd_reg_n_0_[2][29] ;
  wire \Kd_reg_n_0_[2][2] ;
  wire \Kd_reg_n_0_[2][30] ;
  wire \Kd_reg_n_0_[2][31] ;
  wire \Kd_reg_n_0_[2][3] ;
  wire \Kd_reg_n_0_[2][4] ;
  wire \Kd_reg_n_0_[2][5] ;
  wire \Kd_reg_n_0_[2][6] ;
  wire \Kd_reg_n_0_[2][7] ;
  wire \Kd_reg_n_0_[2][8] ;
  wire \Kd_reg_n_0_[2][9] ;
  wire \Kd_reg_n_0_[3][0] ;
  wire \Kd_reg_n_0_[3][10] ;
  wire \Kd_reg_n_0_[3][11] ;
  wire \Kd_reg_n_0_[3][12] ;
  wire \Kd_reg_n_0_[3][13] ;
  wire \Kd_reg_n_0_[3][14] ;
  wire \Kd_reg_n_0_[3][15] ;
  wire \Kd_reg_n_0_[3][16] ;
  wire \Kd_reg_n_0_[3][17] ;
  wire \Kd_reg_n_0_[3][18] ;
  wire \Kd_reg_n_0_[3][19] ;
  wire \Kd_reg_n_0_[3][1] ;
  wire \Kd_reg_n_0_[3][20] ;
  wire \Kd_reg_n_0_[3][21] ;
  wire \Kd_reg_n_0_[3][22] ;
  wire \Kd_reg_n_0_[3][23] ;
  wire \Kd_reg_n_0_[3][24] ;
  wire \Kd_reg_n_0_[3][25] ;
  wire \Kd_reg_n_0_[3][26] ;
  wire \Kd_reg_n_0_[3][27] ;
  wire \Kd_reg_n_0_[3][28] ;
  wire \Kd_reg_n_0_[3][29] ;
  wire \Kd_reg_n_0_[3][2] ;
  wire \Kd_reg_n_0_[3][30] ;
  wire \Kd_reg_n_0_[3][31] ;
  wire \Kd_reg_n_0_[3][3] ;
  wire \Kd_reg_n_0_[3][4] ;
  wire \Kd_reg_n_0_[3][5] ;
  wire \Kd_reg_n_0_[3][6] ;
  wire \Kd_reg_n_0_[3][7] ;
  wire \Kd_reg_n_0_[3][8] ;
  wire \Kd_reg_n_0_[3][9] ;
  wire Ki;
  wire \Ki[0][31]_i_1_n_0 ;
  wire \Ki[0][31]_i_2_n_0 ;
  wire \Ki[1][31]_i_1_n_0 ;
  wire \Ki[2][31]_i_1_n_0 ;
  wire \Ki_reg_n_0_[0][0] ;
  wire \Ki_reg_n_0_[0][10] ;
  wire \Ki_reg_n_0_[0][11] ;
  wire \Ki_reg_n_0_[0][12] ;
  wire \Ki_reg_n_0_[0][13] ;
  wire \Ki_reg_n_0_[0][14] ;
  wire \Ki_reg_n_0_[0][15] ;
  wire \Ki_reg_n_0_[0][16] ;
  wire \Ki_reg_n_0_[0][17] ;
  wire \Ki_reg_n_0_[0][18] ;
  wire \Ki_reg_n_0_[0][19] ;
  wire \Ki_reg_n_0_[0][1] ;
  wire \Ki_reg_n_0_[0][20] ;
  wire \Ki_reg_n_0_[0][21] ;
  wire \Ki_reg_n_0_[0][22] ;
  wire \Ki_reg_n_0_[0][23] ;
  wire \Ki_reg_n_0_[0][24] ;
  wire \Ki_reg_n_0_[0][25] ;
  wire \Ki_reg_n_0_[0][26] ;
  wire \Ki_reg_n_0_[0][27] ;
  wire \Ki_reg_n_0_[0][28] ;
  wire \Ki_reg_n_0_[0][29] ;
  wire \Ki_reg_n_0_[0][2] ;
  wire \Ki_reg_n_0_[0][30] ;
  wire \Ki_reg_n_0_[0][31] ;
  wire \Ki_reg_n_0_[0][3] ;
  wire \Ki_reg_n_0_[0][4] ;
  wire \Ki_reg_n_0_[0][5] ;
  wire \Ki_reg_n_0_[0][6] ;
  wire \Ki_reg_n_0_[0][7] ;
  wire \Ki_reg_n_0_[0][8] ;
  wire \Ki_reg_n_0_[0][9] ;
  wire \Ki_reg_n_0_[1][0] ;
  wire \Ki_reg_n_0_[1][10] ;
  wire \Ki_reg_n_0_[1][11] ;
  wire \Ki_reg_n_0_[1][12] ;
  wire \Ki_reg_n_0_[1][13] ;
  wire \Ki_reg_n_0_[1][14] ;
  wire \Ki_reg_n_0_[1][15] ;
  wire \Ki_reg_n_0_[1][16] ;
  wire \Ki_reg_n_0_[1][17] ;
  wire \Ki_reg_n_0_[1][18] ;
  wire \Ki_reg_n_0_[1][19] ;
  wire \Ki_reg_n_0_[1][1] ;
  wire \Ki_reg_n_0_[1][20] ;
  wire \Ki_reg_n_0_[1][21] ;
  wire \Ki_reg_n_0_[1][22] ;
  wire \Ki_reg_n_0_[1][23] ;
  wire \Ki_reg_n_0_[1][24] ;
  wire \Ki_reg_n_0_[1][25] ;
  wire \Ki_reg_n_0_[1][26] ;
  wire \Ki_reg_n_0_[1][27] ;
  wire \Ki_reg_n_0_[1][28] ;
  wire \Ki_reg_n_0_[1][29] ;
  wire \Ki_reg_n_0_[1][2] ;
  wire \Ki_reg_n_0_[1][30] ;
  wire \Ki_reg_n_0_[1][31] ;
  wire \Ki_reg_n_0_[1][3] ;
  wire \Ki_reg_n_0_[1][4] ;
  wire \Ki_reg_n_0_[1][5] ;
  wire \Ki_reg_n_0_[1][6] ;
  wire \Ki_reg_n_0_[1][7] ;
  wire \Ki_reg_n_0_[1][8] ;
  wire \Ki_reg_n_0_[1][9] ;
  wire \Ki_reg_n_0_[2][0] ;
  wire \Ki_reg_n_0_[2][10] ;
  wire \Ki_reg_n_0_[2][11] ;
  wire \Ki_reg_n_0_[2][12] ;
  wire \Ki_reg_n_0_[2][13] ;
  wire \Ki_reg_n_0_[2][14] ;
  wire \Ki_reg_n_0_[2][15] ;
  wire \Ki_reg_n_0_[2][16] ;
  wire \Ki_reg_n_0_[2][17] ;
  wire \Ki_reg_n_0_[2][18] ;
  wire \Ki_reg_n_0_[2][19] ;
  wire \Ki_reg_n_0_[2][1] ;
  wire \Ki_reg_n_0_[2][20] ;
  wire \Ki_reg_n_0_[2][21] ;
  wire \Ki_reg_n_0_[2][22] ;
  wire \Ki_reg_n_0_[2][23] ;
  wire \Ki_reg_n_0_[2][24] ;
  wire \Ki_reg_n_0_[2][25] ;
  wire \Ki_reg_n_0_[2][26] ;
  wire \Ki_reg_n_0_[2][27] ;
  wire \Ki_reg_n_0_[2][28] ;
  wire \Ki_reg_n_0_[2][29] ;
  wire \Ki_reg_n_0_[2][2] ;
  wire \Ki_reg_n_0_[2][30] ;
  wire \Ki_reg_n_0_[2][31] ;
  wire \Ki_reg_n_0_[2][3] ;
  wire \Ki_reg_n_0_[2][4] ;
  wire \Ki_reg_n_0_[2][5] ;
  wire \Ki_reg_n_0_[2][6] ;
  wire \Ki_reg_n_0_[2][7] ;
  wire \Ki_reg_n_0_[2][8] ;
  wire \Ki_reg_n_0_[2][9] ;
  wire \Ki_reg_n_0_[3][0] ;
  wire \Ki_reg_n_0_[3][10] ;
  wire \Ki_reg_n_0_[3][11] ;
  wire \Ki_reg_n_0_[3][12] ;
  wire \Ki_reg_n_0_[3][13] ;
  wire \Ki_reg_n_0_[3][14] ;
  wire \Ki_reg_n_0_[3][15] ;
  wire \Ki_reg_n_0_[3][16] ;
  wire \Ki_reg_n_0_[3][17] ;
  wire \Ki_reg_n_0_[3][18] ;
  wire \Ki_reg_n_0_[3][19] ;
  wire \Ki_reg_n_0_[3][1] ;
  wire \Ki_reg_n_0_[3][20] ;
  wire \Ki_reg_n_0_[3][21] ;
  wire \Ki_reg_n_0_[3][22] ;
  wire \Ki_reg_n_0_[3][23] ;
  wire \Ki_reg_n_0_[3][24] ;
  wire \Ki_reg_n_0_[3][25] ;
  wire \Ki_reg_n_0_[3][26] ;
  wire \Ki_reg_n_0_[3][27] ;
  wire \Ki_reg_n_0_[3][28] ;
  wire \Ki_reg_n_0_[3][29] ;
  wire \Ki_reg_n_0_[3][2] ;
  wire \Ki_reg_n_0_[3][30] ;
  wire \Ki_reg_n_0_[3][31] ;
  wire \Ki_reg_n_0_[3][3] ;
  wire \Ki_reg_n_0_[3][4] ;
  wire \Ki_reg_n_0_[3][5] ;
  wire \Ki_reg_n_0_[3][6] ;
  wire \Ki_reg_n_0_[3][7] ;
  wire \Ki_reg_n_0_[3][8] ;
  wire \Ki_reg_n_0_[3][9] ;
  wire Kp;
  wire \Kp_reg_n_0_[0][0] ;
  wire \Kp_reg_n_0_[0][10] ;
  wire \Kp_reg_n_0_[0][11] ;
  wire \Kp_reg_n_0_[0][12] ;
  wire \Kp_reg_n_0_[0][13] ;
  wire \Kp_reg_n_0_[0][14] ;
  wire \Kp_reg_n_0_[0][15] ;
  wire \Kp_reg_n_0_[0][16] ;
  wire \Kp_reg_n_0_[0][17] ;
  wire \Kp_reg_n_0_[0][18] ;
  wire \Kp_reg_n_0_[0][19] ;
  wire \Kp_reg_n_0_[0][1] ;
  wire \Kp_reg_n_0_[0][20] ;
  wire \Kp_reg_n_0_[0][21] ;
  wire \Kp_reg_n_0_[0][22] ;
  wire \Kp_reg_n_0_[0][23] ;
  wire \Kp_reg_n_0_[0][24] ;
  wire \Kp_reg_n_0_[0][25] ;
  wire \Kp_reg_n_0_[0][26] ;
  wire \Kp_reg_n_0_[0][27] ;
  wire \Kp_reg_n_0_[0][28] ;
  wire \Kp_reg_n_0_[0][29] ;
  wire \Kp_reg_n_0_[0][2] ;
  wire \Kp_reg_n_0_[0][30] ;
  wire \Kp_reg_n_0_[0][31] ;
  wire \Kp_reg_n_0_[0][3] ;
  wire \Kp_reg_n_0_[0][4] ;
  wire \Kp_reg_n_0_[0][5] ;
  wire \Kp_reg_n_0_[0][6] ;
  wire \Kp_reg_n_0_[0][7] ;
  wire \Kp_reg_n_0_[0][8] ;
  wire \Kp_reg_n_0_[0][9] ;
  wire \Kp_reg_n_0_[1][0] ;
  wire \Kp_reg_n_0_[1][10] ;
  wire \Kp_reg_n_0_[1][11] ;
  wire \Kp_reg_n_0_[1][12] ;
  wire \Kp_reg_n_0_[1][13] ;
  wire \Kp_reg_n_0_[1][14] ;
  wire \Kp_reg_n_0_[1][15] ;
  wire \Kp_reg_n_0_[1][16] ;
  wire \Kp_reg_n_0_[1][17] ;
  wire \Kp_reg_n_0_[1][18] ;
  wire \Kp_reg_n_0_[1][19] ;
  wire \Kp_reg_n_0_[1][1] ;
  wire \Kp_reg_n_0_[1][20] ;
  wire \Kp_reg_n_0_[1][21] ;
  wire \Kp_reg_n_0_[1][22] ;
  wire \Kp_reg_n_0_[1][23] ;
  wire \Kp_reg_n_0_[1][24] ;
  wire \Kp_reg_n_0_[1][25] ;
  wire \Kp_reg_n_0_[1][26] ;
  wire \Kp_reg_n_0_[1][27] ;
  wire \Kp_reg_n_0_[1][28] ;
  wire \Kp_reg_n_0_[1][29] ;
  wire \Kp_reg_n_0_[1][2] ;
  wire \Kp_reg_n_0_[1][30] ;
  wire \Kp_reg_n_0_[1][31] ;
  wire \Kp_reg_n_0_[1][3] ;
  wire \Kp_reg_n_0_[1][4] ;
  wire \Kp_reg_n_0_[1][5] ;
  wire \Kp_reg_n_0_[1][6] ;
  wire \Kp_reg_n_0_[1][7] ;
  wire \Kp_reg_n_0_[1][8] ;
  wire \Kp_reg_n_0_[1][9] ;
  wire \Kp_reg_n_0_[2][0] ;
  wire \Kp_reg_n_0_[2][10] ;
  wire \Kp_reg_n_0_[2][11] ;
  wire \Kp_reg_n_0_[2][12] ;
  wire \Kp_reg_n_0_[2][13] ;
  wire \Kp_reg_n_0_[2][14] ;
  wire \Kp_reg_n_0_[2][15] ;
  wire \Kp_reg_n_0_[2][16] ;
  wire \Kp_reg_n_0_[2][17] ;
  wire \Kp_reg_n_0_[2][18] ;
  wire \Kp_reg_n_0_[2][19] ;
  wire \Kp_reg_n_0_[2][1] ;
  wire \Kp_reg_n_0_[2][20] ;
  wire \Kp_reg_n_0_[2][21] ;
  wire \Kp_reg_n_0_[2][22] ;
  wire \Kp_reg_n_0_[2][23] ;
  wire \Kp_reg_n_0_[2][24] ;
  wire \Kp_reg_n_0_[2][25] ;
  wire \Kp_reg_n_0_[2][26] ;
  wire \Kp_reg_n_0_[2][27] ;
  wire \Kp_reg_n_0_[2][28] ;
  wire \Kp_reg_n_0_[2][29] ;
  wire \Kp_reg_n_0_[2][2] ;
  wire \Kp_reg_n_0_[2][30] ;
  wire \Kp_reg_n_0_[2][31] ;
  wire \Kp_reg_n_0_[2][3] ;
  wire \Kp_reg_n_0_[2][4] ;
  wire \Kp_reg_n_0_[2][5] ;
  wire \Kp_reg_n_0_[2][6] ;
  wire \Kp_reg_n_0_[2][7] ;
  wire \Kp_reg_n_0_[2][8] ;
  wire \Kp_reg_n_0_[2][9] ;
  wire \Kp_reg_n_0_[3][0] ;
  wire \Kp_reg_n_0_[3][10] ;
  wire \Kp_reg_n_0_[3][11] ;
  wire \Kp_reg_n_0_[3][12] ;
  wire \Kp_reg_n_0_[3][13] ;
  wire \Kp_reg_n_0_[3][14] ;
  wire \Kp_reg_n_0_[3][15] ;
  wire \Kp_reg_n_0_[3][16] ;
  wire \Kp_reg_n_0_[3][17] ;
  wire \Kp_reg_n_0_[3][18] ;
  wire \Kp_reg_n_0_[3][19] ;
  wire \Kp_reg_n_0_[3][1] ;
  wire \Kp_reg_n_0_[3][20] ;
  wire \Kp_reg_n_0_[3][21] ;
  wire \Kp_reg_n_0_[3][22] ;
  wire \Kp_reg_n_0_[3][23] ;
  wire \Kp_reg_n_0_[3][24] ;
  wire \Kp_reg_n_0_[3][25] ;
  wire \Kp_reg_n_0_[3][26] ;
  wire \Kp_reg_n_0_[3][27] ;
  wire \Kp_reg_n_0_[3][28] ;
  wire \Kp_reg_n_0_[3][29] ;
  wire \Kp_reg_n_0_[3][2] ;
  wire \Kp_reg_n_0_[3][30] ;
  wire \Kp_reg_n_0_[3][31] ;
  wire \Kp_reg_n_0_[3][3] ;
  wire \Kp_reg_n_0_[3][4] ;
  wire \Kp_reg_n_0_[3][5] ;
  wire \Kp_reg_n_0_[3][6] ;
  wire \Kp_reg_n_0_[3][7] ;
  wire \Kp_reg_n_0_[3][8] ;
  wire \Kp_reg_n_0_[3][9] ;
  wire [1:15]Word;
  wire [25:0]actual_update_frequency;
  wire \actual_update_frequency[0]_i_10_n_0 ;
  wire \actual_update_frequency[0]_i_11_n_0 ;
  wire \actual_update_frequency[0]_i_12_n_0 ;
  wire \actual_update_frequency[0]_i_13_n_0 ;
  wire \actual_update_frequency[0]_i_15_n_0 ;
  wire \actual_update_frequency[0]_i_16_n_0 ;
  wire \actual_update_frequency[0]_i_17_n_0 ;
  wire \actual_update_frequency[0]_i_18_n_0 ;
  wire \actual_update_frequency[0]_i_20_n_0 ;
  wire \actual_update_frequency[0]_i_21_n_0 ;
  wire \actual_update_frequency[0]_i_22_n_0 ;
  wire \actual_update_frequency[0]_i_23_n_0 ;
  wire \actual_update_frequency[0]_i_25_n_0 ;
  wire \actual_update_frequency[0]_i_26_n_0 ;
  wire \actual_update_frequency[0]_i_27_n_0 ;
  wire \actual_update_frequency[0]_i_28_n_0 ;
  wire \actual_update_frequency[0]_i_30_n_0 ;
  wire \actual_update_frequency[0]_i_31_n_0 ;
  wire \actual_update_frequency[0]_i_32_n_0 ;
  wire \actual_update_frequency[0]_i_33_n_0 ;
  wire \actual_update_frequency[0]_i_35_n_0 ;
  wire \actual_update_frequency[0]_i_36_n_0 ;
  wire \actual_update_frequency[0]_i_37_n_0 ;
  wire \actual_update_frequency[0]_i_38_n_0 ;
  wire \actual_update_frequency[0]_i_39_n_0 ;
  wire \actual_update_frequency[0]_i_3_n_0 ;
  wire \actual_update_frequency[0]_i_40_n_0 ;
  wire \actual_update_frequency[0]_i_41_n_0 ;
  wire \actual_update_frequency[0]_i_42_n_0 ;
  wire \actual_update_frequency[0]_i_43_n_0 ;
  wire \actual_update_frequency[0]_i_5_n_0 ;
  wire \actual_update_frequency[0]_i_6_n_0 ;
  wire \actual_update_frequency[0]_i_7_n_0 ;
  wire \actual_update_frequency[0]_i_8_n_0 ;
  wire \actual_update_frequency[10]_i_11_n_0 ;
  wire \actual_update_frequency[10]_i_12_n_0 ;
  wire \actual_update_frequency[10]_i_13_n_0 ;
  wire \actual_update_frequency[10]_i_14_n_0 ;
  wire \actual_update_frequency[10]_i_16_n_0 ;
  wire \actual_update_frequency[10]_i_17_n_0 ;
  wire \actual_update_frequency[10]_i_18_n_0 ;
  wire \actual_update_frequency[10]_i_19_n_0 ;
  wire \actual_update_frequency[10]_i_21_n_0 ;
  wire \actual_update_frequency[10]_i_22_n_0 ;
  wire \actual_update_frequency[10]_i_23_n_0 ;
  wire \actual_update_frequency[10]_i_24_n_0 ;
  wire \actual_update_frequency[10]_i_26_n_0 ;
  wire \actual_update_frequency[10]_i_27_n_0 ;
  wire \actual_update_frequency[10]_i_28_n_0 ;
  wire \actual_update_frequency[10]_i_29_n_0 ;
  wire \actual_update_frequency[10]_i_31_n_0 ;
  wire \actual_update_frequency[10]_i_32_n_0 ;
  wire \actual_update_frequency[10]_i_33_n_0 ;
  wire \actual_update_frequency[10]_i_34_n_0 ;
  wire \actual_update_frequency[10]_i_36_n_0 ;
  wire \actual_update_frequency[10]_i_37_n_0 ;
  wire \actual_update_frequency[10]_i_38_n_0 ;
  wire \actual_update_frequency[10]_i_39_n_0 ;
  wire \actual_update_frequency[10]_i_3_n_0 ;
  wire \actual_update_frequency[10]_i_40_n_0 ;
  wire \actual_update_frequency[10]_i_41_n_0 ;
  wire \actual_update_frequency[10]_i_42_n_0 ;
  wire \actual_update_frequency[10]_i_43_n_0 ;
  wire \actual_update_frequency[10]_i_4_n_0 ;
  wire \actual_update_frequency[10]_i_6_n_0 ;
  wire \actual_update_frequency[10]_i_7_n_0 ;
  wire \actual_update_frequency[10]_i_8_n_0 ;
  wire \actual_update_frequency[10]_i_9_n_0 ;
  wire \actual_update_frequency[11]_i_11_n_0 ;
  wire \actual_update_frequency[11]_i_12_n_0 ;
  wire \actual_update_frequency[11]_i_13_n_0 ;
  wire \actual_update_frequency[11]_i_14_n_0 ;
  wire \actual_update_frequency[11]_i_16_n_0 ;
  wire \actual_update_frequency[11]_i_17_n_0 ;
  wire \actual_update_frequency[11]_i_18_n_0 ;
  wire \actual_update_frequency[11]_i_19_n_0 ;
  wire \actual_update_frequency[11]_i_21_n_0 ;
  wire \actual_update_frequency[11]_i_22_n_0 ;
  wire \actual_update_frequency[11]_i_23_n_0 ;
  wire \actual_update_frequency[11]_i_24_n_0 ;
  wire \actual_update_frequency[11]_i_26_n_0 ;
  wire \actual_update_frequency[11]_i_27_n_0 ;
  wire \actual_update_frequency[11]_i_28_n_0 ;
  wire \actual_update_frequency[11]_i_29_n_0 ;
  wire \actual_update_frequency[11]_i_31_n_0 ;
  wire \actual_update_frequency[11]_i_32_n_0 ;
  wire \actual_update_frequency[11]_i_33_n_0 ;
  wire \actual_update_frequency[11]_i_34_n_0 ;
  wire \actual_update_frequency[11]_i_36_n_0 ;
  wire \actual_update_frequency[11]_i_37_n_0 ;
  wire \actual_update_frequency[11]_i_38_n_0 ;
  wire \actual_update_frequency[11]_i_39_n_0 ;
  wire \actual_update_frequency[11]_i_3_n_0 ;
  wire \actual_update_frequency[11]_i_40_n_0 ;
  wire \actual_update_frequency[11]_i_41_n_0 ;
  wire \actual_update_frequency[11]_i_42_n_0 ;
  wire \actual_update_frequency[11]_i_43_n_0 ;
  wire \actual_update_frequency[11]_i_4_n_0 ;
  wire \actual_update_frequency[11]_i_6_n_0 ;
  wire \actual_update_frequency[11]_i_7_n_0 ;
  wire \actual_update_frequency[11]_i_8_n_0 ;
  wire \actual_update_frequency[11]_i_9_n_0 ;
  wire \actual_update_frequency[12]_i_11_n_0 ;
  wire \actual_update_frequency[12]_i_12_n_0 ;
  wire \actual_update_frequency[12]_i_13_n_0 ;
  wire \actual_update_frequency[12]_i_14_n_0 ;
  wire \actual_update_frequency[12]_i_16_n_0 ;
  wire \actual_update_frequency[12]_i_17_n_0 ;
  wire \actual_update_frequency[12]_i_18_n_0 ;
  wire \actual_update_frequency[12]_i_19_n_0 ;
  wire \actual_update_frequency[12]_i_21_n_0 ;
  wire \actual_update_frequency[12]_i_22_n_0 ;
  wire \actual_update_frequency[12]_i_23_n_0 ;
  wire \actual_update_frequency[12]_i_24_n_0 ;
  wire \actual_update_frequency[12]_i_26_n_0 ;
  wire \actual_update_frequency[12]_i_27_n_0 ;
  wire \actual_update_frequency[12]_i_28_n_0 ;
  wire \actual_update_frequency[12]_i_29_n_0 ;
  wire \actual_update_frequency[12]_i_31_n_0 ;
  wire \actual_update_frequency[12]_i_32_n_0 ;
  wire \actual_update_frequency[12]_i_33_n_0 ;
  wire \actual_update_frequency[12]_i_34_n_0 ;
  wire \actual_update_frequency[12]_i_36_n_0 ;
  wire \actual_update_frequency[12]_i_37_n_0 ;
  wire \actual_update_frequency[12]_i_38_n_0 ;
  wire \actual_update_frequency[12]_i_39_n_0 ;
  wire \actual_update_frequency[12]_i_3_n_0 ;
  wire \actual_update_frequency[12]_i_40_n_0 ;
  wire \actual_update_frequency[12]_i_41_n_0 ;
  wire \actual_update_frequency[12]_i_42_n_0 ;
  wire \actual_update_frequency[12]_i_4_n_0 ;
  wire \actual_update_frequency[12]_i_6_n_0 ;
  wire \actual_update_frequency[12]_i_7_n_0 ;
  wire \actual_update_frequency[12]_i_8_n_0 ;
  wire \actual_update_frequency[12]_i_9_n_0 ;
  wire \actual_update_frequency[13]_i_11_n_0 ;
  wire \actual_update_frequency[13]_i_12_n_0 ;
  wire \actual_update_frequency[13]_i_13_n_0 ;
  wire \actual_update_frequency[13]_i_14_n_0 ;
  wire \actual_update_frequency[13]_i_16_n_0 ;
  wire \actual_update_frequency[13]_i_17_n_0 ;
  wire \actual_update_frequency[13]_i_18_n_0 ;
  wire \actual_update_frequency[13]_i_19_n_0 ;
  wire \actual_update_frequency[13]_i_21_n_0 ;
  wire \actual_update_frequency[13]_i_22_n_0 ;
  wire \actual_update_frequency[13]_i_23_n_0 ;
  wire \actual_update_frequency[13]_i_24_n_0 ;
  wire \actual_update_frequency[13]_i_26_n_0 ;
  wire \actual_update_frequency[13]_i_27_n_0 ;
  wire \actual_update_frequency[13]_i_28_n_0 ;
  wire \actual_update_frequency[13]_i_29_n_0 ;
  wire \actual_update_frequency[13]_i_31_n_0 ;
  wire \actual_update_frequency[13]_i_32_n_0 ;
  wire \actual_update_frequency[13]_i_33_n_0 ;
  wire \actual_update_frequency[13]_i_34_n_0 ;
  wire \actual_update_frequency[13]_i_36_n_0 ;
  wire \actual_update_frequency[13]_i_37_n_0 ;
  wire \actual_update_frequency[13]_i_38_n_0 ;
  wire \actual_update_frequency[13]_i_39_n_0 ;
  wire \actual_update_frequency[13]_i_3_n_0 ;
  wire \actual_update_frequency[13]_i_40_n_0 ;
  wire \actual_update_frequency[13]_i_41_n_0 ;
  wire \actual_update_frequency[13]_i_42_n_0 ;
  wire \actual_update_frequency[13]_i_4_n_0 ;
  wire \actual_update_frequency[13]_i_6_n_0 ;
  wire \actual_update_frequency[13]_i_7_n_0 ;
  wire \actual_update_frequency[13]_i_8_n_0 ;
  wire \actual_update_frequency[13]_i_9_n_0 ;
  wire \actual_update_frequency[14]_i_11_n_0 ;
  wire \actual_update_frequency[14]_i_12_n_0 ;
  wire \actual_update_frequency[14]_i_13_n_0 ;
  wire \actual_update_frequency[14]_i_14_n_0 ;
  wire \actual_update_frequency[14]_i_16_n_0 ;
  wire \actual_update_frequency[14]_i_17_n_0 ;
  wire \actual_update_frequency[14]_i_18_n_0 ;
  wire \actual_update_frequency[14]_i_19_n_0 ;
  wire \actual_update_frequency[14]_i_21_n_0 ;
  wire \actual_update_frequency[14]_i_22_n_0 ;
  wire \actual_update_frequency[14]_i_23_n_0 ;
  wire \actual_update_frequency[14]_i_24_n_0 ;
  wire \actual_update_frequency[14]_i_26_n_0 ;
  wire \actual_update_frequency[14]_i_27_n_0 ;
  wire \actual_update_frequency[14]_i_28_n_0 ;
  wire \actual_update_frequency[14]_i_29_n_0 ;
  wire \actual_update_frequency[14]_i_31_n_0 ;
  wire \actual_update_frequency[14]_i_32_n_0 ;
  wire \actual_update_frequency[14]_i_33_n_0 ;
  wire \actual_update_frequency[14]_i_34_n_0 ;
  wire \actual_update_frequency[14]_i_36_n_0 ;
  wire \actual_update_frequency[14]_i_37_n_0 ;
  wire \actual_update_frequency[14]_i_38_n_0 ;
  wire \actual_update_frequency[14]_i_39_n_0 ;
  wire \actual_update_frequency[14]_i_3_n_0 ;
  wire \actual_update_frequency[14]_i_40_n_0 ;
  wire \actual_update_frequency[14]_i_41_n_0 ;
  wire \actual_update_frequency[14]_i_42_n_0 ;
  wire \actual_update_frequency[14]_i_4_n_0 ;
  wire \actual_update_frequency[14]_i_6_n_0 ;
  wire \actual_update_frequency[14]_i_7_n_0 ;
  wire \actual_update_frequency[14]_i_8_n_0 ;
  wire \actual_update_frequency[14]_i_9_n_0 ;
  wire \actual_update_frequency[15]_i_11_n_0 ;
  wire \actual_update_frequency[15]_i_12_n_0 ;
  wire \actual_update_frequency[15]_i_13_n_0 ;
  wire \actual_update_frequency[15]_i_14_n_0 ;
  wire \actual_update_frequency[15]_i_16_n_0 ;
  wire \actual_update_frequency[15]_i_17_n_0 ;
  wire \actual_update_frequency[15]_i_18_n_0 ;
  wire \actual_update_frequency[15]_i_19_n_0 ;
  wire \actual_update_frequency[15]_i_21_n_0 ;
  wire \actual_update_frequency[15]_i_22_n_0 ;
  wire \actual_update_frequency[15]_i_23_n_0 ;
  wire \actual_update_frequency[15]_i_24_n_0 ;
  wire \actual_update_frequency[15]_i_26_n_0 ;
  wire \actual_update_frequency[15]_i_27_n_0 ;
  wire \actual_update_frequency[15]_i_28_n_0 ;
  wire \actual_update_frequency[15]_i_29_n_0 ;
  wire \actual_update_frequency[15]_i_31_n_0 ;
  wire \actual_update_frequency[15]_i_32_n_0 ;
  wire \actual_update_frequency[15]_i_33_n_0 ;
  wire \actual_update_frequency[15]_i_34_n_0 ;
  wire \actual_update_frequency[15]_i_36_n_0 ;
  wire \actual_update_frequency[15]_i_37_n_0 ;
  wire \actual_update_frequency[15]_i_38_n_0 ;
  wire \actual_update_frequency[15]_i_39_n_0 ;
  wire \actual_update_frequency[15]_i_3_n_0 ;
  wire \actual_update_frequency[15]_i_40_n_0 ;
  wire \actual_update_frequency[15]_i_41_n_0 ;
  wire \actual_update_frequency[15]_i_42_n_0 ;
  wire \actual_update_frequency[15]_i_4_n_0 ;
  wire \actual_update_frequency[15]_i_6_n_0 ;
  wire \actual_update_frequency[15]_i_7_n_0 ;
  wire \actual_update_frequency[15]_i_8_n_0 ;
  wire \actual_update_frequency[15]_i_9_n_0 ;
  wire \actual_update_frequency[16]_i_11_n_0 ;
  wire \actual_update_frequency[16]_i_12_n_0 ;
  wire \actual_update_frequency[16]_i_13_n_0 ;
  wire \actual_update_frequency[16]_i_14_n_0 ;
  wire \actual_update_frequency[16]_i_16_n_0 ;
  wire \actual_update_frequency[16]_i_17_n_0 ;
  wire \actual_update_frequency[16]_i_18_n_0 ;
  wire \actual_update_frequency[16]_i_19_n_0 ;
  wire \actual_update_frequency[16]_i_21_n_0 ;
  wire \actual_update_frequency[16]_i_22_n_0 ;
  wire \actual_update_frequency[16]_i_23_n_0 ;
  wire \actual_update_frequency[16]_i_24_n_0 ;
  wire \actual_update_frequency[16]_i_26_n_0 ;
  wire \actual_update_frequency[16]_i_27_n_0 ;
  wire \actual_update_frequency[16]_i_28_n_0 ;
  wire \actual_update_frequency[16]_i_29_n_0 ;
  wire \actual_update_frequency[16]_i_31_n_0 ;
  wire \actual_update_frequency[16]_i_32_n_0 ;
  wire \actual_update_frequency[16]_i_33_n_0 ;
  wire \actual_update_frequency[16]_i_34_n_0 ;
  wire \actual_update_frequency[16]_i_36_n_0 ;
  wire \actual_update_frequency[16]_i_37_n_0 ;
  wire \actual_update_frequency[16]_i_38_n_0 ;
  wire \actual_update_frequency[16]_i_39_n_0 ;
  wire \actual_update_frequency[16]_i_3_n_0 ;
  wire \actual_update_frequency[16]_i_40_n_0 ;
  wire \actual_update_frequency[16]_i_41_n_0 ;
  wire \actual_update_frequency[16]_i_42_n_0 ;
  wire \actual_update_frequency[16]_i_43_n_0 ;
  wire \actual_update_frequency[16]_i_4_n_0 ;
  wire \actual_update_frequency[16]_i_6_n_0 ;
  wire \actual_update_frequency[16]_i_7_n_0 ;
  wire \actual_update_frequency[16]_i_8_n_0 ;
  wire \actual_update_frequency[16]_i_9_n_0 ;
  wire \actual_update_frequency[17]_i_11_n_0 ;
  wire \actual_update_frequency[17]_i_12_n_0 ;
  wire \actual_update_frequency[17]_i_13_n_0 ;
  wire \actual_update_frequency[17]_i_14_n_0 ;
  wire \actual_update_frequency[17]_i_16_n_0 ;
  wire \actual_update_frequency[17]_i_17_n_0 ;
  wire \actual_update_frequency[17]_i_18_n_0 ;
  wire \actual_update_frequency[17]_i_19_n_0 ;
  wire \actual_update_frequency[17]_i_21_n_0 ;
  wire \actual_update_frequency[17]_i_22_n_0 ;
  wire \actual_update_frequency[17]_i_23_n_0 ;
  wire \actual_update_frequency[17]_i_24_n_0 ;
  wire \actual_update_frequency[17]_i_26_n_0 ;
  wire \actual_update_frequency[17]_i_27_n_0 ;
  wire \actual_update_frequency[17]_i_28_n_0 ;
  wire \actual_update_frequency[17]_i_29_n_0 ;
  wire \actual_update_frequency[17]_i_31_n_0 ;
  wire \actual_update_frequency[17]_i_32_n_0 ;
  wire \actual_update_frequency[17]_i_33_n_0 ;
  wire \actual_update_frequency[17]_i_34_n_0 ;
  wire \actual_update_frequency[17]_i_36_n_0 ;
  wire \actual_update_frequency[17]_i_37_n_0 ;
  wire \actual_update_frequency[17]_i_38_n_0 ;
  wire \actual_update_frequency[17]_i_39_n_0 ;
  wire \actual_update_frequency[17]_i_3_n_0 ;
  wire \actual_update_frequency[17]_i_40_n_0 ;
  wire \actual_update_frequency[17]_i_41_n_0 ;
  wire \actual_update_frequency[17]_i_42_n_0 ;
  wire \actual_update_frequency[17]_i_4_n_0 ;
  wire \actual_update_frequency[17]_i_6_n_0 ;
  wire \actual_update_frequency[17]_i_7_n_0 ;
  wire \actual_update_frequency[17]_i_8_n_0 ;
  wire \actual_update_frequency[17]_i_9_n_0 ;
  wire \actual_update_frequency[18]_i_11_n_0 ;
  wire \actual_update_frequency[18]_i_12_n_0 ;
  wire \actual_update_frequency[18]_i_13_n_0 ;
  wire \actual_update_frequency[18]_i_14_n_0 ;
  wire \actual_update_frequency[18]_i_16_n_0 ;
  wire \actual_update_frequency[18]_i_17_n_0 ;
  wire \actual_update_frequency[18]_i_18_n_0 ;
  wire \actual_update_frequency[18]_i_19_n_0 ;
  wire \actual_update_frequency[18]_i_21_n_0 ;
  wire \actual_update_frequency[18]_i_22_n_0 ;
  wire \actual_update_frequency[18]_i_23_n_0 ;
  wire \actual_update_frequency[18]_i_24_n_0 ;
  wire \actual_update_frequency[18]_i_26_n_0 ;
  wire \actual_update_frequency[18]_i_27_n_0 ;
  wire \actual_update_frequency[18]_i_28_n_0 ;
  wire \actual_update_frequency[18]_i_29_n_0 ;
  wire \actual_update_frequency[18]_i_31_n_0 ;
  wire \actual_update_frequency[18]_i_32_n_0 ;
  wire \actual_update_frequency[18]_i_33_n_0 ;
  wire \actual_update_frequency[18]_i_34_n_0 ;
  wire \actual_update_frequency[18]_i_36_n_0 ;
  wire \actual_update_frequency[18]_i_37_n_0 ;
  wire \actual_update_frequency[18]_i_38_n_0 ;
  wire \actual_update_frequency[18]_i_39_n_0 ;
  wire \actual_update_frequency[18]_i_3_n_0 ;
  wire \actual_update_frequency[18]_i_40_n_0 ;
  wire \actual_update_frequency[18]_i_41_n_0 ;
  wire \actual_update_frequency[18]_i_42_n_0 ;
  wire \actual_update_frequency[18]_i_43_n_0 ;
  wire \actual_update_frequency[18]_i_4_n_0 ;
  wire \actual_update_frequency[18]_i_6_n_0 ;
  wire \actual_update_frequency[18]_i_7_n_0 ;
  wire \actual_update_frequency[18]_i_8_n_0 ;
  wire \actual_update_frequency[18]_i_9_n_0 ;
  wire \actual_update_frequency[19]_i_11_n_0 ;
  wire \actual_update_frequency[19]_i_12_n_0 ;
  wire \actual_update_frequency[19]_i_13_n_0 ;
  wire \actual_update_frequency[19]_i_14_n_0 ;
  wire \actual_update_frequency[19]_i_16_n_0 ;
  wire \actual_update_frequency[19]_i_17_n_0 ;
  wire \actual_update_frequency[19]_i_18_n_0 ;
  wire \actual_update_frequency[19]_i_19_n_0 ;
  wire \actual_update_frequency[19]_i_21_n_0 ;
  wire \actual_update_frequency[19]_i_22_n_0 ;
  wire \actual_update_frequency[19]_i_23_n_0 ;
  wire \actual_update_frequency[19]_i_24_n_0 ;
  wire \actual_update_frequency[19]_i_26_n_0 ;
  wire \actual_update_frequency[19]_i_27_n_0 ;
  wire \actual_update_frequency[19]_i_28_n_0 ;
  wire \actual_update_frequency[19]_i_29_n_0 ;
  wire \actual_update_frequency[19]_i_31_n_0 ;
  wire \actual_update_frequency[19]_i_32_n_0 ;
  wire \actual_update_frequency[19]_i_33_n_0 ;
  wire \actual_update_frequency[19]_i_34_n_0 ;
  wire \actual_update_frequency[19]_i_36_n_0 ;
  wire \actual_update_frequency[19]_i_37_n_0 ;
  wire \actual_update_frequency[19]_i_38_n_0 ;
  wire \actual_update_frequency[19]_i_39_n_0 ;
  wire \actual_update_frequency[19]_i_3_n_0 ;
  wire \actual_update_frequency[19]_i_40_n_0 ;
  wire \actual_update_frequency[19]_i_41_n_0 ;
  wire \actual_update_frequency[19]_i_42_n_0 ;
  wire \actual_update_frequency[19]_i_4_n_0 ;
  wire \actual_update_frequency[19]_i_6_n_0 ;
  wire \actual_update_frequency[19]_i_7_n_0 ;
  wire \actual_update_frequency[19]_i_8_n_0 ;
  wire \actual_update_frequency[19]_i_9_n_0 ;
  wire \actual_update_frequency[1]_i_11_n_0 ;
  wire \actual_update_frequency[1]_i_12_n_0 ;
  wire \actual_update_frequency[1]_i_13_n_0 ;
  wire \actual_update_frequency[1]_i_14_n_0 ;
  wire \actual_update_frequency[1]_i_16_n_0 ;
  wire \actual_update_frequency[1]_i_17_n_0 ;
  wire \actual_update_frequency[1]_i_18_n_0 ;
  wire \actual_update_frequency[1]_i_19_n_0 ;
  wire \actual_update_frequency[1]_i_21_n_0 ;
  wire \actual_update_frequency[1]_i_22_n_0 ;
  wire \actual_update_frequency[1]_i_23_n_0 ;
  wire \actual_update_frequency[1]_i_24_n_0 ;
  wire \actual_update_frequency[1]_i_26_n_0 ;
  wire \actual_update_frequency[1]_i_27_n_0 ;
  wire \actual_update_frequency[1]_i_28_n_0 ;
  wire \actual_update_frequency[1]_i_29_n_0 ;
  wire \actual_update_frequency[1]_i_31_n_0 ;
  wire \actual_update_frequency[1]_i_32_n_0 ;
  wire \actual_update_frequency[1]_i_33_n_0 ;
  wire \actual_update_frequency[1]_i_34_n_0 ;
  wire \actual_update_frequency[1]_i_36_n_0 ;
  wire \actual_update_frequency[1]_i_37_n_0 ;
  wire \actual_update_frequency[1]_i_38_n_0 ;
  wire \actual_update_frequency[1]_i_39_n_0 ;
  wire \actual_update_frequency[1]_i_3_n_0 ;
  wire \actual_update_frequency[1]_i_40_n_0 ;
  wire \actual_update_frequency[1]_i_41_n_0 ;
  wire \actual_update_frequency[1]_i_42_n_0 ;
  wire \actual_update_frequency[1]_i_43_n_0 ;
  wire \actual_update_frequency[1]_i_4_n_0 ;
  wire \actual_update_frequency[1]_i_6_n_0 ;
  wire \actual_update_frequency[1]_i_7_n_0 ;
  wire \actual_update_frequency[1]_i_8_n_0 ;
  wire \actual_update_frequency[1]_i_9_n_0 ;
  wire \actual_update_frequency[20]_i_11_n_0 ;
  wire \actual_update_frequency[20]_i_12_n_0 ;
  wire \actual_update_frequency[20]_i_13_n_0 ;
  wire \actual_update_frequency[20]_i_14_n_0 ;
  wire \actual_update_frequency[20]_i_16_n_0 ;
  wire \actual_update_frequency[20]_i_17_n_0 ;
  wire \actual_update_frequency[20]_i_18_n_0 ;
  wire \actual_update_frequency[20]_i_19_n_0 ;
  wire \actual_update_frequency[20]_i_21_n_0 ;
  wire \actual_update_frequency[20]_i_22_n_0 ;
  wire \actual_update_frequency[20]_i_23_n_0 ;
  wire \actual_update_frequency[20]_i_24_n_0 ;
  wire \actual_update_frequency[20]_i_26_n_0 ;
  wire \actual_update_frequency[20]_i_27_n_0 ;
  wire \actual_update_frequency[20]_i_28_n_0 ;
  wire \actual_update_frequency[20]_i_29_n_0 ;
  wire \actual_update_frequency[20]_i_31_n_0 ;
  wire \actual_update_frequency[20]_i_32_n_0 ;
  wire \actual_update_frequency[20]_i_33_n_0 ;
  wire \actual_update_frequency[20]_i_34_n_0 ;
  wire \actual_update_frequency[20]_i_36_n_0 ;
  wire \actual_update_frequency[20]_i_37_n_0 ;
  wire \actual_update_frequency[20]_i_38_n_0 ;
  wire \actual_update_frequency[20]_i_39_n_0 ;
  wire \actual_update_frequency[20]_i_3_n_0 ;
  wire \actual_update_frequency[20]_i_40_n_0 ;
  wire \actual_update_frequency[20]_i_41_n_0 ;
  wire \actual_update_frequency[20]_i_42_n_0 ;
  wire \actual_update_frequency[20]_i_4_n_0 ;
  wire \actual_update_frequency[20]_i_6_n_0 ;
  wire \actual_update_frequency[20]_i_7_n_0 ;
  wire \actual_update_frequency[20]_i_8_n_0 ;
  wire \actual_update_frequency[20]_i_9_n_0 ;
  wire \actual_update_frequency[21]_i_11_n_0 ;
  wire \actual_update_frequency[21]_i_12_n_0 ;
  wire \actual_update_frequency[21]_i_13_n_0 ;
  wire \actual_update_frequency[21]_i_14_n_0 ;
  wire \actual_update_frequency[21]_i_16_n_0 ;
  wire \actual_update_frequency[21]_i_17_n_0 ;
  wire \actual_update_frequency[21]_i_18_n_0 ;
  wire \actual_update_frequency[21]_i_19_n_0 ;
  wire \actual_update_frequency[21]_i_21_n_0 ;
  wire \actual_update_frequency[21]_i_22_n_0 ;
  wire \actual_update_frequency[21]_i_23_n_0 ;
  wire \actual_update_frequency[21]_i_24_n_0 ;
  wire \actual_update_frequency[21]_i_26_n_0 ;
  wire \actual_update_frequency[21]_i_27_n_0 ;
  wire \actual_update_frequency[21]_i_28_n_0 ;
  wire \actual_update_frequency[21]_i_29_n_0 ;
  wire \actual_update_frequency[21]_i_31_n_0 ;
  wire \actual_update_frequency[21]_i_32_n_0 ;
  wire \actual_update_frequency[21]_i_33_n_0 ;
  wire \actual_update_frequency[21]_i_34_n_0 ;
  wire \actual_update_frequency[21]_i_36_n_0 ;
  wire \actual_update_frequency[21]_i_37_n_0 ;
  wire \actual_update_frequency[21]_i_38_n_0 ;
  wire \actual_update_frequency[21]_i_39_n_0 ;
  wire \actual_update_frequency[21]_i_3_n_0 ;
  wire \actual_update_frequency[21]_i_40_n_0 ;
  wire \actual_update_frequency[21]_i_41_n_0 ;
  wire \actual_update_frequency[21]_i_42_n_0 ;
  wire \actual_update_frequency[21]_i_4_n_0 ;
  wire \actual_update_frequency[21]_i_6_n_0 ;
  wire \actual_update_frequency[21]_i_7_n_0 ;
  wire \actual_update_frequency[21]_i_8_n_0 ;
  wire \actual_update_frequency[21]_i_9_n_0 ;
  wire \actual_update_frequency[22]_i_11_n_0 ;
  wire \actual_update_frequency[22]_i_12_n_0 ;
  wire \actual_update_frequency[22]_i_13_n_0 ;
  wire \actual_update_frequency[22]_i_14_n_0 ;
  wire \actual_update_frequency[22]_i_16_n_0 ;
  wire \actual_update_frequency[22]_i_17_n_0 ;
  wire \actual_update_frequency[22]_i_18_n_0 ;
  wire \actual_update_frequency[22]_i_19_n_0 ;
  wire \actual_update_frequency[22]_i_21_n_0 ;
  wire \actual_update_frequency[22]_i_22_n_0 ;
  wire \actual_update_frequency[22]_i_23_n_0 ;
  wire \actual_update_frequency[22]_i_24_n_0 ;
  wire \actual_update_frequency[22]_i_26_n_0 ;
  wire \actual_update_frequency[22]_i_27_n_0 ;
  wire \actual_update_frequency[22]_i_28_n_0 ;
  wire \actual_update_frequency[22]_i_29_n_0 ;
  wire \actual_update_frequency[22]_i_31_n_0 ;
  wire \actual_update_frequency[22]_i_32_n_0 ;
  wire \actual_update_frequency[22]_i_33_n_0 ;
  wire \actual_update_frequency[22]_i_34_n_0 ;
  wire \actual_update_frequency[22]_i_36_n_0 ;
  wire \actual_update_frequency[22]_i_37_n_0 ;
  wire \actual_update_frequency[22]_i_38_n_0 ;
  wire \actual_update_frequency[22]_i_39_n_0 ;
  wire \actual_update_frequency[22]_i_3_n_0 ;
  wire \actual_update_frequency[22]_i_40_n_0 ;
  wire \actual_update_frequency[22]_i_41_n_0 ;
  wire \actual_update_frequency[22]_i_42_n_0 ;
  wire \actual_update_frequency[22]_i_4_n_0 ;
  wire \actual_update_frequency[22]_i_6_n_0 ;
  wire \actual_update_frequency[22]_i_7_n_0 ;
  wire \actual_update_frequency[22]_i_8_n_0 ;
  wire \actual_update_frequency[22]_i_9_n_0 ;
  wire \actual_update_frequency[23]_i_11_n_0 ;
  wire \actual_update_frequency[23]_i_12_n_0 ;
  wire \actual_update_frequency[23]_i_13_n_0 ;
  wire \actual_update_frequency[23]_i_14_n_0 ;
  wire \actual_update_frequency[23]_i_16_n_0 ;
  wire \actual_update_frequency[23]_i_17_n_0 ;
  wire \actual_update_frequency[23]_i_18_n_0 ;
  wire \actual_update_frequency[23]_i_19_n_0 ;
  wire \actual_update_frequency[23]_i_21_n_0 ;
  wire \actual_update_frequency[23]_i_22_n_0 ;
  wire \actual_update_frequency[23]_i_23_n_0 ;
  wire \actual_update_frequency[23]_i_24_n_0 ;
  wire \actual_update_frequency[23]_i_26_n_0 ;
  wire \actual_update_frequency[23]_i_27_n_0 ;
  wire \actual_update_frequency[23]_i_28_n_0 ;
  wire \actual_update_frequency[23]_i_29_n_0 ;
  wire \actual_update_frequency[23]_i_31_n_0 ;
  wire \actual_update_frequency[23]_i_32_n_0 ;
  wire \actual_update_frequency[23]_i_33_n_0 ;
  wire \actual_update_frequency[23]_i_34_n_0 ;
  wire \actual_update_frequency[23]_i_36_n_0 ;
  wire \actual_update_frequency[23]_i_37_n_0 ;
  wire \actual_update_frequency[23]_i_38_n_0 ;
  wire \actual_update_frequency[23]_i_39_n_0 ;
  wire \actual_update_frequency[23]_i_3_n_0 ;
  wire \actual_update_frequency[23]_i_40_n_0 ;
  wire \actual_update_frequency[23]_i_41_n_0 ;
  wire \actual_update_frequency[23]_i_42_n_0 ;
  wire \actual_update_frequency[23]_i_4_n_0 ;
  wire \actual_update_frequency[23]_i_6_n_0 ;
  wire \actual_update_frequency[23]_i_7_n_0 ;
  wire \actual_update_frequency[23]_i_8_n_0 ;
  wire \actual_update_frequency[23]_i_9_n_0 ;
  wire \actual_update_frequency[24]_i_11_n_0 ;
  wire \actual_update_frequency[24]_i_12_n_0 ;
  wire \actual_update_frequency[24]_i_13_n_0 ;
  wire \actual_update_frequency[24]_i_14_n_0 ;
  wire \actual_update_frequency[24]_i_16_n_0 ;
  wire \actual_update_frequency[24]_i_17_n_0 ;
  wire \actual_update_frequency[24]_i_18_n_0 ;
  wire \actual_update_frequency[24]_i_19_n_0 ;
  wire \actual_update_frequency[24]_i_21_n_0 ;
  wire \actual_update_frequency[24]_i_22_n_0 ;
  wire \actual_update_frequency[24]_i_23_n_0 ;
  wire \actual_update_frequency[24]_i_24_n_0 ;
  wire \actual_update_frequency[24]_i_26_n_0 ;
  wire \actual_update_frequency[24]_i_27_n_0 ;
  wire \actual_update_frequency[24]_i_28_n_0 ;
  wire \actual_update_frequency[24]_i_29_n_0 ;
  wire \actual_update_frequency[24]_i_31_n_0 ;
  wire \actual_update_frequency[24]_i_32_n_0 ;
  wire \actual_update_frequency[24]_i_33_n_0 ;
  wire \actual_update_frequency[24]_i_34_n_0 ;
  wire \actual_update_frequency[24]_i_36_n_0 ;
  wire \actual_update_frequency[24]_i_37_n_0 ;
  wire \actual_update_frequency[24]_i_38_n_0 ;
  wire \actual_update_frequency[24]_i_39_n_0 ;
  wire \actual_update_frequency[24]_i_3_n_0 ;
  wire \actual_update_frequency[24]_i_40_n_0 ;
  wire \actual_update_frequency[24]_i_41_n_0 ;
  wire \actual_update_frequency[24]_i_42_n_0 ;
  wire \actual_update_frequency[24]_i_43_n_0 ;
  wire \actual_update_frequency[24]_i_4_n_0 ;
  wire \actual_update_frequency[24]_i_6_n_0 ;
  wire \actual_update_frequency[24]_i_7_n_0 ;
  wire \actual_update_frequency[24]_i_8_n_0 ;
  wire \actual_update_frequency[24]_i_9_n_0 ;
  wire \actual_update_frequency[25]_i_10_n_0 ;
  wire \actual_update_frequency[25]_i_11_n_0 ;
  wire \actual_update_frequency[25]_i_12_n_0 ;
  wire \actual_update_frequency[25]_i_13_n_0 ;
  wire \actual_update_frequency[25]_i_15_n_0 ;
  wire \actual_update_frequency[25]_i_16_n_0 ;
  wire \actual_update_frequency[25]_i_17_n_0 ;
  wire \actual_update_frequency[25]_i_18_n_0 ;
  wire \actual_update_frequency[25]_i_19_n_0 ;
  wire \actual_update_frequency[25]_i_20_n_0 ;
  wire \actual_update_frequency[25]_i_21_n_0 ;
  wire \actual_update_frequency[25]_i_22_n_0 ;
  wire \actual_update_frequency[25]_i_24_n_0 ;
  wire \actual_update_frequency[25]_i_25_n_0 ;
  wire \actual_update_frequency[25]_i_26_n_0 ;
  wire \actual_update_frequency[25]_i_27_n_0 ;
  wire \actual_update_frequency[25]_i_28_n_0 ;
  wire \actual_update_frequency[25]_i_29_n_0 ;
  wire \actual_update_frequency[25]_i_30_n_0 ;
  wire \actual_update_frequency[25]_i_31_n_0 ;
  wire \actual_update_frequency[25]_i_33_n_0 ;
  wire \actual_update_frequency[25]_i_34_n_0 ;
  wire \actual_update_frequency[25]_i_35_n_0 ;
  wire \actual_update_frequency[25]_i_36_n_0 ;
  wire \actual_update_frequency[25]_i_37_n_0 ;
  wire \actual_update_frequency[25]_i_38_n_0 ;
  wire \actual_update_frequency[25]_i_39_n_0 ;
  wire \actual_update_frequency[25]_i_40_n_0 ;
  wire \actual_update_frequency[25]_i_42_n_0 ;
  wire \actual_update_frequency[25]_i_43_n_0 ;
  wire \actual_update_frequency[25]_i_44_n_0 ;
  wire \actual_update_frequency[25]_i_45_n_0 ;
  wire \actual_update_frequency[25]_i_46_n_0 ;
  wire \actual_update_frequency[25]_i_47_n_0 ;
  wire \actual_update_frequency[25]_i_48_n_0 ;
  wire \actual_update_frequency[25]_i_49_n_0 ;
  wire \actual_update_frequency[25]_i_51_n_0 ;
  wire \actual_update_frequency[25]_i_52_n_0 ;
  wire \actual_update_frequency[25]_i_53_n_0 ;
  wire \actual_update_frequency[25]_i_54_n_0 ;
  wire \actual_update_frequency[25]_i_55_n_0 ;
  wire \actual_update_frequency[25]_i_56_n_0 ;
  wire \actual_update_frequency[25]_i_57_n_0 ;
  wire \actual_update_frequency[25]_i_58_n_0 ;
  wire \actual_update_frequency[25]_i_60_n_0 ;
  wire \actual_update_frequency[25]_i_61_n_0 ;
  wire \actual_update_frequency[25]_i_62_n_0 ;
  wire \actual_update_frequency[25]_i_63_n_0 ;
  wire \actual_update_frequency[25]_i_64_n_0 ;
  wire \actual_update_frequency[25]_i_65_n_0 ;
  wire \actual_update_frequency[25]_i_66_n_0 ;
  wire \actual_update_frequency[25]_i_67_n_0 ;
  wire \actual_update_frequency[25]_i_68_n_0 ;
  wire \actual_update_frequency[25]_i_69_n_0 ;
  wire \actual_update_frequency[25]_i_6_n_0 ;
  wire \actual_update_frequency[25]_i_70_n_0 ;
  wire \actual_update_frequency[25]_i_71_n_0 ;
  wire \actual_update_frequency[25]_i_72_n_0 ;
  wire \actual_update_frequency[25]_i_73_n_0 ;
  wire \actual_update_frequency[25]_i_74_n_0 ;
  wire \actual_update_frequency[25]_i_7_n_0 ;
  wire \actual_update_frequency[25]_i_8_n_0 ;
  wire \actual_update_frequency[25]_i_9_n_0 ;
  wire \actual_update_frequency[2]_i_11_n_0 ;
  wire \actual_update_frequency[2]_i_12_n_0 ;
  wire \actual_update_frequency[2]_i_13_n_0 ;
  wire \actual_update_frequency[2]_i_14_n_0 ;
  wire \actual_update_frequency[2]_i_16_n_0 ;
  wire \actual_update_frequency[2]_i_17_n_0 ;
  wire \actual_update_frequency[2]_i_18_n_0 ;
  wire \actual_update_frequency[2]_i_19_n_0 ;
  wire \actual_update_frequency[2]_i_21_n_0 ;
  wire \actual_update_frequency[2]_i_22_n_0 ;
  wire \actual_update_frequency[2]_i_23_n_0 ;
  wire \actual_update_frequency[2]_i_24_n_0 ;
  wire \actual_update_frequency[2]_i_26_n_0 ;
  wire \actual_update_frequency[2]_i_27_n_0 ;
  wire \actual_update_frequency[2]_i_28_n_0 ;
  wire \actual_update_frequency[2]_i_29_n_0 ;
  wire \actual_update_frequency[2]_i_31_n_0 ;
  wire \actual_update_frequency[2]_i_32_n_0 ;
  wire \actual_update_frequency[2]_i_33_n_0 ;
  wire \actual_update_frequency[2]_i_34_n_0 ;
  wire \actual_update_frequency[2]_i_36_n_0 ;
  wire \actual_update_frequency[2]_i_37_n_0 ;
  wire \actual_update_frequency[2]_i_38_n_0 ;
  wire \actual_update_frequency[2]_i_39_n_0 ;
  wire \actual_update_frequency[2]_i_3_n_0 ;
  wire \actual_update_frequency[2]_i_40_n_0 ;
  wire \actual_update_frequency[2]_i_41_n_0 ;
  wire \actual_update_frequency[2]_i_42_n_0 ;
  wire \actual_update_frequency[2]_i_43_n_0 ;
  wire \actual_update_frequency[2]_i_4_n_0 ;
  wire \actual_update_frequency[2]_i_6_n_0 ;
  wire \actual_update_frequency[2]_i_7_n_0 ;
  wire \actual_update_frequency[2]_i_8_n_0 ;
  wire \actual_update_frequency[2]_i_9_n_0 ;
  wire \actual_update_frequency[3]_i_11_n_0 ;
  wire \actual_update_frequency[3]_i_12_n_0 ;
  wire \actual_update_frequency[3]_i_13_n_0 ;
  wire \actual_update_frequency[3]_i_14_n_0 ;
  wire \actual_update_frequency[3]_i_16_n_0 ;
  wire \actual_update_frequency[3]_i_17_n_0 ;
  wire \actual_update_frequency[3]_i_18_n_0 ;
  wire \actual_update_frequency[3]_i_19_n_0 ;
  wire \actual_update_frequency[3]_i_21_n_0 ;
  wire \actual_update_frequency[3]_i_22_n_0 ;
  wire \actual_update_frequency[3]_i_23_n_0 ;
  wire \actual_update_frequency[3]_i_24_n_0 ;
  wire \actual_update_frequency[3]_i_26_n_0 ;
  wire \actual_update_frequency[3]_i_27_n_0 ;
  wire \actual_update_frequency[3]_i_28_n_0 ;
  wire \actual_update_frequency[3]_i_29_n_0 ;
  wire \actual_update_frequency[3]_i_31_n_0 ;
  wire \actual_update_frequency[3]_i_32_n_0 ;
  wire \actual_update_frequency[3]_i_33_n_0 ;
  wire \actual_update_frequency[3]_i_34_n_0 ;
  wire \actual_update_frequency[3]_i_36_n_0 ;
  wire \actual_update_frequency[3]_i_37_n_0 ;
  wire \actual_update_frequency[3]_i_38_n_0 ;
  wire \actual_update_frequency[3]_i_39_n_0 ;
  wire \actual_update_frequency[3]_i_3_n_0 ;
  wire \actual_update_frequency[3]_i_40_n_0 ;
  wire \actual_update_frequency[3]_i_41_n_0 ;
  wire \actual_update_frequency[3]_i_42_n_0 ;
  wire \actual_update_frequency[3]_i_43_n_0 ;
  wire \actual_update_frequency[3]_i_4_n_0 ;
  wire \actual_update_frequency[3]_i_6_n_0 ;
  wire \actual_update_frequency[3]_i_7_n_0 ;
  wire \actual_update_frequency[3]_i_8_n_0 ;
  wire \actual_update_frequency[3]_i_9_n_0 ;
  wire \actual_update_frequency[4]_i_11_n_0 ;
  wire \actual_update_frequency[4]_i_12_n_0 ;
  wire \actual_update_frequency[4]_i_13_n_0 ;
  wire \actual_update_frequency[4]_i_14_n_0 ;
  wire \actual_update_frequency[4]_i_16_n_0 ;
  wire \actual_update_frequency[4]_i_17_n_0 ;
  wire \actual_update_frequency[4]_i_18_n_0 ;
  wire \actual_update_frequency[4]_i_19_n_0 ;
  wire \actual_update_frequency[4]_i_21_n_0 ;
  wire \actual_update_frequency[4]_i_22_n_0 ;
  wire \actual_update_frequency[4]_i_23_n_0 ;
  wire \actual_update_frequency[4]_i_24_n_0 ;
  wire \actual_update_frequency[4]_i_26_n_0 ;
  wire \actual_update_frequency[4]_i_27_n_0 ;
  wire \actual_update_frequency[4]_i_28_n_0 ;
  wire \actual_update_frequency[4]_i_29_n_0 ;
  wire \actual_update_frequency[4]_i_31_n_0 ;
  wire \actual_update_frequency[4]_i_32_n_0 ;
  wire \actual_update_frequency[4]_i_33_n_0 ;
  wire \actual_update_frequency[4]_i_34_n_0 ;
  wire \actual_update_frequency[4]_i_36_n_0 ;
  wire \actual_update_frequency[4]_i_37_n_0 ;
  wire \actual_update_frequency[4]_i_38_n_0 ;
  wire \actual_update_frequency[4]_i_39_n_0 ;
  wire \actual_update_frequency[4]_i_3_n_0 ;
  wire \actual_update_frequency[4]_i_40_n_0 ;
  wire \actual_update_frequency[4]_i_41_n_0 ;
  wire \actual_update_frequency[4]_i_42_n_0 ;
  wire \actual_update_frequency[4]_i_43_n_0 ;
  wire \actual_update_frequency[4]_i_4_n_0 ;
  wire \actual_update_frequency[4]_i_6_n_0 ;
  wire \actual_update_frequency[4]_i_7_n_0 ;
  wire \actual_update_frequency[4]_i_8_n_0 ;
  wire \actual_update_frequency[4]_i_9_n_0 ;
  wire \actual_update_frequency[5]_i_11_n_0 ;
  wire \actual_update_frequency[5]_i_12_n_0 ;
  wire \actual_update_frequency[5]_i_13_n_0 ;
  wire \actual_update_frequency[5]_i_14_n_0 ;
  wire \actual_update_frequency[5]_i_16_n_0 ;
  wire \actual_update_frequency[5]_i_17_n_0 ;
  wire \actual_update_frequency[5]_i_18_n_0 ;
  wire \actual_update_frequency[5]_i_19_n_0 ;
  wire \actual_update_frequency[5]_i_21_n_0 ;
  wire \actual_update_frequency[5]_i_22_n_0 ;
  wire \actual_update_frequency[5]_i_23_n_0 ;
  wire \actual_update_frequency[5]_i_24_n_0 ;
  wire \actual_update_frequency[5]_i_26_n_0 ;
  wire \actual_update_frequency[5]_i_27_n_0 ;
  wire \actual_update_frequency[5]_i_28_n_0 ;
  wire \actual_update_frequency[5]_i_29_n_0 ;
  wire \actual_update_frequency[5]_i_31_n_0 ;
  wire \actual_update_frequency[5]_i_32_n_0 ;
  wire \actual_update_frequency[5]_i_33_n_0 ;
  wire \actual_update_frequency[5]_i_34_n_0 ;
  wire \actual_update_frequency[5]_i_36_n_0 ;
  wire \actual_update_frequency[5]_i_37_n_0 ;
  wire \actual_update_frequency[5]_i_38_n_0 ;
  wire \actual_update_frequency[5]_i_39_n_0 ;
  wire \actual_update_frequency[5]_i_3_n_0 ;
  wire \actual_update_frequency[5]_i_40_n_0 ;
  wire \actual_update_frequency[5]_i_41_n_0 ;
  wire \actual_update_frequency[5]_i_42_n_0 ;
  wire \actual_update_frequency[5]_i_43_n_0 ;
  wire \actual_update_frequency[5]_i_4_n_0 ;
  wire \actual_update_frequency[5]_i_6_n_0 ;
  wire \actual_update_frequency[5]_i_7_n_0 ;
  wire \actual_update_frequency[5]_i_8_n_0 ;
  wire \actual_update_frequency[5]_i_9_n_0 ;
  wire \actual_update_frequency[6]_i_11_n_0 ;
  wire \actual_update_frequency[6]_i_12_n_0 ;
  wire \actual_update_frequency[6]_i_13_n_0 ;
  wire \actual_update_frequency[6]_i_14_n_0 ;
  wire \actual_update_frequency[6]_i_16_n_0 ;
  wire \actual_update_frequency[6]_i_17_n_0 ;
  wire \actual_update_frequency[6]_i_18_n_0 ;
  wire \actual_update_frequency[6]_i_19_n_0 ;
  wire \actual_update_frequency[6]_i_21_n_0 ;
  wire \actual_update_frequency[6]_i_22_n_0 ;
  wire \actual_update_frequency[6]_i_23_n_0 ;
  wire \actual_update_frequency[6]_i_24_n_0 ;
  wire \actual_update_frequency[6]_i_26_n_0 ;
  wire \actual_update_frequency[6]_i_27_n_0 ;
  wire \actual_update_frequency[6]_i_28_n_0 ;
  wire \actual_update_frequency[6]_i_29_n_0 ;
  wire \actual_update_frequency[6]_i_31_n_0 ;
  wire \actual_update_frequency[6]_i_32_n_0 ;
  wire \actual_update_frequency[6]_i_33_n_0 ;
  wire \actual_update_frequency[6]_i_34_n_0 ;
  wire \actual_update_frequency[6]_i_36_n_0 ;
  wire \actual_update_frequency[6]_i_37_n_0 ;
  wire \actual_update_frequency[6]_i_38_n_0 ;
  wire \actual_update_frequency[6]_i_39_n_0 ;
  wire \actual_update_frequency[6]_i_3_n_0 ;
  wire \actual_update_frequency[6]_i_40_n_0 ;
  wire \actual_update_frequency[6]_i_41_n_0 ;
  wire \actual_update_frequency[6]_i_42_n_0 ;
  wire \actual_update_frequency[6]_i_43_n_0 ;
  wire \actual_update_frequency[6]_i_4_n_0 ;
  wire \actual_update_frequency[6]_i_6_n_0 ;
  wire \actual_update_frequency[6]_i_7_n_0 ;
  wire \actual_update_frequency[6]_i_8_n_0 ;
  wire \actual_update_frequency[6]_i_9_n_0 ;
  wire \actual_update_frequency[7]_i_11_n_0 ;
  wire \actual_update_frequency[7]_i_12_n_0 ;
  wire \actual_update_frequency[7]_i_13_n_0 ;
  wire \actual_update_frequency[7]_i_14_n_0 ;
  wire \actual_update_frequency[7]_i_16_n_0 ;
  wire \actual_update_frequency[7]_i_17_n_0 ;
  wire \actual_update_frequency[7]_i_18_n_0 ;
  wire \actual_update_frequency[7]_i_19_n_0 ;
  wire \actual_update_frequency[7]_i_21_n_0 ;
  wire \actual_update_frequency[7]_i_22_n_0 ;
  wire \actual_update_frequency[7]_i_23_n_0 ;
  wire \actual_update_frequency[7]_i_24_n_0 ;
  wire \actual_update_frequency[7]_i_26_n_0 ;
  wire \actual_update_frequency[7]_i_27_n_0 ;
  wire \actual_update_frequency[7]_i_28_n_0 ;
  wire \actual_update_frequency[7]_i_29_n_0 ;
  wire \actual_update_frequency[7]_i_31_n_0 ;
  wire \actual_update_frequency[7]_i_32_n_0 ;
  wire \actual_update_frequency[7]_i_33_n_0 ;
  wire \actual_update_frequency[7]_i_34_n_0 ;
  wire \actual_update_frequency[7]_i_36_n_0 ;
  wire \actual_update_frequency[7]_i_37_n_0 ;
  wire \actual_update_frequency[7]_i_38_n_0 ;
  wire \actual_update_frequency[7]_i_39_n_0 ;
  wire \actual_update_frequency[7]_i_3_n_0 ;
  wire \actual_update_frequency[7]_i_40_n_0 ;
  wire \actual_update_frequency[7]_i_41_n_0 ;
  wire \actual_update_frequency[7]_i_42_n_0 ;
  wire \actual_update_frequency[7]_i_4_n_0 ;
  wire \actual_update_frequency[7]_i_6_n_0 ;
  wire \actual_update_frequency[7]_i_7_n_0 ;
  wire \actual_update_frequency[7]_i_8_n_0 ;
  wire \actual_update_frequency[7]_i_9_n_0 ;
  wire \actual_update_frequency[8]_i_11_n_0 ;
  wire \actual_update_frequency[8]_i_12_n_0 ;
  wire \actual_update_frequency[8]_i_13_n_0 ;
  wire \actual_update_frequency[8]_i_14_n_0 ;
  wire \actual_update_frequency[8]_i_16_n_0 ;
  wire \actual_update_frequency[8]_i_17_n_0 ;
  wire \actual_update_frequency[8]_i_18_n_0 ;
  wire \actual_update_frequency[8]_i_19_n_0 ;
  wire \actual_update_frequency[8]_i_21_n_0 ;
  wire \actual_update_frequency[8]_i_22_n_0 ;
  wire \actual_update_frequency[8]_i_23_n_0 ;
  wire \actual_update_frequency[8]_i_24_n_0 ;
  wire \actual_update_frequency[8]_i_26_n_0 ;
  wire \actual_update_frequency[8]_i_27_n_0 ;
  wire \actual_update_frequency[8]_i_28_n_0 ;
  wire \actual_update_frequency[8]_i_29_n_0 ;
  wire \actual_update_frequency[8]_i_31_n_0 ;
  wire \actual_update_frequency[8]_i_32_n_0 ;
  wire \actual_update_frequency[8]_i_33_n_0 ;
  wire \actual_update_frequency[8]_i_34_n_0 ;
  wire \actual_update_frequency[8]_i_36_n_0 ;
  wire \actual_update_frequency[8]_i_37_n_0 ;
  wire \actual_update_frequency[8]_i_38_n_0 ;
  wire \actual_update_frequency[8]_i_39_n_0 ;
  wire \actual_update_frequency[8]_i_3_n_0 ;
  wire \actual_update_frequency[8]_i_40_n_0 ;
  wire \actual_update_frequency[8]_i_41_n_0 ;
  wire \actual_update_frequency[8]_i_42_n_0 ;
  wire \actual_update_frequency[8]_i_43_n_0 ;
  wire \actual_update_frequency[8]_i_4_n_0 ;
  wire \actual_update_frequency[8]_i_6_n_0 ;
  wire \actual_update_frequency[8]_i_7_n_0 ;
  wire \actual_update_frequency[8]_i_8_n_0 ;
  wire \actual_update_frequency[8]_i_9_n_0 ;
  wire \actual_update_frequency[9]_i_11_n_0 ;
  wire \actual_update_frequency[9]_i_12_n_0 ;
  wire \actual_update_frequency[9]_i_13_n_0 ;
  wire \actual_update_frequency[9]_i_14_n_0 ;
  wire \actual_update_frequency[9]_i_16_n_0 ;
  wire \actual_update_frequency[9]_i_17_n_0 ;
  wire \actual_update_frequency[9]_i_18_n_0 ;
  wire \actual_update_frequency[9]_i_19_n_0 ;
  wire \actual_update_frequency[9]_i_21_n_0 ;
  wire \actual_update_frequency[9]_i_22_n_0 ;
  wire \actual_update_frequency[9]_i_23_n_0 ;
  wire \actual_update_frequency[9]_i_24_n_0 ;
  wire \actual_update_frequency[9]_i_26_n_0 ;
  wire \actual_update_frequency[9]_i_27_n_0 ;
  wire \actual_update_frequency[9]_i_28_n_0 ;
  wire \actual_update_frequency[9]_i_29_n_0 ;
  wire \actual_update_frequency[9]_i_31_n_0 ;
  wire \actual_update_frequency[9]_i_32_n_0 ;
  wire \actual_update_frequency[9]_i_33_n_0 ;
  wire \actual_update_frequency[9]_i_34_n_0 ;
  wire \actual_update_frequency[9]_i_36_n_0 ;
  wire \actual_update_frequency[9]_i_37_n_0 ;
  wire \actual_update_frequency[9]_i_38_n_0 ;
  wire \actual_update_frequency[9]_i_39_n_0 ;
  wire \actual_update_frequency[9]_i_3_n_0 ;
  wire \actual_update_frequency[9]_i_40_n_0 ;
  wire \actual_update_frequency[9]_i_41_n_0 ;
  wire \actual_update_frequency[9]_i_42_n_0 ;
  wire \actual_update_frequency[9]_i_43_n_0 ;
  wire \actual_update_frequency[9]_i_4_n_0 ;
  wire \actual_update_frequency[9]_i_6_n_0 ;
  wire \actual_update_frequency[9]_i_7_n_0 ;
  wire \actual_update_frequency[9]_i_8_n_0 ;
  wire \actual_update_frequency[9]_i_9_n_0 ;
  wire \actual_update_frequency_reg[0]_i_14_n_0 ;
  wire \actual_update_frequency_reg[0]_i_14_n_1 ;
  wire \actual_update_frequency_reg[0]_i_14_n_2 ;
  wire \actual_update_frequency_reg[0]_i_14_n_3 ;
  wire \actual_update_frequency_reg[0]_i_19_n_0 ;
  wire \actual_update_frequency_reg[0]_i_19_n_1 ;
  wire \actual_update_frequency_reg[0]_i_19_n_2 ;
  wire \actual_update_frequency_reg[0]_i_19_n_3 ;
  wire \actual_update_frequency_reg[0]_i_1_n_3 ;
  wire \actual_update_frequency_reg[0]_i_24_n_0 ;
  wire \actual_update_frequency_reg[0]_i_24_n_1 ;
  wire \actual_update_frequency_reg[0]_i_24_n_2 ;
  wire \actual_update_frequency_reg[0]_i_24_n_3 ;
  wire \actual_update_frequency_reg[0]_i_29_n_0 ;
  wire \actual_update_frequency_reg[0]_i_29_n_1 ;
  wire \actual_update_frequency_reg[0]_i_29_n_2 ;
  wire \actual_update_frequency_reg[0]_i_29_n_3 ;
  wire \actual_update_frequency_reg[0]_i_2_n_0 ;
  wire \actual_update_frequency_reg[0]_i_2_n_1 ;
  wire \actual_update_frequency_reg[0]_i_2_n_2 ;
  wire \actual_update_frequency_reg[0]_i_2_n_3 ;
  wire \actual_update_frequency_reg[0]_i_34_n_0 ;
  wire \actual_update_frequency_reg[0]_i_34_n_1 ;
  wire \actual_update_frequency_reg[0]_i_34_n_2 ;
  wire \actual_update_frequency_reg[0]_i_34_n_3 ;
  wire \actual_update_frequency_reg[0]_i_4_n_0 ;
  wire \actual_update_frequency_reg[0]_i_4_n_1 ;
  wire \actual_update_frequency_reg[0]_i_4_n_2 ;
  wire \actual_update_frequency_reg[0]_i_4_n_3 ;
  wire \actual_update_frequency_reg[0]_i_9_n_0 ;
  wire \actual_update_frequency_reg[0]_i_9_n_1 ;
  wire \actual_update_frequency_reg[0]_i_9_n_2 ;
  wire \actual_update_frequency_reg[0]_i_9_n_3 ;
  wire \actual_update_frequency_reg[10]_i_10_n_0 ;
  wire \actual_update_frequency_reg[10]_i_10_n_1 ;
  wire \actual_update_frequency_reg[10]_i_10_n_2 ;
  wire \actual_update_frequency_reg[10]_i_10_n_3 ;
  wire \actual_update_frequency_reg[10]_i_10_n_4 ;
  wire \actual_update_frequency_reg[10]_i_10_n_5 ;
  wire \actual_update_frequency_reg[10]_i_10_n_6 ;
  wire \actual_update_frequency_reg[10]_i_10_n_7 ;
  wire \actual_update_frequency_reg[10]_i_15_n_0 ;
  wire \actual_update_frequency_reg[10]_i_15_n_1 ;
  wire \actual_update_frequency_reg[10]_i_15_n_2 ;
  wire \actual_update_frequency_reg[10]_i_15_n_3 ;
  wire \actual_update_frequency_reg[10]_i_15_n_4 ;
  wire \actual_update_frequency_reg[10]_i_15_n_5 ;
  wire \actual_update_frequency_reg[10]_i_15_n_6 ;
  wire \actual_update_frequency_reg[10]_i_15_n_7 ;
  wire \actual_update_frequency_reg[10]_i_1_n_2 ;
  wire \actual_update_frequency_reg[10]_i_1_n_3 ;
  wire \actual_update_frequency_reg[10]_i_1_n_7 ;
  wire \actual_update_frequency_reg[10]_i_20_n_0 ;
  wire \actual_update_frequency_reg[10]_i_20_n_1 ;
  wire \actual_update_frequency_reg[10]_i_20_n_2 ;
  wire \actual_update_frequency_reg[10]_i_20_n_3 ;
  wire \actual_update_frequency_reg[10]_i_20_n_4 ;
  wire \actual_update_frequency_reg[10]_i_20_n_5 ;
  wire \actual_update_frequency_reg[10]_i_20_n_6 ;
  wire \actual_update_frequency_reg[10]_i_20_n_7 ;
  wire \actual_update_frequency_reg[10]_i_25_n_0 ;
  wire \actual_update_frequency_reg[10]_i_25_n_1 ;
  wire \actual_update_frequency_reg[10]_i_25_n_2 ;
  wire \actual_update_frequency_reg[10]_i_25_n_3 ;
  wire \actual_update_frequency_reg[10]_i_25_n_4 ;
  wire \actual_update_frequency_reg[10]_i_25_n_5 ;
  wire \actual_update_frequency_reg[10]_i_25_n_6 ;
  wire \actual_update_frequency_reg[10]_i_25_n_7 ;
  wire \actual_update_frequency_reg[10]_i_2_n_0 ;
  wire \actual_update_frequency_reg[10]_i_2_n_1 ;
  wire \actual_update_frequency_reg[10]_i_2_n_2 ;
  wire \actual_update_frequency_reg[10]_i_2_n_3 ;
  wire \actual_update_frequency_reg[10]_i_2_n_4 ;
  wire \actual_update_frequency_reg[10]_i_2_n_5 ;
  wire \actual_update_frequency_reg[10]_i_2_n_6 ;
  wire \actual_update_frequency_reg[10]_i_2_n_7 ;
  wire \actual_update_frequency_reg[10]_i_30_n_0 ;
  wire \actual_update_frequency_reg[10]_i_30_n_1 ;
  wire \actual_update_frequency_reg[10]_i_30_n_2 ;
  wire \actual_update_frequency_reg[10]_i_30_n_3 ;
  wire \actual_update_frequency_reg[10]_i_30_n_4 ;
  wire \actual_update_frequency_reg[10]_i_30_n_5 ;
  wire \actual_update_frequency_reg[10]_i_30_n_6 ;
  wire \actual_update_frequency_reg[10]_i_30_n_7 ;
  wire \actual_update_frequency_reg[10]_i_35_n_0 ;
  wire \actual_update_frequency_reg[10]_i_35_n_1 ;
  wire \actual_update_frequency_reg[10]_i_35_n_2 ;
  wire \actual_update_frequency_reg[10]_i_35_n_3 ;
  wire \actual_update_frequency_reg[10]_i_35_n_4 ;
  wire \actual_update_frequency_reg[10]_i_35_n_5 ;
  wire \actual_update_frequency_reg[10]_i_35_n_6 ;
  wire \actual_update_frequency_reg[10]_i_5_n_0 ;
  wire \actual_update_frequency_reg[10]_i_5_n_1 ;
  wire \actual_update_frequency_reg[10]_i_5_n_2 ;
  wire \actual_update_frequency_reg[10]_i_5_n_3 ;
  wire \actual_update_frequency_reg[10]_i_5_n_4 ;
  wire \actual_update_frequency_reg[10]_i_5_n_5 ;
  wire \actual_update_frequency_reg[10]_i_5_n_6 ;
  wire \actual_update_frequency_reg[10]_i_5_n_7 ;
  wire \actual_update_frequency_reg[11]_i_10_n_0 ;
  wire \actual_update_frequency_reg[11]_i_10_n_1 ;
  wire \actual_update_frequency_reg[11]_i_10_n_2 ;
  wire \actual_update_frequency_reg[11]_i_10_n_3 ;
  wire \actual_update_frequency_reg[11]_i_10_n_4 ;
  wire \actual_update_frequency_reg[11]_i_10_n_5 ;
  wire \actual_update_frequency_reg[11]_i_10_n_6 ;
  wire \actual_update_frequency_reg[11]_i_10_n_7 ;
  wire \actual_update_frequency_reg[11]_i_15_n_0 ;
  wire \actual_update_frequency_reg[11]_i_15_n_1 ;
  wire \actual_update_frequency_reg[11]_i_15_n_2 ;
  wire \actual_update_frequency_reg[11]_i_15_n_3 ;
  wire \actual_update_frequency_reg[11]_i_15_n_4 ;
  wire \actual_update_frequency_reg[11]_i_15_n_5 ;
  wire \actual_update_frequency_reg[11]_i_15_n_6 ;
  wire \actual_update_frequency_reg[11]_i_15_n_7 ;
  wire \actual_update_frequency_reg[11]_i_1_n_2 ;
  wire \actual_update_frequency_reg[11]_i_1_n_3 ;
  wire \actual_update_frequency_reg[11]_i_1_n_7 ;
  wire \actual_update_frequency_reg[11]_i_20_n_0 ;
  wire \actual_update_frequency_reg[11]_i_20_n_1 ;
  wire \actual_update_frequency_reg[11]_i_20_n_2 ;
  wire \actual_update_frequency_reg[11]_i_20_n_3 ;
  wire \actual_update_frequency_reg[11]_i_20_n_4 ;
  wire \actual_update_frequency_reg[11]_i_20_n_5 ;
  wire \actual_update_frequency_reg[11]_i_20_n_6 ;
  wire \actual_update_frequency_reg[11]_i_20_n_7 ;
  wire \actual_update_frequency_reg[11]_i_25_n_0 ;
  wire \actual_update_frequency_reg[11]_i_25_n_1 ;
  wire \actual_update_frequency_reg[11]_i_25_n_2 ;
  wire \actual_update_frequency_reg[11]_i_25_n_3 ;
  wire \actual_update_frequency_reg[11]_i_25_n_4 ;
  wire \actual_update_frequency_reg[11]_i_25_n_5 ;
  wire \actual_update_frequency_reg[11]_i_25_n_6 ;
  wire \actual_update_frequency_reg[11]_i_25_n_7 ;
  wire \actual_update_frequency_reg[11]_i_2_n_0 ;
  wire \actual_update_frequency_reg[11]_i_2_n_1 ;
  wire \actual_update_frequency_reg[11]_i_2_n_2 ;
  wire \actual_update_frequency_reg[11]_i_2_n_3 ;
  wire \actual_update_frequency_reg[11]_i_2_n_4 ;
  wire \actual_update_frequency_reg[11]_i_2_n_5 ;
  wire \actual_update_frequency_reg[11]_i_2_n_6 ;
  wire \actual_update_frequency_reg[11]_i_2_n_7 ;
  wire \actual_update_frequency_reg[11]_i_30_n_0 ;
  wire \actual_update_frequency_reg[11]_i_30_n_1 ;
  wire \actual_update_frequency_reg[11]_i_30_n_2 ;
  wire \actual_update_frequency_reg[11]_i_30_n_3 ;
  wire \actual_update_frequency_reg[11]_i_30_n_4 ;
  wire \actual_update_frequency_reg[11]_i_30_n_5 ;
  wire \actual_update_frequency_reg[11]_i_30_n_6 ;
  wire \actual_update_frequency_reg[11]_i_30_n_7 ;
  wire \actual_update_frequency_reg[11]_i_35_n_0 ;
  wire \actual_update_frequency_reg[11]_i_35_n_1 ;
  wire \actual_update_frequency_reg[11]_i_35_n_2 ;
  wire \actual_update_frequency_reg[11]_i_35_n_3 ;
  wire \actual_update_frequency_reg[11]_i_35_n_4 ;
  wire \actual_update_frequency_reg[11]_i_35_n_5 ;
  wire \actual_update_frequency_reg[11]_i_35_n_6 ;
  wire \actual_update_frequency_reg[11]_i_5_n_0 ;
  wire \actual_update_frequency_reg[11]_i_5_n_1 ;
  wire \actual_update_frequency_reg[11]_i_5_n_2 ;
  wire \actual_update_frequency_reg[11]_i_5_n_3 ;
  wire \actual_update_frequency_reg[11]_i_5_n_4 ;
  wire \actual_update_frequency_reg[11]_i_5_n_5 ;
  wire \actual_update_frequency_reg[11]_i_5_n_6 ;
  wire \actual_update_frequency_reg[11]_i_5_n_7 ;
  wire \actual_update_frequency_reg[12]_i_10_n_0 ;
  wire \actual_update_frequency_reg[12]_i_10_n_1 ;
  wire \actual_update_frequency_reg[12]_i_10_n_2 ;
  wire \actual_update_frequency_reg[12]_i_10_n_3 ;
  wire \actual_update_frequency_reg[12]_i_10_n_4 ;
  wire \actual_update_frequency_reg[12]_i_10_n_5 ;
  wire \actual_update_frequency_reg[12]_i_10_n_6 ;
  wire \actual_update_frequency_reg[12]_i_10_n_7 ;
  wire \actual_update_frequency_reg[12]_i_15_n_0 ;
  wire \actual_update_frequency_reg[12]_i_15_n_1 ;
  wire \actual_update_frequency_reg[12]_i_15_n_2 ;
  wire \actual_update_frequency_reg[12]_i_15_n_3 ;
  wire \actual_update_frequency_reg[12]_i_15_n_4 ;
  wire \actual_update_frequency_reg[12]_i_15_n_5 ;
  wire \actual_update_frequency_reg[12]_i_15_n_6 ;
  wire \actual_update_frequency_reg[12]_i_15_n_7 ;
  wire \actual_update_frequency_reg[12]_i_1_n_2 ;
  wire \actual_update_frequency_reg[12]_i_1_n_3 ;
  wire \actual_update_frequency_reg[12]_i_1_n_7 ;
  wire \actual_update_frequency_reg[12]_i_20_n_0 ;
  wire \actual_update_frequency_reg[12]_i_20_n_1 ;
  wire \actual_update_frequency_reg[12]_i_20_n_2 ;
  wire \actual_update_frequency_reg[12]_i_20_n_3 ;
  wire \actual_update_frequency_reg[12]_i_20_n_4 ;
  wire \actual_update_frequency_reg[12]_i_20_n_5 ;
  wire \actual_update_frequency_reg[12]_i_20_n_6 ;
  wire \actual_update_frequency_reg[12]_i_20_n_7 ;
  wire \actual_update_frequency_reg[12]_i_25_n_0 ;
  wire \actual_update_frequency_reg[12]_i_25_n_1 ;
  wire \actual_update_frequency_reg[12]_i_25_n_2 ;
  wire \actual_update_frequency_reg[12]_i_25_n_3 ;
  wire \actual_update_frequency_reg[12]_i_25_n_4 ;
  wire \actual_update_frequency_reg[12]_i_25_n_5 ;
  wire \actual_update_frequency_reg[12]_i_25_n_6 ;
  wire \actual_update_frequency_reg[12]_i_25_n_7 ;
  wire \actual_update_frequency_reg[12]_i_2_n_0 ;
  wire \actual_update_frequency_reg[12]_i_2_n_1 ;
  wire \actual_update_frequency_reg[12]_i_2_n_2 ;
  wire \actual_update_frequency_reg[12]_i_2_n_3 ;
  wire \actual_update_frequency_reg[12]_i_2_n_4 ;
  wire \actual_update_frequency_reg[12]_i_2_n_5 ;
  wire \actual_update_frequency_reg[12]_i_2_n_6 ;
  wire \actual_update_frequency_reg[12]_i_2_n_7 ;
  wire \actual_update_frequency_reg[12]_i_30_n_0 ;
  wire \actual_update_frequency_reg[12]_i_30_n_1 ;
  wire \actual_update_frequency_reg[12]_i_30_n_2 ;
  wire \actual_update_frequency_reg[12]_i_30_n_3 ;
  wire \actual_update_frequency_reg[12]_i_30_n_4 ;
  wire \actual_update_frequency_reg[12]_i_30_n_5 ;
  wire \actual_update_frequency_reg[12]_i_30_n_6 ;
  wire \actual_update_frequency_reg[12]_i_30_n_7 ;
  wire \actual_update_frequency_reg[12]_i_35_n_0 ;
  wire \actual_update_frequency_reg[12]_i_35_n_1 ;
  wire \actual_update_frequency_reg[12]_i_35_n_2 ;
  wire \actual_update_frequency_reg[12]_i_35_n_3 ;
  wire \actual_update_frequency_reg[12]_i_35_n_4 ;
  wire \actual_update_frequency_reg[12]_i_35_n_5 ;
  wire \actual_update_frequency_reg[12]_i_35_n_6 ;
  wire \actual_update_frequency_reg[12]_i_5_n_0 ;
  wire \actual_update_frequency_reg[12]_i_5_n_1 ;
  wire \actual_update_frequency_reg[12]_i_5_n_2 ;
  wire \actual_update_frequency_reg[12]_i_5_n_3 ;
  wire \actual_update_frequency_reg[12]_i_5_n_4 ;
  wire \actual_update_frequency_reg[12]_i_5_n_5 ;
  wire \actual_update_frequency_reg[12]_i_5_n_6 ;
  wire \actual_update_frequency_reg[12]_i_5_n_7 ;
  wire \actual_update_frequency_reg[13]_i_10_n_0 ;
  wire \actual_update_frequency_reg[13]_i_10_n_1 ;
  wire \actual_update_frequency_reg[13]_i_10_n_2 ;
  wire \actual_update_frequency_reg[13]_i_10_n_3 ;
  wire \actual_update_frequency_reg[13]_i_10_n_4 ;
  wire \actual_update_frequency_reg[13]_i_10_n_5 ;
  wire \actual_update_frequency_reg[13]_i_10_n_6 ;
  wire \actual_update_frequency_reg[13]_i_10_n_7 ;
  wire \actual_update_frequency_reg[13]_i_15_n_0 ;
  wire \actual_update_frequency_reg[13]_i_15_n_1 ;
  wire \actual_update_frequency_reg[13]_i_15_n_2 ;
  wire \actual_update_frequency_reg[13]_i_15_n_3 ;
  wire \actual_update_frequency_reg[13]_i_15_n_4 ;
  wire \actual_update_frequency_reg[13]_i_15_n_5 ;
  wire \actual_update_frequency_reg[13]_i_15_n_6 ;
  wire \actual_update_frequency_reg[13]_i_15_n_7 ;
  wire \actual_update_frequency_reg[13]_i_1_n_2 ;
  wire \actual_update_frequency_reg[13]_i_1_n_3 ;
  wire \actual_update_frequency_reg[13]_i_1_n_7 ;
  wire \actual_update_frequency_reg[13]_i_20_n_0 ;
  wire \actual_update_frequency_reg[13]_i_20_n_1 ;
  wire \actual_update_frequency_reg[13]_i_20_n_2 ;
  wire \actual_update_frequency_reg[13]_i_20_n_3 ;
  wire \actual_update_frequency_reg[13]_i_20_n_4 ;
  wire \actual_update_frequency_reg[13]_i_20_n_5 ;
  wire \actual_update_frequency_reg[13]_i_20_n_6 ;
  wire \actual_update_frequency_reg[13]_i_20_n_7 ;
  wire \actual_update_frequency_reg[13]_i_25_n_0 ;
  wire \actual_update_frequency_reg[13]_i_25_n_1 ;
  wire \actual_update_frequency_reg[13]_i_25_n_2 ;
  wire \actual_update_frequency_reg[13]_i_25_n_3 ;
  wire \actual_update_frequency_reg[13]_i_25_n_4 ;
  wire \actual_update_frequency_reg[13]_i_25_n_5 ;
  wire \actual_update_frequency_reg[13]_i_25_n_6 ;
  wire \actual_update_frequency_reg[13]_i_25_n_7 ;
  wire \actual_update_frequency_reg[13]_i_2_n_0 ;
  wire \actual_update_frequency_reg[13]_i_2_n_1 ;
  wire \actual_update_frequency_reg[13]_i_2_n_2 ;
  wire \actual_update_frequency_reg[13]_i_2_n_3 ;
  wire \actual_update_frequency_reg[13]_i_2_n_4 ;
  wire \actual_update_frequency_reg[13]_i_2_n_5 ;
  wire \actual_update_frequency_reg[13]_i_2_n_6 ;
  wire \actual_update_frequency_reg[13]_i_2_n_7 ;
  wire \actual_update_frequency_reg[13]_i_30_n_0 ;
  wire \actual_update_frequency_reg[13]_i_30_n_1 ;
  wire \actual_update_frequency_reg[13]_i_30_n_2 ;
  wire \actual_update_frequency_reg[13]_i_30_n_3 ;
  wire \actual_update_frequency_reg[13]_i_30_n_4 ;
  wire \actual_update_frequency_reg[13]_i_30_n_5 ;
  wire \actual_update_frequency_reg[13]_i_30_n_6 ;
  wire \actual_update_frequency_reg[13]_i_30_n_7 ;
  wire \actual_update_frequency_reg[13]_i_35_n_0 ;
  wire \actual_update_frequency_reg[13]_i_35_n_1 ;
  wire \actual_update_frequency_reg[13]_i_35_n_2 ;
  wire \actual_update_frequency_reg[13]_i_35_n_3 ;
  wire \actual_update_frequency_reg[13]_i_35_n_4 ;
  wire \actual_update_frequency_reg[13]_i_35_n_5 ;
  wire \actual_update_frequency_reg[13]_i_35_n_6 ;
  wire \actual_update_frequency_reg[13]_i_5_n_0 ;
  wire \actual_update_frequency_reg[13]_i_5_n_1 ;
  wire \actual_update_frequency_reg[13]_i_5_n_2 ;
  wire \actual_update_frequency_reg[13]_i_5_n_3 ;
  wire \actual_update_frequency_reg[13]_i_5_n_4 ;
  wire \actual_update_frequency_reg[13]_i_5_n_5 ;
  wire \actual_update_frequency_reg[13]_i_5_n_6 ;
  wire \actual_update_frequency_reg[13]_i_5_n_7 ;
  wire \actual_update_frequency_reg[14]_i_10_n_0 ;
  wire \actual_update_frequency_reg[14]_i_10_n_1 ;
  wire \actual_update_frequency_reg[14]_i_10_n_2 ;
  wire \actual_update_frequency_reg[14]_i_10_n_3 ;
  wire \actual_update_frequency_reg[14]_i_10_n_4 ;
  wire \actual_update_frequency_reg[14]_i_10_n_5 ;
  wire \actual_update_frequency_reg[14]_i_10_n_6 ;
  wire \actual_update_frequency_reg[14]_i_10_n_7 ;
  wire \actual_update_frequency_reg[14]_i_15_n_0 ;
  wire \actual_update_frequency_reg[14]_i_15_n_1 ;
  wire \actual_update_frequency_reg[14]_i_15_n_2 ;
  wire \actual_update_frequency_reg[14]_i_15_n_3 ;
  wire \actual_update_frequency_reg[14]_i_15_n_4 ;
  wire \actual_update_frequency_reg[14]_i_15_n_5 ;
  wire \actual_update_frequency_reg[14]_i_15_n_6 ;
  wire \actual_update_frequency_reg[14]_i_15_n_7 ;
  wire \actual_update_frequency_reg[14]_i_1_n_2 ;
  wire \actual_update_frequency_reg[14]_i_1_n_3 ;
  wire \actual_update_frequency_reg[14]_i_1_n_7 ;
  wire \actual_update_frequency_reg[14]_i_20_n_0 ;
  wire \actual_update_frequency_reg[14]_i_20_n_1 ;
  wire \actual_update_frequency_reg[14]_i_20_n_2 ;
  wire \actual_update_frequency_reg[14]_i_20_n_3 ;
  wire \actual_update_frequency_reg[14]_i_20_n_4 ;
  wire \actual_update_frequency_reg[14]_i_20_n_5 ;
  wire \actual_update_frequency_reg[14]_i_20_n_6 ;
  wire \actual_update_frequency_reg[14]_i_20_n_7 ;
  wire \actual_update_frequency_reg[14]_i_25_n_0 ;
  wire \actual_update_frequency_reg[14]_i_25_n_1 ;
  wire \actual_update_frequency_reg[14]_i_25_n_2 ;
  wire \actual_update_frequency_reg[14]_i_25_n_3 ;
  wire \actual_update_frequency_reg[14]_i_25_n_4 ;
  wire \actual_update_frequency_reg[14]_i_25_n_5 ;
  wire \actual_update_frequency_reg[14]_i_25_n_6 ;
  wire \actual_update_frequency_reg[14]_i_25_n_7 ;
  wire \actual_update_frequency_reg[14]_i_2_n_0 ;
  wire \actual_update_frequency_reg[14]_i_2_n_1 ;
  wire \actual_update_frequency_reg[14]_i_2_n_2 ;
  wire \actual_update_frequency_reg[14]_i_2_n_3 ;
  wire \actual_update_frequency_reg[14]_i_2_n_4 ;
  wire \actual_update_frequency_reg[14]_i_2_n_5 ;
  wire \actual_update_frequency_reg[14]_i_2_n_6 ;
  wire \actual_update_frequency_reg[14]_i_2_n_7 ;
  wire \actual_update_frequency_reg[14]_i_30_n_0 ;
  wire \actual_update_frequency_reg[14]_i_30_n_1 ;
  wire \actual_update_frequency_reg[14]_i_30_n_2 ;
  wire \actual_update_frequency_reg[14]_i_30_n_3 ;
  wire \actual_update_frequency_reg[14]_i_30_n_4 ;
  wire \actual_update_frequency_reg[14]_i_30_n_5 ;
  wire \actual_update_frequency_reg[14]_i_30_n_6 ;
  wire \actual_update_frequency_reg[14]_i_30_n_7 ;
  wire \actual_update_frequency_reg[14]_i_35_n_0 ;
  wire \actual_update_frequency_reg[14]_i_35_n_1 ;
  wire \actual_update_frequency_reg[14]_i_35_n_2 ;
  wire \actual_update_frequency_reg[14]_i_35_n_3 ;
  wire \actual_update_frequency_reg[14]_i_35_n_4 ;
  wire \actual_update_frequency_reg[14]_i_35_n_5 ;
  wire \actual_update_frequency_reg[14]_i_35_n_6 ;
  wire \actual_update_frequency_reg[14]_i_5_n_0 ;
  wire \actual_update_frequency_reg[14]_i_5_n_1 ;
  wire \actual_update_frequency_reg[14]_i_5_n_2 ;
  wire \actual_update_frequency_reg[14]_i_5_n_3 ;
  wire \actual_update_frequency_reg[14]_i_5_n_4 ;
  wire \actual_update_frequency_reg[14]_i_5_n_5 ;
  wire \actual_update_frequency_reg[14]_i_5_n_6 ;
  wire \actual_update_frequency_reg[14]_i_5_n_7 ;
  wire \actual_update_frequency_reg[15]_i_10_n_0 ;
  wire \actual_update_frequency_reg[15]_i_10_n_1 ;
  wire \actual_update_frequency_reg[15]_i_10_n_2 ;
  wire \actual_update_frequency_reg[15]_i_10_n_3 ;
  wire \actual_update_frequency_reg[15]_i_10_n_4 ;
  wire \actual_update_frequency_reg[15]_i_10_n_5 ;
  wire \actual_update_frequency_reg[15]_i_10_n_6 ;
  wire \actual_update_frequency_reg[15]_i_10_n_7 ;
  wire \actual_update_frequency_reg[15]_i_15_n_0 ;
  wire \actual_update_frequency_reg[15]_i_15_n_1 ;
  wire \actual_update_frequency_reg[15]_i_15_n_2 ;
  wire \actual_update_frequency_reg[15]_i_15_n_3 ;
  wire \actual_update_frequency_reg[15]_i_15_n_4 ;
  wire \actual_update_frequency_reg[15]_i_15_n_5 ;
  wire \actual_update_frequency_reg[15]_i_15_n_6 ;
  wire \actual_update_frequency_reg[15]_i_15_n_7 ;
  wire \actual_update_frequency_reg[15]_i_1_n_2 ;
  wire \actual_update_frequency_reg[15]_i_1_n_3 ;
  wire \actual_update_frequency_reg[15]_i_1_n_7 ;
  wire \actual_update_frequency_reg[15]_i_20_n_0 ;
  wire \actual_update_frequency_reg[15]_i_20_n_1 ;
  wire \actual_update_frequency_reg[15]_i_20_n_2 ;
  wire \actual_update_frequency_reg[15]_i_20_n_3 ;
  wire \actual_update_frequency_reg[15]_i_20_n_4 ;
  wire \actual_update_frequency_reg[15]_i_20_n_5 ;
  wire \actual_update_frequency_reg[15]_i_20_n_6 ;
  wire \actual_update_frequency_reg[15]_i_20_n_7 ;
  wire \actual_update_frequency_reg[15]_i_25_n_0 ;
  wire \actual_update_frequency_reg[15]_i_25_n_1 ;
  wire \actual_update_frequency_reg[15]_i_25_n_2 ;
  wire \actual_update_frequency_reg[15]_i_25_n_3 ;
  wire \actual_update_frequency_reg[15]_i_25_n_4 ;
  wire \actual_update_frequency_reg[15]_i_25_n_5 ;
  wire \actual_update_frequency_reg[15]_i_25_n_6 ;
  wire \actual_update_frequency_reg[15]_i_25_n_7 ;
  wire \actual_update_frequency_reg[15]_i_2_n_0 ;
  wire \actual_update_frequency_reg[15]_i_2_n_1 ;
  wire \actual_update_frequency_reg[15]_i_2_n_2 ;
  wire \actual_update_frequency_reg[15]_i_2_n_3 ;
  wire \actual_update_frequency_reg[15]_i_2_n_4 ;
  wire \actual_update_frequency_reg[15]_i_2_n_5 ;
  wire \actual_update_frequency_reg[15]_i_2_n_6 ;
  wire \actual_update_frequency_reg[15]_i_2_n_7 ;
  wire \actual_update_frequency_reg[15]_i_30_n_0 ;
  wire \actual_update_frequency_reg[15]_i_30_n_1 ;
  wire \actual_update_frequency_reg[15]_i_30_n_2 ;
  wire \actual_update_frequency_reg[15]_i_30_n_3 ;
  wire \actual_update_frequency_reg[15]_i_30_n_4 ;
  wire \actual_update_frequency_reg[15]_i_30_n_5 ;
  wire \actual_update_frequency_reg[15]_i_30_n_6 ;
  wire \actual_update_frequency_reg[15]_i_30_n_7 ;
  wire \actual_update_frequency_reg[15]_i_35_n_0 ;
  wire \actual_update_frequency_reg[15]_i_35_n_1 ;
  wire \actual_update_frequency_reg[15]_i_35_n_2 ;
  wire \actual_update_frequency_reg[15]_i_35_n_3 ;
  wire \actual_update_frequency_reg[15]_i_35_n_4 ;
  wire \actual_update_frequency_reg[15]_i_35_n_5 ;
  wire \actual_update_frequency_reg[15]_i_35_n_6 ;
  wire \actual_update_frequency_reg[15]_i_5_n_0 ;
  wire \actual_update_frequency_reg[15]_i_5_n_1 ;
  wire \actual_update_frequency_reg[15]_i_5_n_2 ;
  wire \actual_update_frequency_reg[15]_i_5_n_3 ;
  wire \actual_update_frequency_reg[15]_i_5_n_4 ;
  wire \actual_update_frequency_reg[15]_i_5_n_5 ;
  wire \actual_update_frequency_reg[15]_i_5_n_6 ;
  wire \actual_update_frequency_reg[15]_i_5_n_7 ;
  wire \actual_update_frequency_reg[16]_i_10_n_0 ;
  wire \actual_update_frequency_reg[16]_i_10_n_1 ;
  wire \actual_update_frequency_reg[16]_i_10_n_2 ;
  wire \actual_update_frequency_reg[16]_i_10_n_3 ;
  wire \actual_update_frequency_reg[16]_i_10_n_4 ;
  wire \actual_update_frequency_reg[16]_i_10_n_5 ;
  wire \actual_update_frequency_reg[16]_i_10_n_6 ;
  wire \actual_update_frequency_reg[16]_i_10_n_7 ;
  wire \actual_update_frequency_reg[16]_i_15_n_0 ;
  wire \actual_update_frequency_reg[16]_i_15_n_1 ;
  wire \actual_update_frequency_reg[16]_i_15_n_2 ;
  wire \actual_update_frequency_reg[16]_i_15_n_3 ;
  wire \actual_update_frequency_reg[16]_i_15_n_4 ;
  wire \actual_update_frequency_reg[16]_i_15_n_5 ;
  wire \actual_update_frequency_reg[16]_i_15_n_6 ;
  wire \actual_update_frequency_reg[16]_i_15_n_7 ;
  wire \actual_update_frequency_reg[16]_i_1_n_2 ;
  wire \actual_update_frequency_reg[16]_i_1_n_3 ;
  wire \actual_update_frequency_reg[16]_i_1_n_7 ;
  wire \actual_update_frequency_reg[16]_i_20_n_0 ;
  wire \actual_update_frequency_reg[16]_i_20_n_1 ;
  wire \actual_update_frequency_reg[16]_i_20_n_2 ;
  wire \actual_update_frequency_reg[16]_i_20_n_3 ;
  wire \actual_update_frequency_reg[16]_i_20_n_4 ;
  wire \actual_update_frequency_reg[16]_i_20_n_5 ;
  wire \actual_update_frequency_reg[16]_i_20_n_6 ;
  wire \actual_update_frequency_reg[16]_i_20_n_7 ;
  wire \actual_update_frequency_reg[16]_i_25_n_0 ;
  wire \actual_update_frequency_reg[16]_i_25_n_1 ;
  wire \actual_update_frequency_reg[16]_i_25_n_2 ;
  wire \actual_update_frequency_reg[16]_i_25_n_3 ;
  wire \actual_update_frequency_reg[16]_i_25_n_4 ;
  wire \actual_update_frequency_reg[16]_i_25_n_5 ;
  wire \actual_update_frequency_reg[16]_i_25_n_6 ;
  wire \actual_update_frequency_reg[16]_i_25_n_7 ;
  wire \actual_update_frequency_reg[16]_i_2_n_0 ;
  wire \actual_update_frequency_reg[16]_i_2_n_1 ;
  wire \actual_update_frequency_reg[16]_i_2_n_2 ;
  wire \actual_update_frequency_reg[16]_i_2_n_3 ;
  wire \actual_update_frequency_reg[16]_i_2_n_4 ;
  wire \actual_update_frequency_reg[16]_i_2_n_5 ;
  wire \actual_update_frequency_reg[16]_i_2_n_6 ;
  wire \actual_update_frequency_reg[16]_i_2_n_7 ;
  wire \actual_update_frequency_reg[16]_i_30_n_0 ;
  wire \actual_update_frequency_reg[16]_i_30_n_1 ;
  wire \actual_update_frequency_reg[16]_i_30_n_2 ;
  wire \actual_update_frequency_reg[16]_i_30_n_3 ;
  wire \actual_update_frequency_reg[16]_i_30_n_4 ;
  wire \actual_update_frequency_reg[16]_i_30_n_5 ;
  wire \actual_update_frequency_reg[16]_i_30_n_6 ;
  wire \actual_update_frequency_reg[16]_i_30_n_7 ;
  wire \actual_update_frequency_reg[16]_i_35_n_0 ;
  wire \actual_update_frequency_reg[16]_i_35_n_1 ;
  wire \actual_update_frequency_reg[16]_i_35_n_2 ;
  wire \actual_update_frequency_reg[16]_i_35_n_3 ;
  wire \actual_update_frequency_reg[16]_i_35_n_4 ;
  wire \actual_update_frequency_reg[16]_i_35_n_5 ;
  wire \actual_update_frequency_reg[16]_i_35_n_6 ;
  wire \actual_update_frequency_reg[16]_i_5_n_0 ;
  wire \actual_update_frequency_reg[16]_i_5_n_1 ;
  wire \actual_update_frequency_reg[16]_i_5_n_2 ;
  wire \actual_update_frequency_reg[16]_i_5_n_3 ;
  wire \actual_update_frequency_reg[16]_i_5_n_4 ;
  wire \actual_update_frequency_reg[16]_i_5_n_5 ;
  wire \actual_update_frequency_reg[16]_i_5_n_6 ;
  wire \actual_update_frequency_reg[16]_i_5_n_7 ;
  wire \actual_update_frequency_reg[17]_i_10_n_0 ;
  wire \actual_update_frequency_reg[17]_i_10_n_1 ;
  wire \actual_update_frequency_reg[17]_i_10_n_2 ;
  wire \actual_update_frequency_reg[17]_i_10_n_3 ;
  wire \actual_update_frequency_reg[17]_i_10_n_4 ;
  wire \actual_update_frequency_reg[17]_i_10_n_5 ;
  wire \actual_update_frequency_reg[17]_i_10_n_6 ;
  wire \actual_update_frequency_reg[17]_i_10_n_7 ;
  wire \actual_update_frequency_reg[17]_i_15_n_0 ;
  wire \actual_update_frequency_reg[17]_i_15_n_1 ;
  wire \actual_update_frequency_reg[17]_i_15_n_2 ;
  wire \actual_update_frequency_reg[17]_i_15_n_3 ;
  wire \actual_update_frequency_reg[17]_i_15_n_4 ;
  wire \actual_update_frequency_reg[17]_i_15_n_5 ;
  wire \actual_update_frequency_reg[17]_i_15_n_6 ;
  wire \actual_update_frequency_reg[17]_i_15_n_7 ;
  wire \actual_update_frequency_reg[17]_i_1_n_2 ;
  wire \actual_update_frequency_reg[17]_i_1_n_3 ;
  wire \actual_update_frequency_reg[17]_i_1_n_7 ;
  wire \actual_update_frequency_reg[17]_i_20_n_0 ;
  wire \actual_update_frequency_reg[17]_i_20_n_1 ;
  wire \actual_update_frequency_reg[17]_i_20_n_2 ;
  wire \actual_update_frequency_reg[17]_i_20_n_3 ;
  wire \actual_update_frequency_reg[17]_i_20_n_4 ;
  wire \actual_update_frequency_reg[17]_i_20_n_5 ;
  wire \actual_update_frequency_reg[17]_i_20_n_6 ;
  wire \actual_update_frequency_reg[17]_i_20_n_7 ;
  wire \actual_update_frequency_reg[17]_i_25_n_0 ;
  wire \actual_update_frequency_reg[17]_i_25_n_1 ;
  wire \actual_update_frequency_reg[17]_i_25_n_2 ;
  wire \actual_update_frequency_reg[17]_i_25_n_3 ;
  wire \actual_update_frequency_reg[17]_i_25_n_4 ;
  wire \actual_update_frequency_reg[17]_i_25_n_5 ;
  wire \actual_update_frequency_reg[17]_i_25_n_6 ;
  wire \actual_update_frequency_reg[17]_i_25_n_7 ;
  wire \actual_update_frequency_reg[17]_i_2_n_0 ;
  wire \actual_update_frequency_reg[17]_i_2_n_1 ;
  wire \actual_update_frequency_reg[17]_i_2_n_2 ;
  wire \actual_update_frequency_reg[17]_i_2_n_3 ;
  wire \actual_update_frequency_reg[17]_i_2_n_4 ;
  wire \actual_update_frequency_reg[17]_i_2_n_5 ;
  wire \actual_update_frequency_reg[17]_i_2_n_6 ;
  wire \actual_update_frequency_reg[17]_i_2_n_7 ;
  wire \actual_update_frequency_reg[17]_i_30_n_0 ;
  wire \actual_update_frequency_reg[17]_i_30_n_1 ;
  wire \actual_update_frequency_reg[17]_i_30_n_2 ;
  wire \actual_update_frequency_reg[17]_i_30_n_3 ;
  wire \actual_update_frequency_reg[17]_i_30_n_4 ;
  wire \actual_update_frequency_reg[17]_i_30_n_5 ;
  wire \actual_update_frequency_reg[17]_i_30_n_6 ;
  wire \actual_update_frequency_reg[17]_i_30_n_7 ;
  wire \actual_update_frequency_reg[17]_i_35_n_0 ;
  wire \actual_update_frequency_reg[17]_i_35_n_1 ;
  wire \actual_update_frequency_reg[17]_i_35_n_2 ;
  wire \actual_update_frequency_reg[17]_i_35_n_3 ;
  wire \actual_update_frequency_reg[17]_i_35_n_4 ;
  wire \actual_update_frequency_reg[17]_i_35_n_5 ;
  wire \actual_update_frequency_reg[17]_i_35_n_6 ;
  wire \actual_update_frequency_reg[17]_i_5_n_0 ;
  wire \actual_update_frequency_reg[17]_i_5_n_1 ;
  wire \actual_update_frequency_reg[17]_i_5_n_2 ;
  wire \actual_update_frequency_reg[17]_i_5_n_3 ;
  wire \actual_update_frequency_reg[17]_i_5_n_4 ;
  wire \actual_update_frequency_reg[17]_i_5_n_5 ;
  wire \actual_update_frequency_reg[17]_i_5_n_6 ;
  wire \actual_update_frequency_reg[17]_i_5_n_7 ;
  wire \actual_update_frequency_reg[18]_i_10_n_0 ;
  wire \actual_update_frequency_reg[18]_i_10_n_1 ;
  wire \actual_update_frequency_reg[18]_i_10_n_2 ;
  wire \actual_update_frequency_reg[18]_i_10_n_3 ;
  wire \actual_update_frequency_reg[18]_i_10_n_4 ;
  wire \actual_update_frequency_reg[18]_i_10_n_5 ;
  wire \actual_update_frequency_reg[18]_i_10_n_6 ;
  wire \actual_update_frequency_reg[18]_i_10_n_7 ;
  wire \actual_update_frequency_reg[18]_i_15_n_0 ;
  wire \actual_update_frequency_reg[18]_i_15_n_1 ;
  wire \actual_update_frequency_reg[18]_i_15_n_2 ;
  wire \actual_update_frequency_reg[18]_i_15_n_3 ;
  wire \actual_update_frequency_reg[18]_i_15_n_4 ;
  wire \actual_update_frequency_reg[18]_i_15_n_5 ;
  wire \actual_update_frequency_reg[18]_i_15_n_6 ;
  wire \actual_update_frequency_reg[18]_i_15_n_7 ;
  wire \actual_update_frequency_reg[18]_i_1_n_2 ;
  wire \actual_update_frequency_reg[18]_i_1_n_3 ;
  wire \actual_update_frequency_reg[18]_i_1_n_7 ;
  wire \actual_update_frequency_reg[18]_i_20_n_0 ;
  wire \actual_update_frequency_reg[18]_i_20_n_1 ;
  wire \actual_update_frequency_reg[18]_i_20_n_2 ;
  wire \actual_update_frequency_reg[18]_i_20_n_3 ;
  wire \actual_update_frequency_reg[18]_i_20_n_4 ;
  wire \actual_update_frequency_reg[18]_i_20_n_5 ;
  wire \actual_update_frequency_reg[18]_i_20_n_6 ;
  wire \actual_update_frequency_reg[18]_i_20_n_7 ;
  wire \actual_update_frequency_reg[18]_i_25_n_0 ;
  wire \actual_update_frequency_reg[18]_i_25_n_1 ;
  wire \actual_update_frequency_reg[18]_i_25_n_2 ;
  wire \actual_update_frequency_reg[18]_i_25_n_3 ;
  wire \actual_update_frequency_reg[18]_i_25_n_4 ;
  wire \actual_update_frequency_reg[18]_i_25_n_5 ;
  wire \actual_update_frequency_reg[18]_i_25_n_6 ;
  wire \actual_update_frequency_reg[18]_i_25_n_7 ;
  wire \actual_update_frequency_reg[18]_i_2_n_0 ;
  wire \actual_update_frequency_reg[18]_i_2_n_1 ;
  wire \actual_update_frequency_reg[18]_i_2_n_2 ;
  wire \actual_update_frequency_reg[18]_i_2_n_3 ;
  wire \actual_update_frequency_reg[18]_i_2_n_4 ;
  wire \actual_update_frequency_reg[18]_i_2_n_5 ;
  wire \actual_update_frequency_reg[18]_i_2_n_6 ;
  wire \actual_update_frequency_reg[18]_i_2_n_7 ;
  wire \actual_update_frequency_reg[18]_i_30_n_0 ;
  wire \actual_update_frequency_reg[18]_i_30_n_1 ;
  wire \actual_update_frequency_reg[18]_i_30_n_2 ;
  wire \actual_update_frequency_reg[18]_i_30_n_3 ;
  wire \actual_update_frequency_reg[18]_i_30_n_4 ;
  wire \actual_update_frequency_reg[18]_i_30_n_5 ;
  wire \actual_update_frequency_reg[18]_i_30_n_6 ;
  wire \actual_update_frequency_reg[18]_i_30_n_7 ;
  wire \actual_update_frequency_reg[18]_i_35_n_0 ;
  wire \actual_update_frequency_reg[18]_i_35_n_1 ;
  wire \actual_update_frequency_reg[18]_i_35_n_2 ;
  wire \actual_update_frequency_reg[18]_i_35_n_3 ;
  wire \actual_update_frequency_reg[18]_i_35_n_4 ;
  wire \actual_update_frequency_reg[18]_i_35_n_5 ;
  wire \actual_update_frequency_reg[18]_i_35_n_6 ;
  wire \actual_update_frequency_reg[18]_i_5_n_0 ;
  wire \actual_update_frequency_reg[18]_i_5_n_1 ;
  wire \actual_update_frequency_reg[18]_i_5_n_2 ;
  wire \actual_update_frequency_reg[18]_i_5_n_3 ;
  wire \actual_update_frequency_reg[18]_i_5_n_4 ;
  wire \actual_update_frequency_reg[18]_i_5_n_5 ;
  wire \actual_update_frequency_reg[18]_i_5_n_6 ;
  wire \actual_update_frequency_reg[18]_i_5_n_7 ;
  wire \actual_update_frequency_reg[19]_i_10_n_0 ;
  wire \actual_update_frequency_reg[19]_i_10_n_1 ;
  wire \actual_update_frequency_reg[19]_i_10_n_2 ;
  wire \actual_update_frequency_reg[19]_i_10_n_3 ;
  wire \actual_update_frequency_reg[19]_i_10_n_4 ;
  wire \actual_update_frequency_reg[19]_i_10_n_5 ;
  wire \actual_update_frequency_reg[19]_i_10_n_6 ;
  wire \actual_update_frequency_reg[19]_i_10_n_7 ;
  wire \actual_update_frequency_reg[19]_i_15_n_0 ;
  wire \actual_update_frequency_reg[19]_i_15_n_1 ;
  wire \actual_update_frequency_reg[19]_i_15_n_2 ;
  wire \actual_update_frequency_reg[19]_i_15_n_3 ;
  wire \actual_update_frequency_reg[19]_i_15_n_4 ;
  wire \actual_update_frequency_reg[19]_i_15_n_5 ;
  wire \actual_update_frequency_reg[19]_i_15_n_6 ;
  wire \actual_update_frequency_reg[19]_i_15_n_7 ;
  wire \actual_update_frequency_reg[19]_i_1_n_2 ;
  wire \actual_update_frequency_reg[19]_i_1_n_3 ;
  wire \actual_update_frequency_reg[19]_i_1_n_7 ;
  wire \actual_update_frequency_reg[19]_i_20_n_0 ;
  wire \actual_update_frequency_reg[19]_i_20_n_1 ;
  wire \actual_update_frequency_reg[19]_i_20_n_2 ;
  wire \actual_update_frequency_reg[19]_i_20_n_3 ;
  wire \actual_update_frequency_reg[19]_i_20_n_4 ;
  wire \actual_update_frequency_reg[19]_i_20_n_5 ;
  wire \actual_update_frequency_reg[19]_i_20_n_6 ;
  wire \actual_update_frequency_reg[19]_i_20_n_7 ;
  wire \actual_update_frequency_reg[19]_i_25_n_0 ;
  wire \actual_update_frequency_reg[19]_i_25_n_1 ;
  wire \actual_update_frequency_reg[19]_i_25_n_2 ;
  wire \actual_update_frequency_reg[19]_i_25_n_3 ;
  wire \actual_update_frequency_reg[19]_i_25_n_4 ;
  wire \actual_update_frequency_reg[19]_i_25_n_5 ;
  wire \actual_update_frequency_reg[19]_i_25_n_6 ;
  wire \actual_update_frequency_reg[19]_i_25_n_7 ;
  wire \actual_update_frequency_reg[19]_i_2_n_0 ;
  wire \actual_update_frequency_reg[19]_i_2_n_1 ;
  wire \actual_update_frequency_reg[19]_i_2_n_2 ;
  wire \actual_update_frequency_reg[19]_i_2_n_3 ;
  wire \actual_update_frequency_reg[19]_i_2_n_4 ;
  wire \actual_update_frequency_reg[19]_i_2_n_5 ;
  wire \actual_update_frequency_reg[19]_i_2_n_6 ;
  wire \actual_update_frequency_reg[19]_i_2_n_7 ;
  wire \actual_update_frequency_reg[19]_i_30_n_0 ;
  wire \actual_update_frequency_reg[19]_i_30_n_1 ;
  wire \actual_update_frequency_reg[19]_i_30_n_2 ;
  wire \actual_update_frequency_reg[19]_i_30_n_3 ;
  wire \actual_update_frequency_reg[19]_i_30_n_4 ;
  wire \actual_update_frequency_reg[19]_i_30_n_5 ;
  wire \actual_update_frequency_reg[19]_i_30_n_6 ;
  wire \actual_update_frequency_reg[19]_i_30_n_7 ;
  wire \actual_update_frequency_reg[19]_i_35_n_0 ;
  wire \actual_update_frequency_reg[19]_i_35_n_1 ;
  wire \actual_update_frequency_reg[19]_i_35_n_2 ;
  wire \actual_update_frequency_reg[19]_i_35_n_3 ;
  wire \actual_update_frequency_reg[19]_i_35_n_4 ;
  wire \actual_update_frequency_reg[19]_i_35_n_5 ;
  wire \actual_update_frequency_reg[19]_i_35_n_6 ;
  wire \actual_update_frequency_reg[19]_i_5_n_0 ;
  wire \actual_update_frequency_reg[19]_i_5_n_1 ;
  wire \actual_update_frequency_reg[19]_i_5_n_2 ;
  wire \actual_update_frequency_reg[19]_i_5_n_3 ;
  wire \actual_update_frequency_reg[19]_i_5_n_4 ;
  wire \actual_update_frequency_reg[19]_i_5_n_5 ;
  wire \actual_update_frequency_reg[19]_i_5_n_6 ;
  wire \actual_update_frequency_reg[19]_i_5_n_7 ;
  wire \actual_update_frequency_reg[1]_i_10_n_0 ;
  wire \actual_update_frequency_reg[1]_i_10_n_1 ;
  wire \actual_update_frequency_reg[1]_i_10_n_2 ;
  wire \actual_update_frequency_reg[1]_i_10_n_3 ;
  wire \actual_update_frequency_reg[1]_i_10_n_4 ;
  wire \actual_update_frequency_reg[1]_i_10_n_5 ;
  wire \actual_update_frequency_reg[1]_i_10_n_6 ;
  wire \actual_update_frequency_reg[1]_i_10_n_7 ;
  wire \actual_update_frequency_reg[1]_i_15_n_0 ;
  wire \actual_update_frequency_reg[1]_i_15_n_1 ;
  wire \actual_update_frequency_reg[1]_i_15_n_2 ;
  wire \actual_update_frequency_reg[1]_i_15_n_3 ;
  wire \actual_update_frequency_reg[1]_i_15_n_4 ;
  wire \actual_update_frequency_reg[1]_i_15_n_5 ;
  wire \actual_update_frequency_reg[1]_i_15_n_6 ;
  wire \actual_update_frequency_reg[1]_i_15_n_7 ;
  wire \actual_update_frequency_reg[1]_i_1_n_2 ;
  wire \actual_update_frequency_reg[1]_i_1_n_3 ;
  wire \actual_update_frequency_reg[1]_i_1_n_7 ;
  wire \actual_update_frequency_reg[1]_i_20_n_0 ;
  wire \actual_update_frequency_reg[1]_i_20_n_1 ;
  wire \actual_update_frequency_reg[1]_i_20_n_2 ;
  wire \actual_update_frequency_reg[1]_i_20_n_3 ;
  wire \actual_update_frequency_reg[1]_i_20_n_4 ;
  wire \actual_update_frequency_reg[1]_i_20_n_5 ;
  wire \actual_update_frequency_reg[1]_i_20_n_6 ;
  wire \actual_update_frequency_reg[1]_i_20_n_7 ;
  wire \actual_update_frequency_reg[1]_i_25_n_0 ;
  wire \actual_update_frequency_reg[1]_i_25_n_1 ;
  wire \actual_update_frequency_reg[1]_i_25_n_2 ;
  wire \actual_update_frequency_reg[1]_i_25_n_3 ;
  wire \actual_update_frequency_reg[1]_i_25_n_4 ;
  wire \actual_update_frequency_reg[1]_i_25_n_5 ;
  wire \actual_update_frequency_reg[1]_i_25_n_6 ;
  wire \actual_update_frequency_reg[1]_i_25_n_7 ;
  wire \actual_update_frequency_reg[1]_i_2_n_0 ;
  wire \actual_update_frequency_reg[1]_i_2_n_1 ;
  wire \actual_update_frequency_reg[1]_i_2_n_2 ;
  wire \actual_update_frequency_reg[1]_i_2_n_3 ;
  wire \actual_update_frequency_reg[1]_i_2_n_4 ;
  wire \actual_update_frequency_reg[1]_i_2_n_5 ;
  wire \actual_update_frequency_reg[1]_i_2_n_6 ;
  wire \actual_update_frequency_reg[1]_i_2_n_7 ;
  wire \actual_update_frequency_reg[1]_i_30_n_0 ;
  wire \actual_update_frequency_reg[1]_i_30_n_1 ;
  wire \actual_update_frequency_reg[1]_i_30_n_2 ;
  wire \actual_update_frequency_reg[1]_i_30_n_3 ;
  wire \actual_update_frequency_reg[1]_i_30_n_4 ;
  wire \actual_update_frequency_reg[1]_i_30_n_5 ;
  wire \actual_update_frequency_reg[1]_i_30_n_6 ;
  wire \actual_update_frequency_reg[1]_i_30_n_7 ;
  wire \actual_update_frequency_reg[1]_i_35_n_0 ;
  wire \actual_update_frequency_reg[1]_i_35_n_1 ;
  wire \actual_update_frequency_reg[1]_i_35_n_2 ;
  wire \actual_update_frequency_reg[1]_i_35_n_3 ;
  wire \actual_update_frequency_reg[1]_i_35_n_4 ;
  wire \actual_update_frequency_reg[1]_i_35_n_5 ;
  wire \actual_update_frequency_reg[1]_i_35_n_6 ;
  wire \actual_update_frequency_reg[1]_i_5_n_0 ;
  wire \actual_update_frequency_reg[1]_i_5_n_1 ;
  wire \actual_update_frequency_reg[1]_i_5_n_2 ;
  wire \actual_update_frequency_reg[1]_i_5_n_3 ;
  wire \actual_update_frequency_reg[1]_i_5_n_4 ;
  wire \actual_update_frequency_reg[1]_i_5_n_5 ;
  wire \actual_update_frequency_reg[1]_i_5_n_6 ;
  wire \actual_update_frequency_reg[1]_i_5_n_7 ;
  wire \actual_update_frequency_reg[20]_i_10_n_0 ;
  wire \actual_update_frequency_reg[20]_i_10_n_1 ;
  wire \actual_update_frequency_reg[20]_i_10_n_2 ;
  wire \actual_update_frequency_reg[20]_i_10_n_3 ;
  wire \actual_update_frequency_reg[20]_i_10_n_4 ;
  wire \actual_update_frequency_reg[20]_i_10_n_5 ;
  wire \actual_update_frequency_reg[20]_i_10_n_6 ;
  wire \actual_update_frequency_reg[20]_i_10_n_7 ;
  wire \actual_update_frequency_reg[20]_i_15_n_0 ;
  wire \actual_update_frequency_reg[20]_i_15_n_1 ;
  wire \actual_update_frequency_reg[20]_i_15_n_2 ;
  wire \actual_update_frequency_reg[20]_i_15_n_3 ;
  wire \actual_update_frequency_reg[20]_i_15_n_4 ;
  wire \actual_update_frequency_reg[20]_i_15_n_5 ;
  wire \actual_update_frequency_reg[20]_i_15_n_6 ;
  wire \actual_update_frequency_reg[20]_i_15_n_7 ;
  wire \actual_update_frequency_reg[20]_i_1_n_2 ;
  wire \actual_update_frequency_reg[20]_i_1_n_3 ;
  wire \actual_update_frequency_reg[20]_i_1_n_7 ;
  wire \actual_update_frequency_reg[20]_i_20_n_0 ;
  wire \actual_update_frequency_reg[20]_i_20_n_1 ;
  wire \actual_update_frequency_reg[20]_i_20_n_2 ;
  wire \actual_update_frequency_reg[20]_i_20_n_3 ;
  wire \actual_update_frequency_reg[20]_i_20_n_4 ;
  wire \actual_update_frequency_reg[20]_i_20_n_5 ;
  wire \actual_update_frequency_reg[20]_i_20_n_6 ;
  wire \actual_update_frequency_reg[20]_i_20_n_7 ;
  wire \actual_update_frequency_reg[20]_i_25_n_0 ;
  wire \actual_update_frequency_reg[20]_i_25_n_1 ;
  wire \actual_update_frequency_reg[20]_i_25_n_2 ;
  wire \actual_update_frequency_reg[20]_i_25_n_3 ;
  wire \actual_update_frequency_reg[20]_i_25_n_4 ;
  wire \actual_update_frequency_reg[20]_i_25_n_5 ;
  wire \actual_update_frequency_reg[20]_i_25_n_6 ;
  wire \actual_update_frequency_reg[20]_i_25_n_7 ;
  wire \actual_update_frequency_reg[20]_i_2_n_0 ;
  wire \actual_update_frequency_reg[20]_i_2_n_1 ;
  wire \actual_update_frequency_reg[20]_i_2_n_2 ;
  wire \actual_update_frequency_reg[20]_i_2_n_3 ;
  wire \actual_update_frequency_reg[20]_i_2_n_4 ;
  wire \actual_update_frequency_reg[20]_i_2_n_5 ;
  wire \actual_update_frequency_reg[20]_i_2_n_6 ;
  wire \actual_update_frequency_reg[20]_i_2_n_7 ;
  wire \actual_update_frequency_reg[20]_i_30_n_0 ;
  wire \actual_update_frequency_reg[20]_i_30_n_1 ;
  wire \actual_update_frequency_reg[20]_i_30_n_2 ;
  wire \actual_update_frequency_reg[20]_i_30_n_3 ;
  wire \actual_update_frequency_reg[20]_i_30_n_4 ;
  wire \actual_update_frequency_reg[20]_i_30_n_5 ;
  wire \actual_update_frequency_reg[20]_i_30_n_6 ;
  wire \actual_update_frequency_reg[20]_i_30_n_7 ;
  wire \actual_update_frequency_reg[20]_i_35_n_0 ;
  wire \actual_update_frequency_reg[20]_i_35_n_1 ;
  wire \actual_update_frequency_reg[20]_i_35_n_2 ;
  wire \actual_update_frequency_reg[20]_i_35_n_3 ;
  wire \actual_update_frequency_reg[20]_i_35_n_4 ;
  wire \actual_update_frequency_reg[20]_i_35_n_5 ;
  wire \actual_update_frequency_reg[20]_i_35_n_6 ;
  wire \actual_update_frequency_reg[20]_i_5_n_0 ;
  wire \actual_update_frequency_reg[20]_i_5_n_1 ;
  wire \actual_update_frequency_reg[20]_i_5_n_2 ;
  wire \actual_update_frequency_reg[20]_i_5_n_3 ;
  wire \actual_update_frequency_reg[20]_i_5_n_4 ;
  wire \actual_update_frequency_reg[20]_i_5_n_5 ;
  wire \actual_update_frequency_reg[20]_i_5_n_6 ;
  wire \actual_update_frequency_reg[20]_i_5_n_7 ;
  wire \actual_update_frequency_reg[21]_i_10_n_0 ;
  wire \actual_update_frequency_reg[21]_i_10_n_1 ;
  wire \actual_update_frequency_reg[21]_i_10_n_2 ;
  wire \actual_update_frequency_reg[21]_i_10_n_3 ;
  wire \actual_update_frequency_reg[21]_i_10_n_4 ;
  wire \actual_update_frequency_reg[21]_i_10_n_5 ;
  wire \actual_update_frequency_reg[21]_i_10_n_6 ;
  wire \actual_update_frequency_reg[21]_i_10_n_7 ;
  wire \actual_update_frequency_reg[21]_i_15_n_0 ;
  wire \actual_update_frequency_reg[21]_i_15_n_1 ;
  wire \actual_update_frequency_reg[21]_i_15_n_2 ;
  wire \actual_update_frequency_reg[21]_i_15_n_3 ;
  wire \actual_update_frequency_reg[21]_i_15_n_4 ;
  wire \actual_update_frequency_reg[21]_i_15_n_5 ;
  wire \actual_update_frequency_reg[21]_i_15_n_6 ;
  wire \actual_update_frequency_reg[21]_i_15_n_7 ;
  wire \actual_update_frequency_reg[21]_i_1_n_2 ;
  wire \actual_update_frequency_reg[21]_i_1_n_3 ;
  wire \actual_update_frequency_reg[21]_i_1_n_7 ;
  wire \actual_update_frequency_reg[21]_i_20_n_0 ;
  wire \actual_update_frequency_reg[21]_i_20_n_1 ;
  wire \actual_update_frequency_reg[21]_i_20_n_2 ;
  wire \actual_update_frequency_reg[21]_i_20_n_3 ;
  wire \actual_update_frequency_reg[21]_i_20_n_4 ;
  wire \actual_update_frequency_reg[21]_i_20_n_5 ;
  wire \actual_update_frequency_reg[21]_i_20_n_6 ;
  wire \actual_update_frequency_reg[21]_i_20_n_7 ;
  wire \actual_update_frequency_reg[21]_i_25_n_0 ;
  wire \actual_update_frequency_reg[21]_i_25_n_1 ;
  wire \actual_update_frequency_reg[21]_i_25_n_2 ;
  wire \actual_update_frequency_reg[21]_i_25_n_3 ;
  wire \actual_update_frequency_reg[21]_i_25_n_4 ;
  wire \actual_update_frequency_reg[21]_i_25_n_5 ;
  wire \actual_update_frequency_reg[21]_i_25_n_6 ;
  wire \actual_update_frequency_reg[21]_i_25_n_7 ;
  wire \actual_update_frequency_reg[21]_i_2_n_0 ;
  wire \actual_update_frequency_reg[21]_i_2_n_1 ;
  wire \actual_update_frequency_reg[21]_i_2_n_2 ;
  wire \actual_update_frequency_reg[21]_i_2_n_3 ;
  wire \actual_update_frequency_reg[21]_i_2_n_4 ;
  wire \actual_update_frequency_reg[21]_i_2_n_5 ;
  wire \actual_update_frequency_reg[21]_i_2_n_6 ;
  wire \actual_update_frequency_reg[21]_i_2_n_7 ;
  wire \actual_update_frequency_reg[21]_i_30_n_0 ;
  wire \actual_update_frequency_reg[21]_i_30_n_1 ;
  wire \actual_update_frequency_reg[21]_i_30_n_2 ;
  wire \actual_update_frequency_reg[21]_i_30_n_3 ;
  wire \actual_update_frequency_reg[21]_i_30_n_4 ;
  wire \actual_update_frequency_reg[21]_i_30_n_5 ;
  wire \actual_update_frequency_reg[21]_i_30_n_6 ;
  wire \actual_update_frequency_reg[21]_i_30_n_7 ;
  wire \actual_update_frequency_reg[21]_i_35_n_0 ;
  wire \actual_update_frequency_reg[21]_i_35_n_1 ;
  wire \actual_update_frequency_reg[21]_i_35_n_2 ;
  wire \actual_update_frequency_reg[21]_i_35_n_3 ;
  wire \actual_update_frequency_reg[21]_i_35_n_4 ;
  wire \actual_update_frequency_reg[21]_i_35_n_5 ;
  wire \actual_update_frequency_reg[21]_i_35_n_6 ;
  wire \actual_update_frequency_reg[21]_i_5_n_0 ;
  wire \actual_update_frequency_reg[21]_i_5_n_1 ;
  wire \actual_update_frequency_reg[21]_i_5_n_2 ;
  wire \actual_update_frequency_reg[21]_i_5_n_3 ;
  wire \actual_update_frequency_reg[21]_i_5_n_4 ;
  wire \actual_update_frequency_reg[21]_i_5_n_5 ;
  wire \actual_update_frequency_reg[21]_i_5_n_6 ;
  wire \actual_update_frequency_reg[21]_i_5_n_7 ;
  wire \actual_update_frequency_reg[22]_i_10_n_0 ;
  wire \actual_update_frequency_reg[22]_i_10_n_1 ;
  wire \actual_update_frequency_reg[22]_i_10_n_2 ;
  wire \actual_update_frequency_reg[22]_i_10_n_3 ;
  wire \actual_update_frequency_reg[22]_i_10_n_4 ;
  wire \actual_update_frequency_reg[22]_i_10_n_5 ;
  wire \actual_update_frequency_reg[22]_i_10_n_6 ;
  wire \actual_update_frequency_reg[22]_i_10_n_7 ;
  wire \actual_update_frequency_reg[22]_i_15_n_0 ;
  wire \actual_update_frequency_reg[22]_i_15_n_1 ;
  wire \actual_update_frequency_reg[22]_i_15_n_2 ;
  wire \actual_update_frequency_reg[22]_i_15_n_3 ;
  wire \actual_update_frequency_reg[22]_i_15_n_4 ;
  wire \actual_update_frequency_reg[22]_i_15_n_5 ;
  wire \actual_update_frequency_reg[22]_i_15_n_6 ;
  wire \actual_update_frequency_reg[22]_i_15_n_7 ;
  wire \actual_update_frequency_reg[22]_i_1_n_2 ;
  wire \actual_update_frequency_reg[22]_i_1_n_3 ;
  wire \actual_update_frequency_reg[22]_i_1_n_7 ;
  wire \actual_update_frequency_reg[22]_i_20_n_0 ;
  wire \actual_update_frequency_reg[22]_i_20_n_1 ;
  wire \actual_update_frequency_reg[22]_i_20_n_2 ;
  wire \actual_update_frequency_reg[22]_i_20_n_3 ;
  wire \actual_update_frequency_reg[22]_i_20_n_4 ;
  wire \actual_update_frequency_reg[22]_i_20_n_5 ;
  wire \actual_update_frequency_reg[22]_i_20_n_6 ;
  wire \actual_update_frequency_reg[22]_i_20_n_7 ;
  wire \actual_update_frequency_reg[22]_i_25_n_0 ;
  wire \actual_update_frequency_reg[22]_i_25_n_1 ;
  wire \actual_update_frequency_reg[22]_i_25_n_2 ;
  wire \actual_update_frequency_reg[22]_i_25_n_3 ;
  wire \actual_update_frequency_reg[22]_i_25_n_4 ;
  wire \actual_update_frequency_reg[22]_i_25_n_5 ;
  wire \actual_update_frequency_reg[22]_i_25_n_6 ;
  wire \actual_update_frequency_reg[22]_i_25_n_7 ;
  wire \actual_update_frequency_reg[22]_i_2_n_0 ;
  wire \actual_update_frequency_reg[22]_i_2_n_1 ;
  wire \actual_update_frequency_reg[22]_i_2_n_2 ;
  wire \actual_update_frequency_reg[22]_i_2_n_3 ;
  wire \actual_update_frequency_reg[22]_i_2_n_4 ;
  wire \actual_update_frequency_reg[22]_i_2_n_5 ;
  wire \actual_update_frequency_reg[22]_i_2_n_6 ;
  wire \actual_update_frequency_reg[22]_i_2_n_7 ;
  wire \actual_update_frequency_reg[22]_i_30_n_0 ;
  wire \actual_update_frequency_reg[22]_i_30_n_1 ;
  wire \actual_update_frequency_reg[22]_i_30_n_2 ;
  wire \actual_update_frequency_reg[22]_i_30_n_3 ;
  wire \actual_update_frequency_reg[22]_i_30_n_4 ;
  wire \actual_update_frequency_reg[22]_i_30_n_5 ;
  wire \actual_update_frequency_reg[22]_i_30_n_6 ;
  wire \actual_update_frequency_reg[22]_i_30_n_7 ;
  wire \actual_update_frequency_reg[22]_i_35_n_0 ;
  wire \actual_update_frequency_reg[22]_i_35_n_1 ;
  wire \actual_update_frequency_reg[22]_i_35_n_2 ;
  wire \actual_update_frequency_reg[22]_i_35_n_3 ;
  wire \actual_update_frequency_reg[22]_i_35_n_4 ;
  wire \actual_update_frequency_reg[22]_i_35_n_5 ;
  wire \actual_update_frequency_reg[22]_i_35_n_6 ;
  wire \actual_update_frequency_reg[22]_i_5_n_0 ;
  wire \actual_update_frequency_reg[22]_i_5_n_1 ;
  wire \actual_update_frequency_reg[22]_i_5_n_2 ;
  wire \actual_update_frequency_reg[22]_i_5_n_3 ;
  wire \actual_update_frequency_reg[22]_i_5_n_4 ;
  wire \actual_update_frequency_reg[22]_i_5_n_5 ;
  wire \actual_update_frequency_reg[22]_i_5_n_6 ;
  wire \actual_update_frequency_reg[22]_i_5_n_7 ;
  wire \actual_update_frequency_reg[23]_i_10_n_0 ;
  wire \actual_update_frequency_reg[23]_i_10_n_1 ;
  wire \actual_update_frequency_reg[23]_i_10_n_2 ;
  wire \actual_update_frequency_reg[23]_i_10_n_3 ;
  wire \actual_update_frequency_reg[23]_i_10_n_4 ;
  wire \actual_update_frequency_reg[23]_i_10_n_5 ;
  wire \actual_update_frequency_reg[23]_i_10_n_6 ;
  wire \actual_update_frequency_reg[23]_i_10_n_7 ;
  wire \actual_update_frequency_reg[23]_i_15_n_0 ;
  wire \actual_update_frequency_reg[23]_i_15_n_1 ;
  wire \actual_update_frequency_reg[23]_i_15_n_2 ;
  wire \actual_update_frequency_reg[23]_i_15_n_3 ;
  wire \actual_update_frequency_reg[23]_i_15_n_4 ;
  wire \actual_update_frequency_reg[23]_i_15_n_5 ;
  wire \actual_update_frequency_reg[23]_i_15_n_6 ;
  wire \actual_update_frequency_reg[23]_i_15_n_7 ;
  wire \actual_update_frequency_reg[23]_i_1_n_2 ;
  wire \actual_update_frequency_reg[23]_i_1_n_3 ;
  wire \actual_update_frequency_reg[23]_i_1_n_7 ;
  wire \actual_update_frequency_reg[23]_i_20_n_0 ;
  wire \actual_update_frequency_reg[23]_i_20_n_1 ;
  wire \actual_update_frequency_reg[23]_i_20_n_2 ;
  wire \actual_update_frequency_reg[23]_i_20_n_3 ;
  wire \actual_update_frequency_reg[23]_i_20_n_4 ;
  wire \actual_update_frequency_reg[23]_i_20_n_5 ;
  wire \actual_update_frequency_reg[23]_i_20_n_6 ;
  wire \actual_update_frequency_reg[23]_i_20_n_7 ;
  wire \actual_update_frequency_reg[23]_i_25_n_0 ;
  wire \actual_update_frequency_reg[23]_i_25_n_1 ;
  wire \actual_update_frequency_reg[23]_i_25_n_2 ;
  wire \actual_update_frequency_reg[23]_i_25_n_3 ;
  wire \actual_update_frequency_reg[23]_i_25_n_4 ;
  wire \actual_update_frequency_reg[23]_i_25_n_5 ;
  wire \actual_update_frequency_reg[23]_i_25_n_6 ;
  wire \actual_update_frequency_reg[23]_i_25_n_7 ;
  wire \actual_update_frequency_reg[23]_i_2_n_0 ;
  wire \actual_update_frequency_reg[23]_i_2_n_1 ;
  wire \actual_update_frequency_reg[23]_i_2_n_2 ;
  wire \actual_update_frequency_reg[23]_i_2_n_3 ;
  wire \actual_update_frequency_reg[23]_i_2_n_4 ;
  wire \actual_update_frequency_reg[23]_i_2_n_5 ;
  wire \actual_update_frequency_reg[23]_i_2_n_6 ;
  wire \actual_update_frequency_reg[23]_i_2_n_7 ;
  wire \actual_update_frequency_reg[23]_i_30_n_0 ;
  wire \actual_update_frequency_reg[23]_i_30_n_1 ;
  wire \actual_update_frequency_reg[23]_i_30_n_2 ;
  wire \actual_update_frequency_reg[23]_i_30_n_3 ;
  wire \actual_update_frequency_reg[23]_i_30_n_4 ;
  wire \actual_update_frequency_reg[23]_i_30_n_5 ;
  wire \actual_update_frequency_reg[23]_i_30_n_6 ;
  wire \actual_update_frequency_reg[23]_i_30_n_7 ;
  wire \actual_update_frequency_reg[23]_i_35_n_0 ;
  wire \actual_update_frequency_reg[23]_i_35_n_1 ;
  wire \actual_update_frequency_reg[23]_i_35_n_2 ;
  wire \actual_update_frequency_reg[23]_i_35_n_3 ;
  wire \actual_update_frequency_reg[23]_i_35_n_4 ;
  wire \actual_update_frequency_reg[23]_i_35_n_5 ;
  wire \actual_update_frequency_reg[23]_i_35_n_6 ;
  wire \actual_update_frequency_reg[23]_i_5_n_0 ;
  wire \actual_update_frequency_reg[23]_i_5_n_1 ;
  wire \actual_update_frequency_reg[23]_i_5_n_2 ;
  wire \actual_update_frequency_reg[23]_i_5_n_3 ;
  wire \actual_update_frequency_reg[23]_i_5_n_4 ;
  wire \actual_update_frequency_reg[23]_i_5_n_5 ;
  wire \actual_update_frequency_reg[23]_i_5_n_6 ;
  wire \actual_update_frequency_reg[23]_i_5_n_7 ;
  wire \actual_update_frequency_reg[24]_i_10_n_0 ;
  wire \actual_update_frequency_reg[24]_i_10_n_1 ;
  wire \actual_update_frequency_reg[24]_i_10_n_2 ;
  wire \actual_update_frequency_reg[24]_i_10_n_3 ;
  wire \actual_update_frequency_reg[24]_i_10_n_4 ;
  wire \actual_update_frequency_reg[24]_i_10_n_5 ;
  wire \actual_update_frequency_reg[24]_i_10_n_6 ;
  wire \actual_update_frequency_reg[24]_i_10_n_7 ;
  wire \actual_update_frequency_reg[24]_i_15_n_0 ;
  wire \actual_update_frequency_reg[24]_i_15_n_1 ;
  wire \actual_update_frequency_reg[24]_i_15_n_2 ;
  wire \actual_update_frequency_reg[24]_i_15_n_3 ;
  wire \actual_update_frequency_reg[24]_i_15_n_4 ;
  wire \actual_update_frequency_reg[24]_i_15_n_5 ;
  wire \actual_update_frequency_reg[24]_i_15_n_6 ;
  wire \actual_update_frequency_reg[24]_i_15_n_7 ;
  wire \actual_update_frequency_reg[24]_i_1_n_2 ;
  wire \actual_update_frequency_reg[24]_i_1_n_3 ;
  wire \actual_update_frequency_reg[24]_i_1_n_7 ;
  wire \actual_update_frequency_reg[24]_i_20_n_0 ;
  wire \actual_update_frequency_reg[24]_i_20_n_1 ;
  wire \actual_update_frequency_reg[24]_i_20_n_2 ;
  wire \actual_update_frequency_reg[24]_i_20_n_3 ;
  wire \actual_update_frequency_reg[24]_i_20_n_4 ;
  wire \actual_update_frequency_reg[24]_i_20_n_5 ;
  wire \actual_update_frequency_reg[24]_i_20_n_6 ;
  wire \actual_update_frequency_reg[24]_i_20_n_7 ;
  wire \actual_update_frequency_reg[24]_i_25_n_0 ;
  wire \actual_update_frequency_reg[24]_i_25_n_1 ;
  wire \actual_update_frequency_reg[24]_i_25_n_2 ;
  wire \actual_update_frequency_reg[24]_i_25_n_3 ;
  wire \actual_update_frequency_reg[24]_i_25_n_4 ;
  wire \actual_update_frequency_reg[24]_i_25_n_5 ;
  wire \actual_update_frequency_reg[24]_i_25_n_6 ;
  wire \actual_update_frequency_reg[24]_i_25_n_7 ;
  wire \actual_update_frequency_reg[24]_i_2_n_0 ;
  wire \actual_update_frequency_reg[24]_i_2_n_1 ;
  wire \actual_update_frequency_reg[24]_i_2_n_2 ;
  wire \actual_update_frequency_reg[24]_i_2_n_3 ;
  wire \actual_update_frequency_reg[24]_i_2_n_4 ;
  wire \actual_update_frequency_reg[24]_i_2_n_5 ;
  wire \actual_update_frequency_reg[24]_i_2_n_6 ;
  wire \actual_update_frequency_reg[24]_i_2_n_7 ;
  wire \actual_update_frequency_reg[24]_i_30_n_0 ;
  wire \actual_update_frequency_reg[24]_i_30_n_1 ;
  wire \actual_update_frequency_reg[24]_i_30_n_2 ;
  wire \actual_update_frequency_reg[24]_i_30_n_3 ;
  wire \actual_update_frequency_reg[24]_i_30_n_4 ;
  wire \actual_update_frequency_reg[24]_i_30_n_5 ;
  wire \actual_update_frequency_reg[24]_i_30_n_6 ;
  wire \actual_update_frequency_reg[24]_i_30_n_7 ;
  wire \actual_update_frequency_reg[24]_i_35_n_0 ;
  wire \actual_update_frequency_reg[24]_i_35_n_1 ;
  wire \actual_update_frequency_reg[24]_i_35_n_2 ;
  wire \actual_update_frequency_reg[24]_i_35_n_3 ;
  wire \actual_update_frequency_reg[24]_i_35_n_4 ;
  wire \actual_update_frequency_reg[24]_i_35_n_5 ;
  wire \actual_update_frequency_reg[24]_i_35_n_6 ;
  wire \actual_update_frequency_reg[24]_i_5_n_0 ;
  wire \actual_update_frequency_reg[24]_i_5_n_1 ;
  wire \actual_update_frequency_reg[24]_i_5_n_2 ;
  wire \actual_update_frequency_reg[24]_i_5_n_3 ;
  wire \actual_update_frequency_reg[24]_i_5_n_4 ;
  wire \actual_update_frequency_reg[24]_i_5_n_5 ;
  wire \actual_update_frequency_reg[24]_i_5_n_6 ;
  wire \actual_update_frequency_reg[24]_i_5_n_7 ;
  wire \actual_update_frequency_reg[25]_i_14_n_0 ;
  wire \actual_update_frequency_reg[25]_i_14_n_1 ;
  wire \actual_update_frequency_reg[25]_i_14_n_2 ;
  wire \actual_update_frequency_reg[25]_i_14_n_3 ;
  wire \actual_update_frequency_reg[25]_i_14_n_4 ;
  wire \actual_update_frequency_reg[25]_i_14_n_5 ;
  wire \actual_update_frequency_reg[25]_i_14_n_6 ;
  wire \actual_update_frequency_reg[25]_i_14_n_7 ;
  wire \actual_update_frequency_reg[25]_i_23_n_0 ;
  wire \actual_update_frequency_reg[25]_i_23_n_1 ;
  wire \actual_update_frequency_reg[25]_i_23_n_2 ;
  wire \actual_update_frequency_reg[25]_i_23_n_3 ;
  wire \actual_update_frequency_reg[25]_i_23_n_4 ;
  wire \actual_update_frequency_reg[25]_i_23_n_5 ;
  wire \actual_update_frequency_reg[25]_i_23_n_6 ;
  wire \actual_update_frequency_reg[25]_i_23_n_7 ;
  wire \actual_update_frequency_reg[25]_i_2_n_3 ;
  wire \actual_update_frequency_reg[25]_i_32_n_0 ;
  wire \actual_update_frequency_reg[25]_i_32_n_1 ;
  wire \actual_update_frequency_reg[25]_i_32_n_2 ;
  wire \actual_update_frequency_reg[25]_i_32_n_3 ;
  wire \actual_update_frequency_reg[25]_i_32_n_4 ;
  wire \actual_update_frequency_reg[25]_i_32_n_5 ;
  wire \actual_update_frequency_reg[25]_i_32_n_6 ;
  wire \actual_update_frequency_reg[25]_i_32_n_7 ;
  wire \actual_update_frequency_reg[25]_i_41_n_0 ;
  wire \actual_update_frequency_reg[25]_i_41_n_1 ;
  wire \actual_update_frequency_reg[25]_i_41_n_2 ;
  wire \actual_update_frequency_reg[25]_i_41_n_3 ;
  wire \actual_update_frequency_reg[25]_i_41_n_4 ;
  wire \actual_update_frequency_reg[25]_i_41_n_5 ;
  wire \actual_update_frequency_reg[25]_i_41_n_6 ;
  wire \actual_update_frequency_reg[25]_i_41_n_7 ;
  wire \actual_update_frequency_reg[25]_i_4_n_0 ;
  wire \actual_update_frequency_reg[25]_i_4_n_1 ;
  wire \actual_update_frequency_reg[25]_i_4_n_2 ;
  wire \actual_update_frequency_reg[25]_i_4_n_3 ;
  wire \actual_update_frequency_reg[25]_i_4_n_4 ;
  wire \actual_update_frequency_reg[25]_i_4_n_5 ;
  wire \actual_update_frequency_reg[25]_i_4_n_6 ;
  wire \actual_update_frequency_reg[25]_i_4_n_7 ;
  wire \actual_update_frequency_reg[25]_i_50_n_0 ;
  wire \actual_update_frequency_reg[25]_i_50_n_1 ;
  wire \actual_update_frequency_reg[25]_i_50_n_2 ;
  wire \actual_update_frequency_reg[25]_i_50_n_3 ;
  wire \actual_update_frequency_reg[25]_i_50_n_4 ;
  wire \actual_update_frequency_reg[25]_i_50_n_5 ;
  wire \actual_update_frequency_reg[25]_i_50_n_6 ;
  wire \actual_update_frequency_reg[25]_i_50_n_7 ;
  wire \actual_update_frequency_reg[25]_i_59_n_0 ;
  wire \actual_update_frequency_reg[25]_i_59_n_1 ;
  wire \actual_update_frequency_reg[25]_i_59_n_2 ;
  wire \actual_update_frequency_reg[25]_i_59_n_3 ;
  wire \actual_update_frequency_reg[25]_i_59_n_4 ;
  wire \actual_update_frequency_reg[25]_i_59_n_5 ;
  wire \actual_update_frequency_reg[25]_i_59_n_6 ;
  wire \actual_update_frequency_reg[25]_i_59_n_7 ;
  wire \actual_update_frequency_reg[25]_i_5_n_0 ;
  wire \actual_update_frequency_reg[25]_i_5_n_1 ;
  wire \actual_update_frequency_reg[25]_i_5_n_2 ;
  wire \actual_update_frequency_reg[25]_i_5_n_3 ;
  wire \actual_update_frequency_reg[25]_i_5_n_4 ;
  wire \actual_update_frequency_reg[25]_i_5_n_5 ;
  wire \actual_update_frequency_reg[25]_i_5_n_6 ;
  wire \actual_update_frequency_reg[25]_i_5_n_7 ;
  wire \actual_update_frequency_reg[2]_i_10_n_0 ;
  wire \actual_update_frequency_reg[2]_i_10_n_1 ;
  wire \actual_update_frequency_reg[2]_i_10_n_2 ;
  wire \actual_update_frequency_reg[2]_i_10_n_3 ;
  wire \actual_update_frequency_reg[2]_i_10_n_4 ;
  wire \actual_update_frequency_reg[2]_i_10_n_5 ;
  wire \actual_update_frequency_reg[2]_i_10_n_6 ;
  wire \actual_update_frequency_reg[2]_i_10_n_7 ;
  wire \actual_update_frequency_reg[2]_i_15_n_0 ;
  wire \actual_update_frequency_reg[2]_i_15_n_1 ;
  wire \actual_update_frequency_reg[2]_i_15_n_2 ;
  wire \actual_update_frequency_reg[2]_i_15_n_3 ;
  wire \actual_update_frequency_reg[2]_i_15_n_4 ;
  wire \actual_update_frequency_reg[2]_i_15_n_5 ;
  wire \actual_update_frequency_reg[2]_i_15_n_6 ;
  wire \actual_update_frequency_reg[2]_i_15_n_7 ;
  wire \actual_update_frequency_reg[2]_i_1_n_2 ;
  wire \actual_update_frequency_reg[2]_i_1_n_3 ;
  wire \actual_update_frequency_reg[2]_i_1_n_7 ;
  wire \actual_update_frequency_reg[2]_i_20_n_0 ;
  wire \actual_update_frequency_reg[2]_i_20_n_1 ;
  wire \actual_update_frequency_reg[2]_i_20_n_2 ;
  wire \actual_update_frequency_reg[2]_i_20_n_3 ;
  wire \actual_update_frequency_reg[2]_i_20_n_4 ;
  wire \actual_update_frequency_reg[2]_i_20_n_5 ;
  wire \actual_update_frequency_reg[2]_i_20_n_6 ;
  wire \actual_update_frequency_reg[2]_i_20_n_7 ;
  wire \actual_update_frequency_reg[2]_i_25_n_0 ;
  wire \actual_update_frequency_reg[2]_i_25_n_1 ;
  wire \actual_update_frequency_reg[2]_i_25_n_2 ;
  wire \actual_update_frequency_reg[2]_i_25_n_3 ;
  wire \actual_update_frequency_reg[2]_i_25_n_4 ;
  wire \actual_update_frequency_reg[2]_i_25_n_5 ;
  wire \actual_update_frequency_reg[2]_i_25_n_6 ;
  wire \actual_update_frequency_reg[2]_i_25_n_7 ;
  wire \actual_update_frequency_reg[2]_i_2_n_0 ;
  wire \actual_update_frequency_reg[2]_i_2_n_1 ;
  wire \actual_update_frequency_reg[2]_i_2_n_2 ;
  wire \actual_update_frequency_reg[2]_i_2_n_3 ;
  wire \actual_update_frequency_reg[2]_i_2_n_4 ;
  wire \actual_update_frequency_reg[2]_i_2_n_5 ;
  wire \actual_update_frequency_reg[2]_i_2_n_6 ;
  wire \actual_update_frequency_reg[2]_i_2_n_7 ;
  wire \actual_update_frequency_reg[2]_i_30_n_0 ;
  wire \actual_update_frequency_reg[2]_i_30_n_1 ;
  wire \actual_update_frequency_reg[2]_i_30_n_2 ;
  wire \actual_update_frequency_reg[2]_i_30_n_3 ;
  wire \actual_update_frequency_reg[2]_i_30_n_4 ;
  wire \actual_update_frequency_reg[2]_i_30_n_5 ;
  wire \actual_update_frequency_reg[2]_i_30_n_6 ;
  wire \actual_update_frequency_reg[2]_i_30_n_7 ;
  wire \actual_update_frequency_reg[2]_i_35_n_0 ;
  wire \actual_update_frequency_reg[2]_i_35_n_1 ;
  wire \actual_update_frequency_reg[2]_i_35_n_2 ;
  wire \actual_update_frequency_reg[2]_i_35_n_3 ;
  wire \actual_update_frequency_reg[2]_i_35_n_4 ;
  wire \actual_update_frequency_reg[2]_i_35_n_5 ;
  wire \actual_update_frequency_reg[2]_i_35_n_6 ;
  wire \actual_update_frequency_reg[2]_i_5_n_0 ;
  wire \actual_update_frequency_reg[2]_i_5_n_1 ;
  wire \actual_update_frequency_reg[2]_i_5_n_2 ;
  wire \actual_update_frequency_reg[2]_i_5_n_3 ;
  wire \actual_update_frequency_reg[2]_i_5_n_4 ;
  wire \actual_update_frequency_reg[2]_i_5_n_5 ;
  wire \actual_update_frequency_reg[2]_i_5_n_6 ;
  wire \actual_update_frequency_reg[2]_i_5_n_7 ;
  wire \actual_update_frequency_reg[3]_i_10_n_0 ;
  wire \actual_update_frequency_reg[3]_i_10_n_1 ;
  wire \actual_update_frequency_reg[3]_i_10_n_2 ;
  wire \actual_update_frequency_reg[3]_i_10_n_3 ;
  wire \actual_update_frequency_reg[3]_i_10_n_4 ;
  wire \actual_update_frequency_reg[3]_i_10_n_5 ;
  wire \actual_update_frequency_reg[3]_i_10_n_6 ;
  wire \actual_update_frequency_reg[3]_i_10_n_7 ;
  wire \actual_update_frequency_reg[3]_i_15_n_0 ;
  wire \actual_update_frequency_reg[3]_i_15_n_1 ;
  wire \actual_update_frequency_reg[3]_i_15_n_2 ;
  wire \actual_update_frequency_reg[3]_i_15_n_3 ;
  wire \actual_update_frequency_reg[3]_i_15_n_4 ;
  wire \actual_update_frequency_reg[3]_i_15_n_5 ;
  wire \actual_update_frequency_reg[3]_i_15_n_6 ;
  wire \actual_update_frequency_reg[3]_i_15_n_7 ;
  wire \actual_update_frequency_reg[3]_i_1_n_2 ;
  wire \actual_update_frequency_reg[3]_i_1_n_3 ;
  wire \actual_update_frequency_reg[3]_i_1_n_7 ;
  wire \actual_update_frequency_reg[3]_i_20_n_0 ;
  wire \actual_update_frequency_reg[3]_i_20_n_1 ;
  wire \actual_update_frequency_reg[3]_i_20_n_2 ;
  wire \actual_update_frequency_reg[3]_i_20_n_3 ;
  wire \actual_update_frequency_reg[3]_i_20_n_4 ;
  wire \actual_update_frequency_reg[3]_i_20_n_5 ;
  wire \actual_update_frequency_reg[3]_i_20_n_6 ;
  wire \actual_update_frequency_reg[3]_i_20_n_7 ;
  wire \actual_update_frequency_reg[3]_i_25_n_0 ;
  wire \actual_update_frequency_reg[3]_i_25_n_1 ;
  wire \actual_update_frequency_reg[3]_i_25_n_2 ;
  wire \actual_update_frequency_reg[3]_i_25_n_3 ;
  wire \actual_update_frequency_reg[3]_i_25_n_4 ;
  wire \actual_update_frequency_reg[3]_i_25_n_5 ;
  wire \actual_update_frequency_reg[3]_i_25_n_6 ;
  wire \actual_update_frequency_reg[3]_i_25_n_7 ;
  wire \actual_update_frequency_reg[3]_i_2_n_0 ;
  wire \actual_update_frequency_reg[3]_i_2_n_1 ;
  wire \actual_update_frequency_reg[3]_i_2_n_2 ;
  wire \actual_update_frequency_reg[3]_i_2_n_3 ;
  wire \actual_update_frequency_reg[3]_i_2_n_4 ;
  wire \actual_update_frequency_reg[3]_i_2_n_5 ;
  wire \actual_update_frequency_reg[3]_i_2_n_6 ;
  wire \actual_update_frequency_reg[3]_i_2_n_7 ;
  wire \actual_update_frequency_reg[3]_i_30_n_0 ;
  wire \actual_update_frequency_reg[3]_i_30_n_1 ;
  wire \actual_update_frequency_reg[3]_i_30_n_2 ;
  wire \actual_update_frequency_reg[3]_i_30_n_3 ;
  wire \actual_update_frequency_reg[3]_i_30_n_4 ;
  wire \actual_update_frequency_reg[3]_i_30_n_5 ;
  wire \actual_update_frequency_reg[3]_i_30_n_6 ;
  wire \actual_update_frequency_reg[3]_i_30_n_7 ;
  wire \actual_update_frequency_reg[3]_i_35_n_0 ;
  wire \actual_update_frequency_reg[3]_i_35_n_1 ;
  wire \actual_update_frequency_reg[3]_i_35_n_2 ;
  wire \actual_update_frequency_reg[3]_i_35_n_3 ;
  wire \actual_update_frequency_reg[3]_i_35_n_4 ;
  wire \actual_update_frequency_reg[3]_i_35_n_5 ;
  wire \actual_update_frequency_reg[3]_i_35_n_6 ;
  wire \actual_update_frequency_reg[3]_i_5_n_0 ;
  wire \actual_update_frequency_reg[3]_i_5_n_1 ;
  wire \actual_update_frequency_reg[3]_i_5_n_2 ;
  wire \actual_update_frequency_reg[3]_i_5_n_3 ;
  wire \actual_update_frequency_reg[3]_i_5_n_4 ;
  wire \actual_update_frequency_reg[3]_i_5_n_5 ;
  wire \actual_update_frequency_reg[3]_i_5_n_6 ;
  wire \actual_update_frequency_reg[3]_i_5_n_7 ;
  wire \actual_update_frequency_reg[4]_i_10_n_0 ;
  wire \actual_update_frequency_reg[4]_i_10_n_1 ;
  wire \actual_update_frequency_reg[4]_i_10_n_2 ;
  wire \actual_update_frequency_reg[4]_i_10_n_3 ;
  wire \actual_update_frequency_reg[4]_i_10_n_4 ;
  wire \actual_update_frequency_reg[4]_i_10_n_5 ;
  wire \actual_update_frequency_reg[4]_i_10_n_6 ;
  wire \actual_update_frequency_reg[4]_i_10_n_7 ;
  wire \actual_update_frequency_reg[4]_i_15_n_0 ;
  wire \actual_update_frequency_reg[4]_i_15_n_1 ;
  wire \actual_update_frequency_reg[4]_i_15_n_2 ;
  wire \actual_update_frequency_reg[4]_i_15_n_3 ;
  wire \actual_update_frequency_reg[4]_i_15_n_4 ;
  wire \actual_update_frequency_reg[4]_i_15_n_5 ;
  wire \actual_update_frequency_reg[4]_i_15_n_6 ;
  wire \actual_update_frequency_reg[4]_i_15_n_7 ;
  wire \actual_update_frequency_reg[4]_i_1_n_2 ;
  wire \actual_update_frequency_reg[4]_i_1_n_3 ;
  wire \actual_update_frequency_reg[4]_i_1_n_7 ;
  wire \actual_update_frequency_reg[4]_i_20_n_0 ;
  wire \actual_update_frequency_reg[4]_i_20_n_1 ;
  wire \actual_update_frequency_reg[4]_i_20_n_2 ;
  wire \actual_update_frequency_reg[4]_i_20_n_3 ;
  wire \actual_update_frequency_reg[4]_i_20_n_4 ;
  wire \actual_update_frequency_reg[4]_i_20_n_5 ;
  wire \actual_update_frequency_reg[4]_i_20_n_6 ;
  wire \actual_update_frequency_reg[4]_i_20_n_7 ;
  wire \actual_update_frequency_reg[4]_i_25_n_0 ;
  wire \actual_update_frequency_reg[4]_i_25_n_1 ;
  wire \actual_update_frequency_reg[4]_i_25_n_2 ;
  wire \actual_update_frequency_reg[4]_i_25_n_3 ;
  wire \actual_update_frequency_reg[4]_i_25_n_4 ;
  wire \actual_update_frequency_reg[4]_i_25_n_5 ;
  wire \actual_update_frequency_reg[4]_i_25_n_6 ;
  wire \actual_update_frequency_reg[4]_i_25_n_7 ;
  wire \actual_update_frequency_reg[4]_i_2_n_0 ;
  wire \actual_update_frequency_reg[4]_i_2_n_1 ;
  wire \actual_update_frequency_reg[4]_i_2_n_2 ;
  wire \actual_update_frequency_reg[4]_i_2_n_3 ;
  wire \actual_update_frequency_reg[4]_i_2_n_4 ;
  wire \actual_update_frequency_reg[4]_i_2_n_5 ;
  wire \actual_update_frequency_reg[4]_i_2_n_6 ;
  wire \actual_update_frequency_reg[4]_i_2_n_7 ;
  wire \actual_update_frequency_reg[4]_i_30_n_0 ;
  wire \actual_update_frequency_reg[4]_i_30_n_1 ;
  wire \actual_update_frequency_reg[4]_i_30_n_2 ;
  wire \actual_update_frequency_reg[4]_i_30_n_3 ;
  wire \actual_update_frequency_reg[4]_i_30_n_4 ;
  wire \actual_update_frequency_reg[4]_i_30_n_5 ;
  wire \actual_update_frequency_reg[4]_i_30_n_6 ;
  wire \actual_update_frequency_reg[4]_i_30_n_7 ;
  wire \actual_update_frequency_reg[4]_i_35_n_0 ;
  wire \actual_update_frequency_reg[4]_i_35_n_1 ;
  wire \actual_update_frequency_reg[4]_i_35_n_2 ;
  wire \actual_update_frequency_reg[4]_i_35_n_3 ;
  wire \actual_update_frequency_reg[4]_i_35_n_4 ;
  wire \actual_update_frequency_reg[4]_i_35_n_5 ;
  wire \actual_update_frequency_reg[4]_i_35_n_6 ;
  wire \actual_update_frequency_reg[4]_i_5_n_0 ;
  wire \actual_update_frequency_reg[4]_i_5_n_1 ;
  wire \actual_update_frequency_reg[4]_i_5_n_2 ;
  wire \actual_update_frequency_reg[4]_i_5_n_3 ;
  wire \actual_update_frequency_reg[4]_i_5_n_4 ;
  wire \actual_update_frequency_reg[4]_i_5_n_5 ;
  wire \actual_update_frequency_reg[4]_i_5_n_6 ;
  wire \actual_update_frequency_reg[4]_i_5_n_7 ;
  wire \actual_update_frequency_reg[5]_i_10_n_0 ;
  wire \actual_update_frequency_reg[5]_i_10_n_1 ;
  wire \actual_update_frequency_reg[5]_i_10_n_2 ;
  wire \actual_update_frequency_reg[5]_i_10_n_3 ;
  wire \actual_update_frequency_reg[5]_i_10_n_4 ;
  wire \actual_update_frequency_reg[5]_i_10_n_5 ;
  wire \actual_update_frequency_reg[5]_i_10_n_6 ;
  wire \actual_update_frequency_reg[5]_i_10_n_7 ;
  wire \actual_update_frequency_reg[5]_i_15_n_0 ;
  wire \actual_update_frequency_reg[5]_i_15_n_1 ;
  wire \actual_update_frequency_reg[5]_i_15_n_2 ;
  wire \actual_update_frequency_reg[5]_i_15_n_3 ;
  wire \actual_update_frequency_reg[5]_i_15_n_4 ;
  wire \actual_update_frequency_reg[5]_i_15_n_5 ;
  wire \actual_update_frequency_reg[5]_i_15_n_6 ;
  wire \actual_update_frequency_reg[5]_i_15_n_7 ;
  wire \actual_update_frequency_reg[5]_i_1_n_2 ;
  wire \actual_update_frequency_reg[5]_i_1_n_3 ;
  wire \actual_update_frequency_reg[5]_i_1_n_7 ;
  wire \actual_update_frequency_reg[5]_i_20_n_0 ;
  wire \actual_update_frequency_reg[5]_i_20_n_1 ;
  wire \actual_update_frequency_reg[5]_i_20_n_2 ;
  wire \actual_update_frequency_reg[5]_i_20_n_3 ;
  wire \actual_update_frequency_reg[5]_i_20_n_4 ;
  wire \actual_update_frequency_reg[5]_i_20_n_5 ;
  wire \actual_update_frequency_reg[5]_i_20_n_6 ;
  wire \actual_update_frequency_reg[5]_i_20_n_7 ;
  wire \actual_update_frequency_reg[5]_i_25_n_0 ;
  wire \actual_update_frequency_reg[5]_i_25_n_1 ;
  wire \actual_update_frequency_reg[5]_i_25_n_2 ;
  wire \actual_update_frequency_reg[5]_i_25_n_3 ;
  wire \actual_update_frequency_reg[5]_i_25_n_4 ;
  wire \actual_update_frequency_reg[5]_i_25_n_5 ;
  wire \actual_update_frequency_reg[5]_i_25_n_6 ;
  wire \actual_update_frequency_reg[5]_i_25_n_7 ;
  wire \actual_update_frequency_reg[5]_i_2_n_0 ;
  wire \actual_update_frequency_reg[5]_i_2_n_1 ;
  wire \actual_update_frequency_reg[5]_i_2_n_2 ;
  wire \actual_update_frequency_reg[5]_i_2_n_3 ;
  wire \actual_update_frequency_reg[5]_i_2_n_4 ;
  wire \actual_update_frequency_reg[5]_i_2_n_5 ;
  wire \actual_update_frequency_reg[5]_i_2_n_6 ;
  wire \actual_update_frequency_reg[5]_i_2_n_7 ;
  wire \actual_update_frequency_reg[5]_i_30_n_0 ;
  wire \actual_update_frequency_reg[5]_i_30_n_1 ;
  wire \actual_update_frequency_reg[5]_i_30_n_2 ;
  wire \actual_update_frequency_reg[5]_i_30_n_3 ;
  wire \actual_update_frequency_reg[5]_i_30_n_4 ;
  wire \actual_update_frequency_reg[5]_i_30_n_5 ;
  wire \actual_update_frequency_reg[5]_i_30_n_6 ;
  wire \actual_update_frequency_reg[5]_i_30_n_7 ;
  wire \actual_update_frequency_reg[5]_i_35_n_0 ;
  wire \actual_update_frequency_reg[5]_i_35_n_1 ;
  wire \actual_update_frequency_reg[5]_i_35_n_2 ;
  wire \actual_update_frequency_reg[5]_i_35_n_3 ;
  wire \actual_update_frequency_reg[5]_i_35_n_4 ;
  wire \actual_update_frequency_reg[5]_i_35_n_5 ;
  wire \actual_update_frequency_reg[5]_i_35_n_6 ;
  wire \actual_update_frequency_reg[5]_i_5_n_0 ;
  wire \actual_update_frequency_reg[5]_i_5_n_1 ;
  wire \actual_update_frequency_reg[5]_i_5_n_2 ;
  wire \actual_update_frequency_reg[5]_i_5_n_3 ;
  wire \actual_update_frequency_reg[5]_i_5_n_4 ;
  wire \actual_update_frequency_reg[5]_i_5_n_5 ;
  wire \actual_update_frequency_reg[5]_i_5_n_6 ;
  wire \actual_update_frequency_reg[5]_i_5_n_7 ;
  wire \actual_update_frequency_reg[6]_i_10_n_0 ;
  wire \actual_update_frequency_reg[6]_i_10_n_1 ;
  wire \actual_update_frequency_reg[6]_i_10_n_2 ;
  wire \actual_update_frequency_reg[6]_i_10_n_3 ;
  wire \actual_update_frequency_reg[6]_i_10_n_4 ;
  wire \actual_update_frequency_reg[6]_i_10_n_5 ;
  wire \actual_update_frequency_reg[6]_i_10_n_6 ;
  wire \actual_update_frequency_reg[6]_i_10_n_7 ;
  wire \actual_update_frequency_reg[6]_i_15_n_0 ;
  wire \actual_update_frequency_reg[6]_i_15_n_1 ;
  wire \actual_update_frequency_reg[6]_i_15_n_2 ;
  wire \actual_update_frequency_reg[6]_i_15_n_3 ;
  wire \actual_update_frequency_reg[6]_i_15_n_4 ;
  wire \actual_update_frequency_reg[6]_i_15_n_5 ;
  wire \actual_update_frequency_reg[6]_i_15_n_6 ;
  wire \actual_update_frequency_reg[6]_i_15_n_7 ;
  wire \actual_update_frequency_reg[6]_i_1_n_2 ;
  wire \actual_update_frequency_reg[6]_i_1_n_3 ;
  wire \actual_update_frequency_reg[6]_i_1_n_7 ;
  wire \actual_update_frequency_reg[6]_i_20_n_0 ;
  wire \actual_update_frequency_reg[6]_i_20_n_1 ;
  wire \actual_update_frequency_reg[6]_i_20_n_2 ;
  wire \actual_update_frequency_reg[6]_i_20_n_3 ;
  wire \actual_update_frequency_reg[6]_i_20_n_4 ;
  wire \actual_update_frequency_reg[6]_i_20_n_5 ;
  wire \actual_update_frequency_reg[6]_i_20_n_6 ;
  wire \actual_update_frequency_reg[6]_i_20_n_7 ;
  wire \actual_update_frequency_reg[6]_i_25_n_0 ;
  wire \actual_update_frequency_reg[6]_i_25_n_1 ;
  wire \actual_update_frequency_reg[6]_i_25_n_2 ;
  wire \actual_update_frequency_reg[6]_i_25_n_3 ;
  wire \actual_update_frequency_reg[6]_i_25_n_4 ;
  wire \actual_update_frequency_reg[6]_i_25_n_5 ;
  wire \actual_update_frequency_reg[6]_i_25_n_6 ;
  wire \actual_update_frequency_reg[6]_i_25_n_7 ;
  wire \actual_update_frequency_reg[6]_i_2_n_0 ;
  wire \actual_update_frequency_reg[6]_i_2_n_1 ;
  wire \actual_update_frequency_reg[6]_i_2_n_2 ;
  wire \actual_update_frequency_reg[6]_i_2_n_3 ;
  wire \actual_update_frequency_reg[6]_i_2_n_4 ;
  wire \actual_update_frequency_reg[6]_i_2_n_5 ;
  wire \actual_update_frequency_reg[6]_i_2_n_6 ;
  wire \actual_update_frequency_reg[6]_i_2_n_7 ;
  wire \actual_update_frequency_reg[6]_i_30_n_0 ;
  wire \actual_update_frequency_reg[6]_i_30_n_1 ;
  wire \actual_update_frequency_reg[6]_i_30_n_2 ;
  wire \actual_update_frequency_reg[6]_i_30_n_3 ;
  wire \actual_update_frequency_reg[6]_i_30_n_4 ;
  wire \actual_update_frequency_reg[6]_i_30_n_5 ;
  wire \actual_update_frequency_reg[6]_i_30_n_6 ;
  wire \actual_update_frequency_reg[6]_i_30_n_7 ;
  wire \actual_update_frequency_reg[6]_i_35_n_0 ;
  wire \actual_update_frequency_reg[6]_i_35_n_1 ;
  wire \actual_update_frequency_reg[6]_i_35_n_2 ;
  wire \actual_update_frequency_reg[6]_i_35_n_3 ;
  wire \actual_update_frequency_reg[6]_i_35_n_4 ;
  wire \actual_update_frequency_reg[6]_i_35_n_5 ;
  wire \actual_update_frequency_reg[6]_i_35_n_6 ;
  wire \actual_update_frequency_reg[6]_i_5_n_0 ;
  wire \actual_update_frequency_reg[6]_i_5_n_1 ;
  wire \actual_update_frequency_reg[6]_i_5_n_2 ;
  wire \actual_update_frequency_reg[6]_i_5_n_3 ;
  wire \actual_update_frequency_reg[6]_i_5_n_4 ;
  wire \actual_update_frequency_reg[6]_i_5_n_5 ;
  wire \actual_update_frequency_reg[6]_i_5_n_6 ;
  wire \actual_update_frequency_reg[6]_i_5_n_7 ;
  wire \actual_update_frequency_reg[7]_i_10_n_0 ;
  wire \actual_update_frequency_reg[7]_i_10_n_1 ;
  wire \actual_update_frequency_reg[7]_i_10_n_2 ;
  wire \actual_update_frequency_reg[7]_i_10_n_3 ;
  wire \actual_update_frequency_reg[7]_i_10_n_4 ;
  wire \actual_update_frequency_reg[7]_i_10_n_5 ;
  wire \actual_update_frequency_reg[7]_i_10_n_6 ;
  wire \actual_update_frequency_reg[7]_i_10_n_7 ;
  wire \actual_update_frequency_reg[7]_i_15_n_0 ;
  wire \actual_update_frequency_reg[7]_i_15_n_1 ;
  wire \actual_update_frequency_reg[7]_i_15_n_2 ;
  wire \actual_update_frequency_reg[7]_i_15_n_3 ;
  wire \actual_update_frequency_reg[7]_i_15_n_4 ;
  wire \actual_update_frequency_reg[7]_i_15_n_5 ;
  wire \actual_update_frequency_reg[7]_i_15_n_6 ;
  wire \actual_update_frequency_reg[7]_i_15_n_7 ;
  wire \actual_update_frequency_reg[7]_i_1_n_2 ;
  wire \actual_update_frequency_reg[7]_i_1_n_3 ;
  wire \actual_update_frequency_reg[7]_i_1_n_7 ;
  wire \actual_update_frequency_reg[7]_i_20_n_0 ;
  wire \actual_update_frequency_reg[7]_i_20_n_1 ;
  wire \actual_update_frequency_reg[7]_i_20_n_2 ;
  wire \actual_update_frequency_reg[7]_i_20_n_3 ;
  wire \actual_update_frequency_reg[7]_i_20_n_4 ;
  wire \actual_update_frequency_reg[7]_i_20_n_5 ;
  wire \actual_update_frequency_reg[7]_i_20_n_6 ;
  wire \actual_update_frequency_reg[7]_i_20_n_7 ;
  wire \actual_update_frequency_reg[7]_i_25_n_0 ;
  wire \actual_update_frequency_reg[7]_i_25_n_1 ;
  wire \actual_update_frequency_reg[7]_i_25_n_2 ;
  wire \actual_update_frequency_reg[7]_i_25_n_3 ;
  wire \actual_update_frequency_reg[7]_i_25_n_4 ;
  wire \actual_update_frequency_reg[7]_i_25_n_5 ;
  wire \actual_update_frequency_reg[7]_i_25_n_6 ;
  wire \actual_update_frequency_reg[7]_i_25_n_7 ;
  wire \actual_update_frequency_reg[7]_i_2_n_0 ;
  wire \actual_update_frequency_reg[7]_i_2_n_1 ;
  wire \actual_update_frequency_reg[7]_i_2_n_2 ;
  wire \actual_update_frequency_reg[7]_i_2_n_3 ;
  wire \actual_update_frequency_reg[7]_i_2_n_4 ;
  wire \actual_update_frequency_reg[7]_i_2_n_5 ;
  wire \actual_update_frequency_reg[7]_i_2_n_6 ;
  wire \actual_update_frequency_reg[7]_i_2_n_7 ;
  wire \actual_update_frequency_reg[7]_i_30_n_0 ;
  wire \actual_update_frequency_reg[7]_i_30_n_1 ;
  wire \actual_update_frequency_reg[7]_i_30_n_2 ;
  wire \actual_update_frequency_reg[7]_i_30_n_3 ;
  wire \actual_update_frequency_reg[7]_i_30_n_4 ;
  wire \actual_update_frequency_reg[7]_i_30_n_5 ;
  wire \actual_update_frequency_reg[7]_i_30_n_6 ;
  wire \actual_update_frequency_reg[7]_i_30_n_7 ;
  wire \actual_update_frequency_reg[7]_i_35_n_0 ;
  wire \actual_update_frequency_reg[7]_i_35_n_1 ;
  wire \actual_update_frequency_reg[7]_i_35_n_2 ;
  wire \actual_update_frequency_reg[7]_i_35_n_3 ;
  wire \actual_update_frequency_reg[7]_i_35_n_4 ;
  wire \actual_update_frequency_reg[7]_i_35_n_5 ;
  wire \actual_update_frequency_reg[7]_i_35_n_6 ;
  wire \actual_update_frequency_reg[7]_i_5_n_0 ;
  wire \actual_update_frequency_reg[7]_i_5_n_1 ;
  wire \actual_update_frequency_reg[7]_i_5_n_2 ;
  wire \actual_update_frequency_reg[7]_i_5_n_3 ;
  wire \actual_update_frequency_reg[7]_i_5_n_4 ;
  wire \actual_update_frequency_reg[7]_i_5_n_5 ;
  wire \actual_update_frequency_reg[7]_i_5_n_6 ;
  wire \actual_update_frequency_reg[7]_i_5_n_7 ;
  wire \actual_update_frequency_reg[8]_i_10_n_0 ;
  wire \actual_update_frequency_reg[8]_i_10_n_1 ;
  wire \actual_update_frequency_reg[8]_i_10_n_2 ;
  wire \actual_update_frequency_reg[8]_i_10_n_3 ;
  wire \actual_update_frequency_reg[8]_i_10_n_4 ;
  wire \actual_update_frequency_reg[8]_i_10_n_5 ;
  wire \actual_update_frequency_reg[8]_i_10_n_6 ;
  wire \actual_update_frequency_reg[8]_i_10_n_7 ;
  wire \actual_update_frequency_reg[8]_i_15_n_0 ;
  wire \actual_update_frequency_reg[8]_i_15_n_1 ;
  wire \actual_update_frequency_reg[8]_i_15_n_2 ;
  wire \actual_update_frequency_reg[8]_i_15_n_3 ;
  wire \actual_update_frequency_reg[8]_i_15_n_4 ;
  wire \actual_update_frequency_reg[8]_i_15_n_5 ;
  wire \actual_update_frequency_reg[8]_i_15_n_6 ;
  wire \actual_update_frequency_reg[8]_i_15_n_7 ;
  wire \actual_update_frequency_reg[8]_i_1_n_2 ;
  wire \actual_update_frequency_reg[8]_i_1_n_3 ;
  wire \actual_update_frequency_reg[8]_i_1_n_7 ;
  wire \actual_update_frequency_reg[8]_i_20_n_0 ;
  wire \actual_update_frequency_reg[8]_i_20_n_1 ;
  wire \actual_update_frequency_reg[8]_i_20_n_2 ;
  wire \actual_update_frequency_reg[8]_i_20_n_3 ;
  wire \actual_update_frequency_reg[8]_i_20_n_4 ;
  wire \actual_update_frequency_reg[8]_i_20_n_5 ;
  wire \actual_update_frequency_reg[8]_i_20_n_6 ;
  wire \actual_update_frequency_reg[8]_i_20_n_7 ;
  wire \actual_update_frequency_reg[8]_i_25_n_0 ;
  wire \actual_update_frequency_reg[8]_i_25_n_1 ;
  wire \actual_update_frequency_reg[8]_i_25_n_2 ;
  wire \actual_update_frequency_reg[8]_i_25_n_3 ;
  wire \actual_update_frequency_reg[8]_i_25_n_4 ;
  wire \actual_update_frequency_reg[8]_i_25_n_5 ;
  wire \actual_update_frequency_reg[8]_i_25_n_6 ;
  wire \actual_update_frequency_reg[8]_i_25_n_7 ;
  wire \actual_update_frequency_reg[8]_i_2_n_0 ;
  wire \actual_update_frequency_reg[8]_i_2_n_1 ;
  wire \actual_update_frequency_reg[8]_i_2_n_2 ;
  wire \actual_update_frequency_reg[8]_i_2_n_3 ;
  wire \actual_update_frequency_reg[8]_i_2_n_4 ;
  wire \actual_update_frequency_reg[8]_i_2_n_5 ;
  wire \actual_update_frequency_reg[8]_i_2_n_6 ;
  wire \actual_update_frequency_reg[8]_i_2_n_7 ;
  wire \actual_update_frequency_reg[8]_i_30_n_0 ;
  wire \actual_update_frequency_reg[8]_i_30_n_1 ;
  wire \actual_update_frequency_reg[8]_i_30_n_2 ;
  wire \actual_update_frequency_reg[8]_i_30_n_3 ;
  wire \actual_update_frequency_reg[8]_i_30_n_4 ;
  wire \actual_update_frequency_reg[8]_i_30_n_5 ;
  wire \actual_update_frequency_reg[8]_i_30_n_6 ;
  wire \actual_update_frequency_reg[8]_i_30_n_7 ;
  wire \actual_update_frequency_reg[8]_i_35_n_0 ;
  wire \actual_update_frequency_reg[8]_i_35_n_1 ;
  wire \actual_update_frequency_reg[8]_i_35_n_2 ;
  wire \actual_update_frequency_reg[8]_i_35_n_3 ;
  wire \actual_update_frequency_reg[8]_i_35_n_4 ;
  wire \actual_update_frequency_reg[8]_i_35_n_5 ;
  wire \actual_update_frequency_reg[8]_i_35_n_6 ;
  wire \actual_update_frequency_reg[8]_i_5_n_0 ;
  wire \actual_update_frequency_reg[8]_i_5_n_1 ;
  wire \actual_update_frequency_reg[8]_i_5_n_2 ;
  wire \actual_update_frequency_reg[8]_i_5_n_3 ;
  wire \actual_update_frequency_reg[8]_i_5_n_4 ;
  wire \actual_update_frequency_reg[8]_i_5_n_5 ;
  wire \actual_update_frequency_reg[8]_i_5_n_6 ;
  wire \actual_update_frequency_reg[8]_i_5_n_7 ;
  wire \actual_update_frequency_reg[9]_i_10_n_0 ;
  wire \actual_update_frequency_reg[9]_i_10_n_1 ;
  wire \actual_update_frequency_reg[9]_i_10_n_2 ;
  wire \actual_update_frequency_reg[9]_i_10_n_3 ;
  wire \actual_update_frequency_reg[9]_i_10_n_4 ;
  wire \actual_update_frequency_reg[9]_i_10_n_5 ;
  wire \actual_update_frequency_reg[9]_i_10_n_6 ;
  wire \actual_update_frequency_reg[9]_i_10_n_7 ;
  wire \actual_update_frequency_reg[9]_i_15_n_0 ;
  wire \actual_update_frequency_reg[9]_i_15_n_1 ;
  wire \actual_update_frequency_reg[9]_i_15_n_2 ;
  wire \actual_update_frequency_reg[9]_i_15_n_3 ;
  wire \actual_update_frequency_reg[9]_i_15_n_4 ;
  wire \actual_update_frequency_reg[9]_i_15_n_5 ;
  wire \actual_update_frequency_reg[9]_i_15_n_6 ;
  wire \actual_update_frequency_reg[9]_i_15_n_7 ;
  wire \actual_update_frequency_reg[9]_i_1_n_2 ;
  wire \actual_update_frequency_reg[9]_i_1_n_3 ;
  wire \actual_update_frequency_reg[9]_i_1_n_7 ;
  wire \actual_update_frequency_reg[9]_i_20_n_0 ;
  wire \actual_update_frequency_reg[9]_i_20_n_1 ;
  wire \actual_update_frequency_reg[9]_i_20_n_2 ;
  wire \actual_update_frequency_reg[9]_i_20_n_3 ;
  wire \actual_update_frequency_reg[9]_i_20_n_4 ;
  wire \actual_update_frequency_reg[9]_i_20_n_5 ;
  wire \actual_update_frequency_reg[9]_i_20_n_6 ;
  wire \actual_update_frequency_reg[9]_i_20_n_7 ;
  wire \actual_update_frequency_reg[9]_i_25_n_0 ;
  wire \actual_update_frequency_reg[9]_i_25_n_1 ;
  wire \actual_update_frequency_reg[9]_i_25_n_2 ;
  wire \actual_update_frequency_reg[9]_i_25_n_3 ;
  wire \actual_update_frequency_reg[9]_i_25_n_4 ;
  wire \actual_update_frequency_reg[9]_i_25_n_5 ;
  wire \actual_update_frequency_reg[9]_i_25_n_6 ;
  wire \actual_update_frequency_reg[9]_i_25_n_7 ;
  wire \actual_update_frequency_reg[9]_i_2_n_0 ;
  wire \actual_update_frequency_reg[9]_i_2_n_1 ;
  wire \actual_update_frequency_reg[9]_i_2_n_2 ;
  wire \actual_update_frequency_reg[9]_i_2_n_3 ;
  wire \actual_update_frequency_reg[9]_i_2_n_4 ;
  wire \actual_update_frequency_reg[9]_i_2_n_5 ;
  wire \actual_update_frequency_reg[9]_i_2_n_6 ;
  wire \actual_update_frequency_reg[9]_i_2_n_7 ;
  wire \actual_update_frequency_reg[9]_i_30_n_0 ;
  wire \actual_update_frequency_reg[9]_i_30_n_1 ;
  wire \actual_update_frequency_reg[9]_i_30_n_2 ;
  wire \actual_update_frequency_reg[9]_i_30_n_3 ;
  wire \actual_update_frequency_reg[9]_i_30_n_4 ;
  wire \actual_update_frequency_reg[9]_i_30_n_5 ;
  wire \actual_update_frequency_reg[9]_i_30_n_6 ;
  wire \actual_update_frequency_reg[9]_i_30_n_7 ;
  wire \actual_update_frequency_reg[9]_i_35_n_0 ;
  wire \actual_update_frequency_reg[9]_i_35_n_1 ;
  wire \actual_update_frequency_reg[9]_i_35_n_2 ;
  wire \actual_update_frequency_reg[9]_i_35_n_3 ;
  wire \actual_update_frequency_reg[9]_i_35_n_4 ;
  wire \actual_update_frequency_reg[9]_i_35_n_5 ;
  wire \actual_update_frequency_reg[9]_i_35_n_6 ;
  wire \actual_update_frequency_reg[9]_i_5_n_0 ;
  wire \actual_update_frequency_reg[9]_i_5_n_1 ;
  wire \actual_update_frequency_reg[9]_i_5_n_2 ;
  wire \actual_update_frequency_reg[9]_i_5_n_3 ;
  wire \actual_update_frequency_reg[9]_i_5_n_4 ;
  wire \actual_update_frequency_reg[9]_i_5_n_5 ;
  wire \actual_update_frequency_reg[9]_i_5_n_6 ;
  wire \actual_update_frequency_reg[9]_i_5_n_7 ;
  wire aw_en_reg_0;
  wire aw_en_reg_1;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire [10:2]axi_awaddr;
  wire \axi_awaddr_reg[10]_0 ;
  wire \axi_awaddr_reg[10]_1 ;
  wire axi_awready0;
  wire axi_awready_reg_0;
  wire axi_bvalid_reg_0;
  wire \axi_rdata[0]_i_10_n_0 ;
  wire \axi_rdata[0]_i_12_n_0 ;
  wire \axi_rdata[0]_i_13_n_0 ;
  wire \axi_rdata[0]_i_26_n_0 ;
  wire \axi_rdata[0]_i_27_n_0 ;
  wire \axi_rdata[0]_i_28_n_0 ;
  wire \axi_rdata[0]_i_29_n_0 ;
  wire \axi_rdata[0]_i_2_n_0 ;
  wire \axi_rdata[0]_i_30_n_0 ;
  wire \axi_rdata[0]_i_31_n_0 ;
  wire \axi_rdata[0]_i_32_n_0 ;
  wire \axi_rdata[0]_i_33_n_0 ;
  wire \axi_rdata[0]_i_34_n_0 ;
  wire \axi_rdata[0]_i_35_n_0 ;
  wire \axi_rdata[0]_i_36_n_0 ;
  wire \axi_rdata[0]_i_3_n_0 ;
  wire \axi_rdata[0]_i_5_n_0 ;
  wire \axi_rdata[0]_i_8_n_0 ;
  wire \axi_rdata[0]_i_9_n_0 ;
  wire \axi_rdata[10]_i_10_n_0 ;
  wire \axi_rdata[10]_i_11_n_0 ;
  wire \axi_rdata[10]_i_12_n_0 ;
  wire \axi_rdata[10]_i_16_n_0 ;
  wire \axi_rdata[10]_i_17_n_0 ;
  wire \axi_rdata[10]_i_18_n_0 ;
  wire \axi_rdata[10]_i_19_n_0 ;
  wire \axi_rdata[10]_i_20_n_0 ;
  wire \axi_rdata[10]_i_21_n_0 ;
  wire \axi_rdata[10]_i_22_n_0 ;
  wire \axi_rdata[10]_i_23_n_0 ;
  wire \axi_rdata[10]_i_24_n_0 ;
  wire \axi_rdata[10]_i_25_n_0 ;
  wire \axi_rdata[10]_i_26_n_0 ;
  wire \axi_rdata[10]_i_27_n_0 ;
  wire \axi_rdata[10]_i_28_n_0 ;
  wire \axi_rdata[10]_i_2_n_0 ;
  wire \axi_rdata[10]_i_30_n_0 ;
  wire \axi_rdata[10]_i_31_n_0 ;
  wire \axi_rdata[10]_i_32_n_0 ;
  wire \axi_rdata[10]_i_37_n_0 ;
  wire \axi_rdata[10]_i_38_n_0 ;
  wire \axi_rdata[10]_i_39_n_0 ;
  wire \axi_rdata[10]_i_3_n_0 ;
  wire \axi_rdata[10]_i_40_n_0 ;
  wire \axi_rdata[10]_i_5_n_0 ;
  wire \axi_rdata[10]_i_6_n_0 ;
  wire \axi_rdata[10]_i_7_n_0 ;
  wire \axi_rdata[10]_i_8_n_0 ;
  wire \axi_rdata[10]_i_9_n_0 ;
  wire \axi_rdata[11]_i_10_n_0 ;
  wire \axi_rdata[11]_i_11_n_0 ;
  wire \axi_rdata[11]_i_12_n_0 ;
  wire \axi_rdata[11]_i_16_n_0 ;
  wire \axi_rdata[11]_i_17_n_0 ;
  wire \axi_rdata[11]_i_18_n_0 ;
  wire \axi_rdata[11]_i_19_n_0 ;
  wire \axi_rdata[11]_i_20_n_0 ;
  wire \axi_rdata[11]_i_21_n_0 ;
  wire \axi_rdata[11]_i_22_n_0 ;
  wire \axi_rdata[11]_i_23_n_0 ;
  wire \axi_rdata[11]_i_24_n_0 ;
  wire \axi_rdata[11]_i_25_n_0 ;
  wire \axi_rdata[11]_i_26_n_0 ;
  wire \axi_rdata[11]_i_27_n_0 ;
  wire \axi_rdata[11]_i_28_n_0 ;
  wire \axi_rdata[11]_i_2_n_0 ;
  wire \axi_rdata[11]_i_30_n_0 ;
  wire \axi_rdata[11]_i_31_n_0 ;
  wire \axi_rdata[11]_i_32_n_0 ;
  wire \axi_rdata[11]_i_37_n_0 ;
  wire \axi_rdata[11]_i_38_n_0 ;
  wire \axi_rdata[11]_i_39_n_0 ;
  wire \axi_rdata[11]_i_3_n_0 ;
  wire \axi_rdata[11]_i_40_n_0 ;
  wire \axi_rdata[11]_i_5_n_0 ;
  wire \axi_rdata[11]_i_6_n_0 ;
  wire \axi_rdata[11]_i_7_n_0 ;
  wire \axi_rdata[11]_i_8_n_0 ;
  wire \axi_rdata[11]_i_9_n_0 ;
  wire \axi_rdata[12]_i_10_n_0 ;
  wire \axi_rdata[12]_i_11_n_0 ;
  wire \axi_rdata[12]_i_12_n_0 ;
  wire \axi_rdata[12]_i_16_n_0 ;
  wire \axi_rdata[12]_i_17_n_0 ;
  wire \axi_rdata[12]_i_18_n_0 ;
  wire \axi_rdata[12]_i_19_n_0 ;
  wire \axi_rdata[12]_i_20_n_0 ;
  wire \axi_rdata[12]_i_21_n_0 ;
  wire \axi_rdata[12]_i_22_n_0 ;
  wire \axi_rdata[12]_i_23_n_0 ;
  wire \axi_rdata[12]_i_24_n_0 ;
  wire \axi_rdata[12]_i_25_n_0 ;
  wire \axi_rdata[12]_i_26_n_0 ;
  wire \axi_rdata[12]_i_27_n_0 ;
  wire \axi_rdata[12]_i_28_n_0 ;
  wire \axi_rdata[12]_i_2_n_0 ;
  wire \axi_rdata[12]_i_30_n_0 ;
  wire \axi_rdata[12]_i_31_n_0 ;
  wire \axi_rdata[12]_i_32_n_0 ;
  wire \axi_rdata[12]_i_37_n_0 ;
  wire \axi_rdata[12]_i_38_n_0 ;
  wire \axi_rdata[12]_i_39_n_0 ;
  wire \axi_rdata[12]_i_3_n_0 ;
  wire \axi_rdata[12]_i_40_n_0 ;
  wire \axi_rdata[12]_i_5_n_0 ;
  wire \axi_rdata[12]_i_6_n_0 ;
  wire \axi_rdata[12]_i_7_n_0 ;
  wire \axi_rdata[12]_i_8_n_0 ;
  wire \axi_rdata[12]_i_9_n_0 ;
  wire \axi_rdata[13]_i_10_n_0 ;
  wire \axi_rdata[13]_i_11_n_0 ;
  wire \axi_rdata[13]_i_12_n_0 ;
  wire \axi_rdata[13]_i_16_n_0 ;
  wire \axi_rdata[13]_i_17_n_0 ;
  wire \axi_rdata[13]_i_18_n_0 ;
  wire \axi_rdata[13]_i_19_n_0 ;
  wire \axi_rdata[13]_i_20_n_0 ;
  wire \axi_rdata[13]_i_21_n_0 ;
  wire \axi_rdata[13]_i_22_n_0 ;
  wire \axi_rdata[13]_i_23_n_0 ;
  wire \axi_rdata[13]_i_24_n_0 ;
  wire \axi_rdata[13]_i_25_n_0 ;
  wire \axi_rdata[13]_i_26_n_0 ;
  wire \axi_rdata[13]_i_27_n_0 ;
  wire \axi_rdata[13]_i_28_n_0 ;
  wire \axi_rdata[13]_i_2_n_0 ;
  wire \axi_rdata[13]_i_30_n_0 ;
  wire \axi_rdata[13]_i_31_n_0 ;
  wire \axi_rdata[13]_i_32_n_0 ;
  wire \axi_rdata[13]_i_37_n_0 ;
  wire \axi_rdata[13]_i_38_n_0 ;
  wire \axi_rdata[13]_i_39_n_0 ;
  wire \axi_rdata[13]_i_3_n_0 ;
  wire \axi_rdata[13]_i_40_n_0 ;
  wire \axi_rdata[13]_i_41_n_0 ;
  wire \axi_rdata[13]_i_42_n_0 ;
  wire \axi_rdata[13]_i_5_n_0 ;
  wire \axi_rdata[13]_i_6_n_0 ;
  wire \axi_rdata[13]_i_7_n_0 ;
  wire \axi_rdata[13]_i_8_n_0 ;
  wire \axi_rdata[13]_i_9_n_0 ;
  wire \axi_rdata[14]_i_12_n_0 ;
  wire \axi_rdata[14]_i_13_n_0 ;
  wire \axi_rdata[14]_i_14_n_0 ;
  wire \axi_rdata[14]_i_15_n_0 ;
  wire \axi_rdata[14]_i_16_n_0 ;
  wire \axi_rdata[14]_i_17_n_0 ;
  wire \axi_rdata[14]_i_18_n_0 ;
  wire \axi_rdata[14]_i_19_n_0 ;
  wire \axi_rdata[14]_i_20_n_0 ;
  wire \axi_rdata[14]_i_21_n_0 ;
  wire \axi_rdata[14]_i_22_n_0 ;
  wire \axi_rdata[14]_i_23_n_0 ;
  wire \axi_rdata[14]_i_25_n_0 ;
  wire \axi_rdata[14]_i_26_n_0 ;
  wire \axi_rdata[14]_i_27_n_0 ;
  wire \axi_rdata[14]_i_2_n_0 ;
  wire \axi_rdata[14]_i_32_n_0 ;
  wire \axi_rdata[14]_i_33_n_0 ;
  wire \axi_rdata[14]_i_34_n_0 ;
  wire \axi_rdata[14]_i_35_n_0 ;
  wire \axi_rdata[14]_i_36_n_0 ;
  wire \axi_rdata[14]_i_37_n_0 ;
  wire \axi_rdata[14]_i_38_n_0 ;
  wire \axi_rdata[14]_i_4_n_0 ;
  wire \axi_rdata[14]_i_5_n_0 ;
  wire \axi_rdata[14]_i_6_n_0 ;
  wire \axi_rdata[14]_i_7_n_0 ;
  wire \axi_rdata[14]_i_8_n_0 ;
  wire \axi_rdata[14]_i_9_n_0 ;
  wire \axi_rdata[15]_i_10_n_0 ;
  wire \axi_rdata[15]_i_11_n_0 ;
  wire \axi_rdata[15]_i_12_n_0 ;
  wire \axi_rdata[15]_i_13_n_0 ;
  wire \axi_rdata[15]_i_17_n_0 ;
  wire \axi_rdata[15]_i_18_n_0 ;
  wire \axi_rdata[15]_i_19_n_0 ;
  wire \axi_rdata[15]_i_20_n_0 ;
  wire \axi_rdata[15]_i_21_n_0 ;
  wire \axi_rdata[15]_i_22_n_0 ;
  wire \axi_rdata[15]_i_23_n_0 ;
  wire \axi_rdata[15]_i_24_n_0 ;
  wire \axi_rdata[15]_i_25_n_0 ;
  wire \axi_rdata[15]_i_26_n_0 ;
  wire \axi_rdata[15]_i_27_n_0 ;
  wire \axi_rdata[15]_i_28_n_0 ;
  wire \axi_rdata[15]_i_29_n_0 ;
  wire \axi_rdata[15]_i_2_n_0 ;
  wire \axi_rdata[15]_i_31_n_0 ;
  wire \axi_rdata[15]_i_32_n_0 ;
  wire \axi_rdata[15]_i_33_n_0 ;
  wire \axi_rdata[15]_i_38_n_0 ;
  wire \axi_rdata[15]_i_39_n_0 ;
  wire \axi_rdata[15]_i_3_n_0 ;
  wire \axi_rdata[15]_i_40_n_0 ;
  wire \axi_rdata[15]_i_41_n_0 ;
  wire \axi_rdata[15]_i_4_n_0 ;
  wire \axi_rdata[15]_i_6_n_0 ;
  wire \axi_rdata[15]_i_7_n_0 ;
  wire \axi_rdata[15]_i_8_n_0 ;
  wire \axi_rdata[15]_i_9_n_0 ;
  wire \axi_rdata[16]_i_10_n_0 ;
  wire \axi_rdata[16]_i_11_n_0 ;
  wire \axi_rdata[16]_i_12_n_0 ;
  wire \axi_rdata[16]_i_14_n_0 ;
  wire \axi_rdata[16]_i_15_n_0 ;
  wire \axi_rdata[16]_i_16_n_0 ;
  wire \axi_rdata[16]_i_17_n_0 ;
  wire \axi_rdata[16]_i_18_n_0 ;
  wire \axi_rdata[16]_i_19_n_0 ;
  wire \axi_rdata[16]_i_1_n_0 ;
  wire \axi_rdata[16]_i_20_n_0 ;
  wire \axi_rdata[16]_i_21_n_0 ;
  wire \axi_rdata[16]_i_22_n_0 ;
  wire \axi_rdata[16]_i_23_n_0 ;
  wire \axi_rdata[16]_i_24_n_0 ;
  wire \axi_rdata[16]_i_25_n_0 ;
  wire \axi_rdata[16]_i_26_n_0 ;
  wire \axi_rdata[16]_i_27_n_0 ;
  wire \axi_rdata[16]_i_28_n_0 ;
  wire \axi_rdata[16]_i_29_n_0 ;
  wire \axi_rdata[16]_i_2_n_0 ;
  wire \axi_rdata[16]_i_3_n_0 ;
  wire \axi_rdata[16]_i_4_n_0 ;
  wire \axi_rdata[16]_i_5_n_0 ;
  wire \axi_rdata[16]_i_6_n_0 ;
  wire \axi_rdata[16]_i_7_n_0 ;
  wire \axi_rdata[16]_i_8_n_0 ;
  wire \axi_rdata[16]_i_9_n_0 ;
  wire \axi_rdata[17]_i_10_n_0 ;
  wire \axi_rdata[17]_i_11_n_0 ;
  wire \axi_rdata[17]_i_12_n_0 ;
  wire \axi_rdata[17]_i_13_n_0 ;
  wire \axi_rdata[17]_i_14_n_0 ;
  wire \axi_rdata[17]_i_15_n_0 ;
  wire \axi_rdata[17]_i_16_n_0 ;
  wire \axi_rdata[17]_i_17_n_0 ;
  wire \axi_rdata[17]_i_18_n_0 ;
  wire \axi_rdata[17]_i_19_n_0 ;
  wire \axi_rdata[17]_i_1_n_0 ;
  wire \axi_rdata[17]_i_20_n_0 ;
  wire \axi_rdata[17]_i_21_n_0 ;
  wire \axi_rdata[17]_i_22_n_0 ;
  wire \axi_rdata[17]_i_23_n_0 ;
  wire \axi_rdata[17]_i_24_n_0 ;
  wire \axi_rdata[17]_i_25_n_0 ;
  wire \axi_rdata[17]_i_26_n_0 ;
  wire \axi_rdata[17]_i_27_n_0 ;
  wire \axi_rdata[17]_i_28_n_0 ;
  wire \axi_rdata[17]_i_29_n_0 ;
  wire \axi_rdata[17]_i_2_n_0 ;
  wire \axi_rdata[17]_i_30_n_0 ;
  wire \axi_rdata[17]_i_31_n_0 ;
  wire \axi_rdata[17]_i_3_n_0 ;
  wire \axi_rdata[17]_i_4_n_0 ;
  wire \axi_rdata[17]_i_5_n_0 ;
  wire \axi_rdata[17]_i_6_n_0 ;
  wire \axi_rdata[17]_i_7_n_0 ;
  wire \axi_rdata[17]_i_8_n_0 ;
  wire \axi_rdata[17]_i_9_n_0 ;
  wire \axi_rdata[18]_i_10_n_0 ;
  wire \axi_rdata[18]_i_11_n_0 ;
  wire \axi_rdata[18]_i_12_n_0 ;
  wire \axi_rdata[18]_i_13_n_0 ;
  wire \axi_rdata[18]_i_14_n_0 ;
  wire \axi_rdata[18]_i_15_n_0 ;
  wire \axi_rdata[18]_i_16_n_0 ;
  wire \axi_rdata[18]_i_17_n_0 ;
  wire \axi_rdata[18]_i_18_n_0 ;
  wire \axi_rdata[18]_i_19_n_0 ;
  wire \axi_rdata[18]_i_1_n_0 ;
  wire \axi_rdata[18]_i_20_n_0 ;
  wire \axi_rdata[18]_i_21_n_0 ;
  wire \axi_rdata[18]_i_22_n_0 ;
  wire \axi_rdata[18]_i_23_n_0 ;
  wire \axi_rdata[18]_i_24_n_0 ;
  wire \axi_rdata[18]_i_25_n_0 ;
  wire \axi_rdata[18]_i_26_n_0 ;
  wire \axi_rdata[18]_i_27_n_0 ;
  wire \axi_rdata[18]_i_28_n_0 ;
  wire \axi_rdata[18]_i_29_n_0 ;
  wire \axi_rdata[18]_i_2_n_0 ;
  wire \axi_rdata[18]_i_30_n_0 ;
  wire \axi_rdata[18]_i_31_n_0 ;
  wire \axi_rdata[18]_i_3_n_0 ;
  wire \axi_rdata[18]_i_4_n_0 ;
  wire \axi_rdata[18]_i_5_n_0 ;
  wire \axi_rdata[18]_i_6_n_0 ;
  wire \axi_rdata[18]_i_7_n_0 ;
  wire \axi_rdata[18]_i_8_n_0 ;
  wire \axi_rdata[18]_i_9_n_0 ;
  wire \axi_rdata[19]_i_10_n_0 ;
  wire \axi_rdata[19]_i_11_n_0 ;
  wire \axi_rdata[19]_i_12_n_0 ;
  wire \axi_rdata[19]_i_13_n_0 ;
  wire \axi_rdata[19]_i_14_n_0 ;
  wire \axi_rdata[19]_i_15_n_0 ;
  wire \axi_rdata[19]_i_16_n_0 ;
  wire \axi_rdata[19]_i_17_n_0 ;
  wire \axi_rdata[19]_i_18_n_0 ;
  wire \axi_rdata[19]_i_19_n_0 ;
  wire \axi_rdata[19]_i_1_n_0 ;
  wire \axi_rdata[19]_i_20_n_0 ;
  wire \axi_rdata[19]_i_21_n_0 ;
  wire \axi_rdata[19]_i_22_n_0 ;
  wire \axi_rdata[19]_i_23_n_0 ;
  wire \axi_rdata[19]_i_24_n_0 ;
  wire \axi_rdata[19]_i_25_n_0 ;
  wire \axi_rdata[19]_i_26_n_0 ;
  wire \axi_rdata[19]_i_27_n_0 ;
  wire \axi_rdata[19]_i_28_n_0 ;
  wire \axi_rdata[19]_i_29_n_0 ;
  wire \axi_rdata[19]_i_2_n_0 ;
  wire \axi_rdata[19]_i_30_n_0 ;
  wire \axi_rdata[19]_i_31_n_0 ;
  wire \axi_rdata[19]_i_3_n_0 ;
  wire \axi_rdata[19]_i_4_n_0 ;
  wire \axi_rdata[19]_i_5_n_0 ;
  wire \axi_rdata[19]_i_6_n_0 ;
  wire \axi_rdata[19]_i_7_n_0 ;
  wire \axi_rdata[19]_i_8_n_0 ;
  wire \axi_rdata[19]_i_9_n_0 ;
  wire \axi_rdata[1]_i_10_n_0 ;
  wire \axi_rdata[1]_i_11_n_0 ;
  wire \axi_rdata[1]_i_12_n_0 ;
  wire \axi_rdata[1]_i_13_n_0 ;
  wire \axi_rdata[1]_i_14_n_0 ;
  wire \axi_rdata[1]_i_15_n_0 ;
  wire \axi_rdata[1]_i_16_n_0 ;
  wire \axi_rdata[1]_i_17_n_0 ;
  wire \axi_rdata[1]_i_18_n_0 ;
  wire \axi_rdata[1]_i_19_n_0 ;
  wire \axi_rdata[1]_i_20_n_0 ;
  wire \axi_rdata[1]_i_22_n_0 ;
  wire \axi_rdata[1]_i_23_n_0 ;
  wire \axi_rdata[1]_i_24_n_0 ;
  wire \axi_rdata[1]_i_25_n_0 ;
  wire \axi_rdata[1]_i_26_n_0 ;
  wire \axi_rdata[1]_i_27_n_0 ;
  wire \axi_rdata[1]_i_28_n_0 ;
  wire \axi_rdata[1]_i_29_n_0 ;
  wire \axi_rdata[1]_i_2_n_0 ;
  wire \axi_rdata[1]_i_30_n_0 ;
  wire \axi_rdata[1]_i_31_n_0 ;
  wire \axi_rdata[1]_i_32_n_0 ;
  wire \axi_rdata[1]_i_33_n_0 ;
  wire \axi_rdata[1]_i_34_n_0 ;
  wire \axi_rdata[1]_i_35_n_0 ;
  wire \axi_rdata[1]_i_37_n_0 ;
  wire \axi_rdata[1]_i_38_n_0 ;
  wire \axi_rdata[1]_i_39_n_0 ;
  wire \axi_rdata[1]_i_40_n_0 ;
  wire \axi_rdata[1]_i_41_n_0 ;
  wire \axi_rdata[1]_i_42_n_0 ;
  wire \axi_rdata[1]_i_4_n_0 ;
  wire \axi_rdata[1]_i_5_n_0 ;
  wire \axi_rdata[1]_i_6_n_0 ;
  wire \axi_rdata[1]_i_7_n_0 ;
  wire \axi_rdata[1]_i_9_n_0 ;
  wire \axi_rdata[20]_i_10_n_0 ;
  wire \axi_rdata[20]_i_11_n_0 ;
  wire \axi_rdata[20]_i_12_n_0 ;
  wire \axi_rdata[20]_i_13_n_0 ;
  wire \axi_rdata[20]_i_14_n_0 ;
  wire \axi_rdata[20]_i_15_n_0 ;
  wire \axi_rdata[20]_i_16_n_0 ;
  wire \axi_rdata[20]_i_17_n_0 ;
  wire \axi_rdata[20]_i_18_n_0 ;
  wire \axi_rdata[20]_i_19_n_0 ;
  wire \axi_rdata[20]_i_1_n_0 ;
  wire \axi_rdata[20]_i_20_n_0 ;
  wire \axi_rdata[20]_i_21_n_0 ;
  wire \axi_rdata[20]_i_22_n_0 ;
  wire \axi_rdata[20]_i_23_n_0 ;
  wire \axi_rdata[20]_i_24_n_0 ;
  wire \axi_rdata[20]_i_25_n_0 ;
  wire \axi_rdata[20]_i_26_n_0 ;
  wire \axi_rdata[20]_i_27_n_0 ;
  wire \axi_rdata[20]_i_28_n_0 ;
  wire \axi_rdata[20]_i_29_n_0 ;
  wire \axi_rdata[20]_i_2_n_0 ;
  wire \axi_rdata[20]_i_30_n_0 ;
  wire \axi_rdata[20]_i_31_n_0 ;
  wire \axi_rdata[20]_i_3_n_0 ;
  wire \axi_rdata[20]_i_4_n_0 ;
  wire \axi_rdata[20]_i_5_n_0 ;
  wire \axi_rdata[20]_i_6_n_0 ;
  wire \axi_rdata[20]_i_7_n_0 ;
  wire \axi_rdata[20]_i_8_n_0 ;
  wire \axi_rdata[20]_i_9_n_0 ;
  wire \axi_rdata[21]_i_10_n_0 ;
  wire \axi_rdata[21]_i_11_n_0 ;
  wire \axi_rdata[21]_i_12_n_0 ;
  wire \axi_rdata[21]_i_13_n_0 ;
  wire \axi_rdata[21]_i_14_n_0 ;
  wire \axi_rdata[21]_i_15_n_0 ;
  wire \axi_rdata[21]_i_16_n_0 ;
  wire \axi_rdata[21]_i_17_n_0 ;
  wire \axi_rdata[21]_i_18_n_0 ;
  wire \axi_rdata[21]_i_19_n_0 ;
  wire \axi_rdata[21]_i_1_n_0 ;
  wire \axi_rdata[21]_i_20_n_0 ;
  wire \axi_rdata[21]_i_21_n_0 ;
  wire \axi_rdata[21]_i_22_n_0 ;
  wire \axi_rdata[21]_i_23_n_0 ;
  wire \axi_rdata[21]_i_24_n_0 ;
  wire \axi_rdata[21]_i_25_n_0 ;
  wire \axi_rdata[21]_i_26_n_0 ;
  wire \axi_rdata[21]_i_27_n_0 ;
  wire \axi_rdata[21]_i_28_n_0 ;
  wire \axi_rdata[21]_i_29_n_0 ;
  wire \axi_rdata[21]_i_2_n_0 ;
  wire \axi_rdata[21]_i_30_n_0 ;
  wire \axi_rdata[21]_i_31_n_0 ;
  wire \axi_rdata[21]_i_3_n_0 ;
  wire \axi_rdata[21]_i_4_n_0 ;
  wire \axi_rdata[21]_i_5_n_0 ;
  wire \axi_rdata[21]_i_6_n_0 ;
  wire \axi_rdata[21]_i_7_n_0 ;
  wire \axi_rdata[21]_i_8_n_0 ;
  wire \axi_rdata[21]_i_9_n_0 ;
  wire \axi_rdata[22]_i_10_n_0 ;
  wire \axi_rdata[22]_i_11_n_0 ;
  wire \axi_rdata[22]_i_12_n_0 ;
  wire \axi_rdata[22]_i_13_n_0 ;
  wire \axi_rdata[22]_i_14_n_0 ;
  wire \axi_rdata[22]_i_15_n_0 ;
  wire \axi_rdata[22]_i_16_n_0 ;
  wire \axi_rdata[22]_i_17_n_0 ;
  wire \axi_rdata[22]_i_18_n_0 ;
  wire \axi_rdata[22]_i_19_n_0 ;
  wire \axi_rdata[22]_i_1_n_0 ;
  wire \axi_rdata[22]_i_20_n_0 ;
  wire \axi_rdata[22]_i_21_n_0 ;
  wire \axi_rdata[22]_i_22_n_0 ;
  wire \axi_rdata[22]_i_23_n_0 ;
  wire \axi_rdata[22]_i_24_n_0 ;
  wire \axi_rdata[22]_i_25_n_0 ;
  wire \axi_rdata[22]_i_26_n_0 ;
  wire \axi_rdata[22]_i_27_n_0 ;
  wire \axi_rdata[22]_i_28_n_0 ;
  wire \axi_rdata[22]_i_29_n_0 ;
  wire \axi_rdata[22]_i_2_n_0 ;
  wire \axi_rdata[22]_i_30_n_0 ;
  wire \axi_rdata[22]_i_31_n_0 ;
  wire \axi_rdata[22]_i_3_n_0 ;
  wire \axi_rdata[22]_i_4_n_0 ;
  wire \axi_rdata[22]_i_5_n_0 ;
  wire \axi_rdata[22]_i_6_n_0 ;
  wire \axi_rdata[22]_i_7_n_0 ;
  wire \axi_rdata[22]_i_8_n_0 ;
  wire \axi_rdata[22]_i_9_n_0 ;
  wire \axi_rdata[23]_i_10_n_0 ;
  wire \axi_rdata[23]_i_11_n_0 ;
  wire \axi_rdata[23]_i_12_n_0 ;
  wire \axi_rdata[23]_i_13_n_0 ;
  wire \axi_rdata[23]_i_14_n_0 ;
  wire \axi_rdata[23]_i_15_n_0 ;
  wire \axi_rdata[23]_i_16_n_0 ;
  wire \axi_rdata[23]_i_17_n_0 ;
  wire \axi_rdata[23]_i_18_n_0 ;
  wire \axi_rdata[23]_i_19_n_0 ;
  wire \axi_rdata[23]_i_1_n_0 ;
  wire \axi_rdata[23]_i_20_n_0 ;
  wire \axi_rdata[23]_i_21_n_0 ;
  wire \axi_rdata[23]_i_22_n_0 ;
  wire \axi_rdata[23]_i_23_n_0 ;
  wire \axi_rdata[23]_i_24_n_0 ;
  wire \axi_rdata[23]_i_25_n_0 ;
  wire \axi_rdata[23]_i_26_n_0 ;
  wire \axi_rdata[23]_i_27_n_0 ;
  wire \axi_rdata[23]_i_28_n_0 ;
  wire \axi_rdata[23]_i_29_n_0 ;
  wire \axi_rdata[23]_i_2_n_0 ;
  wire \axi_rdata[23]_i_30_n_0 ;
  wire \axi_rdata[23]_i_31_n_0 ;
  wire \axi_rdata[23]_i_3_n_0 ;
  wire \axi_rdata[23]_i_4_n_0 ;
  wire \axi_rdata[23]_i_5_n_0 ;
  wire \axi_rdata[23]_i_6_n_0 ;
  wire \axi_rdata[23]_i_7_n_0 ;
  wire \axi_rdata[23]_i_8_n_0 ;
  wire \axi_rdata[23]_i_9_n_0 ;
  wire \axi_rdata[24]_i_10_n_0 ;
  wire \axi_rdata[24]_i_11_n_0 ;
  wire \axi_rdata[24]_i_12_n_0 ;
  wire \axi_rdata[24]_i_13_n_0 ;
  wire \axi_rdata[24]_i_14_n_0 ;
  wire \axi_rdata[24]_i_15_n_0 ;
  wire \axi_rdata[24]_i_16_n_0 ;
  wire \axi_rdata[24]_i_17_n_0 ;
  wire \axi_rdata[24]_i_18_n_0 ;
  wire \axi_rdata[24]_i_19_n_0 ;
  wire \axi_rdata[24]_i_1_n_0 ;
  wire \axi_rdata[24]_i_20_n_0 ;
  wire \axi_rdata[24]_i_21_n_0 ;
  wire \axi_rdata[24]_i_22_n_0 ;
  wire \axi_rdata[24]_i_23_n_0 ;
  wire \axi_rdata[24]_i_24_n_0 ;
  wire \axi_rdata[24]_i_25_n_0 ;
  wire \axi_rdata[24]_i_26_n_0 ;
  wire \axi_rdata[24]_i_27_n_0 ;
  wire \axi_rdata[24]_i_28_n_0 ;
  wire \axi_rdata[24]_i_29_n_0 ;
  wire \axi_rdata[24]_i_2_n_0 ;
  wire \axi_rdata[24]_i_30_n_0 ;
  wire \axi_rdata[24]_i_31_n_0 ;
  wire \axi_rdata[24]_i_3_n_0 ;
  wire \axi_rdata[24]_i_4_n_0 ;
  wire \axi_rdata[24]_i_5_n_0 ;
  wire \axi_rdata[24]_i_6_n_0 ;
  wire \axi_rdata[24]_i_7_n_0 ;
  wire \axi_rdata[24]_i_8_n_0 ;
  wire \axi_rdata[24]_i_9_n_0 ;
  wire \axi_rdata[25]_i_10_n_0 ;
  wire \axi_rdata[25]_i_11_n_0 ;
  wire \axi_rdata[25]_i_12_n_0 ;
  wire \axi_rdata[25]_i_13_n_0 ;
  wire \axi_rdata[25]_i_14_n_0 ;
  wire \axi_rdata[25]_i_15_n_0 ;
  wire \axi_rdata[25]_i_16_n_0 ;
  wire \axi_rdata[25]_i_17_n_0 ;
  wire \axi_rdata[25]_i_18_n_0 ;
  wire \axi_rdata[25]_i_19_n_0 ;
  wire \axi_rdata[25]_i_1_n_0 ;
  wire \axi_rdata[25]_i_20_n_0 ;
  wire \axi_rdata[25]_i_21_n_0 ;
  wire \axi_rdata[25]_i_22_n_0 ;
  wire \axi_rdata[25]_i_23_n_0 ;
  wire \axi_rdata[25]_i_24_n_0 ;
  wire \axi_rdata[25]_i_25_n_0 ;
  wire \axi_rdata[25]_i_26_n_0 ;
  wire \axi_rdata[25]_i_27_n_0 ;
  wire \axi_rdata[25]_i_28_n_0 ;
  wire \axi_rdata[25]_i_29_n_0 ;
  wire \axi_rdata[25]_i_2_n_0 ;
  wire \axi_rdata[25]_i_30_n_0 ;
  wire \axi_rdata[25]_i_31_n_0 ;
  wire \axi_rdata[25]_i_3_n_0 ;
  wire \axi_rdata[25]_i_4_n_0 ;
  wire \axi_rdata[25]_i_5_n_0 ;
  wire \axi_rdata[25]_i_6_n_0 ;
  wire \axi_rdata[25]_i_7_n_0 ;
  wire \axi_rdata[25]_i_8_n_0 ;
  wire \axi_rdata[25]_i_9_n_0 ;
  wire \axi_rdata[26]_i_10_n_0 ;
  wire \axi_rdata[26]_i_11_n_0 ;
  wire \axi_rdata[26]_i_12_n_0 ;
  wire \axi_rdata[26]_i_15_n_0 ;
  wire \axi_rdata[26]_i_16_n_0 ;
  wire \axi_rdata[26]_i_17_n_0 ;
  wire \axi_rdata[26]_i_18_n_0 ;
  wire \axi_rdata[26]_i_19_n_0 ;
  wire \axi_rdata[26]_i_1_n_0 ;
  wire \axi_rdata[26]_i_20_n_0 ;
  wire \axi_rdata[26]_i_21_n_0 ;
  wire \axi_rdata[26]_i_22_n_0 ;
  wire \axi_rdata[26]_i_23_n_0 ;
  wire \axi_rdata[26]_i_24_n_0 ;
  wire \axi_rdata[26]_i_25_n_0 ;
  wire \axi_rdata[26]_i_26_n_0 ;
  wire \axi_rdata[26]_i_27_n_0 ;
  wire \axi_rdata[26]_i_28_n_0 ;
  wire \axi_rdata[26]_i_29_n_0 ;
  wire \axi_rdata[26]_i_2_n_0 ;
  wire \axi_rdata[26]_i_30_n_0 ;
  wire \axi_rdata[26]_i_31_n_0 ;
  wire \axi_rdata[26]_i_3_n_0 ;
  wire \axi_rdata[26]_i_4_n_0 ;
  wire \axi_rdata[26]_i_5_n_0 ;
  wire \axi_rdata[26]_i_6_n_0 ;
  wire \axi_rdata[26]_i_7_n_0 ;
  wire \axi_rdata[26]_i_8_n_0 ;
  wire \axi_rdata[26]_i_9_n_0 ;
  wire \axi_rdata[27]_i_10_n_0 ;
  wire \axi_rdata[27]_i_11_n_0 ;
  wire \axi_rdata[27]_i_12_n_0 ;
  wire \axi_rdata[27]_i_15_n_0 ;
  wire \axi_rdata[27]_i_16_n_0 ;
  wire \axi_rdata[27]_i_17_n_0 ;
  wire \axi_rdata[27]_i_18_n_0 ;
  wire \axi_rdata[27]_i_19_n_0 ;
  wire \axi_rdata[27]_i_1_n_0 ;
  wire \axi_rdata[27]_i_20_n_0 ;
  wire \axi_rdata[27]_i_21_n_0 ;
  wire \axi_rdata[27]_i_22_n_0 ;
  wire \axi_rdata[27]_i_23_n_0 ;
  wire \axi_rdata[27]_i_24_n_0 ;
  wire \axi_rdata[27]_i_25_n_0 ;
  wire \axi_rdata[27]_i_26_n_0 ;
  wire \axi_rdata[27]_i_27_n_0 ;
  wire \axi_rdata[27]_i_28_n_0 ;
  wire \axi_rdata[27]_i_29_n_0 ;
  wire \axi_rdata[27]_i_2_n_0 ;
  wire \axi_rdata[27]_i_30_n_0 ;
  wire \axi_rdata[27]_i_31_n_0 ;
  wire \axi_rdata[27]_i_3_n_0 ;
  wire \axi_rdata[27]_i_4_n_0 ;
  wire \axi_rdata[27]_i_5_n_0 ;
  wire \axi_rdata[27]_i_6_n_0 ;
  wire \axi_rdata[27]_i_7_n_0 ;
  wire \axi_rdata[27]_i_8_n_0 ;
  wire \axi_rdata[27]_i_9_n_0 ;
  wire \axi_rdata[28]_i_10_n_0 ;
  wire \axi_rdata[28]_i_11_n_0 ;
  wire \axi_rdata[28]_i_12_n_0 ;
  wire \axi_rdata[28]_i_15_n_0 ;
  wire \axi_rdata[28]_i_16_n_0 ;
  wire \axi_rdata[28]_i_17_n_0 ;
  wire \axi_rdata[28]_i_18_n_0 ;
  wire \axi_rdata[28]_i_19_n_0 ;
  wire \axi_rdata[28]_i_1_n_0 ;
  wire \axi_rdata[28]_i_20_n_0 ;
  wire \axi_rdata[28]_i_21_n_0 ;
  wire \axi_rdata[28]_i_22_n_0 ;
  wire \axi_rdata[28]_i_23_n_0 ;
  wire \axi_rdata[28]_i_24_n_0 ;
  wire \axi_rdata[28]_i_25_n_0 ;
  wire \axi_rdata[28]_i_26_n_0 ;
  wire \axi_rdata[28]_i_27_n_0 ;
  wire \axi_rdata[28]_i_28_n_0 ;
  wire \axi_rdata[28]_i_29_n_0 ;
  wire \axi_rdata[28]_i_2_n_0 ;
  wire \axi_rdata[28]_i_30_n_0 ;
  wire \axi_rdata[28]_i_31_n_0 ;
  wire \axi_rdata[28]_i_3_n_0 ;
  wire \axi_rdata[28]_i_4_n_0 ;
  wire \axi_rdata[28]_i_5_n_0 ;
  wire \axi_rdata[28]_i_6_n_0 ;
  wire \axi_rdata[28]_i_7_n_0 ;
  wire \axi_rdata[28]_i_8_n_0 ;
  wire \axi_rdata[28]_i_9_n_0 ;
  wire \axi_rdata[29]_i_10_n_0 ;
  wire \axi_rdata[29]_i_11_n_0 ;
  wire \axi_rdata[29]_i_12_n_0 ;
  wire \axi_rdata[29]_i_13_n_0 ;
  wire \axi_rdata[29]_i_14_n_0 ;
  wire \axi_rdata[29]_i_15_n_0 ;
  wire \axi_rdata[29]_i_16_n_0 ;
  wire \axi_rdata[29]_i_17_n_0 ;
  wire \axi_rdata[29]_i_18_n_0 ;
  wire \axi_rdata[29]_i_19_n_0 ;
  wire \axi_rdata[29]_i_1_n_0 ;
  wire \axi_rdata[29]_i_20_n_0 ;
  wire \axi_rdata[29]_i_21_n_0 ;
  wire \axi_rdata[29]_i_22_n_0 ;
  wire \axi_rdata[29]_i_23_n_0 ;
  wire \axi_rdata[29]_i_24_n_0 ;
  wire \axi_rdata[29]_i_25_n_0 ;
  wire \axi_rdata[29]_i_26_n_0 ;
  wire \axi_rdata[29]_i_27_n_0 ;
  wire \axi_rdata[29]_i_28_n_0 ;
  wire \axi_rdata[29]_i_29_n_0 ;
  wire \axi_rdata[29]_i_2_n_0 ;
  wire \axi_rdata[29]_i_30_n_0 ;
  wire \axi_rdata[29]_i_31_n_0 ;
  wire \axi_rdata[29]_i_32_n_0 ;
  wire \axi_rdata[29]_i_33_n_0 ;
  wire \axi_rdata[29]_i_34_n_0 ;
  wire \axi_rdata[29]_i_35_n_0 ;
  wire \axi_rdata[29]_i_36_n_0 ;
  wire \axi_rdata[29]_i_3_n_0 ;
  wire \axi_rdata[29]_i_4_n_0 ;
  wire \axi_rdata[29]_i_5_n_0 ;
  wire \axi_rdata[29]_i_6_n_0 ;
  wire \axi_rdata[29]_i_7_n_0 ;
  wire \axi_rdata[29]_i_8_n_0 ;
  wire \axi_rdata[29]_i_9_n_0 ;
  wire \axi_rdata[2]_i_10_n_0 ;
  wire \axi_rdata[2]_i_11_n_0 ;
  wire \axi_rdata[2]_i_12_n_0 ;
  wire \axi_rdata[2]_i_13_n_0 ;
  wire \axi_rdata[2]_i_14_n_0 ;
  wire \axi_rdata[2]_i_15_n_0 ;
  wire \axi_rdata[2]_i_16_n_0 ;
  wire \axi_rdata[2]_i_17_n_0 ;
  wire \axi_rdata[2]_i_18_n_0 ;
  wire \axi_rdata[2]_i_19_n_0 ;
  wire \axi_rdata[2]_i_20_n_0 ;
  wire \axi_rdata[2]_i_22_n_0 ;
  wire \axi_rdata[2]_i_23_n_0 ;
  wire \axi_rdata[2]_i_24_n_0 ;
  wire \axi_rdata[2]_i_25_n_0 ;
  wire \axi_rdata[2]_i_26_n_0 ;
  wire \axi_rdata[2]_i_27_n_0 ;
  wire \axi_rdata[2]_i_28_n_0 ;
  wire \axi_rdata[2]_i_29_n_0 ;
  wire \axi_rdata[2]_i_2_n_0 ;
  wire \axi_rdata[2]_i_30_n_0 ;
  wire \axi_rdata[2]_i_31_n_0 ;
  wire \axi_rdata[2]_i_32_n_0 ;
  wire \axi_rdata[2]_i_33_n_0 ;
  wire \axi_rdata[2]_i_34_n_0 ;
  wire \axi_rdata[2]_i_35_n_0 ;
  wire \axi_rdata[2]_i_37_n_0 ;
  wire \axi_rdata[2]_i_38_n_0 ;
  wire \axi_rdata[2]_i_39_n_0 ;
  wire \axi_rdata[2]_i_40_n_0 ;
  wire \axi_rdata[2]_i_41_n_0 ;
  wire \axi_rdata[2]_i_42_n_0 ;
  wire \axi_rdata[2]_i_4_n_0 ;
  wire \axi_rdata[2]_i_5_n_0 ;
  wire \axi_rdata[2]_i_6_n_0 ;
  wire \axi_rdata[2]_i_7_n_0 ;
  wire \axi_rdata[2]_i_9_n_0 ;
  wire \axi_rdata[30]_i_10_n_0 ;
  wire \axi_rdata[30]_i_11_n_0 ;
  wire \axi_rdata[30]_i_12_n_0 ;
  wire \axi_rdata[30]_i_15_n_0 ;
  wire \axi_rdata[30]_i_16_n_0 ;
  wire \axi_rdata[30]_i_17_n_0 ;
  wire \axi_rdata[30]_i_18_n_0 ;
  wire \axi_rdata[30]_i_19_n_0 ;
  wire \axi_rdata[30]_i_1_n_0 ;
  wire \axi_rdata[30]_i_20_n_0 ;
  wire \axi_rdata[30]_i_21_n_0 ;
  wire \axi_rdata[30]_i_22_n_0 ;
  wire \axi_rdata[30]_i_23_n_0 ;
  wire \axi_rdata[30]_i_24_n_0 ;
  wire \axi_rdata[30]_i_25_n_0 ;
  wire \axi_rdata[30]_i_26_n_0 ;
  wire \axi_rdata[30]_i_27_n_0 ;
  wire \axi_rdata[30]_i_28_n_0 ;
  wire \axi_rdata[30]_i_29_n_0 ;
  wire \axi_rdata[30]_i_2_n_0 ;
  wire \axi_rdata[30]_i_30_n_0 ;
  wire \axi_rdata[30]_i_31_n_0 ;
  wire \axi_rdata[30]_i_3_n_0 ;
  wire \axi_rdata[30]_i_4_n_0 ;
  wire \axi_rdata[30]_i_5_n_0 ;
  wire \axi_rdata[30]_i_6_n_0 ;
  wire \axi_rdata[30]_i_7_n_0 ;
  wire \axi_rdata[30]_i_8_n_0 ;
  wire \axi_rdata[30]_i_9_n_0 ;
  wire \axi_rdata[31]_i_10_n_0 ;
  wire \axi_rdata[31]_i_11_n_0 ;
  wire \axi_rdata[31]_i_12_n_0 ;
  wire \axi_rdata[31]_i_13_n_0 ;
  wire \axi_rdata[31]_i_14_n_0 ;
  wire \axi_rdata[31]_i_17_n_0 ;
  wire \axi_rdata[31]_i_18_n_0 ;
  wire \axi_rdata[31]_i_19_n_0 ;
  wire \axi_rdata[31]_i_20_n_0 ;
  wire \axi_rdata[31]_i_21_n_0 ;
  wire \axi_rdata[31]_i_22_n_0 ;
  wire \axi_rdata[31]_i_23_n_0 ;
  wire \axi_rdata[31]_i_24_n_0 ;
  wire \axi_rdata[31]_i_25_n_0 ;
  wire \axi_rdata[31]_i_26_n_0 ;
  wire \axi_rdata[31]_i_27_n_0 ;
  wire \axi_rdata[31]_i_28_n_0 ;
  wire \axi_rdata[31]_i_29_n_0 ;
  wire \axi_rdata[31]_i_2_n_0 ;
  wire \axi_rdata[31]_i_30_n_0 ;
  wire \axi_rdata[31]_i_31_n_0 ;
  wire \axi_rdata[31]_i_32_n_0 ;
  wire \axi_rdata[31]_i_33_n_0 ;
  wire \axi_rdata[31]_i_34_n_0 ;
  wire \axi_rdata[31]_i_3_n_0 ;
  wire \axi_rdata[31]_i_4_n_0 ;
  wire \axi_rdata[31]_i_5_n_0 ;
  wire \axi_rdata[31]_i_6_n_0 ;
  wire \axi_rdata[31]_i_7_n_0 ;
  wire \axi_rdata[31]_i_8_n_0 ;
  wire \axi_rdata[31]_i_9_n_0 ;
  wire \axi_rdata[3]_i_10_n_0 ;
  wire \axi_rdata[3]_i_12_n_0 ;
  wire \axi_rdata[3]_i_13_n_0 ;
  wire \axi_rdata[3]_i_14_n_0 ;
  wire \axi_rdata[3]_i_15_n_0 ;
  wire \axi_rdata[3]_i_16_n_0 ;
  wire \axi_rdata[3]_i_17_n_0 ;
  wire \axi_rdata[3]_i_18_n_0 ;
  wire \axi_rdata[3]_i_19_n_0 ;
  wire \axi_rdata[3]_i_20_n_0 ;
  wire \axi_rdata[3]_i_21_n_0 ;
  wire \axi_rdata[3]_i_22_n_0 ;
  wire \axi_rdata[3]_i_23_n_0 ;
  wire \axi_rdata[3]_i_25_n_0 ;
  wire \axi_rdata[3]_i_26_n_0 ;
  wire \axi_rdata[3]_i_27_n_0 ;
  wire \axi_rdata[3]_i_28_n_0 ;
  wire \axi_rdata[3]_i_29_n_0 ;
  wire \axi_rdata[3]_i_2_n_0 ;
  wire \axi_rdata[3]_i_30_n_0 ;
  wire \axi_rdata[3]_i_31_n_0 ;
  wire \axi_rdata[3]_i_32_n_0 ;
  wire \axi_rdata[3]_i_33_n_0 ;
  wire \axi_rdata[3]_i_39_n_0 ;
  wire \axi_rdata[3]_i_3_n_0 ;
  wire \axi_rdata[3]_i_40_n_0 ;
  wire \axi_rdata[3]_i_41_n_0 ;
  wire \axi_rdata[3]_i_42_n_0 ;
  wire \axi_rdata[3]_i_43_n_0 ;
  wire \axi_rdata[3]_i_44_n_0 ;
  wire \axi_rdata[3]_i_5_n_0 ;
  wire \axi_rdata[3]_i_6_n_0 ;
  wire \axi_rdata[3]_i_7_n_0 ;
  wire \axi_rdata[3]_i_8_n_0 ;
  wire \axi_rdata[3]_i_9_n_0 ;
  wire \axi_rdata[4]_i_13_n_0 ;
  wire \axi_rdata[4]_i_14_n_0 ;
  wire \axi_rdata[4]_i_15_n_0 ;
  wire \axi_rdata[4]_i_16_n_0 ;
  wire \axi_rdata[4]_i_17_n_0 ;
  wire \axi_rdata[4]_i_18_n_0 ;
  wire \axi_rdata[4]_i_19_n_0 ;
  wire \axi_rdata[4]_i_20_n_0 ;
  wire \axi_rdata[4]_i_21_n_0 ;
  wire \axi_rdata[4]_i_22_n_0 ;
  wire \axi_rdata[4]_i_23_n_0 ;
  wire \axi_rdata[4]_i_24_n_0 ;
  wire \axi_rdata[4]_i_25_n_0 ;
  wire \axi_rdata[4]_i_27_n_0 ;
  wire \axi_rdata[4]_i_28_n_0 ;
  wire \axi_rdata[4]_i_29_n_0 ;
  wire \axi_rdata[4]_i_2_n_0 ;
  wire \axi_rdata[4]_i_34_n_0 ;
  wire \axi_rdata[4]_i_35_n_0 ;
  wire \axi_rdata[4]_i_36_n_0 ;
  wire \axi_rdata[4]_i_37_n_0 ;
  wire \axi_rdata[4]_i_38_n_0 ;
  wire \axi_rdata[4]_i_39_n_0 ;
  wire \axi_rdata[4]_i_40_n_0 ;
  wire \axi_rdata[4]_i_4_n_0 ;
  wire \axi_rdata[4]_i_5_n_0 ;
  wire \axi_rdata[4]_i_6_n_0 ;
  wire \axi_rdata[4]_i_7_n_0 ;
  wire \axi_rdata[4]_i_8_n_0 ;
  wire \axi_rdata[4]_i_9_n_0 ;
  wire \axi_rdata[5]_i_10_n_0 ;
  wire \axi_rdata[5]_i_11_n_0 ;
  wire \axi_rdata[5]_i_12_n_0 ;
  wire \axi_rdata[5]_i_16_n_0 ;
  wire \axi_rdata[5]_i_17_n_0 ;
  wire \axi_rdata[5]_i_18_n_0 ;
  wire \axi_rdata[5]_i_19_n_0 ;
  wire \axi_rdata[5]_i_20_n_0 ;
  wire \axi_rdata[5]_i_21_n_0 ;
  wire \axi_rdata[5]_i_22_n_0 ;
  wire \axi_rdata[5]_i_23_n_0 ;
  wire \axi_rdata[5]_i_24_n_0 ;
  wire \axi_rdata[5]_i_25_n_0 ;
  wire \axi_rdata[5]_i_26_n_0 ;
  wire \axi_rdata[5]_i_27_n_0 ;
  wire \axi_rdata[5]_i_28_n_0 ;
  wire \axi_rdata[5]_i_2_n_0 ;
  wire \axi_rdata[5]_i_30_n_0 ;
  wire \axi_rdata[5]_i_31_n_0 ;
  wire \axi_rdata[5]_i_32_n_0 ;
  wire \axi_rdata[5]_i_37_n_0 ;
  wire \axi_rdata[5]_i_38_n_0 ;
  wire \axi_rdata[5]_i_39_n_0 ;
  wire \axi_rdata[5]_i_3_n_0 ;
  wire \axi_rdata[5]_i_40_n_0 ;
  wire \axi_rdata[5]_i_5_n_0 ;
  wire \axi_rdata[5]_i_6_n_0 ;
  wire \axi_rdata[5]_i_7_n_0 ;
  wire \axi_rdata[5]_i_8_n_0 ;
  wire \axi_rdata[5]_i_9_n_0 ;
  wire \axi_rdata[6]_i_10_n_0 ;
  wire \axi_rdata[6]_i_11_n_0 ;
  wire \axi_rdata[6]_i_12_n_0 ;
  wire \axi_rdata[6]_i_16_n_0 ;
  wire \axi_rdata[6]_i_17_n_0 ;
  wire \axi_rdata[6]_i_18_n_0 ;
  wire \axi_rdata[6]_i_19_n_0 ;
  wire \axi_rdata[6]_i_20_n_0 ;
  wire \axi_rdata[6]_i_21_n_0 ;
  wire \axi_rdata[6]_i_22_n_0 ;
  wire \axi_rdata[6]_i_23_n_0 ;
  wire \axi_rdata[6]_i_24_n_0 ;
  wire \axi_rdata[6]_i_25_n_0 ;
  wire \axi_rdata[6]_i_26_n_0 ;
  wire \axi_rdata[6]_i_27_n_0 ;
  wire \axi_rdata[6]_i_28_n_0 ;
  wire \axi_rdata[6]_i_2_n_0 ;
  wire \axi_rdata[6]_i_30_n_0 ;
  wire \axi_rdata[6]_i_31_n_0 ;
  wire \axi_rdata[6]_i_32_n_0 ;
  wire \axi_rdata[6]_i_37_n_0 ;
  wire \axi_rdata[6]_i_38_n_0 ;
  wire \axi_rdata[6]_i_39_n_0 ;
  wire \axi_rdata[6]_i_3_n_0 ;
  wire \axi_rdata[6]_i_40_n_0 ;
  wire \axi_rdata[6]_i_5_n_0 ;
  wire \axi_rdata[6]_i_6_n_0 ;
  wire \axi_rdata[6]_i_7_n_0 ;
  wire \axi_rdata[6]_i_8_n_0 ;
  wire \axi_rdata[6]_i_9_n_0 ;
  wire \axi_rdata[7]_i_10_n_0 ;
  wire \axi_rdata[7]_i_11_n_0 ;
  wire \axi_rdata[7]_i_12_n_0 ;
  wire \axi_rdata[7]_i_16_n_0 ;
  wire \axi_rdata[7]_i_17_n_0 ;
  wire \axi_rdata[7]_i_18_n_0 ;
  wire \axi_rdata[7]_i_19_n_0 ;
  wire \axi_rdata[7]_i_20_n_0 ;
  wire \axi_rdata[7]_i_21_n_0 ;
  wire \axi_rdata[7]_i_22_n_0 ;
  wire \axi_rdata[7]_i_23_n_0 ;
  wire \axi_rdata[7]_i_24_n_0 ;
  wire \axi_rdata[7]_i_25_n_0 ;
  wire \axi_rdata[7]_i_26_n_0 ;
  wire \axi_rdata[7]_i_27_n_0 ;
  wire \axi_rdata[7]_i_28_n_0 ;
  wire \axi_rdata[7]_i_2_n_0 ;
  wire \axi_rdata[7]_i_30_n_0 ;
  wire \axi_rdata[7]_i_31_n_0 ;
  wire \axi_rdata[7]_i_32_n_0 ;
  wire \axi_rdata[7]_i_37_n_0 ;
  wire \axi_rdata[7]_i_38_n_0 ;
  wire \axi_rdata[7]_i_39_n_0 ;
  wire \axi_rdata[7]_i_3_n_0 ;
  wire \axi_rdata[7]_i_40_n_0 ;
  wire \axi_rdata[7]_i_5_n_0 ;
  wire \axi_rdata[7]_i_6_n_0 ;
  wire \axi_rdata[7]_i_7_n_0 ;
  wire \axi_rdata[7]_i_8_n_0 ;
  wire \axi_rdata[7]_i_9_n_0 ;
  wire \axi_rdata[8]_i_13_n_0 ;
  wire \axi_rdata[8]_i_14_n_0 ;
  wire \axi_rdata[8]_i_15_n_0 ;
  wire \axi_rdata[8]_i_16_n_0 ;
  wire \axi_rdata[8]_i_17_n_0 ;
  wire \axi_rdata[8]_i_18_n_0 ;
  wire \axi_rdata[8]_i_19_n_0 ;
  wire \axi_rdata[8]_i_20_n_0 ;
  wire \axi_rdata[8]_i_21_n_0 ;
  wire \axi_rdata[8]_i_22_n_0 ;
  wire \axi_rdata[8]_i_23_n_0 ;
  wire \axi_rdata[8]_i_24_n_0 ;
  wire \axi_rdata[8]_i_25_n_0 ;
  wire \axi_rdata[8]_i_27_n_0 ;
  wire \axi_rdata[8]_i_28_n_0 ;
  wire \axi_rdata[8]_i_29_n_0 ;
  wire \axi_rdata[8]_i_2_n_0 ;
  wire \axi_rdata[8]_i_34_n_0 ;
  wire \axi_rdata[8]_i_35_n_0 ;
  wire \axi_rdata[8]_i_36_n_0 ;
  wire \axi_rdata[8]_i_37_n_0 ;
  wire \axi_rdata[8]_i_38_n_0 ;
  wire \axi_rdata[8]_i_39_n_0 ;
  wire \axi_rdata[8]_i_40_n_0 ;
  wire \axi_rdata[8]_i_4_n_0 ;
  wire \axi_rdata[8]_i_5_n_0 ;
  wire \axi_rdata[8]_i_6_n_0 ;
  wire \axi_rdata[8]_i_7_n_0 ;
  wire \axi_rdata[8]_i_8_n_0 ;
  wire \axi_rdata[8]_i_9_n_0 ;
  wire \axi_rdata[9]_i_10_n_0 ;
  wire \axi_rdata[9]_i_11_n_0 ;
  wire \axi_rdata[9]_i_12_n_0 ;
  wire \axi_rdata[9]_i_16_n_0 ;
  wire \axi_rdata[9]_i_17_n_0 ;
  wire \axi_rdata[9]_i_18_n_0 ;
  wire \axi_rdata[9]_i_19_n_0 ;
  wire \axi_rdata[9]_i_20_n_0 ;
  wire \axi_rdata[9]_i_21_n_0 ;
  wire \axi_rdata[9]_i_22_n_0 ;
  wire \axi_rdata[9]_i_23_n_0 ;
  wire \axi_rdata[9]_i_24_n_0 ;
  wire \axi_rdata[9]_i_25_n_0 ;
  wire \axi_rdata[9]_i_26_n_0 ;
  wire \axi_rdata[9]_i_27_n_0 ;
  wire \axi_rdata[9]_i_28_n_0 ;
  wire \axi_rdata[9]_i_2_n_0 ;
  wire \axi_rdata[9]_i_30_n_0 ;
  wire \axi_rdata[9]_i_31_n_0 ;
  wire \axi_rdata[9]_i_32_n_0 ;
  wire \axi_rdata[9]_i_37_n_0 ;
  wire \axi_rdata[9]_i_38_n_0 ;
  wire \axi_rdata[9]_i_39_n_0 ;
  wire \axi_rdata[9]_i_3_n_0 ;
  wire \axi_rdata[9]_i_40_n_0 ;
  wire \axi_rdata[9]_i_5_n_0 ;
  wire \axi_rdata[9]_i_6_n_0 ;
  wire \axi_rdata[9]_i_7_n_0 ;
  wire \axi_rdata[9]_i_8_n_0 ;
  wire \axi_rdata[9]_i_9_n_0 ;
  wire axi_rvalid_reg_0;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire clear;
  wire \control_mode[0][0]_i_1_n_0 ;
  wire \control_mode[0][1]_i_1_n_0 ;
  wire \control_mode[0][2]_i_1_n_0 ;
  wire \control_mode[0][2]_i_2_n_0 ;
  wire \control_mode[1][0]_i_1_n_0 ;
  wire \control_mode[1][1]_i_1_n_0 ;
  wire \control_mode[1][2]_i_1_n_0 ;
  wire \control_mode[2][0]_i_1_n_0 ;
  wire \control_mode[2][1]_i_1_n_0 ;
  wire \control_mode[2][2]_i_1_n_0 ;
  wire \control_mode[3][0]_i_1_n_0 ;
  wire \control_mode[3][1]_i_1_n_0 ;
  wire \control_mode[3][2]_i_1_n_0 ;
  wire \control_mode_reg_n_0_[0][0] ;
  wire \control_mode_reg_n_0_[0][1] ;
  wire \control_mode_reg_n_0_[0][2] ;
  wire \control_mode_reg_n_0_[1][0] ;
  wire \control_mode_reg_n_0_[1][1] ;
  wire \control_mode_reg_n_0_[1][2] ;
  wire \control_mode_reg_n_0_[2][0] ;
  wire \control_mode_reg_n_0_[2][1] ;
  wire \control_mode_reg_n_0_[2][2] ;
  wire \control_mode_reg_n_0_[3][0] ;
  wire \control_mode_reg_n_0_[3][1] ;
  wire \control_mode_reg_n_0_[3][2] ;
  wire \counter[0]_i_4_n_0 ;
  wire [31:0]counter_reg;
  wire \counter_reg[0]_i_3_n_0 ;
  wire \counter_reg[0]_i_3_n_1 ;
  wire \counter_reg[0]_i_3_n_2 ;
  wire \counter_reg[0]_i_3_n_3 ;
  wire \counter_reg[0]_i_3_n_4 ;
  wire \counter_reg[0]_i_3_n_5 ;
  wire \counter_reg[0]_i_3_n_6 ;
  wire \counter_reg[0]_i_3_n_7 ;
  wire \counter_reg[12]_i_1_n_0 ;
  wire \counter_reg[12]_i_1_n_1 ;
  wire \counter_reg[12]_i_1_n_2 ;
  wire \counter_reg[12]_i_1_n_3 ;
  wire \counter_reg[12]_i_1_n_4 ;
  wire \counter_reg[12]_i_1_n_5 ;
  wire \counter_reg[12]_i_1_n_6 ;
  wire \counter_reg[12]_i_1_n_7 ;
  wire \counter_reg[16]_i_1_n_0 ;
  wire \counter_reg[16]_i_1_n_1 ;
  wire \counter_reg[16]_i_1_n_2 ;
  wire \counter_reg[16]_i_1_n_3 ;
  wire \counter_reg[16]_i_1_n_4 ;
  wire \counter_reg[16]_i_1_n_5 ;
  wire \counter_reg[16]_i_1_n_6 ;
  wire \counter_reg[16]_i_1_n_7 ;
  wire \counter_reg[20]_i_1_n_0 ;
  wire \counter_reg[20]_i_1_n_1 ;
  wire \counter_reg[20]_i_1_n_2 ;
  wire \counter_reg[20]_i_1_n_3 ;
  wire \counter_reg[20]_i_1_n_4 ;
  wire \counter_reg[20]_i_1_n_5 ;
  wire \counter_reg[20]_i_1_n_6 ;
  wire \counter_reg[20]_i_1_n_7 ;
  wire \counter_reg[24]_i_1_n_0 ;
  wire \counter_reg[24]_i_1_n_1 ;
  wire \counter_reg[24]_i_1_n_2 ;
  wire \counter_reg[24]_i_1_n_3 ;
  wire \counter_reg[24]_i_1_n_4 ;
  wire \counter_reg[24]_i_1_n_5 ;
  wire \counter_reg[24]_i_1_n_6 ;
  wire \counter_reg[24]_i_1_n_7 ;
  wire \counter_reg[28]_i_1_n_1 ;
  wire \counter_reg[28]_i_1_n_2 ;
  wire \counter_reg[28]_i_1_n_3 ;
  wire \counter_reg[28]_i_1_n_4 ;
  wire \counter_reg[28]_i_1_n_5 ;
  wire \counter_reg[28]_i_1_n_6 ;
  wire \counter_reg[28]_i_1_n_7 ;
  wire \counter_reg[4]_i_1_n_0 ;
  wire \counter_reg[4]_i_1_n_1 ;
  wire \counter_reg[4]_i_1_n_2 ;
  wire \counter_reg[4]_i_1_n_3 ;
  wire \counter_reg[4]_i_1_n_4 ;
  wire \counter_reg[4]_i_1_n_5 ;
  wire \counter_reg[4]_i_1_n_6 ;
  wire \counter_reg[4]_i_1_n_7 ;
  wire \counter_reg[8]_i_1_n_0 ;
  wire \counter_reg[8]_i_1_n_1 ;
  wire \counter_reg[8]_i_1_n_2 ;
  wire \counter_reg[8]_i_1_n_3 ;
  wire \counter_reg[8]_i_1_n_4 ;
  wire \counter_reg[8]_i_1_n_5 ;
  wire \counter_reg[8]_i_1_n_6 ;
  wire \counter_reg[8]_i_1_n_7 ;
  wire [0:14]current;
  wire \currents_reg_n_0_[0][10] ;
  wire \currents_reg_n_0_[0][11] ;
  wire \currents_reg_n_0_[0][12] ;
  wire \currents_reg_n_0_[0][13] ;
  wire \currents_reg_n_0_[0][14] ;
  wire \currents_reg_n_0_[0][15] ;
  wire \currents_reg_n_0_[0][1] ;
  wire \currents_reg_n_0_[0][2] ;
  wire \currents_reg_n_0_[0][3] ;
  wire \currents_reg_n_0_[0][4] ;
  wire \currents_reg_n_0_[0][5] ;
  wire \currents_reg_n_0_[0][6] ;
  wire \currents_reg_n_0_[0][7] ;
  wire \currents_reg_n_0_[0][8] ;
  wire \currents_reg_n_0_[0][9] ;
  wire \currents_reg_n_0_[1][10] ;
  wire \currents_reg_n_0_[1][11] ;
  wire \currents_reg_n_0_[1][12] ;
  wire \currents_reg_n_0_[1][13] ;
  wire \currents_reg_n_0_[1][14] ;
  wire \currents_reg_n_0_[1][15] ;
  wire \currents_reg_n_0_[1][1] ;
  wire \currents_reg_n_0_[1][2] ;
  wire \currents_reg_n_0_[1][3] ;
  wire \currents_reg_n_0_[1][4] ;
  wire \currents_reg_n_0_[1][5] ;
  wire \currents_reg_n_0_[1][6] ;
  wire \currents_reg_n_0_[1][7] ;
  wire \currents_reg_n_0_[1][8] ;
  wire \currents_reg_n_0_[1][9] ;
  wire \currents_reg_n_0_[2][10] ;
  wire \currents_reg_n_0_[2][11] ;
  wire \currents_reg_n_0_[2][12] ;
  wire \currents_reg_n_0_[2][13] ;
  wire \currents_reg_n_0_[2][14] ;
  wire \currents_reg_n_0_[2][15] ;
  wire \currents_reg_n_0_[2][1] ;
  wire \currents_reg_n_0_[2][2] ;
  wire \currents_reg_n_0_[2][3] ;
  wire \currents_reg_n_0_[2][4] ;
  wire \currents_reg_n_0_[2][5] ;
  wire \currents_reg_n_0_[2][6] ;
  wire \currents_reg_n_0_[2][7] ;
  wire \currents_reg_n_0_[2][8] ;
  wire \currents_reg_n_0_[2][9] ;
  wire \currents_reg_n_0_[3][10] ;
  wire \currents_reg_n_0_[3][11] ;
  wire \currents_reg_n_0_[3][12] ;
  wire \currents_reg_n_0_[3][13] ;
  wire \currents_reg_n_0_[3][14] ;
  wire \currents_reg_n_0_[3][15] ;
  wire \currents_reg_n_0_[3][1] ;
  wire \currents_reg_n_0_[3][2] ;
  wire \currents_reg_n_0_[3][3] ;
  wire \currents_reg_n_0_[3][4] ;
  wire \currents_reg_n_0_[3][5] ;
  wire \currents_reg_n_0_[3][6] ;
  wire \currents_reg_n_0_[3][7] ;
  wire \currents_reg_n_0_[3][8] ;
  wire \currents_reg_n_0_[3][9] ;
  wire [25:0]data;
  wire [15:0]data0;
  wire [15:0]data1;
  wire [31:26]data10;
  wire [15:4]data12;
  wire [31:0]data13;
  wire [0:0]data19;
  wire [15:0]data2;
  wire [0:0]data20;
  wire [15:0]data3;
  wire [0:0]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire [31:0]data8;
  wire [15:1]data_out;
  wire data_read_valid_prev;
  wire deadBand;
  wire \deadBand[0][31]_i_1_n_0 ;
  wire \deadBand[0][31]_i_2_n_0 ;
  wire \deadBand[1][31]_i_1_n_0 ;
  wire \deadBand[2][31]_i_1_n_0 ;
  wire \deadBand[2][31]_i_2_n_0 ;
  wire \deadBand[3][31]_i_2_n_0 ;
  wire \deadBand_reg_n_0_[0][0] ;
  wire \deadBand_reg_n_0_[0][10] ;
  wire \deadBand_reg_n_0_[0][11] ;
  wire \deadBand_reg_n_0_[0][12] ;
  wire \deadBand_reg_n_0_[0][13] ;
  wire \deadBand_reg_n_0_[0][14] ;
  wire \deadBand_reg_n_0_[0][15] ;
  wire \deadBand_reg_n_0_[0][16] ;
  wire \deadBand_reg_n_0_[0][17] ;
  wire \deadBand_reg_n_0_[0][18] ;
  wire \deadBand_reg_n_0_[0][19] ;
  wire \deadBand_reg_n_0_[0][1] ;
  wire \deadBand_reg_n_0_[0][20] ;
  wire \deadBand_reg_n_0_[0][21] ;
  wire \deadBand_reg_n_0_[0][22] ;
  wire \deadBand_reg_n_0_[0][23] ;
  wire \deadBand_reg_n_0_[0][24] ;
  wire \deadBand_reg_n_0_[0][25] ;
  wire \deadBand_reg_n_0_[0][26] ;
  wire \deadBand_reg_n_0_[0][27] ;
  wire \deadBand_reg_n_0_[0][28] ;
  wire \deadBand_reg_n_0_[0][29] ;
  wire \deadBand_reg_n_0_[0][2] ;
  wire \deadBand_reg_n_0_[0][30] ;
  wire \deadBand_reg_n_0_[0][31] ;
  wire \deadBand_reg_n_0_[0][3] ;
  wire \deadBand_reg_n_0_[0][4] ;
  wire \deadBand_reg_n_0_[0][5] ;
  wire \deadBand_reg_n_0_[0][6] ;
  wire \deadBand_reg_n_0_[0][7] ;
  wire \deadBand_reg_n_0_[0][8] ;
  wire \deadBand_reg_n_0_[0][9] ;
  wire \deadBand_reg_n_0_[1][0] ;
  wire \deadBand_reg_n_0_[1][10] ;
  wire \deadBand_reg_n_0_[1][11] ;
  wire \deadBand_reg_n_0_[1][12] ;
  wire \deadBand_reg_n_0_[1][13] ;
  wire \deadBand_reg_n_0_[1][14] ;
  wire \deadBand_reg_n_0_[1][15] ;
  wire \deadBand_reg_n_0_[1][16] ;
  wire \deadBand_reg_n_0_[1][17] ;
  wire \deadBand_reg_n_0_[1][18] ;
  wire \deadBand_reg_n_0_[1][19] ;
  wire \deadBand_reg_n_0_[1][1] ;
  wire \deadBand_reg_n_0_[1][20] ;
  wire \deadBand_reg_n_0_[1][21] ;
  wire \deadBand_reg_n_0_[1][22] ;
  wire \deadBand_reg_n_0_[1][23] ;
  wire \deadBand_reg_n_0_[1][24] ;
  wire \deadBand_reg_n_0_[1][25] ;
  wire \deadBand_reg_n_0_[1][26] ;
  wire \deadBand_reg_n_0_[1][27] ;
  wire \deadBand_reg_n_0_[1][28] ;
  wire \deadBand_reg_n_0_[1][29] ;
  wire \deadBand_reg_n_0_[1][2] ;
  wire \deadBand_reg_n_0_[1][30] ;
  wire \deadBand_reg_n_0_[1][31] ;
  wire \deadBand_reg_n_0_[1][3] ;
  wire \deadBand_reg_n_0_[1][4] ;
  wire \deadBand_reg_n_0_[1][5] ;
  wire \deadBand_reg_n_0_[1][6] ;
  wire \deadBand_reg_n_0_[1][7] ;
  wire \deadBand_reg_n_0_[1][8] ;
  wire \deadBand_reg_n_0_[1][9] ;
  wire \deadBand_reg_n_0_[2][0] ;
  wire \deadBand_reg_n_0_[2][10] ;
  wire \deadBand_reg_n_0_[2][11] ;
  wire \deadBand_reg_n_0_[2][12] ;
  wire \deadBand_reg_n_0_[2][13] ;
  wire \deadBand_reg_n_0_[2][14] ;
  wire \deadBand_reg_n_0_[2][15] ;
  wire \deadBand_reg_n_0_[2][16] ;
  wire \deadBand_reg_n_0_[2][17] ;
  wire \deadBand_reg_n_0_[2][18] ;
  wire \deadBand_reg_n_0_[2][19] ;
  wire \deadBand_reg_n_0_[2][1] ;
  wire \deadBand_reg_n_0_[2][20] ;
  wire \deadBand_reg_n_0_[2][21] ;
  wire \deadBand_reg_n_0_[2][22] ;
  wire \deadBand_reg_n_0_[2][23] ;
  wire \deadBand_reg_n_0_[2][24] ;
  wire \deadBand_reg_n_0_[2][25] ;
  wire \deadBand_reg_n_0_[2][26] ;
  wire \deadBand_reg_n_0_[2][27] ;
  wire \deadBand_reg_n_0_[2][28] ;
  wire \deadBand_reg_n_0_[2][29] ;
  wire \deadBand_reg_n_0_[2][2] ;
  wire \deadBand_reg_n_0_[2][30] ;
  wire \deadBand_reg_n_0_[2][31] ;
  wire \deadBand_reg_n_0_[2][3] ;
  wire \deadBand_reg_n_0_[2][4] ;
  wire \deadBand_reg_n_0_[2][5] ;
  wire \deadBand_reg_n_0_[2][6] ;
  wire \deadBand_reg_n_0_[2][7] ;
  wire \deadBand_reg_n_0_[2][8] ;
  wire \deadBand_reg_n_0_[2][9] ;
  wire \deadBand_reg_n_0_[3][0] ;
  wire \deadBand_reg_n_0_[3][10] ;
  wire \deadBand_reg_n_0_[3][11] ;
  wire \deadBand_reg_n_0_[3][12] ;
  wire \deadBand_reg_n_0_[3][13] ;
  wire \deadBand_reg_n_0_[3][14] ;
  wire \deadBand_reg_n_0_[3][15] ;
  wire \deadBand_reg_n_0_[3][16] ;
  wire \deadBand_reg_n_0_[3][17] ;
  wire \deadBand_reg_n_0_[3][18] ;
  wire \deadBand_reg_n_0_[3][19] ;
  wire \deadBand_reg_n_0_[3][1] ;
  wire \deadBand_reg_n_0_[3][20] ;
  wire \deadBand_reg_n_0_[3][21] ;
  wire \deadBand_reg_n_0_[3][22] ;
  wire \deadBand_reg_n_0_[3][23] ;
  wire \deadBand_reg_n_0_[3][24] ;
  wire \deadBand_reg_n_0_[3][25] ;
  wire \deadBand_reg_n_0_[3][26] ;
  wire \deadBand_reg_n_0_[3][27] ;
  wire \deadBand_reg_n_0_[3][28] ;
  wire \deadBand_reg_n_0_[3][29] ;
  wire \deadBand_reg_n_0_[3][2] ;
  wire \deadBand_reg_n_0_[3][30] ;
  wire \deadBand_reg_n_0_[3][31] ;
  wire \deadBand_reg_n_0_[3][3] ;
  wire \deadBand_reg_n_0_[3][4] ;
  wire \deadBand_reg_n_0_[3][5] ;
  wire \deadBand_reg_n_0_[3][6] ;
  wire \deadBand_reg_n_0_[3][7] ;
  wire \deadBand_reg_n_0_[3][8] ;
  wire \deadBand_reg_n_0_[3][9] ;
  wire delay_counter;
  wire \delay_counter[0]_i_100_n_0 ;
  wire \delay_counter[0]_i_101_n_0 ;
  wire \delay_counter[0]_i_102_n_0 ;
  wire \delay_counter[0]_i_103_n_0 ;
  wire \delay_counter[0]_i_105_n_0 ;
  wire \delay_counter[0]_i_106_n_0 ;
  wire \delay_counter[0]_i_107_n_0 ;
  wire \delay_counter[0]_i_108_n_0 ;
  wire \delay_counter[0]_i_10_n_0 ;
  wire \delay_counter[0]_i_110_n_0 ;
  wire \delay_counter[0]_i_111_n_0 ;
  wire \delay_counter[0]_i_112_n_0 ;
  wire \delay_counter[0]_i_113_n_0 ;
  wire \delay_counter[0]_i_115_n_0 ;
  wire \delay_counter[0]_i_116_n_0 ;
  wire \delay_counter[0]_i_117_n_0 ;
  wire \delay_counter[0]_i_118_n_0 ;
  wire \delay_counter[0]_i_11_n_0 ;
  wire \delay_counter[0]_i_120_n_0 ;
  wire \delay_counter[0]_i_121_n_0 ;
  wire \delay_counter[0]_i_122_n_0 ;
  wire \delay_counter[0]_i_123_n_0 ;
  wire \delay_counter[0]_i_125_n_0 ;
  wire \delay_counter[0]_i_126_n_0 ;
  wire \delay_counter[0]_i_127_n_0 ;
  wire \delay_counter[0]_i_128_n_0 ;
  wire \delay_counter[0]_i_12_n_0 ;
  wire \delay_counter[0]_i_130_n_0 ;
  wire \delay_counter[0]_i_131_n_0 ;
  wire \delay_counter[0]_i_132_n_0 ;
  wire \delay_counter[0]_i_133_n_0 ;
  wire \delay_counter[0]_i_136_n_0 ;
  wire \delay_counter[0]_i_137_n_0 ;
  wire \delay_counter[0]_i_138_n_0 ;
  wire \delay_counter[0]_i_139_n_0 ;
  wire \delay_counter[0]_i_13_n_0 ;
  wire \delay_counter[0]_i_141_n_0 ;
  wire \delay_counter[0]_i_142_n_0 ;
  wire \delay_counter[0]_i_143_n_0 ;
  wire \delay_counter[0]_i_144_n_0 ;
  wire \delay_counter[0]_i_146_n_0 ;
  wire \delay_counter[0]_i_147_n_0 ;
  wire \delay_counter[0]_i_148_n_0 ;
  wire \delay_counter[0]_i_149_n_0 ;
  wire \delay_counter[0]_i_14_n_0 ;
  wire \delay_counter[0]_i_151_n_0 ;
  wire \delay_counter[0]_i_152_n_0 ;
  wire \delay_counter[0]_i_153_n_0 ;
  wire \delay_counter[0]_i_154_n_0 ;
  wire \delay_counter[0]_i_156_n_0 ;
  wire \delay_counter[0]_i_157_n_0 ;
  wire \delay_counter[0]_i_158_n_0 ;
  wire \delay_counter[0]_i_159_n_0 ;
  wire \delay_counter[0]_i_161_n_0 ;
  wire \delay_counter[0]_i_162_n_0 ;
  wire \delay_counter[0]_i_163_n_0 ;
  wire \delay_counter[0]_i_164_n_0 ;
  wire \delay_counter[0]_i_166_n_0 ;
  wire \delay_counter[0]_i_167_n_0 ;
  wire \delay_counter[0]_i_168_n_0 ;
  wire \delay_counter[0]_i_169_n_0 ;
  wire \delay_counter[0]_i_171_n_0 ;
  wire \delay_counter[0]_i_172_n_0 ;
  wire \delay_counter[0]_i_173_n_0 ;
  wire \delay_counter[0]_i_174_n_0 ;
  wire \delay_counter[0]_i_177_n_0 ;
  wire \delay_counter[0]_i_178_n_0 ;
  wire \delay_counter[0]_i_179_n_0 ;
  wire \delay_counter[0]_i_180_n_0 ;
  wire \delay_counter[0]_i_182_n_0 ;
  wire \delay_counter[0]_i_183_n_0 ;
  wire \delay_counter[0]_i_184_n_0 ;
  wire \delay_counter[0]_i_185_n_0 ;
  wire \delay_counter[0]_i_187_n_0 ;
  wire \delay_counter[0]_i_188_n_0 ;
  wire \delay_counter[0]_i_189_n_0 ;
  wire \delay_counter[0]_i_190_n_0 ;
  wire \delay_counter[0]_i_192_n_0 ;
  wire \delay_counter[0]_i_193_n_0 ;
  wire \delay_counter[0]_i_194_n_0 ;
  wire \delay_counter[0]_i_195_n_0 ;
  wire \delay_counter[0]_i_197_n_0 ;
  wire \delay_counter[0]_i_198_n_0 ;
  wire \delay_counter[0]_i_199_n_0 ;
  wire \delay_counter[0]_i_19_n_0 ;
  wire \delay_counter[0]_i_200_n_0 ;
  wire \delay_counter[0]_i_202_n_0 ;
  wire \delay_counter[0]_i_203_n_0 ;
  wire \delay_counter[0]_i_204_n_0 ;
  wire \delay_counter[0]_i_205_n_0 ;
  wire \delay_counter[0]_i_207_n_0 ;
  wire \delay_counter[0]_i_208_n_0 ;
  wire \delay_counter[0]_i_209_n_0 ;
  wire \delay_counter[0]_i_20_n_0 ;
  wire \delay_counter[0]_i_210_n_0 ;
  wire \delay_counter[0]_i_212_n_0 ;
  wire \delay_counter[0]_i_213_n_0 ;
  wire \delay_counter[0]_i_214_n_0 ;
  wire \delay_counter[0]_i_215_n_0 ;
  wire \delay_counter[0]_i_217_n_0 ;
  wire \delay_counter[0]_i_218_n_0 ;
  wire \delay_counter[0]_i_219_n_0 ;
  wire \delay_counter[0]_i_21_n_0 ;
  wire \delay_counter[0]_i_220_n_0 ;
  wire \delay_counter[0]_i_223_n_0 ;
  wire \delay_counter[0]_i_224_n_0 ;
  wire \delay_counter[0]_i_225_n_0 ;
  wire \delay_counter[0]_i_226_n_0 ;
  wire \delay_counter[0]_i_228_n_0 ;
  wire \delay_counter[0]_i_229_n_0 ;
  wire \delay_counter[0]_i_22_n_0 ;
  wire \delay_counter[0]_i_230_n_0 ;
  wire \delay_counter[0]_i_231_n_0 ;
  wire \delay_counter[0]_i_233_n_0 ;
  wire \delay_counter[0]_i_234_n_0 ;
  wire \delay_counter[0]_i_235_n_0 ;
  wire \delay_counter[0]_i_236_n_0 ;
  wire \delay_counter[0]_i_238_n_0 ;
  wire \delay_counter[0]_i_239_n_0 ;
  wire \delay_counter[0]_i_23_n_0 ;
  wire \delay_counter[0]_i_240_n_0 ;
  wire \delay_counter[0]_i_241_n_0 ;
  wire \delay_counter[0]_i_243_n_0 ;
  wire \delay_counter[0]_i_244_n_0 ;
  wire \delay_counter[0]_i_245_n_0 ;
  wire \delay_counter[0]_i_246_n_0 ;
  wire \delay_counter[0]_i_248_n_0 ;
  wire \delay_counter[0]_i_249_n_0 ;
  wire \delay_counter[0]_i_24_n_0 ;
  wire \delay_counter[0]_i_250_n_0 ;
  wire \delay_counter[0]_i_251_n_0 ;
  wire \delay_counter[0]_i_253_n_0 ;
  wire \delay_counter[0]_i_254_n_0 ;
  wire \delay_counter[0]_i_255_n_0 ;
  wire \delay_counter[0]_i_256_n_0 ;
  wire \delay_counter[0]_i_258_n_0 ;
  wire \delay_counter[0]_i_259_n_0 ;
  wire \delay_counter[0]_i_25_n_0 ;
  wire \delay_counter[0]_i_260_n_0 ;
  wire \delay_counter[0]_i_261_n_0 ;
  wire \delay_counter[0]_i_263_n_0 ;
  wire \delay_counter[0]_i_264_n_0 ;
  wire \delay_counter[0]_i_265_n_0 ;
  wire \delay_counter[0]_i_266_n_0 ;
  wire \delay_counter[0]_i_268_n_0 ;
  wire \delay_counter[0]_i_269_n_0 ;
  wire \delay_counter[0]_i_26_n_0 ;
  wire \delay_counter[0]_i_270_n_0 ;
  wire \delay_counter[0]_i_271_n_0 ;
  wire \delay_counter[0]_i_274_n_0 ;
  wire \delay_counter[0]_i_275_n_0 ;
  wire \delay_counter[0]_i_276_n_0 ;
  wire \delay_counter[0]_i_277_n_0 ;
  wire \delay_counter[0]_i_279_n_0 ;
  wire \delay_counter[0]_i_27_n_0 ;
  wire \delay_counter[0]_i_280_n_0 ;
  wire \delay_counter[0]_i_281_n_0 ;
  wire \delay_counter[0]_i_282_n_0 ;
  wire \delay_counter[0]_i_284_n_0 ;
  wire \delay_counter[0]_i_285_n_0 ;
  wire \delay_counter[0]_i_286_n_0 ;
  wire \delay_counter[0]_i_287_n_0 ;
  wire \delay_counter[0]_i_289_n_0 ;
  wire \delay_counter[0]_i_28_n_0 ;
  wire \delay_counter[0]_i_290_n_0 ;
  wire \delay_counter[0]_i_291_n_0 ;
  wire \delay_counter[0]_i_292_n_0 ;
  wire \delay_counter[0]_i_294_n_0 ;
  wire \delay_counter[0]_i_295_n_0 ;
  wire \delay_counter[0]_i_296_n_0 ;
  wire \delay_counter[0]_i_297_n_0 ;
  wire \delay_counter[0]_i_299_n_0 ;
  wire \delay_counter[0]_i_300_n_0 ;
  wire \delay_counter[0]_i_301_n_0 ;
  wire \delay_counter[0]_i_302_n_0 ;
  wire \delay_counter[0]_i_304_n_0 ;
  wire \delay_counter[0]_i_305_n_0 ;
  wire \delay_counter[0]_i_306_n_0 ;
  wire \delay_counter[0]_i_307_n_0 ;
  wire \delay_counter[0]_i_309_n_0 ;
  wire \delay_counter[0]_i_310_n_0 ;
  wire \delay_counter[0]_i_311_n_0 ;
  wire \delay_counter[0]_i_312_n_0 ;
  wire \delay_counter[0]_i_314_n_0 ;
  wire \delay_counter[0]_i_315_n_0 ;
  wire \delay_counter[0]_i_316_n_0 ;
  wire \delay_counter[0]_i_317_n_0 ;
  wire \delay_counter[0]_i_319_n_0 ;
  wire \delay_counter[0]_i_31_n_0 ;
  wire \delay_counter[0]_i_320_n_0 ;
  wire \delay_counter[0]_i_321_n_0 ;
  wire \delay_counter[0]_i_322_n_0 ;
  wire \delay_counter[0]_i_324_n_0 ;
  wire \delay_counter[0]_i_325_n_0 ;
  wire \delay_counter[0]_i_326_n_0 ;
  wire \delay_counter[0]_i_327_n_0 ;
  wire \delay_counter[0]_i_328_n_0 ;
  wire \delay_counter[0]_i_329_n_0 ;
  wire \delay_counter[0]_i_32_n_0 ;
  wire \delay_counter[0]_i_330_n_0 ;
  wire \delay_counter[0]_i_331_n_0 ;
  wire \delay_counter[0]_i_332_n_0 ;
  wire \delay_counter[0]_i_333_n_0 ;
  wire \delay_counter[0]_i_334_n_0 ;
  wire \delay_counter[0]_i_335_n_0 ;
  wire \delay_counter[0]_i_336_n_0 ;
  wire \delay_counter[0]_i_337_n_0 ;
  wire \delay_counter[0]_i_338_n_0 ;
  wire \delay_counter[0]_i_339_n_0 ;
  wire \delay_counter[0]_i_340_n_0 ;
  wire \delay_counter[0]_i_341_n_0 ;
  wire \delay_counter[0]_i_342_n_0 ;
  wire \delay_counter[0]_i_343_n_0 ;
  wire \delay_counter[0]_i_344_n_0 ;
  wire \delay_counter[0]_i_345_n_0 ;
  wire \delay_counter[0]_i_346_n_0 ;
  wire \delay_counter[0]_i_347_n_0 ;
  wire \delay_counter[0]_i_348_n_0 ;
  wire \delay_counter[0]_i_349_n_0 ;
  wire \delay_counter[0]_i_34_n_0 ;
  wire \delay_counter[0]_i_350_n_0 ;
  wire \delay_counter[0]_i_351_n_0 ;
  wire \delay_counter[0]_i_352_n_0 ;
  wire \delay_counter[0]_i_353_n_0 ;
  wire \delay_counter[0]_i_354_n_0 ;
  wire \delay_counter[0]_i_355_n_0 ;
  wire \delay_counter[0]_i_356_n_0 ;
  wire \delay_counter[0]_i_357_n_0 ;
  wire \delay_counter[0]_i_358_n_0 ;
  wire \delay_counter[0]_i_359_n_0 ;
  wire \delay_counter[0]_i_35_n_0 ;
  wire \delay_counter[0]_i_360_n_0 ;
  wire \delay_counter[0]_i_361_n_0 ;
  wire \delay_counter[0]_i_362_n_0 ;
  wire \delay_counter[0]_i_363_n_0 ;
  wire \delay_counter[0]_i_364_n_0 ;
  wire \delay_counter[0]_i_365_n_0 ;
  wire \delay_counter[0]_i_366_n_0 ;
  wire \delay_counter[0]_i_367_n_0 ;
  wire \delay_counter[0]_i_368_n_0 ;
  wire \delay_counter[0]_i_369_n_0 ;
  wire \delay_counter[0]_i_370_n_0 ;
  wire \delay_counter[0]_i_371_n_0 ;
  wire \delay_counter[0]_i_372_n_0 ;
  wire \delay_counter[0]_i_373_n_0 ;
  wire \delay_counter[0]_i_374_n_0 ;
  wire \delay_counter[0]_i_375_n_0 ;
  wire \delay_counter[0]_i_37_n_0 ;
  wire \delay_counter[0]_i_38_n_0 ;
  wire \delay_counter[0]_i_40_n_0 ;
  wire \delay_counter[0]_i_43_n_0 ;
  wire \delay_counter[0]_i_44_n_0 ;
  wire \delay_counter[0]_i_45_n_0 ;
  wire \delay_counter[0]_i_46_n_0 ;
  wire \delay_counter[0]_i_48_n_0 ;
  wire \delay_counter[0]_i_49_n_0 ;
  wire \delay_counter[0]_i_4_n_0 ;
  wire \delay_counter[0]_i_50_n_0 ;
  wire \delay_counter[0]_i_51_n_0 ;
  wire \delay_counter[0]_i_53_n_0 ;
  wire \delay_counter[0]_i_54_n_0 ;
  wire \delay_counter[0]_i_55_n_0 ;
  wire \delay_counter[0]_i_56_n_0 ;
  wire \delay_counter[0]_i_58_n_0 ;
  wire \delay_counter[0]_i_59_n_0 ;
  wire \delay_counter[0]_i_5_n_0 ;
  wire \delay_counter[0]_i_60_n_0 ;
  wire \delay_counter[0]_i_61_n_0 ;
  wire \delay_counter[0]_i_63_n_0 ;
  wire \delay_counter[0]_i_64_n_0 ;
  wire \delay_counter[0]_i_65_n_0 ;
  wire \delay_counter[0]_i_66_n_0 ;
  wire \delay_counter[0]_i_69_n_0 ;
  wire \delay_counter[0]_i_6_n_0 ;
  wire \delay_counter[0]_i_70_n_0 ;
  wire \delay_counter[0]_i_71_n_0 ;
  wire \delay_counter[0]_i_72_n_0 ;
  wire \delay_counter[0]_i_74_n_0 ;
  wire \delay_counter[0]_i_75_n_0 ;
  wire \delay_counter[0]_i_76_n_0 ;
  wire \delay_counter[0]_i_77_n_0 ;
  wire \delay_counter[0]_i_79_n_0 ;
  wire \delay_counter[0]_i_7_n_0 ;
  wire \delay_counter[0]_i_80_n_0 ;
  wire \delay_counter[0]_i_81_n_0 ;
  wire \delay_counter[0]_i_82_n_0 ;
  wire \delay_counter[0]_i_84_n_0 ;
  wire \delay_counter[0]_i_85_n_0 ;
  wire \delay_counter[0]_i_86_n_0 ;
  wire \delay_counter[0]_i_87_n_0 ;
  wire \delay_counter[0]_i_89_n_0 ;
  wire \delay_counter[0]_i_8_n_0 ;
  wire \delay_counter[0]_i_90_n_0 ;
  wire \delay_counter[0]_i_91_n_0 ;
  wire \delay_counter[0]_i_92_n_0 ;
  wire \delay_counter[0]_i_94_n_0 ;
  wire \delay_counter[0]_i_95_n_0 ;
  wire \delay_counter[0]_i_96_n_0 ;
  wire \delay_counter[0]_i_97_n_0 ;
  wire \delay_counter[0]_i_9_n_0 ;
  wire \delay_counter[12]_i_100_n_0 ;
  wire \delay_counter[12]_i_101_n_0 ;
  wire \delay_counter[12]_i_103_n_0 ;
  wire \delay_counter[12]_i_104_n_0 ;
  wire \delay_counter[12]_i_105_n_0 ;
  wire \delay_counter[12]_i_106_n_0 ;
  wire \delay_counter[12]_i_108_n_0 ;
  wire \delay_counter[12]_i_109_n_0 ;
  wire \delay_counter[12]_i_110_n_0 ;
  wire \delay_counter[12]_i_111_n_0 ;
  wire \delay_counter[12]_i_113_n_0 ;
  wire \delay_counter[12]_i_114_n_0 ;
  wire \delay_counter[12]_i_115_n_0 ;
  wire \delay_counter[12]_i_116_n_0 ;
  wire \delay_counter[12]_i_118_n_0 ;
  wire \delay_counter[12]_i_119_n_0 ;
  wire \delay_counter[12]_i_120_n_0 ;
  wire \delay_counter[12]_i_121_n_0 ;
  wire \delay_counter[12]_i_123_n_0 ;
  wire \delay_counter[12]_i_124_n_0 ;
  wire \delay_counter[12]_i_125_n_0 ;
  wire \delay_counter[12]_i_126_n_0 ;
  wire \delay_counter[12]_i_128_n_0 ;
  wire \delay_counter[12]_i_129_n_0 ;
  wire \delay_counter[12]_i_12_n_0 ;
  wire \delay_counter[12]_i_130_n_0 ;
  wire \delay_counter[12]_i_131_n_0 ;
  wire \delay_counter[12]_i_133_n_0 ;
  wire \delay_counter[12]_i_134_n_0 ;
  wire \delay_counter[12]_i_135_n_0 ;
  wire \delay_counter[12]_i_136_n_0 ;
  wire \delay_counter[12]_i_138_n_0 ;
  wire \delay_counter[12]_i_139_n_0 ;
  wire \delay_counter[12]_i_13_n_0 ;
  wire \delay_counter[12]_i_140_n_0 ;
  wire \delay_counter[12]_i_141_n_0 ;
  wire \delay_counter[12]_i_143_n_0 ;
  wire \delay_counter[12]_i_144_n_0 ;
  wire \delay_counter[12]_i_145_n_0 ;
  wire \delay_counter[12]_i_146_n_0 ;
  wire \delay_counter[12]_i_148_n_0 ;
  wire \delay_counter[12]_i_149_n_0 ;
  wire \delay_counter[12]_i_150_n_0 ;
  wire \delay_counter[12]_i_151_n_0 ;
  wire \delay_counter[12]_i_153_n_0 ;
  wire \delay_counter[12]_i_154_n_0 ;
  wire \delay_counter[12]_i_155_n_0 ;
  wire \delay_counter[12]_i_156_n_0 ;
  wire \delay_counter[12]_i_158_n_0 ;
  wire \delay_counter[12]_i_159_n_0 ;
  wire \delay_counter[12]_i_15_n_0 ;
  wire \delay_counter[12]_i_160_n_0 ;
  wire \delay_counter[12]_i_161_n_0 ;
  wire \delay_counter[12]_i_162_n_0 ;
  wire \delay_counter[12]_i_163_n_0 ;
  wire \delay_counter[12]_i_164_n_0 ;
  wire \delay_counter[12]_i_165_n_0 ;
  wire \delay_counter[12]_i_166_n_0 ;
  wire \delay_counter[12]_i_167_n_0 ;
  wire \delay_counter[12]_i_168_n_0 ;
  wire \delay_counter[12]_i_169_n_0 ;
  wire \delay_counter[12]_i_16_n_0 ;
  wire \delay_counter[12]_i_170_n_0 ;
  wire \delay_counter[12]_i_171_n_0 ;
  wire \delay_counter[12]_i_172_n_0 ;
  wire \delay_counter[12]_i_173_n_0 ;
  wire \delay_counter[12]_i_18_n_0 ;
  wire \delay_counter[12]_i_19_n_0 ;
  wire \delay_counter[12]_i_20_n_0 ;
  wire \delay_counter[12]_i_21_n_0 ;
  wire \delay_counter[12]_i_24_n_0 ;
  wire \delay_counter[12]_i_25_n_0 ;
  wire \delay_counter[12]_i_26_n_0 ;
  wire \delay_counter[12]_i_27_n_0 ;
  wire \delay_counter[12]_i_29_n_0 ;
  wire \delay_counter[12]_i_2_n_0 ;
  wire \delay_counter[12]_i_30_n_0 ;
  wire \delay_counter[12]_i_31_n_0 ;
  wire \delay_counter[12]_i_32_n_0 ;
  wire \delay_counter[12]_i_34_n_0 ;
  wire \delay_counter[12]_i_35_n_0 ;
  wire \delay_counter[12]_i_36_n_0 ;
  wire \delay_counter[12]_i_37_n_0 ;
  wire \delay_counter[12]_i_38_n_0 ;
  wire \delay_counter[12]_i_39_n_0 ;
  wire \delay_counter[12]_i_3_n_0 ;
  wire \delay_counter[12]_i_40_n_0 ;
  wire \delay_counter[12]_i_41_n_0 ;
  wire \delay_counter[12]_i_44_n_0 ;
  wire \delay_counter[12]_i_45_n_0 ;
  wire \delay_counter[12]_i_46_n_0 ;
  wire \delay_counter[12]_i_47_n_0 ;
  wire \delay_counter[12]_i_49_n_0 ;
  wire \delay_counter[12]_i_4_n_0 ;
  wire \delay_counter[12]_i_50_n_0 ;
  wire \delay_counter[12]_i_51_n_0 ;
  wire \delay_counter[12]_i_52_n_0 ;
  wire \delay_counter[12]_i_54_n_0 ;
  wire \delay_counter[12]_i_55_n_0 ;
  wire \delay_counter[12]_i_56_n_0 ;
  wire \delay_counter[12]_i_57_n_0 ;
  wire \delay_counter[12]_i_58_n_0 ;
  wire \delay_counter[12]_i_59_n_0 ;
  wire \delay_counter[12]_i_5_n_0 ;
  wire \delay_counter[12]_i_60_n_0 ;
  wire \delay_counter[12]_i_61_n_0 ;
  wire \delay_counter[12]_i_63_n_0 ;
  wire \delay_counter[12]_i_64_n_0 ;
  wire \delay_counter[12]_i_65_n_0 ;
  wire \delay_counter[12]_i_66_n_0 ;
  wire \delay_counter[12]_i_68_n_0 ;
  wire \delay_counter[12]_i_69_n_0 ;
  wire \delay_counter[12]_i_70_n_0 ;
  wire \delay_counter[12]_i_71_n_0 ;
  wire \delay_counter[12]_i_73_n_0 ;
  wire \delay_counter[12]_i_74_n_0 ;
  wire \delay_counter[12]_i_75_n_0 ;
  wire \delay_counter[12]_i_76_n_0 ;
  wire \delay_counter[12]_i_78_n_0 ;
  wire \delay_counter[12]_i_79_n_0 ;
  wire \delay_counter[12]_i_80_n_0 ;
  wire \delay_counter[12]_i_81_n_0 ;
  wire \delay_counter[12]_i_83_n_0 ;
  wire \delay_counter[12]_i_84_n_0 ;
  wire \delay_counter[12]_i_85_n_0 ;
  wire \delay_counter[12]_i_86_n_0 ;
  wire \delay_counter[12]_i_88_n_0 ;
  wire \delay_counter[12]_i_89_n_0 ;
  wire \delay_counter[12]_i_90_n_0 ;
  wire \delay_counter[12]_i_91_n_0 ;
  wire \delay_counter[12]_i_93_n_0 ;
  wire \delay_counter[12]_i_94_n_0 ;
  wire \delay_counter[12]_i_95_n_0 ;
  wire \delay_counter[12]_i_96_n_0 ;
  wire \delay_counter[12]_i_98_n_0 ;
  wire \delay_counter[12]_i_99_n_0 ;
  wire \delay_counter[16]_i_100_n_0 ;
  wire \delay_counter[16]_i_101_n_0 ;
  wire \delay_counter[16]_i_103_n_0 ;
  wire \delay_counter[16]_i_104_n_0 ;
  wire \delay_counter[16]_i_105_n_0 ;
  wire \delay_counter[16]_i_106_n_0 ;
  wire \delay_counter[16]_i_108_n_0 ;
  wire \delay_counter[16]_i_109_n_0 ;
  wire \delay_counter[16]_i_110_n_0 ;
  wire \delay_counter[16]_i_111_n_0 ;
  wire \delay_counter[16]_i_113_n_0 ;
  wire \delay_counter[16]_i_114_n_0 ;
  wire \delay_counter[16]_i_115_n_0 ;
  wire \delay_counter[16]_i_116_n_0 ;
  wire \delay_counter[16]_i_118_n_0 ;
  wire \delay_counter[16]_i_119_n_0 ;
  wire \delay_counter[16]_i_120_n_0 ;
  wire \delay_counter[16]_i_121_n_0 ;
  wire \delay_counter[16]_i_123_n_0 ;
  wire \delay_counter[16]_i_124_n_0 ;
  wire \delay_counter[16]_i_125_n_0 ;
  wire \delay_counter[16]_i_126_n_0 ;
  wire \delay_counter[16]_i_128_n_0 ;
  wire \delay_counter[16]_i_129_n_0 ;
  wire \delay_counter[16]_i_12_n_0 ;
  wire \delay_counter[16]_i_130_n_0 ;
  wire \delay_counter[16]_i_131_n_0 ;
  wire \delay_counter[16]_i_133_n_0 ;
  wire \delay_counter[16]_i_134_n_0 ;
  wire \delay_counter[16]_i_135_n_0 ;
  wire \delay_counter[16]_i_136_n_0 ;
  wire \delay_counter[16]_i_137_n_0 ;
  wire \delay_counter[16]_i_138_n_0 ;
  wire \delay_counter[16]_i_139_n_0 ;
  wire \delay_counter[16]_i_13_n_0 ;
  wire \delay_counter[16]_i_140_n_0 ;
  wire \delay_counter[16]_i_141_n_0 ;
  wire \delay_counter[16]_i_142_n_0 ;
  wire \delay_counter[16]_i_143_n_0 ;
  wire \delay_counter[16]_i_144_n_0 ;
  wire \delay_counter[16]_i_146_n_0 ;
  wire \delay_counter[16]_i_147_n_0 ;
  wire \delay_counter[16]_i_148_n_0 ;
  wire \delay_counter[16]_i_149_n_0 ;
  wire \delay_counter[16]_i_151_n_0 ;
  wire \delay_counter[16]_i_152_n_0 ;
  wire \delay_counter[16]_i_153_n_0 ;
  wire \delay_counter[16]_i_154_n_0 ;
  wire \delay_counter[16]_i_155_n_0 ;
  wire \delay_counter[16]_i_156_n_0 ;
  wire \delay_counter[16]_i_157_n_0 ;
  wire \delay_counter[16]_i_158_n_0 ;
  wire \delay_counter[16]_i_159_n_0 ;
  wire \delay_counter[16]_i_15_n_0 ;
  wire \delay_counter[16]_i_160_n_0 ;
  wire \delay_counter[16]_i_161_n_0 ;
  wire \delay_counter[16]_i_162_n_0 ;
  wire \delay_counter[16]_i_163_n_0 ;
  wire \delay_counter[16]_i_164_n_0 ;
  wire \delay_counter[16]_i_165_n_0 ;
  wire \delay_counter[16]_i_166_n_0 ;
  wire \delay_counter[16]_i_167_n_0 ;
  wire \delay_counter[16]_i_168_n_0 ;
  wire \delay_counter[16]_i_169_n_0 ;
  wire \delay_counter[16]_i_16_n_0 ;
  wire \delay_counter[16]_i_170_n_0 ;
  wire \delay_counter[16]_i_171_n_0 ;
  wire \delay_counter[16]_i_172_n_0 ;
  wire \delay_counter[16]_i_173_n_0 ;
  wire \delay_counter[16]_i_18_n_0 ;
  wire \delay_counter[16]_i_19_n_0 ;
  wire \delay_counter[16]_i_20_n_0 ;
  wire \delay_counter[16]_i_21_n_0 ;
  wire \delay_counter[16]_i_24_n_0 ;
  wire \delay_counter[16]_i_25_n_0 ;
  wire \delay_counter[16]_i_26_n_0 ;
  wire \delay_counter[16]_i_27_n_0 ;
  wire \delay_counter[16]_i_29_n_0 ;
  wire \delay_counter[16]_i_2_n_0 ;
  wire \delay_counter[16]_i_30_n_0 ;
  wire \delay_counter[16]_i_31_n_0 ;
  wire \delay_counter[16]_i_32_n_0 ;
  wire \delay_counter[16]_i_34_n_0 ;
  wire \delay_counter[16]_i_35_n_0 ;
  wire \delay_counter[16]_i_36_n_0 ;
  wire \delay_counter[16]_i_37_n_0 ;
  wire \delay_counter[16]_i_38_n_0 ;
  wire \delay_counter[16]_i_39_n_0 ;
  wire \delay_counter[16]_i_3_n_0 ;
  wire \delay_counter[16]_i_40_n_0 ;
  wire \delay_counter[16]_i_41_n_0 ;
  wire \delay_counter[16]_i_44_n_0 ;
  wire \delay_counter[16]_i_45_n_0 ;
  wire \delay_counter[16]_i_46_n_0 ;
  wire \delay_counter[16]_i_47_n_0 ;
  wire \delay_counter[16]_i_49_n_0 ;
  wire \delay_counter[16]_i_4_n_0 ;
  wire \delay_counter[16]_i_50_n_0 ;
  wire \delay_counter[16]_i_51_n_0 ;
  wire \delay_counter[16]_i_52_n_0 ;
  wire \delay_counter[16]_i_54_n_0 ;
  wire \delay_counter[16]_i_55_n_0 ;
  wire \delay_counter[16]_i_56_n_0 ;
  wire \delay_counter[16]_i_57_n_0 ;
  wire \delay_counter[16]_i_58_n_0 ;
  wire \delay_counter[16]_i_59_n_0 ;
  wire \delay_counter[16]_i_5_n_0 ;
  wire \delay_counter[16]_i_60_n_0 ;
  wire \delay_counter[16]_i_61_n_0 ;
  wire \delay_counter[16]_i_63_n_0 ;
  wire \delay_counter[16]_i_64_n_0 ;
  wire \delay_counter[16]_i_65_n_0 ;
  wire \delay_counter[16]_i_66_n_0 ;
  wire \delay_counter[16]_i_68_n_0 ;
  wire \delay_counter[16]_i_69_n_0 ;
  wire \delay_counter[16]_i_70_n_0 ;
  wire \delay_counter[16]_i_71_n_0 ;
  wire \delay_counter[16]_i_73_n_0 ;
  wire \delay_counter[16]_i_74_n_0 ;
  wire \delay_counter[16]_i_75_n_0 ;
  wire \delay_counter[16]_i_76_n_0 ;
  wire \delay_counter[16]_i_78_n_0 ;
  wire \delay_counter[16]_i_79_n_0 ;
  wire \delay_counter[16]_i_80_n_0 ;
  wire \delay_counter[16]_i_81_n_0 ;
  wire \delay_counter[16]_i_83_n_0 ;
  wire \delay_counter[16]_i_84_n_0 ;
  wire \delay_counter[16]_i_85_n_0 ;
  wire \delay_counter[16]_i_86_n_0 ;
  wire \delay_counter[16]_i_88_n_0 ;
  wire \delay_counter[16]_i_89_n_0 ;
  wire \delay_counter[16]_i_90_n_0 ;
  wire \delay_counter[16]_i_91_n_0 ;
  wire \delay_counter[16]_i_93_n_0 ;
  wire \delay_counter[16]_i_94_n_0 ;
  wire \delay_counter[16]_i_95_n_0 ;
  wire \delay_counter[16]_i_96_n_0 ;
  wire \delay_counter[16]_i_98_n_0 ;
  wire \delay_counter[16]_i_99_n_0 ;
  wire \delay_counter[20]_i_100_n_0 ;
  wire \delay_counter[20]_i_101_n_0 ;
  wire \delay_counter[20]_i_102_n_0 ;
  wire \delay_counter[20]_i_103_n_0 ;
  wire \delay_counter[20]_i_12_n_0 ;
  wire \delay_counter[20]_i_13_n_0 ;
  wire \delay_counter[20]_i_15_n_0 ;
  wire \delay_counter[20]_i_16_n_0 ;
  wire \delay_counter[20]_i_18_n_0 ;
  wire \delay_counter[20]_i_19_n_0 ;
  wire \delay_counter[20]_i_20_n_0 ;
  wire \delay_counter[20]_i_21_n_0 ;
  wire \delay_counter[20]_i_24_n_0 ;
  wire \delay_counter[20]_i_25_n_0 ;
  wire \delay_counter[20]_i_26_n_0 ;
  wire \delay_counter[20]_i_27_n_0 ;
  wire \delay_counter[20]_i_29_n_0 ;
  wire \delay_counter[20]_i_2_n_0 ;
  wire \delay_counter[20]_i_30_n_0 ;
  wire \delay_counter[20]_i_31_n_0 ;
  wire \delay_counter[20]_i_32_n_0 ;
  wire \delay_counter[20]_i_34_n_0 ;
  wire \delay_counter[20]_i_35_n_0 ;
  wire \delay_counter[20]_i_36_n_0 ;
  wire \delay_counter[20]_i_37_n_0 ;
  wire \delay_counter[20]_i_38_n_0 ;
  wire \delay_counter[20]_i_39_n_0 ;
  wire \delay_counter[20]_i_3_n_0 ;
  wire \delay_counter[20]_i_40_n_0 ;
  wire \delay_counter[20]_i_41_n_0 ;
  wire \delay_counter[20]_i_44_n_0 ;
  wire \delay_counter[20]_i_45_n_0 ;
  wire \delay_counter[20]_i_46_n_0 ;
  wire \delay_counter[20]_i_47_n_0 ;
  wire \delay_counter[20]_i_49_n_0 ;
  wire \delay_counter[20]_i_4_n_0 ;
  wire \delay_counter[20]_i_50_n_0 ;
  wire \delay_counter[20]_i_51_n_0 ;
  wire \delay_counter[20]_i_52_n_0 ;
  wire \delay_counter[20]_i_53_n_0 ;
  wire \delay_counter[20]_i_54_n_0 ;
  wire \delay_counter[20]_i_55_n_0 ;
  wire \delay_counter[20]_i_56_n_0 ;
  wire \delay_counter[20]_i_57_n_0 ;
  wire \delay_counter[20]_i_58_n_0 ;
  wire \delay_counter[20]_i_59_n_0 ;
  wire \delay_counter[20]_i_5_n_0 ;
  wire \delay_counter[20]_i_60_n_0 ;
  wire \delay_counter[20]_i_61_n_0 ;
  wire \delay_counter[20]_i_62_n_0 ;
  wire \delay_counter[20]_i_63_n_0 ;
  wire \delay_counter[20]_i_64_n_0 ;
  wire \delay_counter[20]_i_66_n_0 ;
  wire \delay_counter[20]_i_67_n_0 ;
  wire \delay_counter[20]_i_68_n_0 ;
  wire \delay_counter[20]_i_69_n_0 ;
  wire \delay_counter[20]_i_71_n_0 ;
  wire \delay_counter[20]_i_72_n_0 ;
  wire \delay_counter[20]_i_73_n_0 ;
  wire \delay_counter[20]_i_74_n_0 ;
  wire \delay_counter[20]_i_75_n_0 ;
  wire \delay_counter[20]_i_76_n_0 ;
  wire \delay_counter[20]_i_77_n_0 ;
  wire \delay_counter[20]_i_78_n_0 ;
  wire \delay_counter[20]_i_79_n_0 ;
  wire \delay_counter[20]_i_80_n_0 ;
  wire \delay_counter[20]_i_81_n_0 ;
  wire \delay_counter[20]_i_82_n_0 ;
  wire \delay_counter[20]_i_84_n_0 ;
  wire \delay_counter[20]_i_85_n_0 ;
  wire \delay_counter[20]_i_86_n_0 ;
  wire \delay_counter[20]_i_87_n_0 ;
  wire \delay_counter[20]_i_88_n_0 ;
  wire \delay_counter[20]_i_89_n_0 ;
  wire \delay_counter[20]_i_90_n_0 ;
  wire \delay_counter[20]_i_91_n_0 ;
  wire \delay_counter[20]_i_92_n_0 ;
  wire \delay_counter[20]_i_93_n_0 ;
  wire \delay_counter[20]_i_94_n_0 ;
  wire \delay_counter[20]_i_95_n_0 ;
  wire \delay_counter[20]_i_96_n_0 ;
  wire \delay_counter[20]_i_97_n_0 ;
  wire \delay_counter[20]_i_98_n_0 ;
  wire \delay_counter[20]_i_99_n_0 ;
  wire \delay_counter[24]_i_10_n_0 ;
  wire \delay_counter[24]_i_11_n_0 ;
  wire \delay_counter[24]_i_12_n_0 ;
  wire \delay_counter[24]_i_13_n_0 ;
  wire \delay_counter[24]_i_14_n_0 ;
  wire \delay_counter[24]_i_15_n_0 ;
  wire \delay_counter[24]_i_16_n_0 ;
  wire \delay_counter[24]_i_17_n_0 ;
  wire \delay_counter[24]_i_18_n_0 ;
  wire \delay_counter[24]_i_2_n_0 ;
  wire \delay_counter[24]_i_3_n_0 ;
  wire \delay_counter[24]_i_4_n_0 ;
  wire \delay_counter[24]_i_5_n_0 ;
  wire \delay_counter[24]_i_9_n_0 ;
  wire \delay_counter[28]_i_2_n_0 ;
  wire \delay_counter[28]_i_3_n_0 ;
  wire \delay_counter[28]_i_4_n_0 ;
  wire \delay_counter[28]_i_5_n_0 ;
  wire \delay_counter[4]_i_100_n_0 ;
  wire \delay_counter[4]_i_101_n_0 ;
  wire \delay_counter[4]_i_103_n_0 ;
  wire \delay_counter[4]_i_104_n_0 ;
  wire \delay_counter[4]_i_105_n_0 ;
  wire \delay_counter[4]_i_106_n_0 ;
  wire \delay_counter[4]_i_108_n_0 ;
  wire \delay_counter[4]_i_109_n_0 ;
  wire \delay_counter[4]_i_110_n_0 ;
  wire \delay_counter[4]_i_111_n_0 ;
  wire \delay_counter[4]_i_113_n_0 ;
  wire \delay_counter[4]_i_114_n_0 ;
  wire \delay_counter[4]_i_115_n_0 ;
  wire \delay_counter[4]_i_116_n_0 ;
  wire \delay_counter[4]_i_118_n_0 ;
  wire \delay_counter[4]_i_119_n_0 ;
  wire \delay_counter[4]_i_120_n_0 ;
  wire \delay_counter[4]_i_121_n_0 ;
  wire \delay_counter[4]_i_123_n_0 ;
  wire \delay_counter[4]_i_124_n_0 ;
  wire \delay_counter[4]_i_125_n_0 ;
  wire \delay_counter[4]_i_126_n_0 ;
  wire \delay_counter[4]_i_128_n_0 ;
  wire \delay_counter[4]_i_129_n_0 ;
  wire \delay_counter[4]_i_12_n_0 ;
  wire \delay_counter[4]_i_130_n_0 ;
  wire \delay_counter[4]_i_131_n_0 ;
  wire \delay_counter[4]_i_133_n_0 ;
  wire \delay_counter[4]_i_134_n_0 ;
  wire \delay_counter[4]_i_135_n_0 ;
  wire \delay_counter[4]_i_136_n_0 ;
  wire \delay_counter[4]_i_138_n_0 ;
  wire \delay_counter[4]_i_139_n_0 ;
  wire \delay_counter[4]_i_13_n_0 ;
  wire \delay_counter[4]_i_140_n_0 ;
  wire \delay_counter[4]_i_141_n_0 ;
  wire \delay_counter[4]_i_143_n_0 ;
  wire \delay_counter[4]_i_144_n_0 ;
  wire \delay_counter[4]_i_145_n_0 ;
  wire \delay_counter[4]_i_146_n_0 ;
  wire \delay_counter[4]_i_148_n_0 ;
  wire \delay_counter[4]_i_149_n_0 ;
  wire \delay_counter[4]_i_150_n_0 ;
  wire \delay_counter[4]_i_151_n_0 ;
  wire \delay_counter[4]_i_153_n_0 ;
  wire \delay_counter[4]_i_154_n_0 ;
  wire \delay_counter[4]_i_155_n_0 ;
  wire \delay_counter[4]_i_156_n_0 ;
  wire \delay_counter[4]_i_158_n_0 ;
  wire \delay_counter[4]_i_159_n_0 ;
  wire \delay_counter[4]_i_15_n_0 ;
  wire \delay_counter[4]_i_160_n_0 ;
  wire \delay_counter[4]_i_161_n_0 ;
  wire \delay_counter[4]_i_162_n_0 ;
  wire \delay_counter[4]_i_163_n_0 ;
  wire \delay_counter[4]_i_164_n_0 ;
  wire \delay_counter[4]_i_165_n_0 ;
  wire \delay_counter[4]_i_166_n_0 ;
  wire \delay_counter[4]_i_167_n_0 ;
  wire \delay_counter[4]_i_168_n_0 ;
  wire \delay_counter[4]_i_169_n_0 ;
  wire \delay_counter[4]_i_16_n_0 ;
  wire \delay_counter[4]_i_170_n_0 ;
  wire \delay_counter[4]_i_171_n_0 ;
  wire \delay_counter[4]_i_172_n_0 ;
  wire \delay_counter[4]_i_173_n_0 ;
  wire \delay_counter[4]_i_18_n_0 ;
  wire \delay_counter[4]_i_19_n_0 ;
  wire \delay_counter[4]_i_20_n_0 ;
  wire \delay_counter[4]_i_21_n_0 ;
  wire \delay_counter[4]_i_24_n_0 ;
  wire \delay_counter[4]_i_25_n_0 ;
  wire \delay_counter[4]_i_26_n_0 ;
  wire \delay_counter[4]_i_27_n_0 ;
  wire \delay_counter[4]_i_29_n_0 ;
  wire \delay_counter[4]_i_2_n_0 ;
  wire \delay_counter[4]_i_30_n_0 ;
  wire \delay_counter[4]_i_31_n_0 ;
  wire \delay_counter[4]_i_32_n_0 ;
  wire \delay_counter[4]_i_34_n_0 ;
  wire \delay_counter[4]_i_35_n_0 ;
  wire \delay_counter[4]_i_36_n_0 ;
  wire \delay_counter[4]_i_37_n_0 ;
  wire \delay_counter[4]_i_38_n_0 ;
  wire \delay_counter[4]_i_39_n_0 ;
  wire \delay_counter[4]_i_3_n_0 ;
  wire \delay_counter[4]_i_40_n_0 ;
  wire \delay_counter[4]_i_41_n_0 ;
  wire \delay_counter[4]_i_44_n_0 ;
  wire \delay_counter[4]_i_45_n_0 ;
  wire \delay_counter[4]_i_46_n_0 ;
  wire \delay_counter[4]_i_47_n_0 ;
  wire \delay_counter[4]_i_49_n_0 ;
  wire \delay_counter[4]_i_4_n_0 ;
  wire \delay_counter[4]_i_50_n_0 ;
  wire \delay_counter[4]_i_51_n_0 ;
  wire \delay_counter[4]_i_52_n_0 ;
  wire \delay_counter[4]_i_54_n_0 ;
  wire \delay_counter[4]_i_55_n_0 ;
  wire \delay_counter[4]_i_56_n_0 ;
  wire \delay_counter[4]_i_57_n_0 ;
  wire \delay_counter[4]_i_58_n_0 ;
  wire \delay_counter[4]_i_59_n_0 ;
  wire \delay_counter[4]_i_5_n_0 ;
  wire \delay_counter[4]_i_60_n_0 ;
  wire \delay_counter[4]_i_61_n_0 ;
  wire \delay_counter[4]_i_63_n_0 ;
  wire \delay_counter[4]_i_64_n_0 ;
  wire \delay_counter[4]_i_65_n_0 ;
  wire \delay_counter[4]_i_66_n_0 ;
  wire \delay_counter[4]_i_68_n_0 ;
  wire \delay_counter[4]_i_69_n_0 ;
  wire \delay_counter[4]_i_70_n_0 ;
  wire \delay_counter[4]_i_71_n_0 ;
  wire \delay_counter[4]_i_73_n_0 ;
  wire \delay_counter[4]_i_74_n_0 ;
  wire \delay_counter[4]_i_75_n_0 ;
  wire \delay_counter[4]_i_76_n_0 ;
  wire \delay_counter[4]_i_78_n_0 ;
  wire \delay_counter[4]_i_79_n_0 ;
  wire \delay_counter[4]_i_80_n_0 ;
  wire \delay_counter[4]_i_81_n_0 ;
  wire \delay_counter[4]_i_83_n_0 ;
  wire \delay_counter[4]_i_84_n_0 ;
  wire \delay_counter[4]_i_85_n_0 ;
  wire \delay_counter[4]_i_86_n_0 ;
  wire \delay_counter[4]_i_88_n_0 ;
  wire \delay_counter[4]_i_89_n_0 ;
  wire \delay_counter[4]_i_90_n_0 ;
  wire \delay_counter[4]_i_91_n_0 ;
  wire \delay_counter[4]_i_93_n_0 ;
  wire \delay_counter[4]_i_94_n_0 ;
  wire \delay_counter[4]_i_95_n_0 ;
  wire \delay_counter[4]_i_96_n_0 ;
  wire \delay_counter[4]_i_98_n_0 ;
  wire \delay_counter[4]_i_99_n_0 ;
  wire \delay_counter[8]_i_100_n_0 ;
  wire \delay_counter[8]_i_101_n_0 ;
  wire \delay_counter[8]_i_103_n_0 ;
  wire \delay_counter[8]_i_104_n_0 ;
  wire \delay_counter[8]_i_105_n_0 ;
  wire \delay_counter[8]_i_106_n_0 ;
  wire \delay_counter[8]_i_108_n_0 ;
  wire \delay_counter[8]_i_109_n_0 ;
  wire \delay_counter[8]_i_110_n_0 ;
  wire \delay_counter[8]_i_111_n_0 ;
  wire \delay_counter[8]_i_113_n_0 ;
  wire \delay_counter[8]_i_114_n_0 ;
  wire \delay_counter[8]_i_115_n_0 ;
  wire \delay_counter[8]_i_116_n_0 ;
  wire \delay_counter[8]_i_118_n_0 ;
  wire \delay_counter[8]_i_119_n_0 ;
  wire \delay_counter[8]_i_120_n_0 ;
  wire \delay_counter[8]_i_121_n_0 ;
  wire \delay_counter[8]_i_123_n_0 ;
  wire \delay_counter[8]_i_124_n_0 ;
  wire \delay_counter[8]_i_125_n_0 ;
  wire \delay_counter[8]_i_126_n_0 ;
  wire \delay_counter[8]_i_128_n_0 ;
  wire \delay_counter[8]_i_129_n_0 ;
  wire \delay_counter[8]_i_12_n_0 ;
  wire \delay_counter[8]_i_130_n_0 ;
  wire \delay_counter[8]_i_131_n_0 ;
  wire \delay_counter[8]_i_133_n_0 ;
  wire \delay_counter[8]_i_134_n_0 ;
  wire \delay_counter[8]_i_135_n_0 ;
  wire \delay_counter[8]_i_136_n_0 ;
  wire \delay_counter[8]_i_138_n_0 ;
  wire \delay_counter[8]_i_139_n_0 ;
  wire \delay_counter[8]_i_13_n_0 ;
  wire \delay_counter[8]_i_140_n_0 ;
  wire \delay_counter[8]_i_141_n_0 ;
  wire \delay_counter[8]_i_143_n_0 ;
  wire \delay_counter[8]_i_144_n_0 ;
  wire \delay_counter[8]_i_145_n_0 ;
  wire \delay_counter[8]_i_146_n_0 ;
  wire \delay_counter[8]_i_148_n_0 ;
  wire \delay_counter[8]_i_149_n_0 ;
  wire \delay_counter[8]_i_150_n_0 ;
  wire \delay_counter[8]_i_151_n_0 ;
  wire \delay_counter[8]_i_153_n_0 ;
  wire \delay_counter[8]_i_154_n_0 ;
  wire \delay_counter[8]_i_155_n_0 ;
  wire \delay_counter[8]_i_156_n_0 ;
  wire \delay_counter[8]_i_158_n_0 ;
  wire \delay_counter[8]_i_159_n_0 ;
  wire \delay_counter[8]_i_15_n_0 ;
  wire \delay_counter[8]_i_160_n_0 ;
  wire \delay_counter[8]_i_161_n_0 ;
  wire \delay_counter[8]_i_162_n_0 ;
  wire \delay_counter[8]_i_163_n_0 ;
  wire \delay_counter[8]_i_164_n_0 ;
  wire \delay_counter[8]_i_165_n_0 ;
  wire \delay_counter[8]_i_166_n_0 ;
  wire \delay_counter[8]_i_167_n_0 ;
  wire \delay_counter[8]_i_168_n_0 ;
  wire \delay_counter[8]_i_169_n_0 ;
  wire \delay_counter[8]_i_16_n_0 ;
  wire \delay_counter[8]_i_170_n_0 ;
  wire \delay_counter[8]_i_171_n_0 ;
  wire \delay_counter[8]_i_172_n_0 ;
  wire \delay_counter[8]_i_173_n_0 ;
  wire \delay_counter[8]_i_174_n_0 ;
  wire \delay_counter[8]_i_175_n_0 ;
  wire \delay_counter[8]_i_18_n_0 ;
  wire \delay_counter[8]_i_19_n_0 ;
  wire \delay_counter[8]_i_20_n_0 ;
  wire \delay_counter[8]_i_21_n_0 ;
  wire \delay_counter[8]_i_24_n_0 ;
  wire \delay_counter[8]_i_25_n_0 ;
  wire \delay_counter[8]_i_26_n_0 ;
  wire \delay_counter[8]_i_27_n_0 ;
  wire \delay_counter[8]_i_29_n_0 ;
  wire \delay_counter[8]_i_2_n_0 ;
  wire \delay_counter[8]_i_30_n_0 ;
  wire \delay_counter[8]_i_31_n_0 ;
  wire \delay_counter[8]_i_32_n_0 ;
  wire \delay_counter[8]_i_34_n_0 ;
  wire \delay_counter[8]_i_35_n_0 ;
  wire \delay_counter[8]_i_36_n_0 ;
  wire \delay_counter[8]_i_37_n_0 ;
  wire \delay_counter[8]_i_38_n_0 ;
  wire \delay_counter[8]_i_39_n_0 ;
  wire \delay_counter[8]_i_3_n_0 ;
  wire \delay_counter[8]_i_40_n_0 ;
  wire \delay_counter[8]_i_41_n_0 ;
  wire \delay_counter[8]_i_44_n_0 ;
  wire \delay_counter[8]_i_45_n_0 ;
  wire \delay_counter[8]_i_46_n_0 ;
  wire \delay_counter[8]_i_47_n_0 ;
  wire \delay_counter[8]_i_49_n_0 ;
  wire \delay_counter[8]_i_4_n_0 ;
  wire \delay_counter[8]_i_50_n_0 ;
  wire \delay_counter[8]_i_51_n_0 ;
  wire \delay_counter[8]_i_52_n_0 ;
  wire \delay_counter[8]_i_54_n_0 ;
  wire \delay_counter[8]_i_55_n_0 ;
  wire \delay_counter[8]_i_56_n_0 ;
  wire \delay_counter[8]_i_57_n_0 ;
  wire \delay_counter[8]_i_58_n_0 ;
  wire \delay_counter[8]_i_59_n_0 ;
  wire \delay_counter[8]_i_5_n_0 ;
  wire \delay_counter[8]_i_60_n_0 ;
  wire \delay_counter[8]_i_61_n_0 ;
  wire \delay_counter[8]_i_63_n_0 ;
  wire \delay_counter[8]_i_64_n_0 ;
  wire \delay_counter[8]_i_65_n_0 ;
  wire \delay_counter[8]_i_66_n_0 ;
  wire \delay_counter[8]_i_68_n_0 ;
  wire \delay_counter[8]_i_69_n_0 ;
  wire \delay_counter[8]_i_70_n_0 ;
  wire \delay_counter[8]_i_71_n_0 ;
  wire \delay_counter[8]_i_73_n_0 ;
  wire \delay_counter[8]_i_74_n_0 ;
  wire \delay_counter[8]_i_75_n_0 ;
  wire \delay_counter[8]_i_76_n_0 ;
  wire \delay_counter[8]_i_78_n_0 ;
  wire \delay_counter[8]_i_79_n_0 ;
  wire \delay_counter[8]_i_80_n_0 ;
  wire \delay_counter[8]_i_81_n_0 ;
  wire \delay_counter[8]_i_83_n_0 ;
  wire \delay_counter[8]_i_84_n_0 ;
  wire \delay_counter[8]_i_85_n_0 ;
  wire \delay_counter[8]_i_86_n_0 ;
  wire \delay_counter[8]_i_88_n_0 ;
  wire \delay_counter[8]_i_89_n_0 ;
  wire \delay_counter[8]_i_90_n_0 ;
  wire \delay_counter[8]_i_91_n_0 ;
  wire \delay_counter[8]_i_93_n_0 ;
  wire \delay_counter[8]_i_94_n_0 ;
  wire \delay_counter[8]_i_95_n_0 ;
  wire \delay_counter[8]_i_96_n_0 ;
  wire \delay_counter[8]_i_98_n_0 ;
  wire \delay_counter[8]_i_99_n_0 ;
  wire [31:0]delay_counter_reg;
  wire \delay_counter_reg[0]_i_104_n_0 ;
  wire \delay_counter_reg[0]_i_104_n_1 ;
  wire \delay_counter_reg[0]_i_104_n_2 ;
  wire \delay_counter_reg[0]_i_104_n_3 ;
  wire \delay_counter_reg[0]_i_104_n_4 ;
  wire \delay_counter_reg[0]_i_104_n_5 ;
  wire \delay_counter_reg[0]_i_104_n_6 ;
  wire \delay_counter_reg[0]_i_104_n_7 ;
  wire \delay_counter_reg[0]_i_109_n_0 ;
  wire \delay_counter_reg[0]_i_109_n_1 ;
  wire \delay_counter_reg[0]_i_109_n_2 ;
  wire \delay_counter_reg[0]_i_109_n_3 ;
  wire \delay_counter_reg[0]_i_109_n_4 ;
  wire \delay_counter_reg[0]_i_109_n_5 ;
  wire \delay_counter_reg[0]_i_109_n_6 ;
  wire \delay_counter_reg[0]_i_109_n_7 ;
  wire \delay_counter_reg[0]_i_114_n_0 ;
  wire \delay_counter_reg[0]_i_114_n_1 ;
  wire \delay_counter_reg[0]_i_114_n_2 ;
  wire \delay_counter_reg[0]_i_114_n_3 ;
  wire \delay_counter_reg[0]_i_114_n_4 ;
  wire \delay_counter_reg[0]_i_114_n_5 ;
  wire \delay_counter_reg[0]_i_114_n_6 ;
  wire \delay_counter_reg[0]_i_114_n_7 ;
  wire \delay_counter_reg[0]_i_119_n_0 ;
  wire \delay_counter_reg[0]_i_119_n_1 ;
  wire \delay_counter_reg[0]_i_119_n_2 ;
  wire \delay_counter_reg[0]_i_119_n_3 ;
  wire \delay_counter_reg[0]_i_119_n_4 ;
  wire \delay_counter_reg[0]_i_119_n_5 ;
  wire \delay_counter_reg[0]_i_119_n_6 ;
  wire \delay_counter_reg[0]_i_119_n_7 ;
  wire \delay_counter_reg[0]_i_124_n_0 ;
  wire \delay_counter_reg[0]_i_124_n_1 ;
  wire \delay_counter_reg[0]_i_124_n_2 ;
  wire \delay_counter_reg[0]_i_124_n_3 ;
  wire \delay_counter_reg[0]_i_124_n_4 ;
  wire \delay_counter_reg[0]_i_124_n_5 ;
  wire \delay_counter_reg[0]_i_124_n_6 ;
  wire \delay_counter_reg[0]_i_124_n_7 ;
  wire \delay_counter_reg[0]_i_129_n_0 ;
  wire \delay_counter_reg[0]_i_129_n_1 ;
  wire \delay_counter_reg[0]_i_129_n_2 ;
  wire \delay_counter_reg[0]_i_129_n_3 ;
  wire \delay_counter_reg[0]_i_134_n_0 ;
  wire \delay_counter_reg[0]_i_134_n_1 ;
  wire \delay_counter_reg[0]_i_134_n_2 ;
  wire \delay_counter_reg[0]_i_134_n_3 ;
  wire \delay_counter_reg[0]_i_134_n_4 ;
  wire \delay_counter_reg[0]_i_134_n_5 ;
  wire \delay_counter_reg[0]_i_134_n_6 ;
  wire \delay_counter_reg[0]_i_134_n_7 ;
  wire \delay_counter_reg[0]_i_135_n_0 ;
  wire \delay_counter_reg[0]_i_135_n_1 ;
  wire \delay_counter_reg[0]_i_135_n_2 ;
  wire \delay_counter_reg[0]_i_135_n_3 ;
  wire \delay_counter_reg[0]_i_135_n_4 ;
  wire \delay_counter_reg[0]_i_135_n_5 ;
  wire \delay_counter_reg[0]_i_135_n_6 ;
  wire \delay_counter_reg[0]_i_135_n_7 ;
  wire \delay_counter_reg[0]_i_140_n_0 ;
  wire \delay_counter_reg[0]_i_140_n_1 ;
  wire \delay_counter_reg[0]_i_140_n_2 ;
  wire \delay_counter_reg[0]_i_140_n_3 ;
  wire \delay_counter_reg[0]_i_140_n_4 ;
  wire \delay_counter_reg[0]_i_140_n_5 ;
  wire \delay_counter_reg[0]_i_140_n_6 ;
  wire \delay_counter_reg[0]_i_140_n_7 ;
  wire \delay_counter_reg[0]_i_145_n_0 ;
  wire \delay_counter_reg[0]_i_145_n_1 ;
  wire \delay_counter_reg[0]_i_145_n_2 ;
  wire \delay_counter_reg[0]_i_145_n_3 ;
  wire \delay_counter_reg[0]_i_145_n_4 ;
  wire \delay_counter_reg[0]_i_145_n_5 ;
  wire \delay_counter_reg[0]_i_145_n_6 ;
  wire \delay_counter_reg[0]_i_145_n_7 ;
  wire \delay_counter_reg[0]_i_150_n_0 ;
  wire \delay_counter_reg[0]_i_150_n_1 ;
  wire \delay_counter_reg[0]_i_150_n_2 ;
  wire \delay_counter_reg[0]_i_150_n_3 ;
  wire \delay_counter_reg[0]_i_150_n_4 ;
  wire \delay_counter_reg[0]_i_150_n_5 ;
  wire \delay_counter_reg[0]_i_150_n_6 ;
  wire \delay_counter_reg[0]_i_150_n_7 ;
  wire \delay_counter_reg[0]_i_155_n_0 ;
  wire \delay_counter_reg[0]_i_155_n_1 ;
  wire \delay_counter_reg[0]_i_155_n_2 ;
  wire \delay_counter_reg[0]_i_155_n_3 ;
  wire \delay_counter_reg[0]_i_155_n_4 ;
  wire \delay_counter_reg[0]_i_155_n_5 ;
  wire \delay_counter_reg[0]_i_155_n_6 ;
  wire \delay_counter_reg[0]_i_155_n_7 ;
  wire \delay_counter_reg[0]_i_15_n_3 ;
  wire \delay_counter_reg[0]_i_15_n_7 ;
  wire \delay_counter_reg[0]_i_160_n_0 ;
  wire \delay_counter_reg[0]_i_160_n_1 ;
  wire \delay_counter_reg[0]_i_160_n_2 ;
  wire \delay_counter_reg[0]_i_160_n_3 ;
  wire \delay_counter_reg[0]_i_160_n_4 ;
  wire \delay_counter_reg[0]_i_160_n_5 ;
  wire \delay_counter_reg[0]_i_160_n_6 ;
  wire \delay_counter_reg[0]_i_160_n_7 ;
  wire \delay_counter_reg[0]_i_165_n_0 ;
  wire \delay_counter_reg[0]_i_165_n_1 ;
  wire \delay_counter_reg[0]_i_165_n_2 ;
  wire \delay_counter_reg[0]_i_165_n_3 ;
  wire \delay_counter_reg[0]_i_165_n_4 ;
  wire \delay_counter_reg[0]_i_165_n_5 ;
  wire \delay_counter_reg[0]_i_165_n_6 ;
  wire \delay_counter_reg[0]_i_165_n_7 ;
  wire \delay_counter_reg[0]_i_16_n_3 ;
  wire \delay_counter_reg[0]_i_16_n_7 ;
  wire \delay_counter_reg[0]_i_170_n_0 ;
  wire \delay_counter_reg[0]_i_170_n_1 ;
  wire \delay_counter_reg[0]_i_170_n_2 ;
  wire \delay_counter_reg[0]_i_170_n_3 ;
  wire \delay_counter_reg[0]_i_175_n_0 ;
  wire \delay_counter_reg[0]_i_175_n_1 ;
  wire \delay_counter_reg[0]_i_175_n_2 ;
  wire \delay_counter_reg[0]_i_175_n_3 ;
  wire \delay_counter_reg[0]_i_175_n_4 ;
  wire \delay_counter_reg[0]_i_175_n_5 ;
  wire \delay_counter_reg[0]_i_175_n_6 ;
  wire \delay_counter_reg[0]_i_175_n_7 ;
  wire \delay_counter_reg[0]_i_176_n_0 ;
  wire \delay_counter_reg[0]_i_176_n_1 ;
  wire \delay_counter_reg[0]_i_176_n_2 ;
  wire \delay_counter_reg[0]_i_176_n_3 ;
  wire \delay_counter_reg[0]_i_176_n_4 ;
  wire \delay_counter_reg[0]_i_176_n_5 ;
  wire \delay_counter_reg[0]_i_176_n_6 ;
  wire \delay_counter_reg[0]_i_176_n_7 ;
  wire \delay_counter_reg[0]_i_17_n_3 ;
  wire \delay_counter_reg[0]_i_17_n_7 ;
  wire \delay_counter_reg[0]_i_181_n_0 ;
  wire \delay_counter_reg[0]_i_181_n_1 ;
  wire \delay_counter_reg[0]_i_181_n_2 ;
  wire \delay_counter_reg[0]_i_181_n_3 ;
  wire \delay_counter_reg[0]_i_181_n_4 ;
  wire \delay_counter_reg[0]_i_181_n_5 ;
  wire \delay_counter_reg[0]_i_181_n_6 ;
  wire \delay_counter_reg[0]_i_181_n_7 ;
  wire \delay_counter_reg[0]_i_186_n_0 ;
  wire \delay_counter_reg[0]_i_186_n_1 ;
  wire \delay_counter_reg[0]_i_186_n_2 ;
  wire \delay_counter_reg[0]_i_186_n_3 ;
  wire \delay_counter_reg[0]_i_186_n_4 ;
  wire \delay_counter_reg[0]_i_186_n_5 ;
  wire \delay_counter_reg[0]_i_186_n_6 ;
  wire \delay_counter_reg[0]_i_186_n_7 ;
  wire \delay_counter_reg[0]_i_191_n_0 ;
  wire \delay_counter_reg[0]_i_191_n_1 ;
  wire \delay_counter_reg[0]_i_191_n_2 ;
  wire \delay_counter_reg[0]_i_191_n_3 ;
  wire \delay_counter_reg[0]_i_191_n_4 ;
  wire \delay_counter_reg[0]_i_191_n_5 ;
  wire \delay_counter_reg[0]_i_191_n_6 ;
  wire \delay_counter_reg[0]_i_191_n_7 ;
  wire \delay_counter_reg[0]_i_196_n_0 ;
  wire \delay_counter_reg[0]_i_196_n_1 ;
  wire \delay_counter_reg[0]_i_196_n_2 ;
  wire \delay_counter_reg[0]_i_196_n_3 ;
  wire \delay_counter_reg[0]_i_196_n_4 ;
  wire \delay_counter_reg[0]_i_196_n_5 ;
  wire \delay_counter_reg[0]_i_196_n_6 ;
  wire \delay_counter_reg[0]_i_196_n_7 ;
  wire \delay_counter_reg[0]_i_201_n_0 ;
  wire \delay_counter_reg[0]_i_201_n_1 ;
  wire \delay_counter_reg[0]_i_201_n_2 ;
  wire \delay_counter_reg[0]_i_201_n_3 ;
  wire \delay_counter_reg[0]_i_201_n_4 ;
  wire \delay_counter_reg[0]_i_201_n_5 ;
  wire \delay_counter_reg[0]_i_201_n_6 ;
  wire \delay_counter_reg[0]_i_201_n_7 ;
  wire \delay_counter_reg[0]_i_206_n_0 ;
  wire \delay_counter_reg[0]_i_206_n_1 ;
  wire \delay_counter_reg[0]_i_206_n_2 ;
  wire \delay_counter_reg[0]_i_206_n_3 ;
  wire \delay_counter_reg[0]_i_206_n_4 ;
  wire \delay_counter_reg[0]_i_206_n_5 ;
  wire \delay_counter_reg[0]_i_206_n_6 ;
  wire \delay_counter_reg[0]_i_206_n_7 ;
  wire \delay_counter_reg[0]_i_211_n_0 ;
  wire \delay_counter_reg[0]_i_211_n_1 ;
  wire \delay_counter_reg[0]_i_211_n_2 ;
  wire \delay_counter_reg[0]_i_211_n_3 ;
  wire \delay_counter_reg[0]_i_211_n_4 ;
  wire \delay_counter_reg[0]_i_211_n_5 ;
  wire \delay_counter_reg[0]_i_211_n_6 ;
  wire \delay_counter_reg[0]_i_211_n_7 ;
  wire \delay_counter_reg[0]_i_216_n_0 ;
  wire \delay_counter_reg[0]_i_216_n_1 ;
  wire \delay_counter_reg[0]_i_216_n_2 ;
  wire \delay_counter_reg[0]_i_216_n_3 ;
  wire \delay_counter_reg[0]_i_221_n_0 ;
  wire \delay_counter_reg[0]_i_221_n_1 ;
  wire \delay_counter_reg[0]_i_221_n_2 ;
  wire \delay_counter_reg[0]_i_221_n_3 ;
  wire \delay_counter_reg[0]_i_221_n_4 ;
  wire \delay_counter_reg[0]_i_221_n_5 ;
  wire \delay_counter_reg[0]_i_221_n_6 ;
  wire \delay_counter_reg[0]_i_221_n_7 ;
  wire \delay_counter_reg[0]_i_222_n_0 ;
  wire \delay_counter_reg[0]_i_222_n_1 ;
  wire \delay_counter_reg[0]_i_222_n_2 ;
  wire \delay_counter_reg[0]_i_222_n_3 ;
  wire \delay_counter_reg[0]_i_222_n_4 ;
  wire \delay_counter_reg[0]_i_222_n_5 ;
  wire \delay_counter_reg[0]_i_222_n_6 ;
  wire \delay_counter_reg[0]_i_222_n_7 ;
  wire \delay_counter_reg[0]_i_227_n_0 ;
  wire \delay_counter_reg[0]_i_227_n_1 ;
  wire \delay_counter_reg[0]_i_227_n_2 ;
  wire \delay_counter_reg[0]_i_227_n_3 ;
  wire \delay_counter_reg[0]_i_227_n_4 ;
  wire \delay_counter_reg[0]_i_227_n_5 ;
  wire \delay_counter_reg[0]_i_227_n_6 ;
  wire \delay_counter_reg[0]_i_227_n_7 ;
  wire \delay_counter_reg[0]_i_232_n_0 ;
  wire \delay_counter_reg[0]_i_232_n_1 ;
  wire \delay_counter_reg[0]_i_232_n_2 ;
  wire \delay_counter_reg[0]_i_232_n_3 ;
  wire \delay_counter_reg[0]_i_232_n_4 ;
  wire \delay_counter_reg[0]_i_232_n_5 ;
  wire \delay_counter_reg[0]_i_232_n_6 ;
  wire \delay_counter_reg[0]_i_232_n_7 ;
  wire \delay_counter_reg[0]_i_237_n_0 ;
  wire \delay_counter_reg[0]_i_237_n_1 ;
  wire \delay_counter_reg[0]_i_237_n_2 ;
  wire \delay_counter_reg[0]_i_237_n_3 ;
  wire \delay_counter_reg[0]_i_237_n_4 ;
  wire \delay_counter_reg[0]_i_237_n_5 ;
  wire \delay_counter_reg[0]_i_237_n_6 ;
  wire \delay_counter_reg[0]_i_237_n_7 ;
  wire \delay_counter_reg[0]_i_242_n_0 ;
  wire \delay_counter_reg[0]_i_242_n_1 ;
  wire \delay_counter_reg[0]_i_242_n_2 ;
  wire \delay_counter_reg[0]_i_242_n_3 ;
  wire \delay_counter_reg[0]_i_242_n_4 ;
  wire \delay_counter_reg[0]_i_242_n_5 ;
  wire \delay_counter_reg[0]_i_242_n_6 ;
  wire \delay_counter_reg[0]_i_242_n_7 ;
  wire \delay_counter_reg[0]_i_247_n_0 ;
  wire \delay_counter_reg[0]_i_247_n_1 ;
  wire \delay_counter_reg[0]_i_247_n_2 ;
  wire \delay_counter_reg[0]_i_247_n_3 ;
  wire \delay_counter_reg[0]_i_247_n_4 ;
  wire \delay_counter_reg[0]_i_247_n_5 ;
  wire \delay_counter_reg[0]_i_247_n_6 ;
  wire \delay_counter_reg[0]_i_247_n_7 ;
  wire \delay_counter_reg[0]_i_252_n_0 ;
  wire \delay_counter_reg[0]_i_252_n_1 ;
  wire \delay_counter_reg[0]_i_252_n_2 ;
  wire \delay_counter_reg[0]_i_252_n_3 ;
  wire \delay_counter_reg[0]_i_252_n_4 ;
  wire \delay_counter_reg[0]_i_252_n_5 ;
  wire \delay_counter_reg[0]_i_252_n_6 ;
  wire \delay_counter_reg[0]_i_252_n_7 ;
  wire \delay_counter_reg[0]_i_257_n_0 ;
  wire \delay_counter_reg[0]_i_257_n_1 ;
  wire \delay_counter_reg[0]_i_257_n_2 ;
  wire \delay_counter_reg[0]_i_257_n_3 ;
  wire \delay_counter_reg[0]_i_257_n_4 ;
  wire \delay_counter_reg[0]_i_257_n_5 ;
  wire \delay_counter_reg[0]_i_257_n_6 ;
  wire \delay_counter_reg[0]_i_257_n_7 ;
  wire \delay_counter_reg[0]_i_262_n_0 ;
  wire \delay_counter_reg[0]_i_262_n_1 ;
  wire \delay_counter_reg[0]_i_262_n_2 ;
  wire \delay_counter_reg[0]_i_262_n_3 ;
  wire \delay_counter_reg[0]_i_262_n_4 ;
  wire \delay_counter_reg[0]_i_262_n_5 ;
  wire \delay_counter_reg[0]_i_262_n_6 ;
  wire \delay_counter_reg[0]_i_262_n_7 ;
  wire \delay_counter_reg[0]_i_267_n_0 ;
  wire \delay_counter_reg[0]_i_267_n_1 ;
  wire \delay_counter_reg[0]_i_267_n_2 ;
  wire \delay_counter_reg[0]_i_267_n_3 ;
  wire \delay_counter_reg[0]_i_272_n_0 ;
  wire \delay_counter_reg[0]_i_272_n_1 ;
  wire \delay_counter_reg[0]_i_272_n_2 ;
  wire \delay_counter_reg[0]_i_272_n_3 ;
  wire \delay_counter_reg[0]_i_272_n_4 ;
  wire \delay_counter_reg[0]_i_272_n_5 ;
  wire \delay_counter_reg[0]_i_272_n_6 ;
  wire \delay_counter_reg[0]_i_273_n_0 ;
  wire \delay_counter_reg[0]_i_273_n_1 ;
  wire \delay_counter_reg[0]_i_273_n_2 ;
  wire \delay_counter_reg[0]_i_273_n_3 ;
  wire \delay_counter_reg[0]_i_273_n_4 ;
  wire \delay_counter_reg[0]_i_273_n_5 ;
  wire \delay_counter_reg[0]_i_273_n_6 ;
  wire \delay_counter_reg[0]_i_278_n_0 ;
  wire \delay_counter_reg[0]_i_278_n_1 ;
  wire \delay_counter_reg[0]_i_278_n_2 ;
  wire \delay_counter_reg[0]_i_278_n_3 ;
  wire \delay_counter_reg[0]_i_278_n_4 ;
  wire \delay_counter_reg[0]_i_278_n_5 ;
  wire \delay_counter_reg[0]_i_278_n_6 ;
  wire \delay_counter_reg[0]_i_283_n_0 ;
  wire \delay_counter_reg[0]_i_283_n_1 ;
  wire \delay_counter_reg[0]_i_283_n_2 ;
  wire \delay_counter_reg[0]_i_283_n_3 ;
  wire \delay_counter_reg[0]_i_283_n_4 ;
  wire \delay_counter_reg[0]_i_283_n_5 ;
  wire \delay_counter_reg[0]_i_283_n_6 ;
  wire \delay_counter_reg[0]_i_288_n_0 ;
  wire \delay_counter_reg[0]_i_288_n_1 ;
  wire \delay_counter_reg[0]_i_288_n_2 ;
  wire \delay_counter_reg[0]_i_288_n_3 ;
  wire \delay_counter_reg[0]_i_288_n_4 ;
  wire \delay_counter_reg[0]_i_288_n_5 ;
  wire \delay_counter_reg[0]_i_288_n_6 ;
  wire \delay_counter_reg[0]_i_293_n_0 ;
  wire \delay_counter_reg[0]_i_293_n_1 ;
  wire \delay_counter_reg[0]_i_293_n_2 ;
  wire \delay_counter_reg[0]_i_293_n_3 ;
  wire \delay_counter_reg[0]_i_293_n_4 ;
  wire \delay_counter_reg[0]_i_293_n_5 ;
  wire \delay_counter_reg[0]_i_293_n_6 ;
  wire \delay_counter_reg[0]_i_298_n_0 ;
  wire \delay_counter_reg[0]_i_298_n_1 ;
  wire \delay_counter_reg[0]_i_298_n_2 ;
  wire \delay_counter_reg[0]_i_298_n_3 ;
  wire \delay_counter_reg[0]_i_298_n_4 ;
  wire \delay_counter_reg[0]_i_298_n_5 ;
  wire \delay_counter_reg[0]_i_298_n_6 ;
  wire \delay_counter_reg[0]_i_29_n_0 ;
  wire \delay_counter_reg[0]_i_29_n_1 ;
  wire \delay_counter_reg[0]_i_29_n_2 ;
  wire \delay_counter_reg[0]_i_29_n_3 ;
  wire \delay_counter_reg[0]_i_29_n_4 ;
  wire \delay_counter_reg[0]_i_29_n_5 ;
  wire \delay_counter_reg[0]_i_29_n_6 ;
  wire \delay_counter_reg[0]_i_29_n_7 ;
  wire \delay_counter_reg[0]_i_2_n_0 ;
  wire \delay_counter_reg[0]_i_2_n_1 ;
  wire \delay_counter_reg[0]_i_2_n_2 ;
  wire \delay_counter_reg[0]_i_2_n_3 ;
  wire \delay_counter_reg[0]_i_2_n_4 ;
  wire \delay_counter_reg[0]_i_2_n_5 ;
  wire \delay_counter_reg[0]_i_2_n_6 ;
  wire \delay_counter_reg[0]_i_2_n_7 ;
  wire \delay_counter_reg[0]_i_303_n_0 ;
  wire \delay_counter_reg[0]_i_303_n_1 ;
  wire \delay_counter_reg[0]_i_303_n_2 ;
  wire \delay_counter_reg[0]_i_303_n_3 ;
  wire \delay_counter_reg[0]_i_303_n_4 ;
  wire \delay_counter_reg[0]_i_303_n_5 ;
  wire \delay_counter_reg[0]_i_303_n_6 ;
  wire \delay_counter_reg[0]_i_308_n_0 ;
  wire \delay_counter_reg[0]_i_308_n_1 ;
  wire \delay_counter_reg[0]_i_308_n_2 ;
  wire \delay_counter_reg[0]_i_308_n_3 ;
  wire \delay_counter_reg[0]_i_308_n_4 ;
  wire \delay_counter_reg[0]_i_308_n_5 ;
  wire \delay_counter_reg[0]_i_308_n_6 ;
  wire \delay_counter_reg[0]_i_30_n_0 ;
  wire \delay_counter_reg[0]_i_30_n_1 ;
  wire \delay_counter_reg[0]_i_30_n_2 ;
  wire \delay_counter_reg[0]_i_30_n_3 ;
  wire \delay_counter_reg[0]_i_30_n_4 ;
  wire \delay_counter_reg[0]_i_30_n_5 ;
  wire \delay_counter_reg[0]_i_30_n_6 ;
  wire \delay_counter_reg[0]_i_30_n_7 ;
  wire \delay_counter_reg[0]_i_313_n_0 ;
  wire \delay_counter_reg[0]_i_313_n_1 ;
  wire \delay_counter_reg[0]_i_313_n_2 ;
  wire \delay_counter_reg[0]_i_313_n_3 ;
  wire \delay_counter_reg[0]_i_313_n_4 ;
  wire \delay_counter_reg[0]_i_313_n_5 ;
  wire \delay_counter_reg[0]_i_313_n_6 ;
  wire \delay_counter_reg[0]_i_318_n_0 ;
  wire \delay_counter_reg[0]_i_318_n_1 ;
  wire \delay_counter_reg[0]_i_318_n_2 ;
  wire \delay_counter_reg[0]_i_318_n_3 ;
  wire \delay_counter_reg[0]_i_318_n_4 ;
  wire \delay_counter_reg[0]_i_318_n_5 ;
  wire \delay_counter_reg[0]_i_318_n_6 ;
  wire \delay_counter_reg[0]_i_323_n_0 ;
  wire \delay_counter_reg[0]_i_323_n_1 ;
  wire \delay_counter_reg[0]_i_323_n_2 ;
  wire \delay_counter_reg[0]_i_323_n_3 ;
  wire \delay_counter_reg[0]_i_33_n_0 ;
  wire \delay_counter_reg[0]_i_33_n_1 ;
  wire \delay_counter_reg[0]_i_33_n_2 ;
  wire \delay_counter_reg[0]_i_33_n_3 ;
  wire \delay_counter_reg[0]_i_33_n_4 ;
  wire \delay_counter_reg[0]_i_33_n_5 ;
  wire \delay_counter_reg[0]_i_33_n_6 ;
  wire \delay_counter_reg[0]_i_33_n_7 ;
  wire \delay_counter_reg[0]_i_36_n_0 ;
  wire \delay_counter_reg[0]_i_36_n_1 ;
  wire \delay_counter_reg[0]_i_36_n_2 ;
  wire \delay_counter_reg[0]_i_36_n_3 ;
  wire \delay_counter_reg[0]_i_36_n_4 ;
  wire \delay_counter_reg[0]_i_36_n_5 ;
  wire \delay_counter_reg[0]_i_36_n_6 ;
  wire \delay_counter_reg[0]_i_36_n_7 ;
  wire \delay_counter_reg[0]_i_39_n_0 ;
  wire \delay_counter_reg[0]_i_39_n_1 ;
  wire \delay_counter_reg[0]_i_39_n_2 ;
  wire \delay_counter_reg[0]_i_39_n_3 ;
  wire \delay_counter_reg[0]_i_41_n_0 ;
  wire \delay_counter_reg[0]_i_41_n_1 ;
  wire \delay_counter_reg[0]_i_41_n_2 ;
  wire \delay_counter_reg[0]_i_41_n_3 ;
  wire \delay_counter_reg[0]_i_41_n_4 ;
  wire \delay_counter_reg[0]_i_41_n_5 ;
  wire \delay_counter_reg[0]_i_41_n_6 ;
  wire \delay_counter_reg[0]_i_41_n_7 ;
  wire \delay_counter_reg[0]_i_42_n_0 ;
  wire \delay_counter_reg[0]_i_42_n_1 ;
  wire \delay_counter_reg[0]_i_42_n_2 ;
  wire \delay_counter_reg[0]_i_42_n_3 ;
  wire \delay_counter_reg[0]_i_42_n_4 ;
  wire \delay_counter_reg[0]_i_42_n_5 ;
  wire \delay_counter_reg[0]_i_42_n_6 ;
  wire \delay_counter_reg[0]_i_42_n_7 ;
  wire \delay_counter_reg[0]_i_47_n_0 ;
  wire \delay_counter_reg[0]_i_47_n_1 ;
  wire \delay_counter_reg[0]_i_47_n_2 ;
  wire \delay_counter_reg[0]_i_47_n_3 ;
  wire \delay_counter_reg[0]_i_47_n_4 ;
  wire \delay_counter_reg[0]_i_47_n_5 ;
  wire \delay_counter_reg[0]_i_47_n_6 ;
  wire \delay_counter_reg[0]_i_47_n_7 ;
  wire \delay_counter_reg[0]_i_52_n_0 ;
  wire \delay_counter_reg[0]_i_52_n_1 ;
  wire \delay_counter_reg[0]_i_52_n_2 ;
  wire \delay_counter_reg[0]_i_52_n_3 ;
  wire \delay_counter_reg[0]_i_52_n_4 ;
  wire \delay_counter_reg[0]_i_52_n_5 ;
  wire \delay_counter_reg[0]_i_52_n_6 ;
  wire \delay_counter_reg[0]_i_52_n_7 ;
  wire \delay_counter_reg[0]_i_57_n_0 ;
  wire \delay_counter_reg[0]_i_57_n_1 ;
  wire \delay_counter_reg[0]_i_57_n_2 ;
  wire \delay_counter_reg[0]_i_57_n_3 ;
  wire \delay_counter_reg[0]_i_57_n_4 ;
  wire \delay_counter_reg[0]_i_57_n_5 ;
  wire \delay_counter_reg[0]_i_57_n_6 ;
  wire \delay_counter_reg[0]_i_57_n_7 ;
  wire \delay_counter_reg[0]_i_62_n_0 ;
  wire \delay_counter_reg[0]_i_62_n_1 ;
  wire \delay_counter_reg[0]_i_62_n_2 ;
  wire \delay_counter_reg[0]_i_62_n_3 ;
  wire \delay_counter_reg[0]_i_67_n_0 ;
  wire \delay_counter_reg[0]_i_67_n_1 ;
  wire \delay_counter_reg[0]_i_67_n_2 ;
  wire \delay_counter_reg[0]_i_67_n_3 ;
  wire \delay_counter_reg[0]_i_67_n_4 ;
  wire \delay_counter_reg[0]_i_67_n_5 ;
  wire \delay_counter_reg[0]_i_67_n_6 ;
  wire \delay_counter_reg[0]_i_67_n_7 ;
  wire \delay_counter_reg[0]_i_68_n_0 ;
  wire \delay_counter_reg[0]_i_68_n_1 ;
  wire \delay_counter_reg[0]_i_68_n_2 ;
  wire \delay_counter_reg[0]_i_68_n_3 ;
  wire \delay_counter_reg[0]_i_68_n_4 ;
  wire \delay_counter_reg[0]_i_68_n_5 ;
  wire \delay_counter_reg[0]_i_68_n_6 ;
  wire \delay_counter_reg[0]_i_68_n_7 ;
  wire \delay_counter_reg[0]_i_73_n_0 ;
  wire \delay_counter_reg[0]_i_73_n_1 ;
  wire \delay_counter_reg[0]_i_73_n_2 ;
  wire \delay_counter_reg[0]_i_73_n_3 ;
  wire \delay_counter_reg[0]_i_73_n_4 ;
  wire \delay_counter_reg[0]_i_73_n_5 ;
  wire \delay_counter_reg[0]_i_73_n_6 ;
  wire \delay_counter_reg[0]_i_73_n_7 ;
  wire \delay_counter_reg[0]_i_78_n_0 ;
  wire \delay_counter_reg[0]_i_78_n_1 ;
  wire \delay_counter_reg[0]_i_78_n_2 ;
  wire \delay_counter_reg[0]_i_78_n_3 ;
  wire \delay_counter_reg[0]_i_78_n_4 ;
  wire \delay_counter_reg[0]_i_78_n_5 ;
  wire \delay_counter_reg[0]_i_78_n_6 ;
  wire \delay_counter_reg[0]_i_78_n_7 ;
  wire \delay_counter_reg[0]_i_83_n_0 ;
  wire \delay_counter_reg[0]_i_83_n_1 ;
  wire \delay_counter_reg[0]_i_83_n_2 ;
  wire \delay_counter_reg[0]_i_83_n_3 ;
  wire \delay_counter_reg[0]_i_83_n_4 ;
  wire \delay_counter_reg[0]_i_83_n_5 ;
  wire \delay_counter_reg[0]_i_83_n_6 ;
  wire \delay_counter_reg[0]_i_83_n_7 ;
  wire \delay_counter_reg[0]_i_88_n_0 ;
  wire \delay_counter_reg[0]_i_88_n_1 ;
  wire \delay_counter_reg[0]_i_88_n_2 ;
  wire \delay_counter_reg[0]_i_88_n_3 ;
  wire \delay_counter_reg[0]_i_88_n_4 ;
  wire \delay_counter_reg[0]_i_88_n_5 ;
  wire \delay_counter_reg[0]_i_88_n_6 ;
  wire \delay_counter_reg[0]_i_88_n_7 ;
  wire \delay_counter_reg[0]_i_93_n_0 ;
  wire \delay_counter_reg[0]_i_93_n_1 ;
  wire \delay_counter_reg[0]_i_93_n_2 ;
  wire \delay_counter_reg[0]_i_93_n_3 ;
  wire \delay_counter_reg[0]_i_98_n_0 ;
  wire \delay_counter_reg[0]_i_98_n_1 ;
  wire \delay_counter_reg[0]_i_98_n_2 ;
  wire \delay_counter_reg[0]_i_98_n_3 ;
  wire \delay_counter_reg[0]_i_98_n_4 ;
  wire \delay_counter_reg[0]_i_98_n_5 ;
  wire \delay_counter_reg[0]_i_98_n_6 ;
  wire \delay_counter_reg[0]_i_98_n_7 ;
  wire \delay_counter_reg[0]_i_99_n_0 ;
  wire \delay_counter_reg[0]_i_99_n_1 ;
  wire \delay_counter_reg[0]_i_99_n_2 ;
  wire \delay_counter_reg[0]_i_99_n_3 ;
  wire \delay_counter_reg[0]_i_99_n_4 ;
  wire \delay_counter_reg[0]_i_99_n_5 ;
  wire \delay_counter_reg[0]_i_99_n_6 ;
  wire \delay_counter_reg[0]_i_99_n_7 ;
  wire \delay_counter_reg[12]_i_102_n_0 ;
  wire \delay_counter_reg[12]_i_102_n_1 ;
  wire \delay_counter_reg[12]_i_102_n_2 ;
  wire \delay_counter_reg[12]_i_102_n_3 ;
  wire \delay_counter_reg[12]_i_102_n_4 ;
  wire \delay_counter_reg[12]_i_102_n_5 ;
  wire \delay_counter_reg[12]_i_102_n_6 ;
  wire \delay_counter_reg[12]_i_102_n_7 ;
  wire \delay_counter_reg[12]_i_107_n_0 ;
  wire \delay_counter_reg[12]_i_107_n_1 ;
  wire \delay_counter_reg[12]_i_107_n_2 ;
  wire \delay_counter_reg[12]_i_107_n_3 ;
  wire \delay_counter_reg[12]_i_107_n_4 ;
  wire \delay_counter_reg[12]_i_107_n_5 ;
  wire \delay_counter_reg[12]_i_107_n_6 ;
  wire \delay_counter_reg[12]_i_107_n_7 ;
  wire \delay_counter_reg[12]_i_10_n_0 ;
  wire \delay_counter_reg[12]_i_10_n_1 ;
  wire \delay_counter_reg[12]_i_10_n_2 ;
  wire \delay_counter_reg[12]_i_10_n_3 ;
  wire \delay_counter_reg[12]_i_10_n_4 ;
  wire \delay_counter_reg[12]_i_10_n_5 ;
  wire \delay_counter_reg[12]_i_10_n_6 ;
  wire \delay_counter_reg[12]_i_10_n_7 ;
  wire \delay_counter_reg[12]_i_112_n_0 ;
  wire \delay_counter_reg[12]_i_112_n_1 ;
  wire \delay_counter_reg[12]_i_112_n_2 ;
  wire \delay_counter_reg[12]_i_112_n_3 ;
  wire \delay_counter_reg[12]_i_112_n_4 ;
  wire \delay_counter_reg[12]_i_112_n_5 ;
  wire \delay_counter_reg[12]_i_112_n_6 ;
  wire \delay_counter_reg[12]_i_112_n_7 ;
  wire \delay_counter_reg[12]_i_117_n_0 ;
  wire \delay_counter_reg[12]_i_117_n_1 ;
  wire \delay_counter_reg[12]_i_117_n_2 ;
  wire \delay_counter_reg[12]_i_117_n_3 ;
  wire \delay_counter_reg[12]_i_117_n_4 ;
  wire \delay_counter_reg[12]_i_117_n_5 ;
  wire \delay_counter_reg[12]_i_117_n_6 ;
  wire \delay_counter_reg[12]_i_117_n_7 ;
  wire \delay_counter_reg[12]_i_11_n_0 ;
  wire \delay_counter_reg[12]_i_11_n_1 ;
  wire \delay_counter_reg[12]_i_11_n_2 ;
  wire \delay_counter_reg[12]_i_11_n_3 ;
  wire \delay_counter_reg[12]_i_11_n_4 ;
  wire \delay_counter_reg[12]_i_11_n_5 ;
  wire \delay_counter_reg[12]_i_11_n_6 ;
  wire \delay_counter_reg[12]_i_11_n_7 ;
  wire \delay_counter_reg[12]_i_122_n_0 ;
  wire \delay_counter_reg[12]_i_122_n_1 ;
  wire \delay_counter_reg[12]_i_122_n_2 ;
  wire \delay_counter_reg[12]_i_122_n_3 ;
  wire \delay_counter_reg[12]_i_122_n_4 ;
  wire \delay_counter_reg[12]_i_122_n_5 ;
  wire \delay_counter_reg[12]_i_122_n_6 ;
  wire \delay_counter_reg[12]_i_122_n_7 ;
  wire \delay_counter_reg[12]_i_127_n_0 ;
  wire \delay_counter_reg[12]_i_127_n_1 ;
  wire \delay_counter_reg[12]_i_127_n_2 ;
  wire \delay_counter_reg[12]_i_127_n_3 ;
  wire \delay_counter_reg[12]_i_127_n_4 ;
  wire \delay_counter_reg[12]_i_127_n_5 ;
  wire \delay_counter_reg[12]_i_127_n_6 ;
  wire \delay_counter_reg[12]_i_127_n_7 ;
  wire \delay_counter_reg[12]_i_132_n_0 ;
  wire \delay_counter_reg[12]_i_132_n_1 ;
  wire \delay_counter_reg[12]_i_132_n_2 ;
  wire \delay_counter_reg[12]_i_132_n_3 ;
  wire \delay_counter_reg[12]_i_132_n_4 ;
  wire \delay_counter_reg[12]_i_132_n_5 ;
  wire \delay_counter_reg[12]_i_132_n_6 ;
  wire \delay_counter_reg[12]_i_132_n_7 ;
  wire \delay_counter_reg[12]_i_137_n_0 ;
  wire \delay_counter_reg[12]_i_137_n_1 ;
  wire \delay_counter_reg[12]_i_137_n_2 ;
  wire \delay_counter_reg[12]_i_137_n_3 ;
  wire \delay_counter_reg[12]_i_137_n_4 ;
  wire \delay_counter_reg[12]_i_137_n_5 ;
  wire \delay_counter_reg[12]_i_137_n_6 ;
  wire \delay_counter_reg[12]_i_137_n_7 ;
  wire \delay_counter_reg[12]_i_142_n_0 ;
  wire \delay_counter_reg[12]_i_142_n_1 ;
  wire \delay_counter_reg[12]_i_142_n_2 ;
  wire \delay_counter_reg[12]_i_142_n_3 ;
  wire \delay_counter_reg[12]_i_142_n_4 ;
  wire \delay_counter_reg[12]_i_142_n_5 ;
  wire \delay_counter_reg[12]_i_142_n_6 ;
  wire \delay_counter_reg[12]_i_147_n_0 ;
  wire \delay_counter_reg[12]_i_147_n_1 ;
  wire \delay_counter_reg[12]_i_147_n_2 ;
  wire \delay_counter_reg[12]_i_147_n_3 ;
  wire \delay_counter_reg[12]_i_147_n_4 ;
  wire \delay_counter_reg[12]_i_147_n_5 ;
  wire \delay_counter_reg[12]_i_147_n_6 ;
  wire \delay_counter_reg[12]_i_14_n_0 ;
  wire \delay_counter_reg[12]_i_14_n_1 ;
  wire \delay_counter_reg[12]_i_14_n_2 ;
  wire \delay_counter_reg[12]_i_14_n_3 ;
  wire \delay_counter_reg[12]_i_14_n_4 ;
  wire \delay_counter_reg[12]_i_14_n_5 ;
  wire \delay_counter_reg[12]_i_14_n_6 ;
  wire \delay_counter_reg[12]_i_14_n_7 ;
  wire \delay_counter_reg[12]_i_152_n_0 ;
  wire \delay_counter_reg[12]_i_152_n_1 ;
  wire \delay_counter_reg[12]_i_152_n_2 ;
  wire \delay_counter_reg[12]_i_152_n_3 ;
  wire \delay_counter_reg[12]_i_152_n_4 ;
  wire \delay_counter_reg[12]_i_152_n_5 ;
  wire \delay_counter_reg[12]_i_152_n_6 ;
  wire \delay_counter_reg[12]_i_157_n_0 ;
  wire \delay_counter_reg[12]_i_157_n_1 ;
  wire \delay_counter_reg[12]_i_157_n_2 ;
  wire \delay_counter_reg[12]_i_157_n_3 ;
  wire \delay_counter_reg[12]_i_157_n_4 ;
  wire \delay_counter_reg[12]_i_157_n_5 ;
  wire \delay_counter_reg[12]_i_157_n_6 ;
  wire \delay_counter_reg[12]_i_17_n_0 ;
  wire \delay_counter_reg[12]_i_17_n_1 ;
  wire \delay_counter_reg[12]_i_17_n_2 ;
  wire \delay_counter_reg[12]_i_17_n_3 ;
  wire \delay_counter_reg[12]_i_17_n_4 ;
  wire \delay_counter_reg[12]_i_17_n_5 ;
  wire \delay_counter_reg[12]_i_17_n_6 ;
  wire \delay_counter_reg[12]_i_17_n_7 ;
  wire \delay_counter_reg[12]_i_1_n_0 ;
  wire \delay_counter_reg[12]_i_1_n_1 ;
  wire \delay_counter_reg[12]_i_1_n_2 ;
  wire \delay_counter_reg[12]_i_1_n_3 ;
  wire \delay_counter_reg[12]_i_1_n_4 ;
  wire \delay_counter_reg[12]_i_1_n_5 ;
  wire \delay_counter_reg[12]_i_1_n_6 ;
  wire \delay_counter_reg[12]_i_1_n_7 ;
  wire \delay_counter_reg[12]_i_22_n_0 ;
  wire \delay_counter_reg[12]_i_22_n_1 ;
  wire \delay_counter_reg[12]_i_22_n_2 ;
  wire \delay_counter_reg[12]_i_22_n_3 ;
  wire \delay_counter_reg[12]_i_22_n_4 ;
  wire \delay_counter_reg[12]_i_22_n_5 ;
  wire \delay_counter_reg[12]_i_22_n_6 ;
  wire \delay_counter_reg[12]_i_22_n_7 ;
  wire \delay_counter_reg[12]_i_23_n_0 ;
  wire \delay_counter_reg[12]_i_23_n_1 ;
  wire \delay_counter_reg[12]_i_23_n_2 ;
  wire \delay_counter_reg[12]_i_23_n_3 ;
  wire \delay_counter_reg[12]_i_23_n_4 ;
  wire \delay_counter_reg[12]_i_23_n_5 ;
  wire \delay_counter_reg[12]_i_23_n_6 ;
  wire \delay_counter_reg[12]_i_23_n_7 ;
  wire \delay_counter_reg[12]_i_28_n_0 ;
  wire \delay_counter_reg[12]_i_28_n_1 ;
  wire \delay_counter_reg[12]_i_28_n_2 ;
  wire \delay_counter_reg[12]_i_28_n_3 ;
  wire \delay_counter_reg[12]_i_28_n_4 ;
  wire \delay_counter_reg[12]_i_28_n_5 ;
  wire \delay_counter_reg[12]_i_28_n_6 ;
  wire \delay_counter_reg[12]_i_28_n_7 ;
  wire \delay_counter_reg[12]_i_33_n_0 ;
  wire \delay_counter_reg[12]_i_33_n_1 ;
  wire \delay_counter_reg[12]_i_33_n_2 ;
  wire \delay_counter_reg[12]_i_33_n_3 ;
  wire \delay_counter_reg[12]_i_33_n_4 ;
  wire \delay_counter_reg[12]_i_33_n_5 ;
  wire \delay_counter_reg[12]_i_33_n_6 ;
  wire \delay_counter_reg[12]_i_33_n_7 ;
  wire \delay_counter_reg[12]_i_42_n_0 ;
  wire \delay_counter_reg[12]_i_42_n_1 ;
  wire \delay_counter_reg[12]_i_42_n_2 ;
  wire \delay_counter_reg[12]_i_42_n_3 ;
  wire \delay_counter_reg[12]_i_42_n_4 ;
  wire \delay_counter_reg[12]_i_42_n_5 ;
  wire \delay_counter_reg[12]_i_42_n_6 ;
  wire \delay_counter_reg[12]_i_42_n_7 ;
  wire \delay_counter_reg[12]_i_43_n_0 ;
  wire \delay_counter_reg[12]_i_43_n_1 ;
  wire \delay_counter_reg[12]_i_43_n_2 ;
  wire \delay_counter_reg[12]_i_43_n_3 ;
  wire \delay_counter_reg[12]_i_43_n_4 ;
  wire \delay_counter_reg[12]_i_43_n_5 ;
  wire \delay_counter_reg[12]_i_43_n_6 ;
  wire \delay_counter_reg[12]_i_43_n_7 ;
  wire \delay_counter_reg[12]_i_48_n_0 ;
  wire \delay_counter_reg[12]_i_48_n_1 ;
  wire \delay_counter_reg[12]_i_48_n_2 ;
  wire \delay_counter_reg[12]_i_48_n_3 ;
  wire \delay_counter_reg[12]_i_48_n_4 ;
  wire \delay_counter_reg[12]_i_48_n_5 ;
  wire \delay_counter_reg[12]_i_48_n_6 ;
  wire \delay_counter_reg[12]_i_48_n_7 ;
  wire \delay_counter_reg[12]_i_53_n_0 ;
  wire \delay_counter_reg[12]_i_53_n_1 ;
  wire \delay_counter_reg[12]_i_53_n_2 ;
  wire \delay_counter_reg[12]_i_53_n_3 ;
  wire \delay_counter_reg[12]_i_53_n_4 ;
  wire \delay_counter_reg[12]_i_53_n_5 ;
  wire \delay_counter_reg[12]_i_53_n_6 ;
  wire \delay_counter_reg[12]_i_53_n_7 ;
  wire \delay_counter_reg[12]_i_62_n_0 ;
  wire \delay_counter_reg[12]_i_62_n_1 ;
  wire \delay_counter_reg[12]_i_62_n_2 ;
  wire \delay_counter_reg[12]_i_62_n_3 ;
  wire \delay_counter_reg[12]_i_62_n_4 ;
  wire \delay_counter_reg[12]_i_62_n_5 ;
  wire \delay_counter_reg[12]_i_62_n_6 ;
  wire \delay_counter_reg[12]_i_62_n_7 ;
  wire \delay_counter_reg[12]_i_67_n_0 ;
  wire \delay_counter_reg[12]_i_67_n_1 ;
  wire \delay_counter_reg[12]_i_67_n_2 ;
  wire \delay_counter_reg[12]_i_67_n_3 ;
  wire \delay_counter_reg[12]_i_67_n_4 ;
  wire \delay_counter_reg[12]_i_67_n_5 ;
  wire \delay_counter_reg[12]_i_67_n_6 ;
  wire \delay_counter_reg[12]_i_67_n_7 ;
  wire \delay_counter_reg[12]_i_6_n_3 ;
  wire \delay_counter_reg[12]_i_6_n_7 ;
  wire \delay_counter_reg[12]_i_72_n_0 ;
  wire \delay_counter_reg[12]_i_72_n_1 ;
  wire \delay_counter_reg[12]_i_72_n_2 ;
  wire \delay_counter_reg[12]_i_72_n_3 ;
  wire \delay_counter_reg[12]_i_72_n_4 ;
  wire \delay_counter_reg[12]_i_72_n_5 ;
  wire \delay_counter_reg[12]_i_72_n_6 ;
  wire \delay_counter_reg[12]_i_72_n_7 ;
  wire \delay_counter_reg[12]_i_77_n_0 ;
  wire \delay_counter_reg[12]_i_77_n_1 ;
  wire \delay_counter_reg[12]_i_77_n_2 ;
  wire \delay_counter_reg[12]_i_77_n_3 ;
  wire \delay_counter_reg[12]_i_77_n_4 ;
  wire \delay_counter_reg[12]_i_77_n_5 ;
  wire \delay_counter_reg[12]_i_77_n_6 ;
  wire \delay_counter_reg[12]_i_77_n_7 ;
  wire \delay_counter_reg[12]_i_7_n_3 ;
  wire \delay_counter_reg[12]_i_7_n_7 ;
  wire \delay_counter_reg[12]_i_82_n_0 ;
  wire \delay_counter_reg[12]_i_82_n_1 ;
  wire \delay_counter_reg[12]_i_82_n_2 ;
  wire \delay_counter_reg[12]_i_82_n_3 ;
  wire \delay_counter_reg[12]_i_82_n_4 ;
  wire \delay_counter_reg[12]_i_82_n_5 ;
  wire \delay_counter_reg[12]_i_82_n_6 ;
  wire \delay_counter_reg[12]_i_82_n_7 ;
  wire \delay_counter_reg[12]_i_87_n_0 ;
  wire \delay_counter_reg[12]_i_87_n_1 ;
  wire \delay_counter_reg[12]_i_87_n_2 ;
  wire \delay_counter_reg[12]_i_87_n_3 ;
  wire \delay_counter_reg[12]_i_87_n_4 ;
  wire \delay_counter_reg[12]_i_87_n_5 ;
  wire \delay_counter_reg[12]_i_87_n_6 ;
  wire \delay_counter_reg[12]_i_87_n_7 ;
  wire \delay_counter_reg[12]_i_8_n_3 ;
  wire \delay_counter_reg[12]_i_8_n_7 ;
  wire \delay_counter_reg[12]_i_92_n_0 ;
  wire \delay_counter_reg[12]_i_92_n_1 ;
  wire \delay_counter_reg[12]_i_92_n_2 ;
  wire \delay_counter_reg[12]_i_92_n_3 ;
  wire \delay_counter_reg[12]_i_92_n_4 ;
  wire \delay_counter_reg[12]_i_92_n_5 ;
  wire \delay_counter_reg[12]_i_92_n_6 ;
  wire \delay_counter_reg[12]_i_92_n_7 ;
  wire \delay_counter_reg[12]_i_97_n_0 ;
  wire \delay_counter_reg[12]_i_97_n_1 ;
  wire \delay_counter_reg[12]_i_97_n_2 ;
  wire \delay_counter_reg[12]_i_97_n_3 ;
  wire \delay_counter_reg[12]_i_97_n_4 ;
  wire \delay_counter_reg[12]_i_97_n_5 ;
  wire \delay_counter_reg[12]_i_97_n_6 ;
  wire \delay_counter_reg[12]_i_97_n_7 ;
  wire \delay_counter_reg[12]_i_9_n_3 ;
  wire \delay_counter_reg[12]_i_9_n_7 ;
  wire \delay_counter_reg[16]_i_102_n_0 ;
  wire \delay_counter_reg[16]_i_102_n_1 ;
  wire \delay_counter_reg[16]_i_102_n_2 ;
  wire \delay_counter_reg[16]_i_102_n_3 ;
  wire \delay_counter_reg[16]_i_102_n_4 ;
  wire \delay_counter_reg[16]_i_102_n_5 ;
  wire \delay_counter_reg[16]_i_102_n_6 ;
  wire \delay_counter_reg[16]_i_102_n_7 ;
  wire \delay_counter_reg[16]_i_107_n_0 ;
  wire \delay_counter_reg[16]_i_107_n_1 ;
  wire \delay_counter_reg[16]_i_107_n_2 ;
  wire \delay_counter_reg[16]_i_107_n_3 ;
  wire \delay_counter_reg[16]_i_107_n_4 ;
  wire \delay_counter_reg[16]_i_107_n_5 ;
  wire \delay_counter_reg[16]_i_107_n_6 ;
  wire \delay_counter_reg[16]_i_107_n_7 ;
  wire \delay_counter_reg[16]_i_10_n_0 ;
  wire \delay_counter_reg[16]_i_10_n_1 ;
  wire \delay_counter_reg[16]_i_10_n_2 ;
  wire \delay_counter_reg[16]_i_10_n_3 ;
  wire \delay_counter_reg[16]_i_10_n_4 ;
  wire \delay_counter_reg[16]_i_10_n_5 ;
  wire \delay_counter_reg[16]_i_10_n_6 ;
  wire \delay_counter_reg[16]_i_10_n_7 ;
  wire \delay_counter_reg[16]_i_112_n_0 ;
  wire \delay_counter_reg[16]_i_112_n_1 ;
  wire \delay_counter_reg[16]_i_112_n_2 ;
  wire \delay_counter_reg[16]_i_112_n_3 ;
  wire \delay_counter_reg[16]_i_112_n_4 ;
  wire \delay_counter_reg[16]_i_112_n_5 ;
  wire \delay_counter_reg[16]_i_112_n_6 ;
  wire \delay_counter_reg[16]_i_112_n_7 ;
  wire \delay_counter_reg[16]_i_117_n_0 ;
  wire \delay_counter_reg[16]_i_117_n_1 ;
  wire \delay_counter_reg[16]_i_117_n_2 ;
  wire \delay_counter_reg[16]_i_117_n_3 ;
  wire \delay_counter_reg[16]_i_117_n_4 ;
  wire \delay_counter_reg[16]_i_117_n_5 ;
  wire \delay_counter_reg[16]_i_117_n_6 ;
  wire \delay_counter_reg[16]_i_117_n_7 ;
  wire \delay_counter_reg[16]_i_11_n_0 ;
  wire \delay_counter_reg[16]_i_11_n_1 ;
  wire \delay_counter_reg[16]_i_11_n_2 ;
  wire \delay_counter_reg[16]_i_11_n_3 ;
  wire \delay_counter_reg[16]_i_11_n_4 ;
  wire \delay_counter_reg[16]_i_11_n_5 ;
  wire \delay_counter_reg[16]_i_11_n_6 ;
  wire \delay_counter_reg[16]_i_11_n_7 ;
  wire \delay_counter_reg[16]_i_122_n_0 ;
  wire \delay_counter_reg[16]_i_122_n_1 ;
  wire \delay_counter_reg[16]_i_122_n_2 ;
  wire \delay_counter_reg[16]_i_122_n_3 ;
  wire \delay_counter_reg[16]_i_122_n_4 ;
  wire \delay_counter_reg[16]_i_122_n_5 ;
  wire \delay_counter_reg[16]_i_122_n_6 ;
  wire \delay_counter_reg[16]_i_122_n_7 ;
  wire \delay_counter_reg[16]_i_127_n_0 ;
  wire \delay_counter_reg[16]_i_127_n_1 ;
  wire \delay_counter_reg[16]_i_127_n_2 ;
  wire \delay_counter_reg[16]_i_127_n_3 ;
  wire \delay_counter_reg[16]_i_127_n_4 ;
  wire \delay_counter_reg[16]_i_127_n_5 ;
  wire \delay_counter_reg[16]_i_127_n_6 ;
  wire \delay_counter_reg[16]_i_127_n_7 ;
  wire \delay_counter_reg[16]_i_132_n_0 ;
  wire \delay_counter_reg[16]_i_132_n_1 ;
  wire \delay_counter_reg[16]_i_132_n_2 ;
  wire \delay_counter_reg[16]_i_132_n_3 ;
  wire \delay_counter_reg[16]_i_132_n_4 ;
  wire \delay_counter_reg[16]_i_132_n_5 ;
  wire \delay_counter_reg[16]_i_132_n_6 ;
  wire \delay_counter_reg[16]_i_132_n_7 ;
  wire \delay_counter_reg[16]_i_145_n_0 ;
  wire \delay_counter_reg[16]_i_145_n_1 ;
  wire \delay_counter_reg[16]_i_145_n_2 ;
  wire \delay_counter_reg[16]_i_145_n_3 ;
  wire \delay_counter_reg[16]_i_145_n_4 ;
  wire \delay_counter_reg[16]_i_145_n_5 ;
  wire \delay_counter_reg[16]_i_145_n_6 ;
  wire \delay_counter_reg[16]_i_14_n_0 ;
  wire \delay_counter_reg[16]_i_14_n_1 ;
  wire \delay_counter_reg[16]_i_14_n_2 ;
  wire \delay_counter_reg[16]_i_14_n_3 ;
  wire \delay_counter_reg[16]_i_14_n_4 ;
  wire \delay_counter_reg[16]_i_14_n_5 ;
  wire \delay_counter_reg[16]_i_14_n_6 ;
  wire \delay_counter_reg[16]_i_14_n_7 ;
  wire \delay_counter_reg[16]_i_150_n_0 ;
  wire \delay_counter_reg[16]_i_150_n_1 ;
  wire \delay_counter_reg[16]_i_150_n_2 ;
  wire \delay_counter_reg[16]_i_150_n_3 ;
  wire \delay_counter_reg[16]_i_150_n_4 ;
  wire \delay_counter_reg[16]_i_150_n_5 ;
  wire \delay_counter_reg[16]_i_150_n_6 ;
  wire \delay_counter_reg[16]_i_150_n_7 ;
  wire \delay_counter_reg[16]_i_17_n_0 ;
  wire \delay_counter_reg[16]_i_17_n_1 ;
  wire \delay_counter_reg[16]_i_17_n_2 ;
  wire \delay_counter_reg[16]_i_17_n_3 ;
  wire \delay_counter_reg[16]_i_17_n_4 ;
  wire \delay_counter_reg[16]_i_17_n_5 ;
  wire \delay_counter_reg[16]_i_17_n_6 ;
  wire \delay_counter_reg[16]_i_17_n_7 ;
  wire \delay_counter_reg[16]_i_1_n_0 ;
  wire \delay_counter_reg[16]_i_1_n_1 ;
  wire \delay_counter_reg[16]_i_1_n_2 ;
  wire \delay_counter_reg[16]_i_1_n_3 ;
  wire \delay_counter_reg[16]_i_1_n_4 ;
  wire \delay_counter_reg[16]_i_1_n_5 ;
  wire \delay_counter_reg[16]_i_1_n_6 ;
  wire \delay_counter_reg[16]_i_1_n_7 ;
  wire \delay_counter_reg[16]_i_22_n_0 ;
  wire \delay_counter_reg[16]_i_22_n_1 ;
  wire \delay_counter_reg[16]_i_22_n_2 ;
  wire \delay_counter_reg[16]_i_22_n_3 ;
  wire \delay_counter_reg[16]_i_22_n_4 ;
  wire \delay_counter_reg[16]_i_22_n_5 ;
  wire \delay_counter_reg[16]_i_22_n_6 ;
  wire \delay_counter_reg[16]_i_22_n_7 ;
  wire \delay_counter_reg[16]_i_23_n_0 ;
  wire \delay_counter_reg[16]_i_23_n_1 ;
  wire \delay_counter_reg[16]_i_23_n_2 ;
  wire \delay_counter_reg[16]_i_23_n_3 ;
  wire \delay_counter_reg[16]_i_23_n_4 ;
  wire \delay_counter_reg[16]_i_23_n_5 ;
  wire \delay_counter_reg[16]_i_23_n_6 ;
  wire \delay_counter_reg[16]_i_23_n_7 ;
  wire \delay_counter_reg[16]_i_28_n_0 ;
  wire \delay_counter_reg[16]_i_28_n_1 ;
  wire \delay_counter_reg[16]_i_28_n_2 ;
  wire \delay_counter_reg[16]_i_28_n_3 ;
  wire \delay_counter_reg[16]_i_28_n_4 ;
  wire \delay_counter_reg[16]_i_28_n_5 ;
  wire \delay_counter_reg[16]_i_28_n_6 ;
  wire \delay_counter_reg[16]_i_28_n_7 ;
  wire \delay_counter_reg[16]_i_33_n_0 ;
  wire \delay_counter_reg[16]_i_33_n_1 ;
  wire \delay_counter_reg[16]_i_33_n_2 ;
  wire \delay_counter_reg[16]_i_33_n_3 ;
  wire \delay_counter_reg[16]_i_33_n_4 ;
  wire \delay_counter_reg[16]_i_33_n_5 ;
  wire \delay_counter_reg[16]_i_33_n_6 ;
  wire \delay_counter_reg[16]_i_33_n_7 ;
  wire \delay_counter_reg[16]_i_42_n_0 ;
  wire \delay_counter_reg[16]_i_42_n_1 ;
  wire \delay_counter_reg[16]_i_42_n_2 ;
  wire \delay_counter_reg[16]_i_42_n_3 ;
  wire \delay_counter_reg[16]_i_42_n_4 ;
  wire \delay_counter_reg[16]_i_42_n_5 ;
  wire \delay_counter_reg[16]_i_42_n_6 ;
  wire \delay_counter_reg[16]_i_42_n_7 ;
  wire \delay_counter_reg[16]_i_43_n_0 ;
  wire \delay_counter_reg[16]_i_43_n_1 ;
  wire \delay_counter_reg[16]_i_43_n_2 ;
  wire \delay_counter_reg[16]_i_43_n_3 ;
  wire \delay_counter_reg[16]_i_43_n_4 ;
  wire \delay_counter_reg[16]_i_43_n_5 ;
  wire \delay_counter_reg[16]_i_43_n_6 ;
  wire \delay_counter_reg[16]_i_43_n_7 ;
  wire \delay_counter_reg[16]_i_48_n_0 ;
  wire \delay_counter_reg[16]_i_48_n_1 ;
  wire \delay_counter_reg[16]_i_48_n_2 ;
  wire \delay_counter_reg[16]_i_48_n_3 ;
  wire \delay_counter_reg[16]_i_48_n_4 ;
  wire \delay_counter_reg[16]_i_48_n_5 ;
  wire \delay_counter_reg[16]_i_48_n_6 ;
  wire \delay_counter_reg[16]_i_48_n_7 ;
  wire \delay_counter_reg[16]_i_53_n_0 ;
  wire \delay_counter_reg[16]_i_53_n_1 ;
  wire \delay_counter_reg[16]_i_53_n_2 ;
  wire \delay_counter_reg[16]_i_53_n_3 ;
  wire \delay_counter_reg[16]_i_53_n_4 ;
  wire \delay_counter_reg[16]_i_53_n_5 ;
  wire \delay_counter_reg[16]_i_53_n_6 ;
  wire \delay_counter_reg[16]_i_53_n_7 ;
  wire \delay_counter_reg[16]_i_62_n_0 ;
  wire \delay_counter_reg[16]_i_62_n_1 ;
  wire \delay_counter_reg[16]_i_62_n_2 ;
  wire \delay_counter_reg[16]_i_62_n_3 ;
  wire \delay_counter_reg[16]_i_62_n_4 ;
  wire \delay_counter_reg[16]_i_62_n_5 ;
  wire \delay_counter_reg[16]_i_62_n_6 ;
  wire \delay_counter_reg[16]_i_62_n_7 ;
  wire \delay_counter_reg[16]_i_67_n_0 ;
  wire \delay_counter_reg[16]_i_67_n_1 ;
  wire \delay_counter_reg[16]_i_67_n_2 ;
  wire \delay_counter_reg[16]_i_67_n_3 ;
  wire \delay_counter_reg[16]_i_67_n_4 ;
  wire \delay_counter_reg[16]_i_67_n_5 ;
  wire \delay_counter_reg[16]_i_67_n_6 ;
  wire \delay_counter_reg[16]_i_67_n_7 ;
  wire \delay_counter_reg[16]_i_6_n_3 ;
  wire \delay_counter_reg[16]_i_6_n_7 ;
  wire \delay_counter_reg[16]_i_72_n_0 ;
  wire \delay_counter_reg[16]_i_72_n_1 ;
  wire \delay_counter_reg[16]_i_72_n_2 ;
  wire \delay_counter_reg[16]_i_72_n_3 ;
  wire \delay_counter_reg[16]_i_72_n_4 ;
  wire \delay_counter_reg[16]_i_72_n_5 ;
  wire \delay_counter_reg[16]_i_72_n_6 ;
  wire \delay_counter_reg[16]_i_72_n_7 ;
  wire \delay_counter_reg[16]_i_77_n_0 ;
  wire \delay_counter_reg[16]_i_77_n_1 ;
  wire \delay_counter_reg[16]_i_77_n_2 ;
  wire \delay_counter_reg[16]_i_77_n_3 ;
  wire \delay_counter_reg[16]_i_77_n_4 ;
  wire \delay_counter_reg[16]_i_77_n_5 ;
  wire \delay_counter_reg[16]_i_77_n_6 ;
  wire \delay_counter_reg[16]_i_77_n_7 ;
  wire \delay_counter_reg[16]_i_7_n_3 ;
  wire \delay_counter_reg[16]_i_7_n_7 ;
  wire \delay_counter_reg[16]_i_82_n_0 ;
  wire \delay_counter_reg[16]_i_82_n_1 ;
  wire \delay_counter_reg[16]_i_82_n_2 ;
  wire \delay_counter_reg[16]_i_82_n_3 ;
  wire \delay_counter_reg[16]_i_82_n_4 ;
  wire \delay_counter_reg[16]_i_82_n_5 ;
  wire \delay_counter_reg[16]_i_82_n_6 ;
  wire \delay_counter_reg[16]_i_82_n_7 ;
  wire \delay_counter_reg[16]_i_87_n_0 ;
  wire \delay_counter_reg[16]_i_87_n_1 ;
  wire \delay_counter_reg[16]_i_87_n_2 ;
  wire \delay_counter_reg[16]_i_87_n_3 ;
  wire \delay_counter_reg[16]_i_87_n_4 ;
  wire \delay_counter_reg[16]_i_87_n_5 ;
  wire \delay_counter_reg[16]_i_87_n_6 ;
  wire \delay_counter_reg[16]_i_87_n_7 ;
  wire \delay_counter_reg[16]_i_8_n_3 ;
  wire \delay_counter_reg[16]_i_8_n_7 ;
  wire \delay_counter_reg[16]_i_92_n_0 ;
  wire \delay_counter_reg[16]_i_92_n_1 ;
  wire \delay_counter_reg[16]_i_92_n_2 ;
  wire \delay_counter_reg[16]_i_92_n_3 ;
  wire \delay_counter_reg[16]_i_92_n_4 ;
  wire \delay_counter_reg[16]_i_92_n_5 ;
  wire \delay_counter_reg[16]_i_92_n_6 ;
  wire \delay_counter_reg[16]_i_92_n_7 ;
  wire \delay_counter_reg[16]_i_97_n_0 ;
  wire \delay_counter_reg[16]_i_97_n_1 ;
  wire \delay_counter_reg[16]_i_97_n_2 ;
  wire \delay_counter_reg[16]_i_97_n_3 ;
  wire \delay_counter_reg[16]_i_97_n_4 ;
  wire \delay_counter_reg[16]_i_97_n_5 ;
  wire \delay_counter_reg[16]_i_97_n_6 ;
  wire \delay_counter_reg[16]_i_97_n_7 ;
  wire \delay_counter_reg[16]_i_9_n_3 ;
  wire \delay_counter_reg[16]_i_9_n_7 ;
  wire \delay_counter_reg[20]_i_10_n_0 ;
  wire \delay_counter_reg[20]_i_10_n_1 ;
  wire \delay_counter_reg[20]_i_10_n_2 ;
  wire \delay_counter_reg[20]_i_10_n_3 ;
  wire \delay_counter_reg[20]_i_10_n_4 ;
  wire \delay_counter_reg[20]_i_10_n_5 ;
  wire \delay_counter_reg[20]_i_10_n_6 ;
  wire \delay_counter_reg[20]_i_10_n_7 ;
  wire \delay_counter_reg[20]_i_11_n_0 ;
  wire \delay_counter_reg[20]_i_11_n_1 ;
  wire \delay_counter_reg[20]_i_11_n_2 ;
  wire \delay_counter_reg[20]_i_11_n_3 ;
  wire \delay_counter_reg[20]_i_11_n_4 ;
  wire \delay_counter_reg[20]_i_11_n_5 ;
  wire \delay_counter_reg[20]_i_11_n_6 ;
  wire \delay_counter_reg[20]_i_11_n_7 ;
  wire \delay_counter_reg[20]_i_14_n_0 ;
  wire \delay_counter_reg[20]_i_14_n_1 ;
  wire \delay_counter_reg[20]_i_14_n_2 ;
  wire \delay_counter_reg[20]_i_14_n_3 ;
  wire \delay_counter_reg[20]_i_14_n_4 ;
  wire \delay_counter_reg[20]_i_14_n_5 ;
  wire \delay_counter_reg[20]_i_14_n_6 ;
  wire \delay_counter_reg[20]_i_14_n_7 ;
  wire \delay_counter_reg[20]_i_17_n_0 ;
  wire \delay_counter_reg[20]_i_17_n_1 ;
  wire \delay_counter_reg[20]_i_17_n_2 ;
  wire \delay_counter_reg[20]_i_17_n_3 ;
  wire \delay_counter_reg[20]_i_17_n_4 ;
  wire \delay_counter_reg[20]_i_17_n_5 ;
  wire \delay_counter_reg[20]_i_17_n_6 ;
  wire \delay_counter_reg[20]_i_17_n_7 ;
  wire \delay_counter_reg[20]_i_1_n_0 ;
  wire \delay_counter_reg[20]_i_1_n_1 ;
  wire \delay_counter_reg[20]_i_1_n_2 ;
  wire \delay_counter_reg[20]_i_1_n_3 ;
  wire \delay_counter_reg[20]_i_1_n_4 ;
  wire \delay_counter_reg[20]_i_1_n_5 ;
  wire \delay_counter_reg[20]_i_1_n_6 ;
  wire \delay_counter_reg[20]_i_1_n_7 ;
  wire \delay_counter_reg[20]_i_22_n_0 ;
  wire \delay_counter_reg[20]_i_22_n_1 ;
  wire \delay_counter_reg[20]_i_22_n_2 ;
  wire \delay_counter_reg[20]_i_22_n_3 ;
  wire \delay_counter_reg[20]_i_22_n_4 ;
  wire \delay_counter_reg[20]_i_22_n_5 ;
  wire \delay_counter_reg[20]_i_22_n_6 ;
  wire \delay_counter_reg[20]_i_22_n_7 ;
  wire \delay_counter_reg[20]_i_23_n_0 ;
  wire \delay_counter_reg[20]_i_23_n_1 ;
  wire \delay_counter_reg[20]_i_23_n_2 ;
  wire \delay_counter_reg[20]_i_23_n_3 ;
  wire \delay_counter_reg[20]_i_23_n_4 ;
  wire \delay_counter_reg[20]_i_23_n_5 ;
  wire \delay_counter_reg[20]_i_23_n_6 ;
  wire \delay_counter_reg[20]_i_23_n_7 ;
  wire \delay_counter_reg[20]_i_28_n_0 ;
  wire \delay_counter_reg[20]_i_28_n_1 ;
  wire \delay_counter_reg[20]_i_28_n_2 ;
  wire \delay_counter_reg[20]_i_28_n_3 ;
  wire \delay_counter_reg[20]_i_28_n_4 ;
  wire \delay_counter_reg[20]_i_28_n_5 ;
  wire \delay_counter_reg[20]_i_28_n_6 ;
  wire \delay_counter_reg[20]_i_28_n_7 ;
  wire \delay_counter_reg[20]_i_33_n_0 ;
  wire \delay_counter_reg[20]_i_33_n_1 ;
  wire \delay_counter_reg[20]_i_33_n_2 ;
  wire \delay_counter_reg[20]_i_33_n_3 ;
  wire \delay_counter_reg[20]_i_33_n_4 ;
  wire \delay_counter_reg[20]_i_33_n_5 ;
  wire \delay_counter_reg[20]_i_33_n_6 ;
  wire \delay_counter_reg[20]_i_33_n_7 ;
  wire \delay_counter_reg[20]_i_42_n_0 ;
  wire \delay_counter_reg[20]_i_42_n_1 ;
  wire \delay_counter_reg[20]_i_42_n_2 ;
  wire \delay_counter_reg[20]_i_42_n_3 ;
  wire \delay_counter_reg[20]_i_42_n_4 ;
  wire \delay_counter_reg[20]_i_42_n_5 ;
  wire \delay_counter_reg[20]_i_42_n_6 ;
  wire \delay_counter_reg[20]_i_42_n_7 ;
  wire \delay_counter_reg[20]_i_43_n_0 ;
  wire \delay_counter_reg[20]_i_43_n_1 ;
  wire \delay_counter_reg[20]_i_43_n_2 ;
  wire \delay_counter_reg[20]_i_43_n_3 ;
  wire \delay_counter_reg[20]_i_43_n_4 ;
  wire \delay_counter_reg[20]_i_43_n_5 ;
  wire \delay_counter_reg[20]_i_43_n_6 ;
  wire \delay_counter_reg[20]_i_43_n_7 ;
  wire \delay_counter_reg[20]_i_48_n_0 ;
  wire \delay_counter_reg[20]_i_48_n_1 ;
  wire \delay_counter_reg[20]_i_48_n_2 ;
  wire \delay_counter_reg[20]_i_48_n_3 ;
  wire \delay_counter_reg[20]_i_48_n_4 ;
  wire \delay_counter_reg[20]_i_48_n_5 ;
  wire \delay_counter_reg[20]_i_48_n_6 ;
  wire \delay_counter_reg[20]_i_48_n_7 ;
  wire \delay_counter_reg[20]_i_65_n_0 ;
  wire \delay_counter_reg[20]_i_65_n_1 ;
  wire \delay_counter_reg[20]_i_65_n_2 ;
  wire \delay_counter_reg[20]_i_65_n_3 ;
  wire \delay_counter_reg[20]_i_65_n_4 ;
  wire \delay_counter_reg[20]_i_65_n_5 ;
  wire \delay_counter_reg[20]_i_65_n_6 ;
  wire \delay_counter_reg[20]_i_65_n_7 ;
  wire \delay_counter_reg[20]_i_6_n_3 ;
  wire \delay_counter_reg[20]_i_6_n_7 ;
  wire \delay_counter_reg[20]_i_70_n_0 ;
  wire \delay_counter_reg[20]_i_70_n_1 ;
  wire \delay_counter_reg[20]_i_70_n_2 ;
  wire \delay_counter_reg[20]_i_70_n_3 ;
  wire \delay_counter_reg[20]_i_70_n_4 ;
  wire \delay_counter_reg[20]_i_70_n_5 ;
  wire \delay_counter_reg[20]_i_70_n_6 ;
  wire \delay_counter_reg[20]_i_70_n_7 ;
  wire \delay_counter_reg[20]_i_7_n_3 ;
  wire \delay_counter_reg[20]_i_7_n_7 ;
  wire \delay_counter_reg[20]_i_83_n_0 ;
  wire \delay_counter_reg[20]_i_83_n_1 ;
  wire \delay_counter_reg[20]_i_83_n_2 ;
  wire \delay_counter_reg[20]_i_83_n_3 ;
  wire \delay_counter_reg[20]_i_83_n_4 ;
  wire \delay_counter_reg[20]_i_83_n_5 ;
  wire \delay_counter_reg[20]_i_83_n_6 ;
  wire \delay_counter_reg[20]_i_83_n_7 ;
  wire \delay_counter_reg[20]_i_8_n_3 ;
  wire \delay_counter_reg[20]_i_8_n_7 ;
  wire \delay_counter_reg[20]_i_9_n_3 ;
  wire \delay_counter_reg[20]_i_9_n_7 ;
  wire \delay_counter_reg[24]_i_1_n_0 ;
  wire \delay_counter_reg[24]_i_1_n_1 ;
  wire \delay_counter_reg[24]_i_1_n_2 ;
  wire \delay_counter_reg[24]_i_1_n_3 ;
  wire \delay_counter_reg[24]_i_1_n_4 ;
  wire \delay_counter_reg[24]_i_1_n_5 ;
  wire \delay_counter_reg[24]_i_1_n_6 ;
  wire \delay_counter_reg[24]_i_1_n_7 ;
  wire \delay_counter_reg[24]_i_7_n_3 ;
  wire \delay_counter_reg[24]_i_7_n_7 ;
  wire \delay_counter_reg[24]_i_8_n_0 ;
  wire \delay_counter_reg[24]_i_8_n_1 ;
  wire \delay_counter_reg[24]_i_8_n_2 ;
  wire \delay_counter_reg[24]_i_8_n_3 ;
  wire \delay_counter_reg[24]_i_8_n_4 ;
  wire \delay_counter_reg[24]_i_8_n_5 ;
  wire \delay_counter_reg[24]_i_8_n_6 ;
  wire \delay_counter_reg[24]_i_8_n_7 ;
  wire \delay_counter_reg[28]_i_1_n_1 ;
  wire \delay_counter_reg[28]_i_1_n_2 ;
  wire \delay_counter_reg[28]_i_1_n_3 ;
  wire \delay_counter_reg[28]_i_1_n_4 ;
  wire \delay_counter_reg[28]_i_1_n_5 ;
  wire \delay_counter_reg[28]_i_1_n_6 ;
  wire \delay_counter_reg[28]_i_1_n_7 ;
  wire \delay_counter_reg[4]_i_102_n_0 ;
  wire \delay_counter_reg[4]_i_102_n_1 ;
  wire \delay_counter_reg[4]_i_102_n_2 ;
  wire \delay_counter_reg[4]_i_102_n_3 ;
  wire \delay_counter_reg[4]_i_102_n_4 ;
  wire \delay_counter_reg[4]_i_102_n_5 ;
  wire \delay_counter_reg[4]_i_102_n_6 ;
  wire \delay_counter_reg[4]_i_102_n_7 ;
  wire \delay_counter_reg[4]_i_107_n_0 ;
  wire \delay_counter_reg[4]_i_107_n_1 ;
  wire \delay_counter_reg[4]_i_107_n_2 ;
  wire \delay_counter_reg[4]_i_107_n_3 ;
  wire \delay_counter_reg[4]_i_107_n_4 ;
  wire \delay_counter_reg[4]_i_107_n_5 ;
  wire \delay_counter_reg[4]_i_107_n_6 ;
  wire \delay_counter_reg[4]_i_107_n_7 ;
  wire \delay_counter_reg[4]_i_10_n_0 ;
  wire \delay_counter_reg[4]_i_10_n_1 ;
  wire \delay_counter_reg[4]_i_10_n_2 ;
  wire \delay_counter_reg[4]_i_10_n_3 ;
  wire \delay_counter_reg[4]_i_10_n_4 ;
  wire \delay_counter_reg[4]_i_10_n_5 ;
  wire \delay_counter_reg[4]_i_10_n_6 ;
  wire \delay_counter_reg[4]_i_10_n_7 ;
  wire \delay_counter_reg[4]_i_112_n_0 ;
  wire \delay_counter_reg[4]_i_112_n_1 ;
  wire \delay_counter_reg[4]_i_112_n_2 ;
  wire \delay_counter_reg[4]_i_112_n_3 ;
  wire \delay_counter_reg[4]_i_112_n_4 ;
  wire \delay_counter_reg[4]_i_112_n_5 ;
  wire \delay_counter_reg[4]_i_112_n_6 ;
  wire \delay_counter_reg[4]_i_112_n_7 ;
  wire \delay_counter_reg[4]_i_117_n_0 ;
  wire \delay_counter_reg[4]_i_117_n_1 ;
  wire \delay_counter_reg[4]_i_117_n_2 ;
  wire \delay_counter_reg[4]_i_117_n_3 ;
  wire \delay_counter_reg[4]_i_117_n_4 ;
  wire \delay_counter_reg[4]_i_117_n_5 ;
  wire \delay_counter_reg[4]_i_117_n_6 ;
  wire \delay_counter_reg[4]_i_117_n_7 ;
  wire \delay_counter_reg[4]_i_11_n_0 ;
  wire \delay_counter_reg[4]_i_11_n_1 ;
  wire \delay_counter_reg[4]_i_11_n_2 ;
  wire \delay_counter_reg[4]_i_11_n_3 ;
  wire \delay_counter_reg[4]_i_11_n_4 ;
  wire \delay_counter_reg[4]_i_11_n_5 ;
  wire \delay_counter_reg[4]_i_11_n_6 ;
  wire \delay_counter_reg[4]_i_11_n_7 ;
  wire \delay_counter_reg[4]_i_122_n_0 ;
  wire \delay_counter_reg[4]_i_122_n_1 ;
  wire \delay_counter_reg[4]_i_122_n_2 ;
  wire \delay_counter_reg[4]_i_122_n_3 ;
  wire \delay_counter_reg[4]_i_122_n_4 ;
  wire \delay_counter_reg[4]_i_122_n_5 ;
  wire \delay_counter_reg[4]_i_122_n_6 ;
  wire \delay_counter_reg[4]_i_122_n_7 ;
  wire \delay_counter_reg[4]_i_127_n_0 ;
  wire \delay_counter_reg[4]_i_127_n_1 ;
  wire \delay_counter_reg[4]_i_127_n_2 ;
  wire \delay_counter_reg[4]_i_127_n_3 ;
  wire \delay_counter_reg[4]_i_127_n_4 ;
  wire \delay_counter_reg[4]_i_127_n_5 ;
  wire \delay_counter_reg[4]_i_127_n_6 ;
  wire \delay_counter_reg[4]_i_127_n_7 ;
  wire \delay_counter_reg[4]_i_132_n_0 ;
  wire \delay_counter_reg[4]_i_132_n_1 ;
  wire \delay_counter_reg[4]_i_132_n_2 ;
  wire \delay_counter_reg[4]_i_132_n_3 ;
  wire \delay_counter_reg[4]_i_132_n_4 ;
  wire \delay_counter_reg[4]_i_132_n_5 ;
  wire \delay_counter_reg[4]_i_132_n_6 ;
  wire \delay_counter_reg[4]_i_132_n_7 ;
  wire \delay_counter_reg[4]_i_137_n_0 ;
  wire \delay_counter_reg[4]_i_137_n_1 ;
  wire \delay_counter_reg[4]_i_137_n_2 ;
  wire \delay_counter_reg[4]_i_137_n_3 ;
  wire \delay_counter_reg[4]_i_137_n_4 ;
  wire \delay_counter_reg[4]_i_137_n_5 ;
  wire \delay_counter_reg[4]_i_137_n_6 ;
  wire \delay_counter_reg[4]_i_137_n_7 ;
  wire \delay_counter_reg[4]_i_142_n_0 ;
  wire \delay_counter_reg[4]_i_142_n_1 ;
  wire \delay_counter_reg[4]_i_142_n_2 ;
  wire \delay_counter_reg[4]_i_142_n_3 ;
  wire \delay_counter_reg[4]_i_142_n_4 ;
  wire \delay_counter_reg[4]_i_142_n_5 ;
  wire \delay_counter_reg[4]_i_142_n_6 ;
  wire \delay_counter_reg[4]_i_147_n_0 ;
  wire \delay_counter_reg[4]_i_147_n_1 ;
  wire \delay_counter_reg[4]_i_147_n_2 ;
  wire \delay_counter_reg[4]_i_147_n_3 ;
  wire \delay_counter_reg[4]_i_147_n_4 ;
  wire \delay_counter_reg[4]_i_147_n_5 ;
  wire \delay_counter_reg[4]_i_147_n_6 ;
  wire \delay_counter_reg[4]_i_14_n_0 ;
  wire \delay_counter_reg[4]_i_14_n_1 ;
  wire \delay_counter_reg[4]_i_14_n_2 ;
  wire \delay_counter_reg[4]_i_14_n_3 ;
  wire \delay_counter_reg[4]_i_14_n_4 ;
  wire \delay_counter_reg[4]_i_14_n_5 ;
  wire \delay_counter_reg[4]_i_14_n_6 ;
  wire \delay_counter_reg[4]_i_14_n_7 ;
  wire \delay_counter_reg[4]_i_152_n_0 ;
  wire \delay_counter_reg[4]_i_152_n_1 ;
  wire \delay_counter_reg[4]_i_152_n_2 ;
  wire \delay_counter_reg[4]_i_152_n_3 ;
  wire \delay_counter_reg[4]_i_152_n_4 ;
  wire \delay_counter_reg[4]_i_152_n_5 ;
  wire \delay_counter_reg[4]_i_152_n_6 ;
  wire \delay_counter_reg[4]_i_157_n_0 ;
  wire \delay_counter_reg[4]_i_157_n_1 ;
  wire \delay_counter_reg[4]_i_157_n_2 ;
  wire \delay_counter_reg[4]_i_157_n_3 ;
  wire \delay_counter_reg[4]_i_157_n_4 ;
  wire \delay_counter_reg[4]_i_157_n_5 ;
  wire \delay_counter_reg[4]_i_157_n_6 ;
  wire \delay_counter_reg[4]_i_17_n_0 ;
  wire \delay_counter_reg[4]_i_17_n_1 ;
  wire \delay_counter_reg[4]_i_17_n_2 ;
  wire \delay_counter_reg[4]_i_17_n_3 ;
  wire \delay_counter_reg[4]_i_17_n_4 ;
  wire \delay_counter_reg[4]_i_17_n_5 ;
  wire \delay_counter_reg[4]_i_17_n_6 ;
  wire \delay_counter_reg[4]_i_17_n_7 ;
  wire \delay_counter_reg[4]_i_1_n_0 ;
  wire \delay_counter_reg[4]_i_1_n_1 ;
  wire \delay_counter_reg[4]_i_1_n_2 ;
  wire \delay_counter_reg[4]_i_1_n_3 ;
  wire \delay_counter_reg[4]_i_1_n_4 ;
  wire \delay_counter_reg[4]_i_1_n_5 ;
  wire \delay_counter_reg[4]_i_1_n_6 ;
  wire \delay_counter_reg[4]_i_1_n_7 ;
  wire \delay_counter_reg[4]_i_22_n_0 ;
  wire \delay_counter_reg[4]_i_22_n_1 ;
  wire \delay_counter_reg[4]_i_22_n_2 ;
  wire \delay_counter_reg[4]_i_22_n_3 ;
  wire \delay_counter_reg[4]_i_22_n_4 ;
  wire \delay_counter_reg[4]_i_22_n_5 ;
  wire \delay_counter_reg[4]_i_22_n_6 ;
  wire \delay_counter_reg[4]_i_22_n_7 ;
  wire \delay_counter_reg[4]_i_23_n_0 ;
  wire \delay_counter_reg[4]_i_23_n_1 ;
  wire \delay_counter_reg[4]_i_23_n_2 ;
  wire \delay_counter_reg[4]_i_23_n_3 ;
  wire \delay_counter_reg[4]_i_23_n_4 ;
  wire \delay_counter_reg[4]_i_23_n_5 ;
  wire \delay_counter_reg[4]_i_23_n_6 ;
  wire \delay_counter_reg[4]_i_23_n_7 ;
  wire \delay_counter_reg[4]_i_28_n_0 ;
  wire \delay_counter_reg[4]_i_28_n_1 ;
  wire \delay_counter_reg[4]_i_28_n_2 ;
  wire \delay_counter_reg[4]_i_28_n_3 ;
  wire \delay_counter_reg[4]_i_28_n_4 ;
  wire \delay_counter_reg[4]_i_28_n_5 ;
  wire \delay_counter_reg[4]_i_28_n_6 ;
  wire \delay_counter_reg[4]_i_28_n_7 ;
  wire \delay_counter_reg[4]_i_33_n_0 ;
  wire \delay_counter_reg[4]_i_33_n_1 ;
  wire \delay_counter_reg[4]_i_33_n_2 ;
  wire \delay_counter_reg[4]_i_33_n_3 ;
  wire \delay_counter_reg[4]_i_33_n_4 ;
  wire \delay_counter_reg[4]_i_33_n_5 ;
  wire \delay_counter_reg[4]_i_33_n_6 ;
  wire \delay_counter_reg[4]_i_33_n_7 ;
  wire \delay_counter_reg[4]_i_42_n_0 ;
  wire \delay_counter_reg[4]_i_42_n_1 ;
  wire \delay_counter_reg[4]_i_42_n_2 ;
  wire \delay_counter_reg[4]_i_42_n_3 ;
  wire \delay_counter_reg[4]_i_42_n_4 ;
  wire \delay_counter_reg[4]_i_42_n_5 ;
  wire \delay_counter_reg[4]_i_42_n_6 ;
  wire \delay_counter_reg[4]_i_42_n_7 ;
  wire \delay_counter_reg[4]_i_43_n_0 ;
  wire \delay_counter_reg[4]_i_43_n_1 ;
  wire \delay_counter_reg[4]_i_43_n_2 ;
  wire \delay_counter_reg[4]_i_43_n_3 ;
  wire \delay_counter_reg[4]_i_43_n_4 ;
  wire \delay_counter_reg[4]_i_43_n_5 ;
  wire \delay_counter_reg[4]_i_43_n_6 ;
  wire \delay_counter_reg[4]_i_43_n_7 ;
  wire \delay_counter_reg[4]_i_48_n_0 ;
  wire \delay_counter_reg[4]_i_48_n_1 ;
  wire \delay_counter_reg[4]_i_48_n_2 ;
  wire \delay_counter_reg[4]_i_48_n_3 ;
  wire \delay_counter_reg[4]_i_48_n_4 ;
  wire \delay_counter_reg[4]_i_48_n_5 ;
  wire \delay_counter_reg[4]_i_48_n_6 ;
  wire \delay_counter_reg[4]_i_48_n_7 ;
  wire \delay_counter_reg[4]_i_53_n_0 ;
  wire \delay_counter_reg[4]_i_53_n_1 ;
  wire \delay_counter_reg[4]_i_53_n_2 ;
  wire \delay_counter_reg[4]_i_53_n_3 ;
  wire \delay_counter_reg[4]_i_53_n_4 ;
  wire \delay_counter_reg[4]_i_53_n_5 ;
  wire \delay_counter_reg[4]_i_53_n_6 ;
  wire \delay_counter_reg[4]_i_53_n_7 ;
  wire \delay_counter_reg[4]_i_62_n_0 ;
  wire \delay_counter_reg[4]_i_62_n_1 ;
  wire \delay_counter_reg[4]_i_62_n_2 ;
  wire \delay_counter_reg[4]_i_62_n_3 ;
  wire \delay_counter_reg[4]_i_62_n_4 ;
  wire \delay_counter_reg[4]_i_62_n_5 ;
  wire \delay_counter_reg[4]_i_62_n_6 ;
  wire \delay_counter_reg[4]_i_62_n_7 ;
  wire \delay_counter_reg[4]_i_67_n_0 ;
  wire \delay_counter_reg[4]_i_67_n_1 ;
  wire \delay_counter_reg[4]_i_67_n_2 ;
  wire \delay_counter_reg[4]_i_67_n_3 ;
  wire \delay_counter_reg[4]_i_67_n_4 ;
  wire \delay_counter_reg[4]_i_67_n_5 ;
  wire \delay_counter_reg[4]_i_67_n_6 ;
  wire \delay_counter_reg[4]_i_67_n_7 ;
  wire \delay_counter_reg[4]_i_6_n_3 ;
  wire \delay_counter_reg[4]_i_6_n_7 ;
  wire \delay_counter_reg[4]_i_72_n_0 ;
  wire \delay_counter_reg[4]_i_72_n_1 ;
  wire \delay_counter_reg[4]_i_72_n_2 ;
  wire \delay_counter_reg[4]_i_72_n_3 ;
  wire \delay_counter_reg[4]_i_72_n_4 ;
  wire \delay_counter_reg[4]_i_72_n_5 ;
  wire \delay_counter_reg[4]_i_72_n_6 ;
  wire \delay_counter_reg[4]_i_72_n_7 ;
  wire \delay_counter_reg[4]_i_77_n_0 ;
  wire \delay_counter_reg[4]_i_77_n_1 ;
  wire \delay_counter_reg[4]_i_77_n_2 ;
  wire \delay_counter_reg[4]_i_77_n_3 ;
  wire \delay_counter_reg[4]_i_77_n_4 ;
  wire \delay_counter_reg[4]_i_77_n_5 ;
  wire \delay_counter_reg[4]_i_77_n_6 ;
  wire \delay_counter_reg[4]_i_77_n_7 ;
  wire \delay_counter_reg[4]_i_7_n_3 ;
  wire \delay_counter_reg[4]_i_7_n_7 ;
  wire \delay_counter_reg[4]_i_82_n_0 ;
  wire \delay_counter_reg[4]_i_82_n_1 ;
  wire \delay_counter_reg[4]_i_82_n_2 ;
  wire \delay_counter_reg[4]_i_82_n_3 ;
  wire \delay_counter_reg[4]_i_82_n_4 ;
  wire \delay_counter_reg[4]_i_82_n_5 ;
  wire \delay_counter_reg[4]_i_82_n_6 ;
  wire \delay_counter_reg[4]_i_82_n_7 ;
  wire \delay_counter_reg[4]_i_87_n_0 ;
  wire \delay_counter_reg[4]_i_87_n_1 ;
  wire \delay_counter_reg[4]_i_87_n_2 ;
  wire \delay_counter_reg[4]_i_87_n_3 ;
  wire \delay_counter_reg[4]_i_87_n_4 ;
  wire \delay_counter_reg[4]_i_87_n_5 ;
  wire \delay_counter_reg[4]_i_87_n_6 ;
  wire \delay_counter_reg[4]_i_87_n_7 ;
  wire \delay_counter_reg[4]_i_8_n_3 ;
  wire \delay_counter_reg[4]_i_8_n_7 ;
  wire \delay_counter_reg[4]_i_92_n_0 ;
  wire \delay_counter_reg[4]_i_92_n_1 ;
  wire \delay_counter_reg[4]_i_92_n_2 ;
  wire \delay_counter_reg[4]_i_92_n_3 ;
  wire \delay_counter_reg[4]_i_92_n_4 ;
  wire \delay_counter_reg[4]_i_92_n_5 ;
  wire \delay_counter_reg[4]_i_92_n_6 ;
  wire \delay_counter_reg[4]_i_92_n_7 ;
  wire \delay_counter_reg[4]_i_97_n_0 ;
  wire \delay_counter_reg[4]_i_97_n_1 ;
  wire \delay_counter_reg[4]_i_97_n_2 ;
  wire \delay_counter_reg[4]_i_97_n_3 ;
  wire \delay_counter_reg[4]_i_97_n_4 ;
  wire \delay_counter_reg[4]_i_97_n_5 ;
  wire \delay_counter_reg[4]_i_97_n_6 ;
  wire \delay_counter_reg[4]_i_97_n_7 ;
  wire \delay_counter_reg[4]_i_9_n_3 ;
  wire \delay_counter_reg[4]_i_9_n_7 ;
  wire \delay_counter_reg[8]_i_102_n_0 ;
  wire \delay_counter_reg[8]_i_102_n_1 ;
  wire \delay_counter_reg[8]_i_102_n_2 ;
  wire \delay_counter_reg[8]_i_102_n_3 ;
  wire \delay_counter_reg[8]_i_102_n_4 ;
  wire \delay_counter_reg[8]_i_102_n_5 ;
  wire \delay_counter_reg[8]_i_102_n_6 ;
  wire \delay_counter_reg[8]_i_102_n_7 ;
  wire \delay_counter_reg[8]_i_107_n_0 ;
  wire \delay_counter_reg[8]_i_107_n_1 ;
  wire \delay_counter_reg[8]_i_107_n_2 ;
  wire \delay_counter_reg[8]_i_107_n_3 ;
  wire \delay_counter_reg[8]_i_107_n_4 ;
  wire \delay_counter_reg[8]_i_107_n_5 ;
  wire \delay_counter_reg[8]_i_107_n_6 ;
  wire \delay_counter_reg[8]_i_107_n_7 ;
  wire \delay_counter_reg[8]_i_10_n_0 ;
  wire \delay_counter_reg[8]_i_10_n_1 ;
  wire \delay_counter_reg[8]_i_10_n_2 ;
  wire \delay_counter_reg[8]_i_10_n_3 ;
  wire \delay_counter_reg[8]_i_10_n_4 ;
  wire \delay_counter_reg[8]_i_10_n_5 ;
  wire \delay_counter_reg[8]_i_10_n_6 ;
  wire \delay_counter_reg[8]_i_10_n_7 ;
  wire \delay_counter_reg[8]_i_112_n_0 ;
  wire \delay_counter_reg[8]_i_112_n_1 ;
  wire \delay_counter_reg[8]_i_112_n_2 ;
  wire \delay_counter_reg[8]_i_112_n_3 ;
  wire \delay_counter_reg[8]_i_112_n_4 ;
  wire \delay_counter_reg[8]_i_112_n_5 ;
  wire \delay_counter_reg[8]_i_112_n_6 ;
  wire \delay_counter_reg[8]_i_112_n_7 ;
  wire \delay_counter_reg[8]_i_117_n_0 ;
  wire \delay_counter_reg[8]_i_117_n_1 ;
  wire \delay_counter_reg[8]_i_117_n_2 ;
  wire \delay_counter_reg[8]_i_117_n_3 ;
  wire \delay_counter_reg[8]_i_117_n_4 ;
  wire \delay_counter_reg[8]_i_117_n_5 ;
  wire \delay_counter_reg[8]_i_117_n_6 ;
  wire \delay_counter_reg[8]_i_117_n_7 ;
  wire \delay_counter_reg[8]_i_11_n_0 ;
  wire \delay_counter_reg[8]_i_11_n_1 ;
  wire \delay_counter_reg[8]_i_11_n_2 ;
  wire \delay_counter_reg[8]_i_11_n_3 ;
  wire \delay_counter_reg[8]_i_11_n_4 ;
  wire \delay_counter_reg[8]_i_11_n_5 ;
  wire \delay_counter_reg[8]_i_11_n_6 ;
  wire \delay_counter_reg[8]_i_11_n_7 ;
  wire \delay_counter_reg[8]_i_122_n_0 ;
  wire \delay_counter_reg[8]_i_122_n_1 ;
  wire \delay_counter_reg[8]_i_122_n_2 ;
  wire \delay_counter_reg[8]_i_122_n_3 ;
  wire \delay_counter_reg[8]_i_122_n_4 ;
  wire \delay_counter_reg[8]_i_122_n_5 ;
  wire \delay_counter_reg[8]_i_122_n_6 ;
  wire \delay_counter_reg[8]_i_122_n_7 ;
  wire \delay_counter_reg[8]_i_127_n_0 ;
  wire \delay_counter_reg[8]_i_127_n_1 ;
  wire \delay_counter_reg[8]_i_127_n_2 ;
  wire \delay_counter_reg[8]_i_127_n_3 ;
  wire \delay_counter_reg[8]_i_127_n_4 ;
  wire \delay_counter_reg[8]_i_127_n_5 ;
  wire \delay_counter_reg[8]_i_127_n_6 ;
  wire \delay_counter_reg[8]_i_127_n_7 ;
  wire \delay_counter_reg[8]_i_132_n_0 ;
  wire \delay_counter_reg[8]_i_132_n_1 ;
  wire \delay_counter_reg[8]_i_132_n_2 ;
  wire \delay_counter_reg[8]_i_132_n_3 ;
  wire \delay_counter_reg[8]_i_132_n_4 ;
  wire \delay_counter_reg[8]_i_132_n_5 ;
  wire \delay_counter_reg[8]_i_132_n_6 ;
  wire \delay_counter_reg[8]_i_132_n_7 ;
  wire \delay_counter_reg[8]_i_137_n_0 ;
  wire \delay_counter_reg[8]_i_137_n_1 ;
  wire \delay_counter_reg[8]_i_137_n_2 ;
  wire \delay_counter_reg[8]_i_137_n_3 ;
  wire \delay_counter_reg[8]_i_137_n_4 ;
  wire \delay_counter_reg[8]_i_137_n_5 ;
  wire \delay_counter_reg[8]_i_137_n_6 ;
  wire \delay_counter_reg[8]_i_137_n_7 ;
  wire \delay_counter_reg[8]_i_142_n_0 ;
  wire \delay_counter_reg[8]_i_142_n_1 ;
  wire \delay_counter_reg[8]_i_142_n_2 ;
  wire \delay_counter_reg[8]_i_142_n_3 ;
  wire \delay_counter_reg[8]_i_142_n_4 ;
  wire \delay_counter_reg[8]_i_142_n_5 ;
  wire \delay_counter_reg[8]_i_142_n_6 ;
  wire \delay_counter_reg[8]_i_147_n_0 ;
  wire \delay_counter_reg[8]_i_147_n_1 ;
  wire \delay_counter_reg[8]_i_147_n_2 ;
  wire \delay_counter_reg[8]_i_147_n_3 ;
  wire \delay_counter_reg[8]_i_147_n_4 ;
  wire \delay_counter_reg[8]_i_147_n_5 ;
  wire \delay_counter_reg[8]_i_147_n_6 ;
  wire \delay_counter_reg[8]_i_14_n_0 ;
  wire \delay_counter_reg[8]_i_14_n_1 ;
  wire \delay_counter_reg[8]_i_14_n_2 ;
  wire \delay_counter_reg[8]_i_14_n_3 ;
  wire \delay_counter_reg[8]_i_14_n_4 ;
  wire \delay_counter_reg[8]_i_14_n_5 ;
  wire \delay_counter_reg[8]_i_14_n_6 ;
  wire \delay_counter_reg[8]_i_14_n_7 ;
  wire \delay_counter_reg[8]_i_152_n_0 ;
  wire \delay_counter_reg[8]_i_152_n_1 ;
  wire \delay_counter_reg[8]_i_152_n_2 ;
  wire \delay_counter_reg[8]_i_152_n_3 ;
  wire \delay_counter_reg[8]_i_152_n_4 ;
  wire \delay_counter_reg[8]_i_152_n_5 ;
  wire \delay_counter_reg[8]_i_152_n_6 ;
  wire \delay_counter_reg[8]_i_157_n_0 ;
  wire \delay_counter_reg[8]_i_157_n_1 ;
  wire \delay_counter_reg[8]_i_157_n_2 ;
  wire \delay_counter_reg[8]_i_157_n_3 ;
  wire \delay_counter_reg[8]_i_157_n_4 ;
  wire \delay_counter_reg[8]_i_157_n_5 ;
  wire \delay_counter_reg[8]_i_157_n_6 ;
  wire \delay_counter_reg[8]_i_17_n_0 ;
  wire \delay_counter_reg[8]_i_17_n_1 ;
  wire \delay_counter_reg[8]_i_17_n_2 ;
  wire \delay_counter_reg[8]_i_17_n_3 ;
  wire \delay_counter_reg[8]_i_17_n_4 ;
  wire \delay_counter_reg[8]_i_17_n_5 ;
  wire \delay_counter_reg[8]_i_17_n_6 ;
  wire \delay_counter_reg[8]_i_17_n_7 ;
  wire \delay_counter_reg[8]_i_1_n_0 ;
  wire \delay_counter_reg[8]_i_1_n_1 ;
  wire \delay_counter_reg[8]_i_1_n_2 ;
  wire \delay_counter_reg[8]_i_1_n_3 ;
  wire \delay_counter_reg[8]_i_1_n_4 ;
  wire \delay_counter_reg[8]_i_1_n_5 ;
  wire \delay_counter_reg[8]_i_1_n_6 ;
  wire \delay_counter_reg[8]_i_1_n_7 ;
  wire \delay_counter_reg[8]_i_22_n_0 ;
  wire \delay_counter_reg[8]_i_22_n_1 ;
  wire \delay_counter_reg[8]_i_22_n_2 ;
  wire \delay_counter_reg[8]_i_22_n_3 ;
  wire \delay_counter_reg[8]_i_22_n_4 ;
  wire \delay_counter_reg[8]_i_22_n_5 ;
  wire \delay_counter_reg[8]_i_22_n_6 ;
  wire \delay_counter_reg[8]_i_22_n_7 ;
  wire \delay_counter_reg[8]_i_23_n_0 ;
  wire \delay_counter_reg[8]_i_23_n_1 ;
  wire \delay_counter_reg[8]_i_23_n_2 ;
  wire \delay_counter_reg[8]_i_23_n_3 ;
  wire \delay_counter_reg[8]_i_23_n_4 ;
  wire \delay_counter_reg[8]_i_23_n_5 ;
  wire \delay_counter_reg[8]_i_23_n_6 ;
  wire \delay_counter_reg[8]_i_23_n_7 ;
  wire \delay_counter_reg[8]_i_28_n_0 ;
  wire \delay_counter_reg[8]_i_28_n_1 ;
  wire \delay_counter_reg[8]_i_28_n_2 ;
  wire \delay_counter_reg[8]_i_28_n_3 ;
  wire \delay_counter_reg[8]_i_28_n_4 ;
  wire \delay_counter_reg[8]_i_28_n_5 ;
  wire \delay_counter_reg[8]_i_28_n_6 ;
  wire \delay_counter_reg[8]_i_28_n_7 ;
  wire \delay_counter_reg[8]_i_33_n_0 ;
  wire \delay_counter_reg[8]_i_33_n_1 ;
  wire \delay_counter_reg[8]_i_33_n_2 ;
  wire \delay_counter_reg[8]_i_33_n_3 ;
  wire \delay_counter_reg[8]_i_33_n_4 ;
  wire \delay_counter_reg[8]_i_33_n_5 ;
  wire \delay_counter_reg[8]_i_33_n_6 ;
  wire \delay_counter_reg[8]_i_33_n_7 ;
  wire \delay_counter_reg[8]_i_42_n_0 ;
  wire \delay_counter_reg[8]_i_42_n_1 ;
  wire \delay_counter_reg[8]_i_42_n_2 ;
  wire \delay_counter_reg[8]_i_42_n_3 ;
  wire \delay_counter_reg[8]_i_42_n_4 ;
  wire \delay_counter_reg[8]_i_42_n_5 ;
  wire \delay_counter_reg[8]_i_42_n_6 ;
  wire \delay_counter_reg[8]_i_42_n_7 ;
  wire \delay_counter_reg[8]_i_43_n_0 ;
  wire \delay_counter_reg[8]_i_43_n_1 ;
  wire \delay_counter_reg[8]_i_43_n_2 ;
  wire \delay_counter_reg[8]_i_43_n_3 ;
  wire \delay_counter_reg[8]_i_43_n_4 ;
  wire \delay_counter_reg[8]_i_43_n_5 ;
  wire \delay_counter_reg[8]_i_43_n_6 ;
  wire \delay_counter_reg[8]_i_43_n_7 ;
  wire \delay_counter_reg[8]_i_48_n_0 ;
  wire \delay_counter_reg[8]_i_48_n_1 ;
  wire \delay_counter_reg[8]_i_48_n_2 ;
  wire \delay_counter_reg[8]_i_48_n_3 ;
  wire \delay_counter_reg[8]_i_48_n_4 ;
  wire \delay_counter_reg[8]_i_48_n_5 ;
  wire \delay_counter_reg[8]_i_48_n_6 ;
  wire \delay_counter_reg[8]_i_48_n_7 ;
  wire \delay_counter_reg[8]_i_53_n_0 ;
  wire \delay_counter_reg[8]_i_53_n_1 ;
  wire \delay_counter_reg[8]_i_53_n_2 ;
  wire \delay_counter_reg[8]_i_53_n_3 ;
  wire \delay_counter_reg[8]_i_53_n_4 ;
  wire \delay_counter_reg[8]_i_53_n_5 ;
  wire \delay_counter_reg[8]_i_53_n_6 ;
  wire \delay_counter_reg[8]_i_53_n_7 ;
  wire \delay_counter_reg[8]_i_62_n_0 ;
  wire \delay_counter_reg[8]_i_62_n_1 ;
  wire \delay_counter_reg[8]_i_62_n_2 ;
  wire \delay_counter_reg[8]_i_62_n_3 ;
  wire \delay_counter_reg[8]_i_62_n_4 ;
  wire \delay_counter_reg[8]_i_62_n_5 ;
  wire \delay_counter_reg[8]_i_62_n_6 ;
  wire \delay_counter_reg[8]_i_62_n_7 ;
  wire \delay_counter_reg[8]_i_67_n_0 ;
  wire \delay_counter_reg[8]_i_67_n_1 ;
  wire \delay_counter_reg[8]_i_67_n_2 ;
  wire \delay_counter_reg[8]_i_67_n_3 ;
  wire \delay_counter_reg[8]_i_67_n_4 ;
  wire \delay_counter_reg[8]_i_67_n_5 ;
  wire \delay_counter_reg[8]_i_67_n_6 ;
  wire \delay_counter_reg[8]_i_67_n_7 ;
  wire \delay_counter_reg[8]_i_6_n_3 ;
  wire \delay_counter_reg[8]_i_6_n_7 ;
  wire \delay_counter_reg[8]_i_72_n_0 ;
  wire \delay_counter_reg[8]_i_72_n_1 ;
  wire \delay_counter_reg[8]_i_72_n_2 ;
  wire \delay_counter_reg[8]_i_72_n_3 ;
  wire \delay_counter_reg[8]_i_72_n_4 ;
  wire \delay_counter_reg[8]_i_72_n_5 ;
  wire \delay_counter_reg[8]_i_72_n_6 ;
  wire \delay_counter_reg[8]_i_72_n_7 ;
  wire \delay_counter_reg[8]_i_77_n_0 ;
  wire \delay_counter_reg[8]_i_77_n_1 ;
  wire \delay_counter_reg[8]_i_77_n_2 ;
  wire \delay_counter_reg[8]_i_77_n_3 ;
  wire \delay_counter_reg[8]_i_77_n_4 ;
  wire \delay_counter_reg[8]_i_77_n_5 ;
  wire \delay_counter_reg[8]_i_77_n_6 ;
  wire \delay_counter_reg[8]_i_77_n_7 ;
  wire \delay_counter_reg[8]_i_7_n_3 ;
  wire \delay_counter_reg[8]_i_7_n_7 ;
  wire \delay_counter_reg[8]_i_82_n_0 ;
  wire \delay_counter_reg[8]_i_82_n_1 ;
  wire \delay_counter_reg[8]_i_82_n_2 ;
  wire \delay_counter_reg[8]_i_82_n_3 ;
  wire \delay_counter_reg[8]_i_82_n_4 ;
  wire \delay_counter_reg[8]_i_82_n_5 ;
  wire \delay_counter_reg[8]_i_82_n_6 ;
  wire \delay_counter_reg[8]_i_82_n_7 ;
  wire \delay_counter_reg[8]_i_87_n_0 ;
  wire \delay_counter_reg[8]_i_87_n_1 ;
  wire \delay_counter_reg[8]_i_87_n_2 ;
  wire \delay_counter_reg[8]_i_87_n_3 ;
  wire \delay_counter_reg[8]_i_87_n_4 ;
  wire \delay_counter_reg[8]_i_87_n_5 ;
  wire \delay_counter_reg[8]_i_87_n_6 ;
  wire \delay_counter_reg[8]_i_87_n_7 ;
  wire \delay_counter_reg[8]_i_8_n_3 ;
  wire \delay_counter_reg[8]_i_8_n_7 ;
  wire \delay_counter_reg[8]_i_92_n_0 ;
  wire \delay_counter_reg[8]_i_92_n_1 ;
  wire \delay_counter_reg[8]_i_92_n_2 ;
  wire \delay_counter_reg[8]_i_92_n_3 ;
  wire \delay_counter_reg[8]_i_92_n_4 ;
  wire \delay_counter_reg[8]_i_92_n_5 ;
  wire \delay_counter_reg[8]_i_92_n_6 ;
  wire \delay_counter_reg[8]_i_92_n_7 ;
  wire \delay_counter_reg[8]_i_97_n_0 ;
  wire \delay_counter_reg[8]_i_97_n_1 ;
  wire \delay_counter_reg[8]_i_97_n_2 ;
  wire \delay_counter_reg[8]_i_97_n_3 ;
  wire \delay_counter_reg[8]_i_97_n_4 ;
  wire \delay_counter_reg[8]_i_97_n_5 ;
  wire \delay_counter_reg[8]_i_97_n_6 ;
  wire \delay_counter_reg[8]_i_97_n_7 ;
  wire \delay_counter_reg[8]_i_9_n_3 ;
  wire \delay_counter_reg[8]_i_9_n_7 ;
  wire di_req;
  wire [15:1]displacement;
  wire \displacements[0][31]_i_2_n_0 ;
  wire \displacements_reg_n_0_[0][0] ;
  wire \displacements_reg_n_0_[0][10] ;
  wire \displacements_reg_n_0_[0][11] ;
  wire \displacements_reg_n_0_[0][12] ;
  wire \displacements_reg_n_0_[0][13] ;
  wire \displacements_reg_n_0_[0][1] ;
  wire \displacements_reg_n_0_[0][2] ;
  wire \displacements_reg_n_0_[0][31] ;
  wire \displacements_reg_n_0_[0][3] ;
  wire \displacements_reg_n_0_[0][4] ;
  wire \displacements_reg_n_0_[0][5] ;
  wire \displacements_reg_n_0_[0][6] ;
  wire \displacements_reg_n_0_[0][7] ;
  wire \displacements_reg_n_0_[0][8] ;
  wire \displacements_reg_n_0_[0][9] ;
  wire \displacements_reg_n_0_[1][0] ;
  wire \displacements_reg_n_0_[1][10] ;
  wire \displacements_reg_n_0_[1][11] ;
  wire \displacements_reg_n_0_[1][12] ;
  wire \displacements_reg_n_0_[1][13] ;
  wire \displacements_reg_n_0_[1][1] ;
  wire \displacements_reg_n_0_[1][2] ;
  wire \displacements_reg_n_0_[1][31] ;
  wire \displacements_reg_n_0_[1][3] ;
  wire \displacements_reg_n_0_[1][4] ;
  wire \displacements_reg_n_0_[1][5] ;
  wire \displacements_reg_n_0_[1][6] ;
  wire \displacements_reg_n_0_[1][7] ;
  wire \displacements_reg_n_0_[1][8] ;
  wire \displacements_reg_n_0_[1][9] ;
  wire \displacements_reg_n_0_[2][0] ;
  wire \displacements_reg_n_0_[2][10] ;
  wire \displacements_reg_n_0_[2][11] ;
  wire \displacements_reg_n_0_[2][12] ;
  wire \displacements_reg_n_0_[2][13] ;
  wire \displacements_reg_n_0_[2][1] ;
  wire \displacements_reg_n_0_[2][2] ;
  wire \displacements_reg_n_0_[2][31] ;
  wire \displacements_reg_n_0_[2][3] ;
  wire \displacements_reg_n_0_[2][4] ;
  wire \displacements_reg_n_0_[2][5] ;
  wire \displacements_reg_n_0_[2][6] ;
  wire \displacements_reg_n_0_[2][7] ;
  wire \displacements_reg_n_0_[2][8] ;
  wire \displacements_reg_n_0_[2][9] ;
  wire \displacements_reg_n_0_[3][0] ;
  wire \displacements_reg_n_0_[3][10] ;
  wire \displacements_reg_n_0_[3][11] ;
  wire \displacements_reg_n_0_[3][12] ;
  wire \displacements_reg_n_0_[3][13] ;
  wire \displacements_reg_n_0_[3][1] ;
  wire \displacements_reg_n_0_[3][2] ;
  wire \displacements_reg_n_0_[3][31] ;
  wire \displacements_reg_n_0_[3][3] ;
  wire \displacements_reg_n_0_[3][4] ;
  wire \displacements_reg_n_0_[3][5] ;
  wire \displacements_reg_n_0_[3][6] ;
  wire \displacements_reg_n_0_[3][7] ;
  wire \displacements_reg_n_0_[3][8] ;
  wire \displacements_reg_n_0_[3][9] ;
  wire do_valid;
  wire [31:28]err0;
  wire [31:28]err00_in;
  wire [31:28]err00_in_13;
  wire [31:28]err00_in_3;
  wire [31:28]err00_in_8;
  wire [31:28]err0_12;
  wire [31:28]err0_2;
  wire [31:28]err0_7;
  wire err1;
  wire err1_1;
  wire err1_11;
  wire err1_6;
  wire \instantiate_pid_controllers[0].pid_controller_n_0 ;
  wire \instantiate_pid_controllers[0].pid_controller_n_1 ;
  wire \instantiate_pid_controllers[0].pid_controller_n_10 ;
  wire \instantiate_pid_controllers[0].pid_controller_n_2 ;
  wire \instantiate_pid_controllers[0].pid_controller_n_3 ;
  wire \instantiate_pid_controllers[0].pid_controller_n_4 ;
  wire \instantiate_pid_controllers[0].pid_controller_n_5 ;
  wire \instantiate_pid_controllers[0].pid_controller_n_6 ;
  wire \instantiate_pid_controllers[0].pid_controller_n_7 ;
  wire \instantiate_pid_controllers[0].pid_controller_n_8 ;
  wire \instantiate_pid_controllers[0].pid_controller_n_9 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_0 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_1 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_10 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_11 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_12 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_13 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_14 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_15 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_16 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_17 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_18 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_2 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_3 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_4 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_5 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_6 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_7 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_8 ;
  wire \instantiate_pid_controllers[1].pid_controller_n_9 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_0 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_1 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_2 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_25 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_26 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_27 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_28 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_29 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_3 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_30 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_31 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_32 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_33 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_34 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_35 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_36 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_4 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_5 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_6 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_7 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_8 ;
  wire \instantiate_pid_controllers[2].pid_controller_n_9 ;
  wire \instantiate_pid_controllers[3].pid_controller_n_2 ;
  wire \instantiate_pid_controllers[3].pid_controller_n_3 ;
  wire \instantiate_pid_controllers[3].pid_controller_n_4 ;
  wire \instantiate_pid_controllers[3].pid_controller_n_5 ;
  wire \lastError[11]_i_18__0_n_0 ;
  wire \lastError[11]_i_18__1_n_0 ;
  wire \lastError[11]_i_18__2_n_0 ;
  wire \lastError[11]_i_18_n_0 ;
  wire \lastError[11]_i_19__0_n_0 ;
  wire \lastError[11]_i_19__1_n_0 ;
  wire \lastError[11]_i_19__2_n_0 ;
  wire \lastError[11]_i_19_n_0 ;
  wire \lastError[11]_i_20__0_n_0 ;
  wire \lastError[11]_i_20__1_n_0 ;
  wire \lastError[11]_i_20__2_n_0 ;
  wire \lastError[11]_i_20_n_0 ;
  wire \lastError[11]_i_21__0_n_0 ;
  wire \lastError[11]_i_21__1_n_0 ;
  wire \lastError[11]_i_21__2_n_0 ;
  wire \lastError[11]_i_21_n_0 ;
  wire \lastError[11]_i_5__0_n_0 ;
  wire \lastError[11]_i_5__1_n_0 ;
  wire \lastError[11]_i_5__2_n_0 ;
  wire \lastError[11]_i_5_n_0 ;
  wire \lastError[11]_i_6__0_n_0 ;
  wire \lastError[11]_i_6__1_n_0 ;
  wire \lastError[11]_i_6__2_n_0 ;
  wire \lastError[11]_i_6_n_0 ;
  wire \lastError[11]_i_7__0_n_0 ;
  wire \lastError[11]_i_7__1_n_0 ;
  wire \lastError[11]_i_7__2_n_0 ;
  wire \lastError[11]_i_7_n_0 ;
  wire \lastError[11]_i_8__0_n_0 ;
  wire \lastError[11]_i_8__1_n_0 ;
  wire \lastError[11]_i_8__2_n_0 ;
  wire \lastError[11]_i_8_n_0 ;
  wire \lastError[15]_i_5__0_n_0 ;
  wire \lastError[15]_i_5__1_n_0 ;
  wire \lastError[15]_i_5__2_n_0 ;
  wire \lastError[15]_i_5_n_0 ;
  wire \lastError[15]_i_6__0_n_0 ;
  wire \lastError[15]_i_6__1_n_0 ;
  wire \lastError[15]_i_6__2_n_0 ;
  wire \lastError[15]_i_6_n_0 ;
  wire \lastError[15]_i_7__0_n_0 ;
  wire \lastError[15]_i_7__1_n_0 ;
  wire \lastError[15]_i_7__2_n_0 ;
  wire \lastError[15]_i_7_n_0 ;
  wire \lastError[15]_i_8__0_n_0 ;
  wire \lastError[15]_i_8__1_n_0 ;
  wire \lastError[15]_i_8__2_n_0 ;
  wire \lastError[15]_i_8_n_0 ;
  wire \lastError[19]_i_5__0_n_0 ;
  wire \lastError[19]_i_5__1_n_0 ;
  wire \lastError[19]_i_5__2_n_0 ;
  wire \lastError[19]_i_5_n_0 ;
  wire \lastError[19]_i_6__0_n_0 ;
  wire \lastError[19]_i_6__1_n_0 ;
  wire \lastError[19]_i_6__2_n_0 ;
  wire \lastError[19]_i_6_n_0 ;
  wire \lastError[19]_i_7__0_n_0 ;
  wire \lastError[19]_i_7__1_n_0 ;
  wire \lastError[19]_i_7__2_n_0 ;
  wire \lastError[19]_i_7_n_0 ;
  wire \lastError[19]_i_8__0_n_0 ;
  wire \lastError[19]_i_8__1_n_0 ;
  wire \lastError[19]_i_8__2_n_0 ;
  wire \lastError[19]_i_8_n_0 ;
  wire \lastError[23]_i_5__0_n_0 ;
  wire \lastError[23]_i_5__1_n_0 ;
  wire \lastError[23]_i_5__2_n_0 ;
  wire \lastError[23]_i_5_n_0 ;
  wire \lastError[23]_i_6__0_n_0 ;
  wire \lastError[23]_i_6__1_n_0 ;
  wire \lastError[23]_i_6__2_n_0 ;
  wire \lastError[23]_i_6_n_0 ;
  wire \lastError[23]_i_7__0_n_0 ;
  wire \lastError[23]_i_7__1_n_0 ;
  wire \lastError[23]_i_7__2_n_0 ;
  wire \lastError[23]_i_7_n_0 ;
  wire \lastError[23]_i_8__0_n_0 ;
  wire \lastError[23]_i_8__1_n_0 ;
  wire \lastError[23]_i_8__2_n_0 ;
  wire \lastError[23]_i_8_n_0 ;
  wire \lastError[27]_i_5__0_n_0 ;
  wire \lastError[27]_i_5__1_n_0 ;
  wire \lastError[27]_i_5__2_n_0 ;
  wire \lastError[27]_i_5_n_0 ;
  wire \lastError[27]_i_6__0_n_0 ;
  wire \lastError[27]_i_6__1_n_0 ;
  wire \lastError[27]_i_6__2_n_0 ;
  wire \lastError[27]_i_6_n_0 ;
  wire \lastError[27]_i_7__0_n_0 ;
  wire \lastError[27]_i_7__1_n_0 ;
  wire \lastError[27]_i_7__2_n_0 ;
  wire \lastError[27]_i_7_n_0 ;
  wire \lastError[27]_i_8__0_n_0 ;
  wire \lastError[27]_i_8__1_n_0 ;
  wire \lastError[27]_i_8__2_n_0 ;
  wire \lastError[27]_i_8_n_0 ;
  wire \lastError[31]_i_10__0_n_0 ;
  wire \lastError[31]_i_10__1_n_0 ;
  wire \lastError[31]_i_10__2_n_0 ;
  wire \lastError[31]_i_10_n_0 ;
  wire \lastError[31]_i_11__0_n_0 ;
  wire \lastError[31]_i_11__1_n_0 ;
  wire \lastError[31]_i_11__2_n_0 ;
  wire \lastError[31]_i_11_n_0 ;
  wire \lastError[31]_i_12__0_n_0 ;
  wire \lastError[31]_i_12__1_n_0 ;
  wire \lastError[31]_i_12__2_n_0 ;
  wire \lastError[31]_i_12_n_0 ;
  wire \lastError[31]_i_14__0_n_0 ;
  wire \lastError[31]_i_14__1_n_0 ;
  wire \lastError[31]_i_14__2_n_0 ;
  wire \lastError[31]_i_14_n_0 ;
  wire \lastError[31]_i_15__0_n_0 ;
  wire \lastError[31]_i_15__1_n_0 ;
  wire \lastError[31]_i_15__2_n_0 ;
  wire \lastError[31]_i_15_n_0 ;
  wire \lastError[31]_i_16__0_n_0 ;
  wire \lastError[31]_i_16__1_n_0 ;
  wire \lastError[31]_i_16__2_n_0 ;
  wire \lastError[31]_i_16_n_0 ;
  wire \lastError[31]_i_17__0_n_0 ;
  wire \lastError[31]_i_17__1_n_0 ;
  wire \lastError[31]_i_17__2_n_0 ;
  wire \lastError[31]_i_17_n_0 ;
  wire \lastError[31]_i_18__0_n_0 ;
  wire \lastError[31]_i_18__1_n_0 ;
  wire \lastError[31]_i_18__2_n_0 ;
  wire \lastError[31]_i_18_n_0 ;
  wire \lastError[31]_i_19__0_n_0 ;
  wire \lastError[31]_i_19__1_n_0 ;
  wire \lastError[31]_i_19__2_n_0 ;
  wire \lastError[31]_i_19_n_0 ;
  wire \lastError[31]_i_20__0_n_0 ;
  wire \lastError[31]_i_20__1_n_0 ;
  wire \lastError[31]_i_20__2_n_0 ;
  wire \lastError[31]_i_20_n_0 ;
  wire \lastError[31]_i_21__0_n_0 ;
  wire \lastError[31]_i_21__1_n_0 ;
  wire \lastError[31]_i_21__2_n_0 ;
  wire \lastError[31]_i_21_n_0 ;
  wire \lastError[31]_i_23__0_n_0 ;
  wire \lastError[31]_i_23__1_n_0 ;
  wire \lastError[31]_i_23__2_n_0 ;
  wire \lastError[31]_i_23_n_0 ;
  wire \lastError[31]_i_24__0_n_0 ;
  wire \lastError[31]_i_24__1_n_0 ;
  wire \lastError[31]_i_24__2_n_0 ;
  wire \lastError[31]_i_24_n_0 ;
  wire \lastError[31]_i_25__0_n_0 ;
  wire \lastError[31]_i_25__1_n_0 ;
  wire \lastError[31]_i_25__2_n_0 ;
  wire \lastError[31]_i_25_n_0 ;
  wire \lastError[31]_i_26__0_n_0 ;
  wire \lastError[31]_i_26__1_n_0 ;
  wire \lastError[31]_i_26__2_n_0 ;
  wire \lastError[31]_i_26_n_0 ;
  wire \lastError[31]_i_27__0_n_0 ;
  wire \lastError[31]_i_27__1_n_0 ;
  wire \lastError[31]_i_27__2_n_0 ;
  wire \lastError[31]_i_27_n_0 ;
  wire \lastError[31]_i_28__0_n_0 ;
  wire \lastError[31]_i_28__1_n_0 ;
  wire \lastError[31]_i_28__2_n_0 ;
  wire \lastError[31]_i_28_n_0 ;
  wire \lastError[31]_i_31__0_n_0 ;
  wire \lastError[31]_i_31__1_n_0 ;
  wire \lastError[31]_i_31__2_n_0 ;
  wire \lastError[31]_i_31_n_0 ;
  wire \lastError[31]_i_32__0_n_0 ;
  wire \lastError[31]_i_32__1_n_0 ;
  wire \lastError[31]_i_32__2_n_0 ;
  wire \lastError[31]_i_32_n_0 ;
  wire \lastError[31]_i_33__0_n_0 ;
  wire \lastError[31]_i_33__1_n_0 ;
  wire \lastError[31]_i_33__2_n_0 ;
  wire \lastError[31]_i_33_n_0 ;
  wire \lastError[31]_i_34__0_n_0 ;
  wire \lastError[31]_i_34__1_n_0 ;
  wire \lastError[31]_i_34__2_n_0 ;
  wire \lastError[31]_i_34_n_0 ;
  wire \lastError[31]_i_35__0_n_0 ;
  wire \lastError[31]_i_35__1_n_0 ;
  wire \lastError[31]_i_35__2_n_0 ;
  wire \lastError[31]_i_35_n_0 ;
  wire \lastError[31]_i_36__0_n_0 ;
  wire \lastError[31]_i_36__1_n_0 ;
  wire \lastError[31]_i_36__2_n_0 ;
  wire \lastError[31]_i_36_n_0 ;
  wire \lastError[31]_i_37__0_n_0 ;
  wire \lastError[31]_i_37__1_n_0 ;
  wire \lastError[31]_i_37__2_n_0 ;
  wire \lastError[31]_i_37_n_0 ;
  wire \lastError[31]_i_38__0_n_0 ;
  wire \lastError[31]_i_38__1_n_0 ;
  wire \lastError[31]_i_38__2_n_0 ;
  wire \lastError[31]_i_38_n_0 ;
  wire \lastError[31]_i_39__0_n_0 ;
  wire \lastError[31]_i_39__1_n_0 ;
  wire \lastError[31]_i_39__2_n_0 ;
  wire \lastError[31]_i_39_n_0 ;
  wire \lastError[31]_i_40__0_n_0 ;
  wire \lastError[31]_i_40__1_n_0 ;
  wire \lastError[31]_i_40__2_n_0 ;
  wire \lastError[31]_i_40_n_0 ;
  wire \lastError[31]_i_42__0_n_0 ;
  wire \lastError[31]_i_42__1_n_0 ;
  wire \lastError[31]_i_42__2_n_0 ;
  wire \lastError[31]_i_42_n_0 ;
  wire \lastError[31]_i_43__0_n_0 ;
  wire \lastError[31]_i_43__1_n_0 ;
  wire \lastError[31]_i_43__2_n_0 ;
  wire \lastError[31]_i_43_n_0 ;
  wire \lastError[31]_i_44__0_n_0 ;
  wire \lastError[31]_i_44__1_n_0 ;
  wire \lastError[31]_i_44__2_n_0 ;
  wire \lastError[31]_i_44_n_0 ;
  wire \lastError[31]_i_45__0_n_0 ;
  wire \lastError[31]_i_45__1_n_0 ;
  wire \lastError[31]_i_45__2_n_0 ;
  wire \lastError[31]_i_45_n_0 ;
  wire \lastError[31]_i_46__0_n_0 ;
  wire \lastError[31]_i_46__1_n_0 ;
  wire \lastError[31]_i_46__2_n_0 ;
  wire \lastError[31]_i_46_n_0 ;
  wire \lastError[31]_i_47__0_n_0 ;
  wire \lastError[31]_i_47__1_n_0 ;
  wire \lastError[31]_i_47__2_n_0 ;
  wire \lastError[31]_i_47_n_0 ;
  wire \lastError[31]_i_48__0_n_0 ;
  wire \lastError[31]_i_48__1_n_0 ;
  wire \lastError[31]_i_48__2_n_0 ;
  wire \lastError[31]_i_48_n_0 ;
  wire \lastError[31]_i_49__0_n_0 ;
  wire \lastError[31]_i_49__1_n_0 ;
  wire \lastError[31]_i_49__2_n_0 ;
  wire \lastError[31]_i_49_n_0 ;
  wire \lastError[31]_i_50__0_n_0 ;
  wire \lastError[31]_i_50__1_n_0 ;
  wire \lastError[31]_i_50__2_n_0 ;
  wire \lastError[31]_i_50_n_0 ;
  wire \lastError[31]_i_51__0_n_0 ;
  wire \lastError[31]_i_51__1_n_0 ;
  wire \lastError[31]_i_51__2_n_0 ;
  wire \lastError[31]_i_51_n_0 ;
  wire \lastError[31]_i_52__0_n_0 ;
  wire \lastError[31]_i_52__1_n_0 ;
  wire \lastError[31]_i_52__2_n_0 ;
  wire \lastError[31]_i_52_n_0 ;
  wire \lastError[31]_i_53__0_n_0 ;
  wire \lastError[31]_i_53__1_n_0 ;
  wire \lastError[31]_i_53__2_n_0 ;
  wire \lastError[31]_i_53_n_0 ;
  wire \lastError[31]_i_54__0_n_0 ;
  wire \lastError[31]_i_54__1_n_0 ;
  wire \lastError[31]_i_54__2_n_0 ;
  wire \lastError[31]_i_54_n_0 ;
  wire \lastError[31]_i_55__0_n_0 ;
  wire \lastError[31]_i_55__1_n_0 ;
  wire \lastError[31]_i_55__2_n_0 ;
  wire \lastError[31]_i_55_n_0 ;
  wire \lastError[31]_i_56__0_n_0 ;
  wire \lastError[31]_i_56__1_n_0 ;
  wire \lastError[31]_i_56__2_n_0 ;
  wire \lastError[31]_i_56_n_0 ;
  wire \lastError[31]_i_57__0_n_0 ;
  wire \lastError[31]_i_57__1_n_0 ;
  wire \lastError[31]_i_57__2_n_0 ;
  wire \lastError[31]_i_57_n_0 ;
  wire \lastError[31]_i_58__0_n_0 ;
  wire \lastError[31]_i_58__1_n_0 ;
  wire \lastError[31]_i_58__2_n_0 ;
  wire \lastError[31]_i_58_n_0 ;
  wire \lastError[31]_i_9__0_n_0 ;
  wire \lastError[31]_i_9__1_n_0 ;
  wire \lastError[31]_i_9__2_n_0 ;
  wire \lastError[31]_i_9_n_0 ;
  wire \lastError[3]_i_18__0_n_0 ;
  wire \lastError[3]_i_18__1_n_0 ;
  wire \lastError[3]_i_18__2_n_0 ;
  wire \lastError[3]_i_18_n_0 ;
  wire \lastError[3]_i_19__0_n_0 ;
  wire \lastError[3]_i_19__1_n_0 ;
  wire \lastError[3]_i_19__2_n_0 ;
  wire \lastError[3]_i_19_n_0 ;
  wire \lastError[3]_i_20__0_n_0 ;
  wire \lastError[3]_i_20__1_n_0 ;
  wire \lastError[3]_i_20__2_n_0 ;
  wire \lastError[3]_i_20_n_0 ;
  wire \lastError[3]_i_21__0_n_0 ;
  wire \lastError[3]_i_21__1_n_0 ;
  wire \lastError[3]_i_21__2_n_0 ;
  wire \lastError[3]_i_21_n_0 ;
  wire \lastError[3]_i_5__0_n_0 ;
  wire \lastError[3]_i_5__1_n_0 ;
  wire \lastError[3]_i_5__2_n_0 ;
  wire \lastError[3]_i_5_n_0 ;
  wire \lastError[3]_i_6__0_n_0 ;
  wire \lastError[3]_i_6__1_n_0 ;
  wire \lastError[3]_i_6__2_n_0 ;
  wire \lastError[3]_i_6_n_0 ;
  wire \lastError[3]_i_7__0_n_0 ;
  wire \lastError[3]_i_7__1_n_0 ;
  wire \lastError[3]_i_7__2_n_0 ;
  wire \lastError[3]_i_7_n_0 ;
  wire \lastError[3]_i_8__0_n_0 ;
  wire \lastError[3]_i_8__1_n_0 ;
  wire \lastError[3]_i_8__2_n_0 ;
  wire \lastError[3]_i_8_n_0 ;
  wire \lastError[7]_i_18__0_n_0 ;
  wire \lastError[7]_i_18__1_n_0 ;
  wire \lastError[7]_i_18__2_n_0 ;
  wire \lastError[7]_i_18_n_0 ;
  wire \lastError[7]_i_19__0_n_0 ;
  wire \lastError[7]_i_19__1_n_0 ;
  wire \lastError[7]_i_19__2_n_0 ;
  wire \lastError[7]_i_19_n_0 ;
  wire \lastError[7]_i_20__0_n_0 ;
  wire \lastError[7]_i_20__1_n_0 ;
  wire \lastError[7]_i_20__2_n_0 ;
  wire \lastError[7]_i_20_n_0 ;
  wire \lastError[7]_i_21__0_n_0 ;
  wire \lastError[7]_i_21__1_n_0 ;
  wire \lastError[7]_i_21__2_n_0 ;
  wire \lastError[7]_i_21_n_0 ;
  wire \lastError[7]_i_5__0_n_0 ;
  wire \lastError[7]_i_5__1_n_0 ;
  wire \lastError[7]_i_5__2_n_0 ;
  wire \lastError[7]_i_5_n_0 ;
  wire \lastError[7]_i_6__0_n_0 ;
  wire \lastError[7]_i_6__1_n_0 ;
  wire \lastError[7]_i_6__2_n_0 ;
  wire \lastError[7]_i_6_n_0 ;
  wire \lastError[7]_i_7__0_n_0 ;
  wire \lastError[7]_i_7__1_n_0 ;
  wire \lastError[7]_i_7__2_n_0 ;
  wire \lastError[7]_i_7_n_0 ;
  wire \lastError[7]_i_8__0_n_0 ;
  wire \lastError[7]_i_8__1_n_0 ;
  wire \lastError[7]_i_8__2_n_0 ;
  wire \lastError[7]_i_8_n_0 ;
  wire \lastError_reg[11]_i_17__0_n_0 ;
  wire \lastError_reg[11]_i_17__0_n_1 ;
  wire \lastError_reg[11]_i_17__0_n_2 ;
  wire \lastError_reg[11]_i_17__0_n_3 ;
  wire \lastError_reg[11]_i_17__0_n_4 ;
  wire \lastError_reg[11]_i_17__0_n_5 ;
  wire \lastError_reg[11]_i_17__0_n_6 ;
  wire \lastError_reg[11]_i_17__0_n_7 ;
  wire \lastError_reg[11]_i_17__1_n_0 ;
  wire \lastError_reg[11]_i_17__1_n_1 ;
  wire \lastError_reg[11]_i_17__1_n_2 ;
  wire \lastError_reg[11]_i_17__1_n_3 ;
  wire \lastError_reg[11]_i_17__1_n_4 ;
  wire \lastError_reg[11]_i_17__1_n_5 ;
  wire \lastError_reg[11]_i_17__1_n_6 ;
  wire \lastError_reg[11]_i_17__1_n_7 ;
  wire \lastError_reg[11]_i_17__2_n_0 ;
  wire \lastError_reg[11]_i_17__2_n_1 ;
  wire \lastError_reg[11]_i_17__2_n_2 ;
  wire \lastError_reg[11]_i_17__2_n_3 ;
  wire \lastError_reg[11]_i_17__2_n_4 ;
  wire \lastError_reg[11]_i_17__2_n_5 ;
  wire \lastError_reg[11]_i_17__2_n_6 ;
  wire \lastError_reg[11]_i_17__2_n_7 ;
  wire \lastError_reg[11]_i_17_n_0 ;
  wire \lastError_reg[11]_i_17_n_1 ;
  wire \lastError_reg[11]_i_17_n_2 ;
  wire \lastError_reg[11]_i_17_n_3 ;
  wire \lastError_reg[11]_i_17_n_4 ;
  wire \lastError_reg[11]_i_17_n_5 ;
  wire \lastError_reg[11]_i_17_n_6 ;
  wire \lastError_reg[11]_i_17_n_7 ;
  wire \lastError_reg[11]_i_2__0_n_0 ;
  wire \lastError_reg[11]_i_2__0_n_1 ;
  wire \lastError_reg[11]_i_2__0_n_2 ;
  wire \lastError_reg[11]_i_2__0_n_3 ;
  wire \lastError_reg[11]_i_2__1_n_0 ;
  wire \lastError_reg[11]_i_2__1_n_1 ;
  wire \lastError_reg[11]_i_2__1_n_2 ;
  wire \lastError_reg[11]_i_2__1_n_3 ;
  wire \lastError_reg[11]_i_2__2_n_0 ;
  wire \lastError_reg[11]_i_2__2_n_1 ;
  wire \lastError_reg[11]_i_2__2_n_2 ;
  wire \lastError_reg[11]_i_2__2_n_3 ;
  wire \lastError_reg[11]_i_2_n_0 ;
  wire \lastError_reg[11]_i_2_n_1 ;
  wire \lastError_reg[11]_i_2_n_2 ;
  wire \lastError_reg[11]_i_2_n_3 ;
  wire \lastError_reg[15]_i_2__0_n_0 ;
  wire \lastError_reg[15]_i_2__0_n_1 ;
  wire \lastError_reg[15]_i_2__0_n_2 ;
  wire \lastError_reg[15]_i_2__0_n_3 ;
  wire \lastError_reg[15]_i_2__1_n_0 ;
  wire \lastError_reg[15]_i_2__1_n_1 ;
  wire \lastError_reg[15]_i_2__1_n_2 ;
  wire \lastError_reg[15]_i_2__1_n_3 ;
  wire \lastError_reg[15]_i_2__2_n_0 ;
  wire \lastError_reg[15]_i_2__2_n_1 ;
  wire \lastError_reg[15]_i_2__2_n_2 ;
  wire \lastError_reg[15]_i_2__2_n_3 ;
  wire \lastError_reg[15]_i_2_n_0 ;
  wire \lastError_reg[15]_i_2_n_1 ;
  wire \lastError_reg[15]_i_2_n_2 ;
  wire \lastError_reg[15]_i_2_n_3 ;
  wire \lastError_reg[19]_i_2__0_n_0 ;
  wire \lastError_reg[19]_i_2__0_n_1 ;
  wire \lastError_reg[19]_i_2__0_n_2 ;
  wire \lastError_reg[19]_i_2__0_n_3 ;
  wire \lastError_reg[19]_i_2__1_n_0 ;
  wire \lastError_reg[19]_i_2__1_n_1 ;
  wire \lastError_reg[19]_i_2__1_n_2 ;
  wire \lastError_reg[19]_i_2__1_n_3 ;
  wire \lastError_reg[19]_i_2__2_n_0 ;
  wire \lastError_reg[19]_i_2__2_n_1 ;
  wire \lastError_reg[19]_i_2__2_n_2 ;
  wire \lastError_reg[19]_i_2__2_n_3 ;
  wire \lastError_reg[19]_i_2_n_0 ;
  wire \lastError_reg[19]_i_2_n_1 ;
  wire \lastError_reg[19]_i_2_n_2 ;
  wire \lastError_reg[19]_i_2_n_3 ;
  wire \lastError_reg[23]_i_2__0_n_0 ;
  wire \lastError_reg[23]_i_2__0_n_1 ;
  wire \lastError_reg[23]_i_2__0_n_2 ;
  wire \lastError_reg[23]_i_2__0_n_3 ;
  wire \lastError_reg[23]_i_2__1_n_0 ;
  wire \lastError_reg[23]_i_2__1_n_1 ;
  wire \lastError_reg[23]_i_2__1_n_2 ;
  wire \lastError_reg[23]_i_2__1_n_3 ;
  wire \lastError_reg[23]_i_2__2_n_0 ;
  wire \lastError_reg[23]_i_2__2_n_1 ;
  wire \lastError_reg[23]_i_2__2_n_2 ;
  wire \lastError_reg[23]_i_2__2_n_3 ;
  wire \lastError_reg[23]_i_2_n_0 ;
  wire \lastError_reg[23]_i_2_n_1 ;
  wire \lastError_reg[23]_i_2_n_2 ;
  wire \lastError_reg[23]_i_2_n_3 ;
  wire \lastError_reg[27]_i_2__0_n_0 ;
  wire \lastError_reg[27]_i_2__0_n_1 ;
  wire \lastError_reg[27]_i_2__0_n_2 ;
  wire \lastError_reg[27]_i_2__0_n_3 ;
  wire \lastError_reg[27]_i_2__1_n_0 ;
  wire \lastError_reg[27]_i_2__1_n_1 ;
  wire \lastError_reg[27]_i_2__1_n_2 ;
  wire \lastError_reg[27]_i_2__1_n_3 ;
  wire \lastError_reg[27]_i_2__2_n_0 ;
  wire \lastError_reg[27]_i_2__2_n_1 ;
  wire \lastError_reg[27]_i_2__2_n_2 ;
  wire \lastError_reg[27]_i_2__2_n_3 ;
  wire \lastError_reg[27]_i_2_n_0 ;
  wire \lastError_reg[27]_i_2_n_1 ;
  wire \lastError_reg[27]_i_2_n_2 ;
  wire \lastError_reg[27]_i_2_n_3 ;
  wire \lastError_reg[31]_i_13__0_n_2 ;
  wire \lastError_reg[31]_i_13__0_n_3 ;
  wire \lastError_reg[31]_i_13__1_n_2 ;
  wire \lastError_reg[31]_i_13__1_n_3 ;
  wire \lastError_reg[31]_i_13__2_n_2 ;
  wire \lastError_reg[31]_i_13__2_n_3 ;
  wire \lastError_reg[31]_i_13_n_2 ;
  wire \lastError_reg[31]_i_13_n_3 ;
  wire \lastError_reg[31]_i_22__0_n_0 ;
  wire \lastError_reg[31]_i_22__0_n_1 ;
  wire \lastError_reg[31]_i_22__0_n_2 ;
  wire \lastError_reg[31]_i_22__0_n_3 ;
  wire \lastError_reg[31]_i_22__1_n_0 ;
  wire \lastError_reg[31]_i_22__1_n_1 ;
  wire \lastError_reg[31]_i_22__1_n_2 ;
  wire \lastError_reg[31]_i_22__1_n_3 ;
  wire \lastError_reg[31]_i_22__2_n_0 ;
  wire \lastError_reg[31]_i_22__2_n_1 ;
  wire \lastError_reg[31]_i_22__2_n_2 ;
  wire \lastError_reg[31]_i_22__2_n_3 ;
  wire \lastError_reg[31]_i_22_n_0 ;
  wire \lastError_reg[31]_i_22_n_1 ;
  wire \lastError_reg[31]_i_22_n_2 ;
  wire \lastError_reg[31]_i_22_n_3 ;
  wire \lastError_reg[31]_i_29__0_n_1 ;
  wire \lastError_reg[31]_i_29__0_n_3 ;
  wire \lastError_reg[31]_i_29__0_n_6 ;
  wire \lastError_reg[31]_i_29__0_n_7 ;
  wire \lastError_reg[31]_i_29__1_n_1 ;
  wire \lastError_reg[31]_i_29__1_n_3 ;
  wire \lastError_reg[31]_i_29__1_n_6 ;
  wire \lastError_reg[31]_i_29__1_n_7 ;
  wire \lastError_reg[31]_i_29__2_n_1 ;
  wire \lastError_reg[31]_i_29__2_n_3 ;
  wire \lastError_reg[31]_i_29__2_n_6 ;
  wire \lastError_reg[31]_i_29__2_n_7 ;
  wire \lastError_reg[31]_i_29_n_1 ;
  wire \lastError_reg[31]_i_29_n_3 ;
  wire \lastError_reg[31]_i_29_n_6 ;
  wire \lastError_reg[31]_i_29_n_7 ;
  wire \lastError_reg[31]_i_30__0_n_0 ;
  wire \lastError_reg[31]_i_30__0_n_1 ;
  wire \lastError_reg[31]_i_30__0_n_2 ;
  wire \lastError_reg[31]_i_30__0_n_3 ;
  wire \lastError_reg[31]_i_30__1_n_0 ;
  wire \lastError_reg[31]_i_30__1_n_1 ;
  wire \lastError_reg[31]_i_30__1_n_2 ;
  wire \lastError_reg[31]_i_30__1_n_3 ;
  wire \lastError_reg[31]_i_30__2_n_0 ;
  wire \lastError_reg[31]_i_30__2_n_1 ;
  wire \lastError_reg[31]_i_30__2_n_2 ;
  wire \lastError_reg[31]_i_30__2_n_3 ;
  wire \lastError_reg[31]_i_30_n_0 ;
  wire \lastError_reg[31]_i_30_n_1 ;
  wire \lastError_reg[31]_i_30_n_2 ;
  wire \lastError_reg[31]_i_30_n_3 ;
  wire \lastError_reg[31]_i_41__0_n_0 ;
  wire \lastError_reg[31]_i_41__0_n_1 ;
  wire \lastError_reg[31]_i_41__0_n_2 ;
  wire \lastError_reg[31]_i_41__0_n_3 ;
  wire \lastError_reg[31]_i_41__1_n_0 ;
  wire \lastError_reg[31]_i_41__1_n_1 ;
  wire \lastError_reg[31]_i_41__1_n_2 ;
  wire \lastError_reg[31]_i_41__1_n_3 ;
  wire \lastError_reg[31]_i_41__2_n_0 ;
  wire \lastError_reg[31]_i_41__2_n_1 ;
  wire \lastError_reg[31]_i_41__2_n_2 ;
  wire \lastError_reg[31]_i_41__2_n_3 ;
  wire \lastError_reg[31]_i_41_n_0 ;
  wire \lastError_reg[31]_i_41_n_1 ;
  wire \lastError_reg[31]_i_41_n_2 ;
  wire \lastError_reg[31]_i_41_n_3 ;
  wire \lastError_reg[31]_i_4__0_n_1 ;
  wire \lastError_reg[31]_i_4__0_n_2 ;
  wire \lastError_reg[31]_i_4__0_n_3 ;
  wire \lastError_reg[31]_i_4__1_n_1 ;
  wire \lastError_reg[31]_i_4__1_n_2 ;
  wire \lastError_reg[31]_i_4__1_n_3 ;
  wire \lastError_reg[31]_i_4__2_n_1 ;
  wire \lastError_reg[31]_i_4__2_n_2 ;
  wire \lastError_reg[31]_i_4__2_n_3 ;
  wire \lastError_reg[31]_i_4_n_1 ;
  wire \lastError_reg[31]_i_4_n_2 ;
  wire \lastError_reg[31]_i_4_n_3 ;
  wire \lastError_reg[31]_i_6__0_n_1 ;
  wire \lastError_reg[31]_i_6__0_n_2 ;
  wire \lastError_reg[31]_i_6__0_n_3 ;
  wire \lastError_reg[31]_i_6__1_n_1 ;
  wire \lastError_reg[31]_i_6__1_n_2 ;
  wire \lastError_reg[31]_i_6__1_n_3 ;
  wire \lastError_reg[31]_i_6__2_n_1 ;
  wire \lastError_reg[31]_i_6__2_n_2 ;
  wire \lastError_reg[31]_i_6__2_n_3 ;
  wire \lastError_reg[31]_i_6_n_1 ;
  wire \lastError_reg[31]_i_6_n_2 ;
  wire \lastError_reg[31]_i_6_n_3 ;
  wire \lastError_reg[31]_i_7__0_n_1 ;
  wire \lastError_reg[31]_i_7__0_n_2 ;
  wire \lastError_reg[31]_i_7__0_n_3 ;
  wire \lastError_reg[31]_i_7__1_n_1 ;
  wire \lastError_reg[31]_i_7__1_n_2 ;
  wire \lastError_reg[31]_i_7__1_n_3 ;
  wire \lastError_reg[31]_i_7__2_n_1 ;
  wire \lastError_reg[31]_i_7__2_n_2 ;
  wire \lastError_reg[31]_i_7__2_n_3 ;
  wire \lastError_reg[31]_i_7_n_1 ;
  wire \lastError_reg[31]_i_7_n_2 ;
  wire \lastError_reg[31]_i_7_n_3 ;
  wire \lastError_reg[3]_i_17__0_n_0 ;
  wire \lastError_reg[3]_i_17__0_n_1 ;
  wire \lastError_reg[3]_i_17__0_n_2 ;
  wire \lastError_reg[3]_i_17__0_n_3 ;
  wire \lastError_reg[3]_i_17__0_n_4 ;
  wire \lastError_reg[3]_i_17__0_n_5 ;
  wire \lastError_reg[3]_i_17__0_n_6 ;
  wire \lastError_reg[3]_i_17__0_n_7 ;
  wire \lastError_reg[3]_i_17__1_n_0 ;
  wire \lastError_reg[3]_i_17__1_n_1 ;
  wire \lastError_reg[3]_i_17__1_n_2 ;
  wire \lastError_reg[3]_i_17__1_n_3 ;
  wire \lastError_reg[3]_i_17__1_n_4 ;
  wire \lastError_reg[3]_i_17__1_n_5 ;
  wire \lastError_reg[3]_i_17__1_n_6 ;
  wire \lastError_reg[3]_i_17__1_n_7 ;
  wire \lastError_reg[3]_i_17__2_n_0 ;
  wire \lastError_reg[3]_i_17__2_n_1 ;
  wire \lastError_reg[3]_i_17__2_n_2 ;
  wire \lastError_reg[3]_i_17__2_n_3 ;
  wire \lastError_reg[3]_i_17__2_n_4 ;
  wire \lastError_reg[3]_i_17__2_n_5 ;
  wire \lastError_reg[3]_i_17__2_n_6 ;
  wire \lastError_reg[3]_i_17__2_n_7 ;
  wire \lastError_reg[3]_i_17_n_0 ;
  wire \lastError_reg[3]_i_17_n_1 ;
  wire \lastError_reg[3]_i_17_n_2 ;
  wire \lastError_reg[3]_i_17_n_3 ;
  wire \lastError_reg[3]_i_17_n_4 ;
  wire \lastError_reg[3]_i_17_n_5 ;
  wire \lastError_reg[3]_i_17_n_6 ;
  wire \lastError_reg[3]_i_17_n_7 ;
  wire \lastError_reg[3]_i_2__0_n_0 ;
  wire \lastError_reg[3]_i_2__0_n_1 ;
  wire \lastError_reg[3]_i_2__0_n_2 ;
  wire \lastError_reg[3]_i_2__0_n_3 ;
  wire \lastError_reg[3]_i_2__1_n_0 ;
  wire \lastError_reg[3]_i_2__1_n_1 ;
  wire \lastError_reg[3]_i_2__1_n_2 ;
  wire \lastError_reg[3]_i_2__1_n_3 ;
  wire \lastError_reg[3]_i_2__2_n_0 ;
  wire \lastError_reg[3]_i_2__2_n_1 ;
  wire \lastError_reg[3]_i_2__2_n_2 ;
  wire \lastError_reg[3]_i_2__2_n_3 ;
  wire \lastError_reg[3]_i_2_n_0 ;
  wire \lastError_reg[3]_i_2_n_1 ;
  wire \lastError_reg[3]_i_2_n_2 ;
  wire \lastError_reg[3]_i_2_n_3 ;
  wire \lastError_reg[7]_i_17__0_n_0 ;
  wire \lastError_reg[7]_i_17__0_n_1 ;
  wire \lastError_reg[7]_i_17__0_n_2 ;
  wire \lastError_reg[7]_i_17__0_n_3 ;
  wire \lastError_reg[7]_i_17__0_n_4 ;
  wire \lastError_reg[7]_i_17__0_n_5 ;
  wire \lastError_reg[7]_i_17__0_n_6 ;
  wire \lastError_reg[7]_i_17__0_n_7 ;
  wire \lastError_reg[7]_i_17__1_n_0 ;
  wire \lastError_reg[7]_i_17__1_n_1 ;
  wire \lastError_reg[7]_i_17__1_n_2 ;
  wire \lastError_reg[7]_i_17__1_n_3 ;
  wire \lastError_reg[7]_i_17__1_n_4 ;
  wire \lastError_reg[7]_i_17__1_n_5 ;
  wire \lastError_reg[7]_i_17__1_n_6 ;
  wire \lastError_reg[7]_i_17__1_n_7 ;
  wire \lastError_reg[7]_i_17__2_n_0 ;
  wire \lastError_reg[7]_i_17__2_n_1 ;
  wire \lastError_reg[7]_i_17__2_n_2 ;
  wire \lastError_reg[7]_i_17__2_n_3 ;
  wire \lastError_reg[7]_i_17__2_n_4 ;
  wire \lastError_reg[7]_i_17__2_n_5 ;
  wire \lastError_reg[7]_i_17__2_n_6 ;
  wire \lastError_reg[7]_i_17__2_n_7 ;
  wire \lastError_reg[7]_i_17_n_0 ;
  wire \lastError_reg[7]_i_17_n_1 ;
  wire \lastError_reg[7]_i_17_n_2 ;
  wire \lastError_reg[7]_i_17_n_3 ;
  wire \lastError_reg[7]_i_17_n_4 ;
  wire \lastError_reg[7]_i_17_n_5 ;
  wire \lastError_reg[7]_i_17_n_6 ;
  wire \lastError_reg[7]_i_17_n_7 ;
  wire \lastError_reg[7]_i_2__0_n_0 ;
  wire \lastError_reg[7]_i_2__0_n_1 ;
  wire \lastError_reg[7]_i_2__0_n_2 ;
  wire \lastError_reg[7]_i_2__0_n_3 ;
  wire \lastError_reg[7]_i_2__1_n_0 ;
  wire \lastError_reg[7]_i_2__1_n_1 ;
  wire \lastError_reg[7]_i_2__1_n_2 ;
  wire \lastError_reg[7]_i_2__1_n_3 ;
  wire \lastError_reg[7]_i_2__2_n_0 ;
  wire \lastError_reg[7]_i_2__2_n_1 ;
  wire \lastError_reg[7]_i_2__2_n_2 ;
  wire \lastError_reg[7]_i_2__2_n_3 ;
  wire \lastError_reg[7]_i_2_n_0 ;
  wire \lastError_reg[7]_i_2_n_1 ;
  wire \lastError_reg[7]_i_2_n_2 ;
  wire \lastError_reg[7]_i_2_n_3 ;
  wire [7:0]motor;
  wire [0:0]motor0;
  wire motor1;
  wire \motor[5]_i_2_n_0 ;
  wire \motor[7]_i_5_n_0 ;
  wire myo_brick;
  wire myo_brick_encoder_multiplier;
  wire \myo_brick_encoder_multiplier[0][31]_i_1_n_0 ;
  wire \myo_brick_encoder_multiplier[0][31]_i_2_n_0 ;
  wire \myo_brick_encoder_multiplier[1][31]_i_1_n_0 ;
  wire \myo_brick_encoder_multiplier[2][31]_i_1_n_0 ;
  wire [31:0]\myo_brick_encoder_multiplier_reg[0]_4 ;
  wire [31:0]\myo_brick_encoder_multiplier_reg[1]_5 ;
  wire [31:0]\myo_brick_encoder_multiplier_reg[2]_6 ;
  wire [31:0]\myo_brick_encoder_multiplier_reg[3]_7 ;
  wire myo_brick_gear_box_ratio;
  wire \myo_brick_gear_box_ratio[0][31]_i_1_n_0 ;
  wire \myo_brick_gear_box_ratio[0][31]_i_2_n_0 ;
  wire \myo_brick_gear_box_ratio[1][31]_i_1_n_0 ;
  wire \myo_brick_gear_box_ratio[2][31]_i_1_n_0 ;
  wire \myo_brick_gear_box_ratio_reg[0]_8 ;
  wire \myo_brick_gear_box_ratio_reg[1]_11 ;
  wire \myo_brick_gear_box_ratio_reg[2]_10 ;
  wire \myo_brick_gear_box_ratio_reg[3]_9 ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][0] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][10] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][11] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][12] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][13] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][14] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][15] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][16] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][17] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][18] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][19] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][1] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][20] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][21] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][22] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][23] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][24] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][25] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][26] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][27] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][28] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][29] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][2] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][30] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][31] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][3] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][4] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][5] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][6] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][7] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][8] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[0][9] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][0] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][10] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][11] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][12] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][13] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][14] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][15] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][16] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][17] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][18] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][19] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][1] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][20] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][21] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][22] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][23] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][24] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][25] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][26] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][27] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][28] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][29] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][2] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][30] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][31] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][3] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][4] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][5] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][6] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][7] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][8] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[1][9] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][0] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][10] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][11] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][12] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][13] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][14] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][15] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][16] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][17] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][18] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][19] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][1] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][20] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][21] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][22] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][23] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][24] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][25] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][26] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][27] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][28] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][29] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][2] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][30] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][31] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][3] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][4] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][5] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][6] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][7] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][8] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[2][9] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][0] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][10] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][11] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][12] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][13] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][14] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][15] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][16] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][17] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][18] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][19] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][1] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][20] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][21] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][22] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][23] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][24] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][25] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][26] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][27] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][28] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][29] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][2] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][30] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][31] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][3] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][4] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][5] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][6] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][7] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][8] ;
  wire \myo_brick_gear_box_ratio_reg_n_0_[3][9] ;
  wire \myo_brick_reg_n_0_[0] ;
  wire \myo_brick_reg_n_0_[1] ;
  wire \myo_brick_reg_n_0_[2] ;
  wire \myo_brick_reg_n_0_[3] ;
  wire myocontrol_aclk;
  wire myocontrol_aresetn;
  wire myocontrol_arvalid;
  wire [8:0]myocontrol_awaddr;
  wire myocontrol_awvalid;
  wire myocontrol_bvalid;
  wire [31:0]myocontrol_rdata;
  wire myocontrol_rvalid;
  wire [31:0]myocontrol_wdata;
  wire myocontrol_wdata_0_sn_1;
  wire myocontrol_wdata_6_sn_1;
  wire myocontrol_wvalid;
  wire [0:0]numberOfWordsTransmitted_reg;
  wire outputNegMax;
  wire \outputNegMax[0][31]_i_1_n_0 ;
  wire \outputNegMax[0][31]_i_2_n_0 ;
  wire \outputNegMax[1][31]_i_1_n_0 ;
  wire \outputNegMax[2][31]_i_1_n_0 ;
  wire \outputNegMax_reg_n_0_[0][0] ;
  wire \outputNegMax_reg_n_0_[0][10] ;
  wire \outputNegMax_reg_n_0_[0][11] ;
  wire \outputNegMax_reg_n_0_[0][12] ;
  wire \outputNegMax_reg_n_0_[0][13] ;
  wire \outputNegMax_reg_n_0_[0][14] ;
  wire \outputNegMax_reg_n_0_[0][15] ;
  wire \outputNegMax_reg_n_0_[0][16] ;
  wire \outputNegMax_reg_n_0_[0][17] ;
  wire \outputNegMax_reg_n_0_[0][18] ;
  wire \outputNegMax_reg_n_0_[0][19] ;
  wire \outputNegMax_reg_n_0_[0][1] ;
  wire \outputNegMax_reg_n_0_[0][20] ;
  wire \outputNegMax_reg_n_0_[0][21] ;
  wire \outputNegMax_reg_n_0_[0][22] ;
  wire \outputNegMax_reg_n_0_[0][23] ;
  wire \outputNegMax_reg_n_0_[0][24] ;
  wire \outputNegMax_reg_n_0_[0][25] ;
  wire \outputNegMax_reg_n_0_[0][26] ;
  wire \outputNegMax_reg_n_0_[0][27] ;
  wire \outputNegMax_reg_n_0_[0][28] ;
  wire \outputNegMax_reg_n_0_[0][29] ;
  wire \outputNegMax_reg_n_0_[0][2] ;
  wire \outputNegMax_reg_n_0_[0][30] ;
  wire \outputNegMax_reg_n_0_[0][31] ;
  wire \outputNegMax_reg_n_0_[0][3] ;
  wire \outputNegMax_reg_n_0_[0][4] ;
  wire \outputNegMax_reg_n_0_[0][5] ;
  wire \outputNegMax_reg_n_0_[0][6] ;
  wire \outputNegMax_reg_n_0_[0][7] ;
  wire \outputNegMax_reg_n_0_[0][8] ;
  wire \outputNegMax_reg_n_0_[0][9] ;
  wire \outputNegMax_reg_n_0_[1][0] ;
  wire \outputNegMax_reg_n_0_[1][10] ;
  wire \outputNegMax_reg_n_0_[1][11] ;
  wire \outputNegMax_reg_n_0_[1][12] ;
  wire \outputNegMax_reg_n_0_[1][13] ;
  wire \outputNegMax_reg_n_0_[1][14] ;
  wire \outputNegMax_reg_n_0_[1][15] ;
  wire \outputNegMax_reg_n_0_[1][16] ;
  wire \outputNegMax_reg_n_0_[1][17] ;
  wire \outputNegMax_reg_n_0_[1][18] ;
  wire \outputNegMax_reg_n_0_[1][19] ;
  wire \outputNegMax_reg_n_0_[1][1] ;
  wire \outputNegMax_reg_n_0_[1][20] ;
  wire \outputNegMax_reg_n_0_[1][21] ;
  wire \outputNegMax_reg_n_0_[1][22] ;
  wire \outputNegMax_reg_n_0_[1][23] ;
  wire \outputNegMax_reg_n_0_[1][24] ;
  wire \outputNegMax_reg_n_0_[1][25] ;
  wire \outputNegMax_reg_n_0_[1][26] ;
  wire \outputNegMax_reg_n_0_[1][27] ;
  wire \outputNegMax_reg_n_0_[1][28] ;
  wire \outputNegMax_reg_n_0_[1][29] ;
  wire \outputNegMax_reg_n_0_[1][2] ;
  wire \outputNegMax_reg_n_0_[1][30] ;
  wire \outputNegMax_reg_n_0_[1][31] ;
  wire \outputNegMax_reg_n_0_[1][3] ;
  wire \outputNegMax_reg_n_0_[1][4] ;
  wire \outputNegMax_reg_n_0_[1][5] ;
  wire \outputNegMax_reg_n_0_[1][6] ;
  wire \outputNegMax_reg_n_0_[1][7] ;
  wire \outputNegMax_reg_n_0_[1][8] ;
  wire \outputNegMax_reg_n_0_[1][9] ;
  wire \outputNegMax_reg_n_0_[2][0] ;
  wire \outputNegMax_reg_n_0_[2][10] ;
  wire \outputNegMax_reg_n_0_[2][11] ;
  wire \outputNegMax_reg_n_0_[2][12] ;
  wire \outputNegMax_reg_n_0_[2][13] ;
  wire \outputNegMax_reg_n_0_[2][14] ;
  wire \outputNegMax_reg_n_0_[2][15] ;
  wire \outputNegMax_reg_n_0_[2][16] ;
  wire \outputNegMax_reg_n_0_[2][17] ;
  wire \outputNegMax_reg_n_0_[2][18] ;
  wire \outputNegMax_reg_n_0_[2][19] ;
  wire \outputNegMax_reg_n_0_[2][1] ;
  wire \outputNegMax_reg_n_0_[2][20] ;
  wire \outputNegMax_reg_n_0_[2][21] ;
  wire \outputNegMax_reg_n_0_[2][22] ;
  wire \outputNegMax_reg_n_0_[2][23] ;
  wire \outputNegMax_reg_n_0_[2][24] ;
  wire \outputNegMax_reg_n_0_[2][25] ;
  wire \outputNegMax_reg_n_0_[2][26] ;
  wire \outputNegMax_reg_n_0_[2][27] ;
  wire \outputNegMax_reg_n_0_[2][28] ;
  wire \outputNegMax_reg_n_0_[2][29] ;
  wire \outputNegMax_reg_n_0_[2][2] ;
  wire \outputNegMax_reg_n_0_[2][30] ;
  wire \outputNegMax_reg_n_0_[2][31] ;
  wire \outputNegMax_reg_n_0_[2][3] ;
  wire \outputNegMax_reg_n_0_[2][4] ;
  wire \outputNegMax_reg_n_0_[2][5] ;
  wire \outputNegMax_reg_n_0_[2][6] ;
  wire \outputNegMax_reg_n_0_[2][7] ;
  wire \outputNegMax_reg_n_0_[2][8] ;
  wire \outputNegMax_reg_n_0_[2][9] ;
  wire \outputNegMax_reg_n_0_[3][0] ;
  wire \outputNegMax_reg_n_0_[3][10] ;
  wire \outputNegMax_reg_n_0_[3][11] ;
  wire \outputNegMax_reg_n_0_[3][12] ;
  wire \outputNegMax_reg_n_0_[3][13] ;
  wire \outputNegMax_reg_n_0_[3][14] ;
  wire \outputNegMax_reg_n_0_[3][15] ;
  wire \outputNegMax_reg_n_0_[3][16] ;
  wire \outputNegMax_reg_n_0_[3][17] ;
  wire \outputNegMax_reg_n_0_[3][18] ;
  wire \outputNegMax_reg_n_0_[3][19] ;
  wire \outputNegMax_reg_n_0_[3][1] ;
  wire \outputNegMax_reg_n_0_[3][20] ;
  wire \outputNegMax_reg_n_0_[3][21] ;
  wire \outputNegMax_reg_n_0_[3][22] ;
  wire \outputNegMax_reg_n_0_[3][23] ;
  wire \outputNegMax_reg_n_0_[3][24] ;
  wire \outputNegMax_reg_n_0_[3][25] ;
  wire \outputNegMax_reg_n_0_[3][26] ;
  wire \outputNegMax_reg_n_0_[3][27] ;
  wire \outputNegMax_reg_n_0_[3][28] ;
  wire \outputNegMax_reg_n_0_[3][29] ;
  wire \outputNegMax_reg_n_0_[3][2] ;
  wire \outputNegMax_reg_n_0_[3][30] ;
  wire \outputNegMax_reg_n_0_[3][31] ;
  wire \outputNegMax_reg_n_0_[3][3] ;
  wire \outputNegMax_reg_n_0_[3][4] ;
  wire \outputNegMax_reg_n_0_[3][5] ;
  wire \outputNegMax_reg_n_0_[3][6] ;
  wire \outputNegMax_reg_n_0_[3][7] ;
  wire \outputNegMax_reg_n_0_[3][8] ;
  wire \outputNegMax_reg_n_0_[3][9] ;
  wire outputPosMax;
  wire \outputPosMax[0][31]_i_1_n_0 ;
  wire \outputPosMax[0][31]_i_2_n_0 ;
  wire \outputPosMax[1][31]_i_1_n_0 ;
  wire \outputPosMax[2][31]_i_1_n_0 ;
  wire \outputPosMax_reg_n_0_[0][0] ;
  wire \outputPosMax_reg_n_0_[0][10] ;
  wire \outputPosMax_reg_n_0_[0][11] ;
  wire \outputPosMax_reg_n_0_[0][12] ;
  wire \outputPosMax_reg_n_0_[0][13] ;
  wire \outputPosMax_reg_n_0_[0][14] ;
  wire \outputPosMax_reg_n_0_[0][15] ;
  wire \outputPosMax_reg_n_0_[0][16] ;
  wire \outputPosMax_reg_n_0_[0][17] ;
  wire \outputPosMax_reg_n_0_[0][18] ;
  wire \outputPosMax_reg_n_0_[0][19] ;
  wire \outputPosMax_reg_n_0_[0][1] ;
  wire \outputPosMax_reg_n_0_[0][20] ;
  wire \outputPosMax_reg_n_0_[0][21] ;
  wire \outputPosMax_reg_n_0_[0][22] ;
  wire \outputPosMax_reg_n_0_[0][23] ;
  wire \outputPosMax_reg_n_0_[0][24] ;
  wire \outputPosMax_reg_n_0_[0][25] ;
  wire \outputPosMax_reg_n_0_[0][26] ;
  wire \outputPosMax_reg_n_0_[0][27] ;
  wire \outputPosMax_reg_n_0_[0][28] ;
  wire \outputPosMax_reg_n_0_[0][29] ;
  wire \outputPosMax_reg_n_0_[0][2] ;
  wire \outputPosMax_reg_n_0_[0][30] ;
  wire \outputPosMax_reg_n_0_[0][31] ;
  wire \outputPosMax_reg_n_0_[0][3] ;
  wire \outputPosMax_reg_n_0_[0][4] ;
  wire \outputPosMax_reg_n_0_[0][5] ;
  wire \outputPosMax_reg_n_0_[0][6] ;
  wire \outputPosMax_reg_n_0_[0][7] ;
  wire \outputPosMax_reg_n_0_[0][8] ;
  wire \outputPosMax_reg_n_0_[0][9] ;
  wire \outputPosMax_reg_n_0_[1][0] ;
  wire \outputPosMax_reg_n_0_[1][10] ;
  wire \outputPosMax_reg_n_0_[1][11] ;
  wire \outputPosMax_reg_n_0_[1][12] ;
  wire \outputPosMax_reg_n_0_[1][13] ;
  wire \outputPosMax_reg_n_0_[1][14] ;
  wire \outputPosMax_reg_n_0_[1][15] ;
  wire \outputPosMax_reg_n_0_[1][16] ;
  wire \outputPosMax_reg_n_0_[1][17] ;
  wire \outputPosMax_reg_n_0_[1][18] ;
  wire \outputPosMax_reg_n_0_[1][19] ;
  wire \outputPosMax_reg_n_0_[1][1] ;
  wire \outputPosMax_reg_n_0_[1][20] ;
  wire \outputPosMax_reg_n_0_[1][21] ;
  wire \outputPosMax_reg_n_0_[1][22] ;
  wire \outputPosMax_reg_n_0_[1][23] ;
  wire \outputPosMax_reg_n_0_[1][24] ;
  wire \outputPosMax_reg_n_0_[1][25] ;
  wire \outputPosMax_reg_n_0_[1][26] ;
  wire \outputPosMax_reg_n_0_[1][27] ;
  wire \outputPosMax_reg_n_0_[1][28] ;
  wire \outputPosMax_reg_n_0_[1][29] ;
  wire \outputPosMax_reg_n_0_[1][2] ;
  wire \outputPosMax_reg_n_0_[1][30] ;
  wire \outputPosMax_reg_n_0_[1][31] ;
  wire \outputPosMax_reg_n_0_[1][3] ;
  wire \outputPosMax_reg_n_0_[1][4] ;
  wire \outputPosMax_reg_n_0_[1][5] ;
  wire \outputPosMax_reg_n_0_[1][6] ;
  wire \outputPosMax_reg_n_0_[1][7] ;
  wire \outputPosMax_reg_n_0_[1][8] ;
  wire \outputPosMax_reg_n_0_[1][9] ;
  wire \outputPosMax_reg_n_0_[2][0] ;
  wire \outputPosMax_reg_n_0_[2][10] ;
  wire \outputPosMax_reg_n_0_[2][11] ;
  wire \outputPosMax_reg_n_0_[2][12] ;
  wire \outputPosMax_reg_n_0_[2][13] ;
  wire \outputPosMax_reg_n_0_[2][14] ;
  wire \outputPosMax_reg_n_0_[2][15] ;
  wire \outputPosMax_reg_n_0_[2][16] ;
  wire \outputPosMax_reg_n_0_[2][17] ;
  wire \outputPosMax_reg_n_0_[2][18] ;
  wire \outputPosMax_reg_n_0_[2][19] ;
  wire \outputPosMax_reg_n_0_[2][1] ;
  wire \outputPosMax_reg_n_0_[2][20] ;
  wire \outputPosMax_reg_n_0_[2][21] ;
  wire \outputPosMax_reg_n_0_[2][22] ;
  wire \outputPosMax_reg_n_0_[2][23] ;
  wire \outputPosMax_reg_n_0_[2][24] ;
  wire \outputPosMax_reg_n_0_[2][25] ;
  wire \outputPosMax_reg_n_0_[2][26] ;
  wire \outputPosMax_reg_n_0_[2][27] ;
  wire \outputPosMax_reg_n_0_[2][28] ;
  wire \outputPosMax_reg_n_0_[2][29] ;
  wire \outputPosMax_reg_n_0_[2][2] ;
  wire \outputPosMax_reg_n_0_[2][30] ;
  wire \outputPosMax_reg_n_0_[2][31] ;
  wire \outputPosMax_reg_n_0_[2][3] ;
  wire \outputPosMax_reg_n_0_[2][4] ;
  wire \outputPosMax_reg_n_0_[2][5] ;
  wire \outputPosMax_reg_n_0_[2][6] ;
  wire \outputPosMax_reg_n_0_[2][7] ;
  wire \outputPosMax_reg_n_0_[2][8] ;
  wire \outputPosMax_reg_n_0_[2][9] ;
  wire \outputPosMax_reg_n_0_[3][0] ;
  wire \outputPosMax_reg_n_0_[3][10] ;
  wire \outputPosMax_reg_n_0_[3][11] ;
  wire \outputPosMax_reg_n_0_[3][12] ;
  wire \outputPosMax_reg_n_0_[3][13] ;
  wire \outputPosMax_reg_n_0_[3][14] ;
  wire \outputPosMax_reg_n_0_[3][15] ;
  wire \outputPosMax_reg_n_0_[3][16] ;
  wire \outputPosMax_reg_n_0_[3][17] ;
  wire \outputPosMax_reg_n_0_[3][18] ;
  wire \outputPosMax_reg_n_0_[3][19] ;
  wire \outputPosMax_reg_n_0_[3][1] ;
  wire \outputPosMax_reg_n_0_[3][20] ;
  wire \outputPosMax_reg_n_0_[3][21] ;
  wire \outputPosMax_reg_n_0_[3][22] ;
  wire \outputPosMax_reg_n_0_[3][23] ;
  wire \outputPosMax_reg_n_0_[3][24] ;
  wire \outputPosMax_reg_n_0_[3][25] ;
  wire \outputPosMax_reg_n_0_[3][26] ;
  wire \outputPosMax_reg_n_0_[3][27] ;
  wire \outputPosMax_reg_n_0_[3][28] ;
  wire \outputPosMax_reg_n_0_[3][29] ;
  wire \outputPosMax_reg_n_0_[3][2] ;
  wire \outputPosMax_reg_n_0_[3][30] ;
  wire \outputPosMax_reg_n_0_[3][31] ;
  wire \outputPosMax_reg_n_0_[3][3] ;
  wire \outputPosMax_reg_n_0_[3][4] ;
  wire \outputPosMax_reg_n_0_[3][5] ;
  wire \outputPosMax_reg_n_0_[3][6] ;
  wire \outputPosMax_reg_n_0_[3][7] ;
  wire \outputPosMax_reg_n_0_[3][8] ;
  wire \outputPosMax_reg_n_0_[3][9] ;
  wire outputShifter;
  wire \outputShifter[0][31]_i_1_n_0 ;
  wire \outputShifter[0][31]_i_2_n_0 ;
  wire \outputShifter[1][31]_i_1_n_0 ;
  wire \outputShifter[2][31]_i_1_n_0 ;
  wire \outputShifter[2][31]_i_2_n_0 ;
  wire \outputShifter[3][31]_i_2_n_0 ;
  wire \outputShifter_reg_n_0_[0][0] ;
  wire \outputShifter_reg_n_0_[0][10] ;
  wire \outputShifter_reg_n_0_[0][11] ;
  wire \outputShifter_reg_n_0_[0][12] ;
  wire \outputShifter_reg_n_0_[0][13] ;
  wire \outputShifter_reg_n_0_[0][14] ;
  wire \outputShifter_reg_n_0_[0][15] ;
  wire \outputShifter_reg_n_0_[0][16] ;
  wire \outputShifter_reg_n_0_[0][17] ;
  wire \outputShifter_reg_n_0_[0][18] ;
  wire \outputShifter_reg_n_0_[0][19] ;
  wire \outputShifter_reg_n_0_[0][1] ;
  wire \outputShifter_reg_n_0_[0][20] ;
  wire \outputShifter_reg_n_0_[0][21] ;
  wire \outputShifter_reg_n_0_[0][22] ;
  wire \outputShifter_reg_n_0_[0][23] ;
  wire \outputShifter_reg_n_0_[0][24] ;
  wire \outputShifter_reg_n_0_[0][25] ;
  wire \outputShifter_reg_n_0_[0][26] ;
  wire \outputShifter_reg_n_0_[0][27] ;
  wire \outputShifter_reg_n_0_[0][28] ;
  wire \outputShifter_reg_n_0_[0][29] ;
  wire \outputShifter_reg_n_0_[0][2] ;
  wire \outputShifter_reg_n_0_[0][30] ;
  wire \outputShifter_reg_n_0_[0][31] ;
  wire \outputShifter_reg_n_0_[0][3] ;
  wire \outputShifter_reg_n_0_[0][4] ;
  wire \outputShifter_reg_n_0_[0][5] ;
  wire \outputShifter_reg_n_0_[0][6] ;
  wire \outputShifter_reg_n_0_[0][7] ;
  wire \outputShifter_reg_n_0_[0][8] ;
  wire \outputShifter_reg_n_0_[0][9] ;
  wire \outputShifter_reg_n_0_[1][0] ;
  wire \outputShifter_reg_n_0_[1][10] ;
  wire \outputShifter_reg_n_0_[1][11] ;
  wire \outputShifter_reg_n_0_[1][12] ;
  wire \outputShifter_reg_n_0_[1][13] ;
  wire \outputShifter_reg_n_0_[1][14] ;
  wire \outputShifter_reg_n_0_[1][15] ;
  wire \outputShifter_reg_n_0_[1][16] ;
  wire \outputShifter_reg_n_0_[1][17] ;
  wire \outputShifter_reg_n_0_[1][18] ;
  wire \outputShifter_reg_n_0_[1][19] ;
  wire \outputShifter_reg_n_0_[1][1] ;
  wire \outputShifter_reg_n_0_[1][20] ;
  wire \outputShifter_reg_n_0_[1][21] ;
  wire \outputShifter_reg_n_0_[1][22] ;
  wire \outputShifter_reg_n_0_[1][23] ;
  wire \outputShifter_reg_n_0_[1][24] ;
  wire \outputShifter_reg_n_0_[1][25] ;
  wire \outputShifter_reg_n_0_[1][26] ;
  wire \outputShifter_reg_n_0_[1][27] ;
  wire \outputShifter_reg_n_0_[1][28] ;
  wire \outputShifter_reg_n_0_[1][29] ;
  wire \outputShifter_reg_n_0_[1][2] ;
  wire \outputShifter_reg_n_0_[1][30] ;
  wire \outputShifter_reg_n_0_[1][31] ;
  wire \outputShifter_reg_n_0_[1][3] ;
  wire \outputShifter_reg_n_0_[1][4] ;
  wire \outputShifter_reg_n_0_[1][5] ;
  wire \outputShifter_reg_n_0_[1][6] ;
  wire \outputShifter_reg_n_0_[1][7] ;
  wire \outputShifter_reg_n_0_[1][8] ;
  wire \outputShifter_reg_n_0_[1][9] ;
  wire \outputShifter_reg_n_0_[2][0] ;
  wire \outputShifter_reg_n_0_[2][10] ;
  wire \outputShifter_reg_n_0_[2][11] ;
  wire \outputShifter_reg_n_0_[2][12] ;
  wire \outputShifter_reg_n_0_[2][13] ;
  wire \outputShifter_reg_n_0_[2][14] ;
  wire \outputShifter_reg_n_0_[2][15] ;
  wire \outputShifter_reg_n_0_[2][16] ;
  wire \outputShifter_reg_n_0_[2][17] ;
  wire \outputShifter_reg_n_0_[2][18] ;
  wire \outputShifter_reg_n_0_[2][19] ;
  wire \outputShifter_reg_n_0_[2][1] ;
  wire \outputShifter_reg_n_0_[2][20] ;
  wire \outputShifter_reg_n_0_[2][21] ;
  wire \outputShifter_reg_n_0_[2][22] ;
  wire \outputShifter_reg_n_0_[2][23] ;
  wire \outputShifter_reg_n_0_[2][24] ;
  wire \outputShifter_reg_n_0_[2][25] ;
  wire \outputShifter_reg_n_0_[2][26] ;
  wire \outputShifter_reg_n_0_[2][27] ;
  wire \outputShifter_reg_n_0_[2][28] ;
  wire \outputShifter_reg_n_0_[2][29] ;
  wire \outputShifter_reg_n_0_[2][2] ;
  wire \outputShifter_reg_n_0_[2][30] ;
  wire \outputShifter_reg_n_0_[2][31] ;
  wire \outputShifter_reg_n_0_[2][3] ;
  wire \outputShifter_reg_n_0_[2][4] ;
  wire \outputShifter_reg_n_0_[2][5] ;
  wire \outputShifter_reg_n_0_[2][6] ;
  wire \outputShifter_reg_n_0_[2][7] ;
  wire \outputShifter_reg_n_0_[2][8] ;
  wire \outputShifter_reg_n_0_[2][9] ;
  wire \outputShifter_reg_n_0_[3][0] ;
  wire \outputShifter_reg_n_0_[3][10] ;
  wire \outputShifter_reg_n_0_[3][11] ;
  wire \outputShifter_reg_n_0_[3][12] ;
  wire \outputShifter_reg_n_0_[3][13] ;
  wire \outputShifter_reg_n_0_[3][14] ;
  wire \outputShifter_reg_n_0_[3][15] ;
  wire \outputShifter_reg_n_0_[3][16] ;
  wire \outputShifter_reg_n_0_[3][17] ;
  wire \outputShifter_reg_n_0_[3][18] ;
  wire \outputShifter_reg_n_0_[3][19] ;
  wire \outputShifter_reg_n_0_[3][1] ;
  wire \outputShifter_reg_n_0_[3][20] ;
  wire \outputShifter_reg_n_0_[3][21] ;
  wire \outputShifter_reg_n_0_[3][22] ;
  wire \outputShifter_reg_n_0_[3][23] ;
  wire \outputShifter_reg_n_0_[3][24] ;
  wire \outputShifter_reg_n_0_[3][25] ;
  wire \outputShifter_reg_n_0_[3][26] ;
  wire \outputShifter_reg_n_0_[3][27] ;
  wire \outputShifter_reg_n_0_[3][28] ;
  wire \outputShifter_reg_n_0_[3][29] ;
  wire \outputShifter_reg_n_0_[3][2] ;
  wire \outputShifter_reg_n_0_[3][30] ;
  wire \outputShifter_reg_n_0_[3][31] ;
  wire \outputShifter_reg_n_0_[3][3] ;
  wire \outputShifter_reg_n_0_[3][4] ;
  wire \outputShifter_reg_n_0_[3][5] ;
  wire \outputShifter_reg_n_0_[3][6] ;
  wire \outputShifter_reg_n_0_[3][7] ;
  wire \outputShifter_reg_n_0_[3][8] ;
  wire \outputShifter_reg_n_0_[3][9] ;
  wire [0:0]p_0_in;
  wire [31:0]p_1_in;
  wire [31:0]p_1_in_14;
  wire [31:0]p_1_in_4;
  wire [31:0]p_1_in_9;
  wire p_1_in__0;
  wire [0:0]p_32_in;
  wire p_5_in;
  wire pid_update;
  wire [7:1]pid_update0;
  wire \pid_update[6]_i_2_n_0 ;
  wire \pid_update[7]_i_3_n_0 ;
  wire \pid_update_reg_n_0_[0] ;
  wire \pid_update_reg_n_0_[1] ;
  wire \pid_update_reg_n_0_[2] ;
  wire \pid_update_reg_n_0_[3] ;
  wire \pid_update_reg_n_0_[4] ;
  wire \pid_update_reg_n_0_[5] ;
  wire \pid_update_reg_n_0_[6] ;
  wire \pid_update_reg_n_0_[7] ;
  wire [0:30]position;
  wire positions;
  wire \positions[0][31]_i_3_n_0 ;
  wire \positions_reg_n_0_[0][10] ;
  wire \positions_reg_n_0_[0][11] ;
  wire \positions_reg_n_0_[0][12] ;
  wire \positions_reg_n_0_[0][13] ;
  wire \positions_reg_n_0_[0][14] ;
  wire \positions_reg_n_0_[0][15] ;
  wire \positions_reg_n_0_[0][17] ;
  wire \positions_reg_n_0_[0][18] ;
  wire \positions_reg_n_0_[0][19] ;
  wire \positions_reg_n_0_[0][1] ;
  wire \positions_reg_n_0_[0][20] ;
  wire \positions_reg_n_0_[0][21] ;
  wire \positions_reg_n_0_[0][22] ;
  wire \positions_reg_n_0_[0][23] ;
  wire \positions_reg_n_0_[0][24] ;
  wire \positions_reg_n_0_[0][25] ;
  wire \positions_reg_n_0_[0][26] ;
  wire \positions_reg_n_0_[0][27] ;
  wire \positions_reg_n_0_[0][28] ;
  wire \positions_reg_n_0_[0][29] ;
  wire \positions_reg_n_0_[0][2] ;
  wire \positions_reg_n_0_[0][30] ;
  wire \positions_reg_n_0_[0][31] ;
  wire \positions_reg_n_0_[0][3] ;
  wire \positions_reg_n_0_[0][4] ;
  wire \positions_reg_n_0_[0][5] ;
  wire \positions_reg_n_0_[0][6] ;
  wire \positions_reg_n_0_[0][7] ;
  wire \positions_reg_n_0_[0][8] ;
  wire \positions_reg_n_0_[0][9] ;
  wire \positions_reg_n_0_[1][10] ;
  wire \positions_reg_n_0_[1][11] ;
  wire \positions_reg_n_0_[1][12] ;
  wire \positions_reg_n_0_[1][13] ;
  wire \positions_reg_n_0_[1][14] ;
  wire \positions_reg_n_0_[1][15] ;
  wire \positions_reg_n_0_[1][17] ;
  wire \positions_reg_n_0_[1][18] ;
  wire \positions_reg_n_0_[1][19] ;
  wire \positions_reg_n_0_[1][1] ;
  wire \positions_reg_n_0_[1][20] ;
  wire \positions_reg_n_0_[1][21] ;
  wire \positions_reg_n_0_[1][22] ;
  wire \positions_reg_n_0_[1][23] ;
  wire \positions_reg_n_0_[1][24] ;
  wire \positions_reg_n_0_[1][25] ;
  wire \positions_reg_n_0_[1][26] ;
  wire \positions_reg_n_0_[1][27] ;
  wire \positions_reg_n_0_[1][28] ;
  wire \positions_reg_n_0_[1][29] ;
  wire \positions_reg_n_0_[1][2] ;
  wire \positions_reg_n_0_[1][30] ;
  wire \positions_reg_n_0_[1][31] ;
  wire \positions_reg_n_0_[1][3] ;
  wire \positions_reg_n_0_[1][4] ;
  wire \positions_reg_n_0_[1][5] ;
  wire \positions_reg_n_0_[1][6] ;
  wire \positions_reg_n_0_[1][7] ;
  wire \positions_reg_n_0_[1][8] ;
  wire \positions_reg_n_0_[1][9] ;
  wire \positions_reg_n_0_[2][10] ;
  wire \positions_reg_n_0_[2][11] ;
  wire \positions_reg_n_0_[2][12] ;
  wire \positions_reg_n_0_[2][13] ;
  wire \positions_reg_n_0_[2][14] ;
  wire \positions_reg_n_0_[2][15] ;
  wire \positions_reg_n_0_[2][17] ;
  wire \positions_reg_n_0_[2][18] ;
  wire \positions_reg_n_0_[2][19] ;
  wire \positions_reg_n_0_[2][1] ;
  wire \positions_reg_n_0_[2][20] ;
  wire \positions_reg_n_0_[2][21] ;
  wire \positions_reg_n_0_[2][22] ;
  wire \positions_reg_n_0_[2][23] ;
  wire \positions_reg_n_0_[2][24] ;
  wire \positions_reg_n_0_[2][25] ;
  wire \positions_reg_n_0_[2][26] ;
  wire \positions_reg_n_0_[2][27] ;
  wire \positions_reg_n_0_[2][28] ;
  wire \positions_reg_n_0_[2][29] ;
  wire \positions_reg_n_0_[2][2] ;
  wire \positions_reg_n_0_[2][30] ;
  wire \positions_reg_n_0_[2][31] ;
  wire \positions_reg_n_0_[2][3] ;
  wire \positions_reg_n_0_[2][4] ;
  wire \positions_reg_n_0_[2][5] ;
  wire \positions_reg_n_0_[2][6] ;
  wire \positions_reg_n_0_[2][7] ;
  wire \positions_reg_n_0_[2][8] ;
  wire \positions_reg_n_0_[2][9] ;
  wire \positions_reg_n_0_[3][10] ;
  wire \positions_reg_n_0_[3][11] ;
  wire \positions_reg_n_0_[3][12] ;
  wire \positions_reg_n_0_[3][13] ;
  wire \positions_reg_n_0_[3][14] ;
  wire \positions_reg_n_0_[3][15] ;
  wire \positions_reg_n_0_[3][17] ;
  wire \positions_reg_n_0_[3][18] ;
  wire \positions_reg_n_0_[3][19] ;
  wire \positions_reg_n_0_[3][1] ;
  wire \positions_reg_n_0_[3][20] ;
  wire \positions_reg_n_0_[3][21] ;
  wire \positions_reg_n_0_[3][22] ;
  wire \positions_reg_n_0_[3][23] ;
  wire \positions_reg_n_0_[3][24] ;
  wire \positions_reg_n_0_[3][25] ;
  wire \positions_reg_n_0_[3][26] ;
  wire \positions_reg_n_0_[3][27] ;
  wire \positions_reg_n_0_[3][28] ;
  wire \positions_reg_n_0_[3][29] ;
  wire \positions_reg_n_0_[3][2] ;
  wire \positions_reg_n_0_[3][30] ;
  wire \positions_reg_n_0_[3][31] ;
  wire \positions_reg_n_0_[3][3] ;
  wire \positions_reg_n_0_[3][4] ;
  wire \positions_reg_n_0_[3][5] ;
  wire \positions_reg_n_0_[3][6] ;
  wire \positions_reg_n_0_[3][7] ;
  wire \positions_reg_n_0_[3][8] ;
  wire \positions_reg_n_0_[3][9] ;
  wire [1:15]pwmRef;
  wire \pwmRef[15]_i_256__0_n_0 ;
  wire \pwmRef[15]_i_256__1_n_0 ;
  wire \pwmRef[15]_i_256__2_n_0 ;
  wire \pwmRef[15]_i_256_n_0 ;
  wire \pwmRef[15]_i_257__0_n_0 ;
  wire \pwmRef[15]_i_257__1_n_0 ;
  wire \pwmRef[15]_i_257__2_n_0 ;
  wire \pwmRef[15]_i_257_n_0 ;
  wire \pwmRef[15]_i_258__0_n_0 ;
  wire \pwmRef[15]_i_258__1_n_0 ;
  wire \pwmRef[15]_i_258__2_n_0 ;
  wire \pwmRef[15]_i_258_n_0 ;
  wire \pwmRef[15]_i_259__0_n_0 ;
  wire \pwmRef[15]_i_259__1_n_0 ;
  wire \pwmRef[15]_i_259__2_n_0 ;
  wire \pwmRef[15]_i_259_n_0 ;
  wire \pwmRef_reg[15]_i_185__0_n_1 ;
  wire \pwmRef_reg[15]_i_185__0_n_2 ;
  wire \pwmRef_reg[15]_i_185__0_n_3 ;
  wire \pwmRef_reg[15]_i_185__1_n_1 ;
  wire \pwmRef_reg[15]_i_185__1_n_2 ;
  wire \pwmRef_reg[15]_i_185__1_n_3 ;
  wire \pwmRef_reg[15]_i_185__2_n_1 ;
  wire \pwmRef_reg[15]_i_185__2_n_2 ;
  wire \pwmRef_reg[15]_i_185__2_n_3 ;
  wire \pwmRef_reg[15]_i_185_n_1 ;
  wire \pwmRef_reg[15]_i_185_n_2 ;
  wire \pwmRef_reg[15]_i_185_n_3 ;
  wire [0:15]\pwmRefs[0]_0 ;
  wire [12:14]\pwmRefs[1]_1 ;
  wire [1:15]\pwmRefs[2]_2 ;
  wire [0:15]\pwmRefs[3]_3 ;
  wire [31:28]result3;
  wire [31:28]result3_0;
  wire [31:28]result3_10;
  wire [31:28]result3_5;
  wire slv_reg_rden;
  wire slv_reg_wren;
  wire sp;
  wire \sp[0][31]_i_1_n_0 ;
  wire \sp[0][31]_i_2_n_0 ;
  wire \sp[1][31]_i_1_n_0 ;
  wire \sp[2][31]_i_1_n_0 ;
  wire \sp_reg_n_0_[0][0] ;
  wire \sp_reg_n_0_[0][10] ;
  wire \sp_reg_n_0_[0][11] ;
  wire \sp_reg_n_0_[0][12] ;
  wire \sp_reg_n_0_[0][13] ;
  wire \sp_reg_n_0_[0][14] ;
  wire \sp_reg_n_0_[0][15] ;
  wire \sp_reg_n_0_[0][16] ;
  wire \sp_reg_n_0_[0][17] ;
  wire \sp_reg_n_0_[0][18] ;
  wire \sp_reg_n_0_[0][19] ;
  wire \sp_reg_n_0_[0][1] ;
  wire \sp_reg_n_0_[0][20] ;
  wire \sp_reg_n_0_[0][21] ;
  wire \sp_reg_n_0_[0][22] ;
  wire \sp_reg_n_0_[0][23] ;
  wire \sp_reg_n_0_[0][24] ;
  wire \sp_reg_n_0_[0][25] ;
  wire \sp_reg_n_0_[0][26] ;
  wire \sp_reg_n_0_[0][27] ;
  wire \sp_reg_n_0_[0][28] ;
  wire \sp_reg_n_0_[0][29] ;
  wire \sp_reg_n_0_[0][2] ;
  wire \sp_reg_n_0_[0][30] ;
  wire \sp_reg_n_0_[0][31] ;
  wire \sp_reg_n_0_[0][3] ;
  wire \sp_reg_n_0_[0][4] ;
  wire \sp_reg_n_0_[0][5] ;
  wire \sp_reg_n_0_[0][6] ;
  wire \sp_reg_n_0_[0][7] ;
  wire \sp_reg_n_0_[0][8] ;
  wire \sp_reg_n_0_[0][9] ;
  wire \sp_reg_n_0_[1][0] ;
  wire \sp_reg_n_0_[1][10] ;
  wire \sp_reg_n_0_[1][11] ;
  wire \sp_reg_n_0_[1][12] ;
  wire \sp_reg_n_0_[1][13] ;
  wire \sp_reg_n_0_[1][14] ;
  wire \sp_reg_n_0_[1][15] ;
  wire \sp_reg_n_0_[1][16] ;
  wire \sp_reg_n_0_[1][17] ;
  wire \sp_reg_n_0_[1][18] ;
  wire \sp_reg_n_0_[1][19] ;
  wire \sp_reg_n_0_[1][1] ;
  wire \sp_reg_n_0_[1][20] ;
  wire \sp_reg_n_0_[1][21] ;
  wire \sp_reg_n_0_[1][22] ;
  wire \sp_reg_n_0_[1][23] ;
  wire \sp_reg_n_0_[1][24] ;
  wire \sp_reg_n_0_[1][25] ;
  wire \sp_reg_n_0_[1][26] ;
  wire \sp_reg_n_0_[1][27] ;
  wire \sp_reg_n_0_[1][28] ;
  wire \sp_reg_n_0_[1][29] ;
  wire \sp_reg_n_0_[1][2] ;
  wire \sp_reg_n_0_[1][30] ;
  wire \sp_reg_n_0_[1][31] ;
  wire \sp_reg_n_0_[1][3] ;
  wire \sp_reg_n_0_[1][4] ;
  wire \sp_reg_n_0_[1][5] ;
  wire \sp_reg_n_0_[1][6] ;
  wire \sp_reg_n_0_[1][7] ;
  wire \sp_reg_n_0_[1][8] ;
  wire \sp_reg_n_0_[1][9] ;
  wire \sp_reg_n_0_[2][0] ;
  wire \sp_reg_n_0_[2][10] ;
  wire \sp_reg_n_0_[2][11] ;
  wire \sp_reg_n_0_[2][12] ;
  wire \sp_reg_n_0_[2][13] ;
  wire \sp_reg_n_0_[2][14] ;
  wire \sp_reg_n_0_[2][15] ;
  wire \sp_reg_n_0_[2][16] ;
  wire \sp_reg_n_0_[2][17] ;
  wire \sp_reg_n_0_[2][18] ;
  wire \sp_reg_n_0_[2][19] ;
  wire \sp_reg_n_0_[2][1] ;
  wire \sp_reg_n_0_[2][20] ;
  wire \sp_reg_n_0_[2][21] ;
  wire \sp_reg_n_0_[2][22] ;
  wire \sp_reg_n_0_[2][23] ;
  wire \sp_reg_n_0_[2][24] ;
  wire \sp_reg_n_0_[2][25] ;
  wire \sp_reg_n_0_[2][26] ;
  wire \sp_reg_n_0_[2][27] ;
  wire \sp_reg_n_0_[2][28] ;
  wire \sp_reg_n_0_[2][29] ;
  wire \sp_reg_n_0_[2][2] ;
  wire \sp_reg_n_0_[2][30] ;
  wire \sp_reg_n_0_[2][31] ;
  wire \sp_reg_n_0_[2][3] ;
  wire \sp_reg_n_0_[2][4] ;
  wire \sp_reg_n_0_[2][5] ;
  wire \sp_reg_n_0_[2][6] ;
  wire \sp_reg_n_0_[2][7] ;
  wire \sp_reg_n_0_[2][8] ;
  wire \sp_reg_n_0_[2][9] ;
  wire \sp_reg_n_0_[3][0] ;
  wire \sp_reg_n_0_[3][10] ;
  wire \sp_reg_n_0_[3][11] ;
  wire \sp_reg_n_0_[3][12] ;
  wire \sp_reg_n_0_[3][13] ;
  wire \sp_reg_n_0_[3][14] ;
  wire \sp_reg_n_0_[3][15] ;
  wire \sp_reg_n_0_[3][16] ;
  wire \sp_reg_n_0_[3][17] ;
  wire \sp_reg_n_0_[3][18] ;
  wire \sp_reg_n_0_[3][19] ;
  wire \sp_reg_n_0_[3][1] ;
  wire \sp_reg_n_0_[3][20] ;
  wire \sp_reg_n_0_[3][21] ;
  wire \sp_reg_n_0_[3][22] ;
  wire \sp_reg_n_0_[3][23] ;
  wire \sp_reg_n_0_[3][24] ;
  wire \sp_reg_n_0_[3][25] ;
  wire \sp_reg_n_0_[3][26] ;
  wire \sp_reg_n_0_[3][27] ;
  wire \sp_reg_n_0_[3][28] ;
  wire \sp_reg_n_0_[3][29] ;
  wire \sp_reg_n_0_[3][2] ;
  wire \sp_reg_n_0_[3][30] ;
  wire \sp_reg_n_0_[3][31] ;
  wire \sp_reg_n_0_[3][3] ;
  wire \sp_reg_n_0_[3][4] ;
  wire \sp_reg_n_0_[3][5] ;
  wire \sp_reg_n_0_[3][6] ;
  wire \sp_reg_n_0_[3][7] ;
  wire \sp_reg_n_0_[3][8] ;
  wire \sp_reg_n_0_[3][9] ;
  wire spi_activated;
  wire spi_activated_i_5_n_0;
  wire spi_activated_i_6_n_0;
  wire spi_activated_i_7_n_0;
  wire spi_activated_i_8_n_0;
  wire spi_activated_reg_0;
  wire spi_control_n_10;
  wire spi_control_n_11;
  wire spi_control_n_12;
  wire spi_control_n_13;
  wire spi_control_n_14;
  wire spi_control_n_16;
  wire spi_control_n_19;
  wire spi_control_n_20;
  wire spi_control_n_21;
  wire spi_control_n_22;
  wire spi_control_n_23;
  wire spi_control_n_24;
  wire spi_control_n_25;
  wire spi_control_n_26;
  wire spi_control_n_5;
  wire spi_control_n_6;
  wire spi_control_n_7;
  wire spi_control_n_8;
  wire spi_done;
  wire spi_done_prev;
  wire spi_done_prev_reg_0;
  wire spi_done_prev_reg_1;
  wire spi_n_0;
  wire spi_n_1;
  wire spi_n_2;
  wire spi_n_4;
  wire spi_n_7;
  wire start_frame3;
  wire start_spi_transmission;
  wire start_spi_transmission_reg_0;
  wire update_controller_prev_i_2_n_0;
  wire update_controller_reg_0;
  wire update_controller_reg_1;
  wire update_frequency;
  wire \update_frequency_reg_n_0_[0] ;
  wire \update_frequency_reg_n_0_[10] ;
  wire \update_frequency_reg_n_0_[11] ;
  wire \update_frequency_reg_n_0_[12] ;
  wire \update_frequency_reg_n_0_[13] ;
  wire \update_frequency_reg_n_0_[14] ;
  wire \update_frequency_reg_n_0_[15] ;
  wire \update_frequency_reg_n_0_[16] ;
  wire \update_frequency_reg_n_0_[17] ;
  wire \update_frequency_reg_n_0_[18] ;
  wire \update_frequency_reg_n_0_[19] ;
  wire \update_frequency_reg_n_0_[1] ;
  wire \update_frequency_reg_n_0_[20] ;
  wire \update_frequency_reg_n_0_[21] ;
  wire \update_frequency_reg_n_0_[22] ;
  wire \update_frequency_reg_n_0_[23] ;
  wire \update_frequency_reg_n_0_[24] ;
  wire \update_frequency_reg_n_0_[25] ;
  wire \update_frequency_reg_n_0_[26] ;
  wire \update_frequency_reg_n_0_[27] ;
  wire \update_frequency_reg_n_0_[28] ;
  wire \update_frequency_reg_n_0_[29] ;
  wire \update_frequency_reg_n_0_[2] ;
  wire \update_frequency_reg_n_0_[30] ;
  wire \update_frequency_reg_n_0_[31] ;
  wire \update_frequency_reg_n_0_[3] ;
  wire \update_frequency_reg_n_0_[4] ;
  wire \update_frequency_reg_n_0_[5] ;
  wire \update_frequency_reg_n_0_[6] ;
  wire \update_frequency_reg_n_0_[7] ;
  wire \update_frequency_reg_n_0_[8] ;
  wire \update_frequency_reg_n_0_[9] ;
  wire [0:14]velocity;
  wire \velocitys_reg_n_0_[0][10] ;
  wire \velocitys_reg_n_0_[0][11] ;
  wire \velocitys_reg_n_0_[0][12] ;
  wire \velocitys_reg_n_0_[0][13] ;
  wire \velocitys_reg_n_0_[0][14] ;
  wire \velocitys_reg_n_0_[0][15] ;
  wire \velocitys_reg_n_0_[0][1] ;
  wire \velocitys_reg_n_0_[0][2] ;
  wire \velocitys_reg_n_0_[0][3] ;
  wire \velocitys_reg_n_0_[0][4] ;
  wire \velocitys_reg_n_0_[0][5] ;
  wire \velocitys_reg_n_0_[0][6] ;
  wire \velocitys_reg_n_0_[0][7] ;
  wire \velocitys_reg_n_0_[0][8] ;
  wire \velocitys_reg_n_0_[0][9] ;
  wire \velocitys_reg_n_0_[1][10] ;
  wire \velocitys_reg_n_0_[1][11] ;
  wire \velocitys_reg_n_0_[1][12] ;
  wire \velocitys_reg_n_0_[1][13] ;
  wire \velocitys_reg_n_0_[1][14] ;
  wire \velocitys_reg_n_0_[1][15] ;
  wire \velocitys_reg_n_0_[1][1] ;
  wire \velocitys_reg_n_0_[1][2] ;
  wire \velocitys_reg_n_0_[1][3] ;
  wire \velocitys_reg_n_0_[1][4] ;
  wire \velocitys_reg_n_0_[1][5] ;
  wire \velocitys_reg_n_0_[1][6] ;
  wire \velocitys_reg_n_0_[1][7] ;
  wire \velocitys_reg_n_0_[1][8] ;
  wire \velocitys_reg_n_0_[1][9] ;
  wire \velocitys_reg_n_0_[2][10] ;
  wire \velocitys_reg_n_0_[2][11] ;
  wire \velocitys_reg_n_0_[2][12] ;
  wire \velocitys_reg_n_0_[2][13] ;
  wire \velocitys_reg_n_0_[2][14] ;
  wire \velocitys_reg_n_0_[2][15] ;
  wire \velocitys_reg_n_0_[2][1] ;
  wire \velocitys_reg_n_0_[2][2] ;
  wire \velocitys_reg_n_0_[2][3] ;
  wire \velocitys_reg_n_0_[2][4] ;
  wire \velocitys_reg_n_0_[2][5] ;
  wire \velocitys_reg_n_0_[2][6] ;
  wire \velocitys_reg_n_0_[2][7] ;
  wire \velocitys_reg_n_0_[2][8] ;
  wire \velocitys_reg_n_0_[2][9] ;
  wire \velocitys_reg_n_0_[3][10] ;
  wire \velocitys_reg_n_0_[3][11] ;
  wire \velocitys_reg_n_0_[3][12] ;
  wire \velocitys_reg_n_0_[3][13] ;
  wire \velocitys_reg_n_0_[3][14] ;
  wire \velocitys_reg_n_0_[3][15] ;
  wire \velocitys_reg_n_0_[3][1] ;
  wire \velocitys_reg_n_0_[3][2] ;
  wire \velocitys_reg_n_0_[3][3] ;
  wire \velocitys_reg_n_0_[3][4] ;
  wire \velocitys_reg_n_0_[3][5] ;
  wire \velocitys_reg_n_0_[3][6] ;
  wire \velocitys_reg_n_0_[3][7] ;
  wire \velocitys_reg_n_0_[3][8] ;
  wire \velocitys_reg_n_0_[3][9] ;
  wire wr_ack;
  wire wren;
  wire write_ack_prev;
  wire [3:1]\NLW_actual_update_frequency_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_actual_update_frequency_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_actual_update_frequency_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_actual_update_frequency_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_actual_update_frequency_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_actual_update_frequency_reg[0]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_actual_update_frequency_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_actual_update_frequency_reg[0]_i_34_O_UNCONNECTED ;
  wire [3:0]\NLW_actual_update_frequency_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_actual_update_frequency_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[10]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[11]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[12]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[12]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[13]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[13]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[14]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[14]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[15]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[15]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[16]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[17]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[17]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[18]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[18]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[18]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[19]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[19]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[1]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[1]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[1]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[20]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[20]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[21]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[21]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[21]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[22]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[22]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[22]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[23]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[23]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[24]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[24]_i_35_O_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[25]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_actual_update_frequency_reg[25]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[2]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[2]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[2]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[3]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[3]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[3]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[4]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[4]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[5]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[5]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[6]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[6]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[7]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[7]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[8]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[8]_i_35_O_UNCONNECTED ;
  wire [3:2]\NLW_actual_update_frequency_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_actual_update_frequency_reg[9]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_update_frequency_reg[9]_i_35_O_UNCONNECTED ;
  wire [3:3]\NLW_counter_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_delay_counter_reg[0]_i_129_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[0]_i_15_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[0]_i_16_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[0]_i_17_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_delay_counter_reg[0]_i_170_O_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[0]_i_18_CO_UNCONNECTED ;
  wire [3:0]\NLW_delay_counter_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_delay_counter_reg[0]_i_216_O_UNCONNECTED ;
  wire [3:0]\NLW_delay_counter_reg[0]_i_267_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[0]_i_272_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[0]_i_273_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[0]_i_278_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[0]_i_283_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[0]_i_288_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[0]_i_293_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[0]_i_298_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[0]_i_303_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[0]_i_308_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[0]_i_313_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[0]_i_318_O_UNCONNECTED ;
  wire [3:0]\NLW_delay_counter_reg[0]_i_323_O_UNCONNECTED ;
  wire [3:0]\NLW_delay_counter_reg[0]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_delay_counter_reg[0]_i_62_O_UNCONNECTED ;
  wire [3:0]\NLW_delay_counter_reg[0]_i_93_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[12]_i_142_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[12]_i_147_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[12]_i_152_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[12]_i_157_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[12]_i_6_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[12]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[12]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[12]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[12]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[12]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[12]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[12]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[16]_i_145_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[16]_i_6_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[16]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[16]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[16]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[16]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[16]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[16]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[16]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[20]_i_6_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[20]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[20]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[20]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[20]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[20]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[20]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[20]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[24]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_delay_counter_reg[24]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[24]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[24]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_delay_counter_reg[28]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[4]_i_142_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[4]_i_147_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[4]_i_152_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[4]_i_157_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[4]_i_6_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[4]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[4]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[4]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[4]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[4]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[4]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[4]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[8]_i_142_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[8]_i_147_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[8]_i_152_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_counter_reg[8]_i_157_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[8]_i_6_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[8]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[8]_i_7_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[8]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[8]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[8]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_delay_counter_reg[8]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_counter_reg[8]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_lastError_reg[31]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_lastError_reg[31]_i_13_O_UNCONNECTED ;
  wire [3:3]\NLW_lastError_reg[31]_i_13__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_lastError_reg[31]_i_13__0_O_UNCONNECTED ;
  wire [3:3]\NLW_lastError_reg[31]_i_13__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_lastError_reg[31]_i_13__1_O_UNCONNECTED ;
  wire [3:3]\NLW_lastError_reg[31]_i_13__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_lastError_reg[31]_i_13__2_O_UNCONNECTED ;
  wire [3:0]\NLW_lastError_reg[31]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_lastError_reg[31]_i_22__0_O_UNCONNECTED ;
  wire [3:0]\NLW_lastError_reg[31]_i_22__1_O_UNCONNECTED ;
  wire [3:0]\NLW_lastError_reg[31]_i_22__2_O_UNCONNECTED ;
  wire [3:1]\NLW_lastError_reg[31]_i_29_CO_UNCONNECTED ;
  wire [3:2]\NLW_lastError_reg[31]_i_29_O_UNCONNECTED ;
  wire [3:1]\NLW_lastError_reg[31]_i_29__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_lastError_reg[31]_i_29__0_O_UNCONNECTED ;
  wire [3:1]\NLW_lastError_reg[31]_i_29__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_lastError_reg[31]_i_29__1_O_UNCONNECTED ;
  wire [3:1]\NLW_lastError_reg[31]_i_29__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_lastError_reg[31]_i_29__2_O_UNCONNECTED ;
  wire [3:0]\NLW_lastError_reg[31]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_lastError_reg[31]_i_30__0_O_UNCONNECTED ;
  wire [3:0]\NLW_lastError_reg[31]_i_30__1_O_UNCONNECTED ;
  wire [3:0]\NLW_lastError_reg[31]_i_30__2_O_UNCONNECTED ;
  wire [3:3]\NLW_lastError_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_lastError_reg[31]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_lastError_reg[31]_i_41__0_O_UNCONNECTED ;
  wire [3:0]\NLW_lastError_reg[31]_i_41__1_O_UNCONNECTED ;
  wire [3:0]\NLW_lastError_reg[31]_i_41__2_O_UNCONNECTED ;
  wire [3:3]\NLW_lastError_reg[31]_i_4__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_lastError_reg[31]_i_4__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_lastError_reg[31]_i_4__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_lastError_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_lastError_reg[31]_i_6__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_lastError_reg[31]_i_6__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_lastError_reg[31]_i_6__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_lastError_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_lastError_reg[31]_i_7__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_lastError_reg[31]_i_7__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_lastError_reg[31]_i_7__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_pwmRef_reg[15]_i_185_CO_UNCONNECTED ;
  wire [3:3]\NLW_pwmRef_reg[15]_i_185__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_pwmRef_reg[15]_i_185__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_pwmRef_reg[15]_i_185__2_CO_UNCONNECTED ;

  assign myocontrol_wdata_0_sp_1 = myocontrol_wdata_0_sn_1;
  assign myocontrol_wdata_6_sp_1 = myocontrol_wdata_6_sn_1;
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \IntegralNegMax[0][31]_i_1 
       (.I0(\IntegralNegMax[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I4(axi_awaddr[4]),
        .I5(axi_awaddr[5]),
        .O(\IntegralNegMax[0][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \IntegralNegMax[0][31]_i_2 
       (.I0(axi_awaddr[6]),
        .I1(axi_awaddr[8]),
        .I2(axi_awaddr[9]),
        .I3(axi_awaddr[10]),
        .I4(axi_awaddr[7]),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_9 ),
        .O(\IntegralNegMax[0][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \IntegralNegMax[1][31]_i_1 
       (.I0(\IntegralNegMax[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .O(\IntegralNegMax[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \IntegralNegMax[2][31]_i_1 
       (.I0(\IntegralNegMax[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\IntegralPosMax[2][31]_i_2_n_0 ),
        .O(\IntegralNegMax[2][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \IntegralNegMax[3][31]_i_1 
       (.I0(\IntegralNegMax[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\IntegralPosMax[3][31]_i_2_n_0 ),
        .O(IntegralNegMax));
  FDRE \IntegralNegMax_reg[0][0] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\IntegralNegMax_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][10] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\IntegralNegMax_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][11] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\IntegralNegMax_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][12] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\IntegralNegMax_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][13] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\IntegralNegMax_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][14] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\IntegralNegMax_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][15] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\IntegralNegMax_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][16] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\IntegralNegMax_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][17] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\IntegralNegMax_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][18] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\IntegralNegMax_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][19] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\IntegralNegMax_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][1] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\IntegralNegMax_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][20] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\IntegralNegMax_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][21] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\IntegralNegMax_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][22] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\IntegralNegMax_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][23] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\IntegralNegMax_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][24] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\IntegralNegMax_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][25] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\IntegralNegMax_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][26] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\IntegralNegMax_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][27] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\IntegralNegMax_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][28] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\IntegralNegMax_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][29] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\IntegralNegMax_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][2] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\IntegralNegMax_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][30] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\IntegralNegMax_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][31] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\IntegralNegMax_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][3] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\IntegralNegMax_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][4] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\IntegralNegMax_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][5] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\IntegralNegMax_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][6] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\IntegralNegMax_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][7] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\IntegralNegMax_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][8] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\IntegralNegMax_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[0][9] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\IntegralNegMax_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][0] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\IntegralNegMax_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][10] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\IntegralNegMax_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][11] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\IntegralNegMax_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][12] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\IntegralNegMax_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][13] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\IntegralNegMax_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][14] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\IntegralNegMax_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][15] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\IntegralNegMax_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][16] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\IntegralNegMax_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][17] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\IntegralNegMax_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][18] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\IntegralNegMax_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][19] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\IntegralNegMax_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][1] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\IntegralNegMax_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][20] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\IntegralNegMax_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][21] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\IntegralNegMax_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][22] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\IntegralNegMax_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][23] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\IntegralNegMax_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][24] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\IntegralNegMax_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][25] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\IntegralNegMax_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][26] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\IntegralNegMax_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][27] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\IntegralNegMax_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][28] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\IntegralNegMax_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][29] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\IntegralNegMax_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][2] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\IntegralNegMax_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][30] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\IntegralNegMax_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][31] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\IntegralNegMax_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][3] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\IntegralNegMax_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][4] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\IntegralNegMax_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][5] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\IntegralNegMax_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][6] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\IntegralNegMax_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][7] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\IntegralNegMax_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][8] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\IntegralNegMax_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[1][9] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\IntegralNegMax_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][0] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\IntegralNegMax_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][10] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\IntegralNegMax_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][11] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\IntegralNegMax_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][12] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\IntegralNegMax_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][13] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\IntegralNegMax_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][14] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\IntegralNegMax_reg_n_0_[2][14] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][15] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\IntegralNegMax_reg_n_0_[2][15] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][16] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\IntegralNegMax_reg_n_0_[2][16] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][17] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\IntegralNegMax_reg_n_0_[2][17] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][18] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\IntegralNegMax_reg_n_0_[2][18] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][19] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\IntegralNegMax_reg_n_0_[2][19] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][1] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\IntegralNegMax_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][20] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\IntegralNegMax_reg_n_0_[2][20] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][21] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\IntegralNegMax_reg_n_0_[2][21] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][22] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\IntegralNegMax_reg_n_0_[2][22] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][23] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\IntegralNegMax_reg_n_0_[2][23] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][24] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\IntegralNegMax_reg_n_0_[2][24] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][25] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\IntegralNegMax_reg_n_0_[2][25] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][26] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\IntegralNegMax_reg_n_0_[2][26] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][27] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\IntegralNegMax_reg_n_0_[2][27] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][28] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\IntegralNegMax_reg_n_0_[2][28] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][29] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\IntegralNegMax_reg_n_0_[2][29] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][2] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\IntegralNegMax_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][30] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\IntegralNegMax_reg_n_0_[2][30] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][31] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\IntegralNegMax_reg_n_0_[2][31] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][3] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\IntegralNegMax_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][4] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\IntegralNegMax_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][5] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\IntegralNegMax_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][6] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\IntegralNegMax_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][7] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\IntegralNegMax_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][8] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\IntegralNegMax_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[2][9] 
       (.C(myocontrol_aclk),
        .CE(\IntegralNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\IntegralNegMax_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][0] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[0]),
        .Q(\IntegralNegMax_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][10] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[10]),
        .Q(\IntegralNegMax_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][11] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[11]),
        .Q(\IntegralNegMax_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][12] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[12]),
        .Q(\IntegralNegMax_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][13] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[13]),
        .Q(\IntegralNegMax_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][14] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[14]),
        .Q(\IntegralNegMax_reg_n_0_[3][14] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][15] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[15]),
        .Q(\IntegralNegMax_reg_n_0_[3][15] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][16] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[16]),
        .Q(\IntegralNegMax_reg_n_0_[3][16] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][17] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[17]),
        .Q(\IntegralNegMax_reg_n_0_[3][17] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][18] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[18]),
        .Q(\IntegralNegMax_reg_n_0_[3][18] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][19] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[19]),
        .Q(\IntegralNegMax_reg_n_0_[3][19] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][1] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[1]),
        .Q(\IntegralNegMax_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][20] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[20]),
        .Q(\IntegralNegMax_reg_n_0_[3][20] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][21] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[21]),
        .Q(\IntegralNegMax_reg_n_0_[3][21] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][22] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[22]),
        .Q(\IntegralNegMax_reg_n_0_[3][22] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][23] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[23]),
        .Q(\IntegralNegMax_reg_n_0_[3][23] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][24] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[24]),
        .Q(\IntegralNegMax_reg_n_0_[3][24] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][25] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[25]),
        .Q(\IntegralNegMax_reg_n_0_[3][25] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][26] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[26]),
        .Q(\IntegralNegMax_reg_n_0_[3][26] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][27] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[27]),
        .Q(\IntegralNegMax_reg_n_0_[3][27] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][28] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[28]),
        .Q(\IntegralNegMax_reg_n_0_[3][28] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][29] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[29]),
        .Q(\IntegralNegMax_reg_n_0_[3][29] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][2] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[2]),
        .Q(\IntegralNegMax_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][30] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[30]),
        .Q(\IntegralNegMax_reg_n_0_[3][30] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][31] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[31]),
        .Q(\IntegralNegMax_reg_n_0_[3][31] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][3] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[3]),
        .Q(\IntegralNegMax_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][4] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[4]),
        .Q(\IntegralNegMax_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][5] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[5]),
        .Q(\IntegralNegMax_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][6] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[6]),
        .Q(\IntegralNegMax_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][7] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[7]),
        .Q(\IntegralNegMax_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][8] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[8]),
        .Q(\IntegralNegMax_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \IntegralNegMax_reg[3][9] 
       (.C(myocontrol_aclk),
        .CE(IntegralNegMax),
        .D(myocontrol_wdata[9]),
        .Q(\IntegralNegMax_reg_n_0_[3][9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \IntegralPosMax[0][31]_i_1 
       (.I0(\IntegralPosMax[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I4(axi_awaddr[4]),
        .I5(axi_awaddr[5]),
        .O(\IntegralPosMax[0][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \IntegralPosMax[0][31]_i_2 
       (.I0(axi_awaddr[8]),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_9 ),
        .I2(axi_awaddr[7]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[10]),
        .I5(axi_awaddr[9]),
        .O(\IntegralPosMax[0][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \IntegralPosMax[1][31]_i_1 
       (.I0(\IntegralPosMax[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .O(\IntegralPosMax[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \IntegralPosMax[2][31]_i_1 
       (.I0(\IntegralPosMax[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\IntegralPosMax[2][31]_i_2_n_0 ),
        .O(\IntegralPosMax[2][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \IntegralPosMax[2][31]_i_2 
       (.I0(axi_awaddr[3]),
        .I1(axi_awaddr[2]),
        .O(\IntegralPosMax[2][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \IntegralPosMax[3][31]_i_1 
       (.I0(\IntegralPosMax[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\IntegralPosMax[3][31]_i_2_n_0 ),
        .O(IntegralPosMax));
  LUT2 #(
    .INIT(4'h8)) 
    \IntegralPosMax[3][31]_i_2 
       (.I0(axi_awaddr[2]),
        .I1(axi_awaddr[3]),
        .O(\IntegralPosMax[3][31]_i_2_n_0 ));
  FDRE \IntegralPosMax_reg[0][0] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\IntegralPosMax_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][10] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\IntegralPosMax_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][11] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\IntegralPosMax_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][12] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\IntegralPosMax_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][13] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\IntegralPosMax_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][14] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\IntegralPosMax_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][15] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\IntegralPosMax_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][16] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\IntegralPosMax_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][17] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\IntegralPosMax_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][18] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\IntegralPosMax_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][19] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\IntegralPosMax_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][1] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\IntegralPosMax_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][20] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\IntegralPosMax_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][21] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\IntegralPosMax_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][22] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\IntegralPosMax_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][23] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\IntegralPosMax_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][24] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\IntegralPosMax_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][25] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\IntegralPosMax_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][26] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\IntegralPosMax_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][27] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\IntegralPosMax_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][28] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\IntegralPosMax_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][29] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\IntegralPosMax_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][2] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\IntegralPosMax_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][30] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\IntegralPosMax_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][31] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\IntegralPosMax_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][3] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\IntegralPosMax_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][4] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\IntegralPosMax_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][5] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\IntegralPosMax_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][6] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\IntegralPosMax_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][7] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\IntegralPosMax_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][8] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\IntegralPosMax_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[0][9] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\IntegralPosMax_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][0] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\IntegralPosMax_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][10] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\IntegralPosMax_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][11] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\IntegralPosMax_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][12] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\IntegralPosMax_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][13] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\IntegralPosMax_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][14] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\IntegralPosMax_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][15] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\IntegralPosMax_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][16] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\IntegralPosMax_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][17] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\IntegralPosMax_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][18] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\IntegralPosMax_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][19] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\IntegralPosMax_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][1] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\IntegralPosMax_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][20] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\IntegralPosMax_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][21] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\IntegralPosMax_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][22] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\IntegralPosMax_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][23] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\IntegralPosMax_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][24] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\IntegralPosMax_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][25] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\IntegralPosMax_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][26] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\IntegralPosMax_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][27] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\IntegralPosMax_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][28] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\IntegralPosMax_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][29] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\IntegralPosMax_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][2] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\IntegralPosMax_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][30] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\IntegralPosMax_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][31] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\IntegralPosMax_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][3] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\IntegralPosMax_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][4] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\IntegralPosMax_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][5] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\IntegralPosMax_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][6] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\IntegralPosMax_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][7] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\IntegralPosMax_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][8] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\IntegralPosMax_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[1][9] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\IntegralPosMax_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][0] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\IntegralPosMax_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][10] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\IntegralPosMax_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][11] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\IntegralPosMax_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][12] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\IntegralPosMax_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][13] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\IntegralPosMax_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][14] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\IntegralPosMax_reg_n_0_[2][14] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][15] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\IntegralPosMax_reg_n_0_[2][15] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][16] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\IntegralPosMax_reg_n_0_[2][16] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][17] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\IntegralPosMax_reg_n_0_[2][17] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][18] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\IntegralPosMax_reg_n_0_[2][18] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][19] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\IntegralPosMax_reg_n_0_[2][19] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][1] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\IntegralPosMax_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][20] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\IntegralPosMax_reg_n_0_[2][20] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][21] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\IntegralPosMax_reg_n_0_[2][21] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][22] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\IntegralPosMax_reg_n_0_[2][22] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][23] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\IntegralPosMax_reg_n_0_[2][23] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][24] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\IntegralPosMax_reg_n_0_[2][24] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][25] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\IntegralPosMax_reg_n_0_[2][25] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][26] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\IntegralPosMax_reg_n_0_[2][26] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][27] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\IntegralPosMax_reg_n_0_[2][27] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][28] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\IntegralPosMax_reg_n_0_[2][28] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][29] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\IntegralPosMax_reg_n_0_[2][29] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][2] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\IntegralPosMax_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][30] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\IntegralPosMax_reg_n_0_[2][30] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][31] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\IntegralPosMax_reg_n_0_[2][31] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][3] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\IntegralPosMax_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][4] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\IntegralPosMax_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][5] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\IntegralPosMax_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][6] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\IntegralPosMax_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][7] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\IntegralPosMax_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][8] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\IntegralPosMax_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[2][9] 
       (.C(myocontrol_aclk),
        .CE(\IntegralPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\IntegralPosMax_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][0] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[0]),
        .Q(\IntegralPosMax_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][10] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[10]),
        .Q(\IntegralPosMax_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][11] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[11]),
        .Q(\IntegralPosMax_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][12] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[12]),
        .Q(\IntegralPosMax_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][13] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[13]),
        .Q(\IntegralPosMax_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][14] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[14]),
        .Q(\IntegralPosMax_reg_n_0_[3][14] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][15] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[15]),
        .Q(\IntegralPosMax_reg_n_0_[3][15] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][16] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[16]),
        .Q(\IntegralPosMax_reg_n_0_[3][16] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][17] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[17]),
        .Q(\IntegralPosMax_reg_n_0_[3][17] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][18] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[18]),
        .Q(\IntegralPosMax_reg_n_0_[3][18] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][19] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[19]),
        .Q(\IntegralPosMax_reg_n_0_[3][19] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][1] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[1]),
        .Q(\IntegralPosMax_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][20] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[20]),
        .Q(\IntegralPosMax_reg_n_0_[3][20] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][21] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[21]),
        .Q(\IntegralPosMax_reg_n_0_[3][21] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][22] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[22]),
        .Q(\IntegralPosMax_reg_n_0_[3][22] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][23] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[23]),
        .Q(\IntegralPosMax_reg_n_0_[3][23] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][24] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[24]),
        .Q(\IntegralPosMax_reg_n_0_[3][24] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][25] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[25]),
        .Q(\IntegralPosMax_reg_n_0_[3][25] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][26] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[26]),
        .Q(\IntegralPosMax_reg_n_0_[3][26] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][27] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[27]),
        .Q(\IntegralPosMax_reg_n_0_[3][27] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][28] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[28]),
        .Q(\IntegralPosMax_reg_n_0_[3][28] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][29] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[29]),
        .Q(\IntegralPosMax_reg_n_0_[3][29] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][2] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[2]),
        .Q(\IntegralPosMax_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][30] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[30]),
        .Q(\IntegralPosMax_reg_n_0_[3][30] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][31] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[31]),
        .Q(\IntegralPosMax_reg_n_0_[3][31] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][3] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[3]),
        .Q(\IntegralPosMax_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][4] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[4]),
        .Q(\IntegralPosMax_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][5] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[5]),
        .Q(\IntegralPosMax_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][6] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[6]),
        .Q(\IntegralPosMax_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][7] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[7]),
        .Q(\IntegralPosMax_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][8] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[8]),
        .Q(\IntegralPosMax_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \IntegralPosMax_reg[3][9] 
       (.C(myocontrol_aclk),
        .CE(IntegralPosMax),
        .D(myocontrol_wdata[9]),
        .Q(\IntegralPosMax_reg_n_0_[3][9] ),
        .R(1'b0));
  FDRE \Kd_reg[0][0] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\Kd_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \Kd_reg[0][10] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\Kd_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \Kd_reg[0][11] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\Kd_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \Kd_reg[0][12] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\Kd_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \Kd_reg[0][13] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\Kd_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \Kd_reg[0][14] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\Kd_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \Kd_reg[0][15] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\Kd_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \Kd_reg[0][16] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\Kd_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \Kd_reg[0][17] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\Kd_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \Kd_reg[0][18] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\Kd_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \Kd_reg[0][19] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\Kd_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \Kd_reg[0][1] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\Kd_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \Kd_reg[0][20] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\Kd_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \Kd_reg[0][21] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\Kd_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \Kd_reg[0][22] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\Kd_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \Kd_reg[0][23] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\Kd_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \Kd_reg[0][24] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\Kd_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \Kd_reg[0][25] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\Kd_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \Kd_reg[0][26] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\Kd_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \Kd_reg[0][27] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\Kd_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \Kd_reg[0][28] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\Kd_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \Kd_reg[0][29] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\Kd_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \Kd_reg[0][2] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\Kd_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \Kd_reg[0][30] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\Kd_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \Kd_reg[0][31] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\Kd_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \Kd_reg[0][3] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\Kd_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \Kd_reg[0][4] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\Kd_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \Kd_reg[0][5] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\Kd_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \Kd_reg[0][6] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\Kd_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \Kd_reg[0][7] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\Kd_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \Kd_reg[0][8] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\Kd_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \Kd_reg[0][9] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\Kd_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \Kd_reg[1][0] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\Kd_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \Kd_reg[1][10] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\Kd_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \Kd_reg[1][11] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\Kd_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \Kd_reg[1][12] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\Kd_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \Kd_reg[1][13] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\Kd_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \Kd_reg[1][14] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\Kd_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \Kd_reg[1][15] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\Kd_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \Kd_reg[1][16] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\Kd_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \Kd_reg[1][17] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\Kd_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \Kd_reg[1][18] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\Kd_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \Kd_reg[1][19] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\Kd_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \Kd_reg[1][1] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\Kd_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \Kd_reg[1][20] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\Kd_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \Kd_reg[1][21] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\Kd_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \Kd_reg[1][22] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\Kd_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \Kd_reg[1][23] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\Kd_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \Kd_reg[1][24] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\Kd_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \Kd_reg[1][25] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\Kd_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \Kd_reg[1][26] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\Kd_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \Kd_reg[1][27] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\Kd_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \Kd_reg[1][28] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\Kd_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \Kd_reg[1][29] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\Kd_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \Kd_reg[1][2] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\Kd_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \Kd_reg[1][30] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\Kd_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \Kd_reg[1][31] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\Kd_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \Kd_reg[1][3] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\Kd_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \Kd_reg[1][4] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\Kd_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \Kd_reg[1][5] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\Kd_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \Kd_reg[1][6] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\Kd_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \Kd_reg[1][7] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\Kd_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \Kd_reg[1][8] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\Kd_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \Kd_reg[1][9] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\Kd_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE \Kd_reg[2][0] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\Kd_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \Kd_reg[2][10] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\Kd_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE \Kd_reg[2][11] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\Kd_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE \Kd_reg[2][12] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\Kd_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE \Kd_reg[2][13] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\Kd_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE \Kd_reg[2][14] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\Kd_reg_n_0_[2][14] ),
        .R(1'b0));
  FDRE \Kd_reg[2][15] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\Kd_reg_n_0_[2][15] ),
        .R(1'b0));
  FDRE \Kd_reg[2][16] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\Kd_reg_n_0_[2][16] ),
        .R(1'b0));
  FDRE \Kd_reg[2][17] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\Kd_reg_n_0_[2][17] ),
        .R(1'b0));
  FDRE \Kd_reg[2][18] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\Kd_reg_n_0_[2][18] ),
        .R(1'b0));
  FDRE \Kd_reg[2][19] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\Kd_reg_n_0_[2][19] ),
        .R(1'b0));
  FDRE \Kd_reg[2][1] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\Kd_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \Kd_reg[2][20] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\Kd_reg_n_0_[2][20] ),
        .R(1'b0));
  FDRE \Kd_reg[2][21] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\Kd_reg_n_0_[2][21] ),
        .R(1'b0));
  FDRE \Kd_reg[2][22] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\Kd_reg_n_0_[2][22] ),
        .R(1'b0));
  FDRE \Kd_reg[2][23] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\Kd_reg_n_0_[2][23] ),
        .R(1'b0));
  FDRE \Kd_reg[2][24] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\Kd_reg_n_0_[2][24] ),
        .R(1'b0));
  FDRE \Kd_reg[2][25] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\Kd_reg_n_0_[2][25] ),
        .R(1'b0));
  FDRE \Kd_reg[2][26] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\Kd_reg_n_0_[2][26] ),
        .R(1'b0));
  FDRE \Kd_reg[2][27] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\Kd_reg_n_0_[2][27] ),
        .R(1'b0));
  FDRE \Kd_reg[2][28] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\Kd_reg_n_0_[2][28] ),
        .R(1'b0));
  FDRE \Kd_reg[2][29] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\Kd_reg_n_0_[2][29] ),
        .R(1'b0));
  FDRE \Kd_reg[2][2] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\Kd_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \Kd_reg[2][30] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\Kd_reg_n_0_[2][30] ),
        .R(1'b0));
  FDRE \Kd_reg[2][31] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\Kd_reg_n_0_[2][31] ),
        .R(1'b0));
  FDRE \Kd_reg[2][3] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\Kd_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \Kd_reg[2][4] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\Kd_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \Kd_reg[2][5] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\Kd_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \Kd_reg[2][6] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\Kd_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \Kd_reg[2][7] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\Kd_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \Kd_reg[2][8] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\Kd_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE \Kd_reg[2][9] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\Kd_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE \Kd_reg[3][0] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[0]),
        .Q(\Kd_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \Kd_reg[3][10] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[10]),
        .Q(\Kd_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE \Kd_reg[3][11] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[11]),
        .Q(\Kd_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE \Kd_reg[3][12] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[12]),
        .Q(\Kd_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE \Kd_reg[3][13] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[13]),
        .Q(\Kd_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE \Kd_reg[3][14] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[14]),
        .Q(\Kd_reg_n_0_[3][14] ),
        .R(1'b0));
  FDRE \Kd_reg[3][15] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[15]),
        .Q(\Kd_reg_n_0_[3][15] ),
        .R(1'b0));
  FDRE \Kd_reg[3][16] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[16]),
        .Q(\Kd_reg_n_0_[3][16] ),
        .R(1'b0));
  FDRE \Kd_reg[3][17] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[17]),
        .Q(\Kd_reg_n_0_[3][17] ),
        .R(1'b0));
  FDRE \Kd_reg[3][18] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[18]),
        .Q(\Kd_reg_n_0_[3][18] ),
        .R(1'b0));
  FDRE \Kd_reg[3][19] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[19]),
        .Q(\Kd_reg_n_0_[3][19] ),
        .R(1'b0));
  FDRE \Kd_reg[3][1] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[1]),
        .Q(\Kd_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \Kd_reg[3][20] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[20]),
        .Q(\Kd_reg_n_0_[3][20] ),
        .R(1'b0));
  FDRE \Kd_reg[3][21] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[21]),
        .Q(\Kd_reg_n_0_[3][21] ),
        .R(1'b0));
  FDRE \Kd_reg[3][22] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[22]),
        .Q(\Kd_reg_n_0_[3][22] ),
        .R(1'b0));
  FDRE \Kd_reg[3][23] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[23]),
        .Q(\Kd_reg_n_0_[3][23] ),
        .R(1'b0));
  FDRE \Kd_reg[3][24] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[24]),
        .Q(\Kd_reg_n_0_[3][24] ),
        .R(1'b0));
  FDRE \Kd_reg[3][25] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[25]),
        .Q(\Kd_reg_n_0_[3][25] ),
        .R(1'b0));
  FDRE \Kd_reg[3][26] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[26]),
        .Q(\Kd_reg_n_0_[3][26] ),
        .R(1'b0));
  FDRE \Kd_reg[3][27] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[27]),
        .Q(\Kd_reg_n_0_[3][27] ),
        .R(1'b0));
  FDRE \Kd_reg[3][28] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[28]),
        .Q(\Kd_reg_n_0_[3][28] ),
        .R(1'b0));
  FDRE \Kd_reg[3][29] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[29]),
        .Q(\Kd_reg_n_0_[3][29] ),
        .R(1'b0));
  FDRE \Kd_reg[3][2] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[2]),
        .Q(\Kd_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \Kd_reg[3][30] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[30]),
        .Q(\Kd_reg_n_0_[3][30] ),
        .R(1'b0));
  FDRE \Kd_reg[3][31] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[31]),
        .Q(\Kd_reg_n_0_[3][31] ),
        .R(1'b0));
  FDRE \Kd_reg[3][3] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[3]),
        .Q(\Kd_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \Kd_reg[3][4] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[4]),
        .Q(\Kd_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \Kd_reg[3][5] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[5]),
        .Q(\Kd_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \Kd_reg[3][6] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[6]),
        .Q(\Kd_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \Kd_reg[3][7] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[7]),
        .Q(\Kd_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \Kd_reg[3][8] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[8]),
        .Q(\Kd_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \Kd_reg[3][9] 
       (.C(myocontrol_aclk),
        .CE(Kd),
        .D(myocontrol_wdata[9]),
        .Q(\Kd_reg_n_0_[3][9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \Ki[0][31]_i_1 
       (.I0(\Ki[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I4(axi_awaddr[4]),
        .I5(axi_awaddr[5]),
        .O(\Ki[0][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \Ki[0][31]_i_2 
       (.I0(axi_awaddr[8]),
        .I1(axi_awaddr[9]),
        .I2(axi_awaddr[6]),
        .I3(axi_awaddr[10]),
        .I4(axi_awaddr[7]),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_9 ),
        .O(\Ki[0][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \Ki[1][31]_i_1 
       (.I0(\Ki[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .O(\Ki[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \Ki[2][31]_i_1 
       (.I0(\Ki[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .O(\Ki[2][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \Ki[3][31]_i_1 
       (.I0(\Ki[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .O(Ki));
  FDRE \Ki_reg[0][0] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\Ki_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \Ki_reg[0][10] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\Ki_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \Ki_reg[0][11] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\Ki_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \Ki_reg[0][12] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\Ki_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \Ki_reg[0][13] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\Ki_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \Ki_reg[0][14] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\Ki_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \Ki_reg[0][15] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\Ki_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \Ki_reg[0][16] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\Ki_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \Ki_reg[0][17] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\Ki_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \Ki_reg[0][18] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\Ki_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \Ki_reg[0][19] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\Ki_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \Ki_reg[0][1] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\Ki_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \Ki_reg[0][20] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\Ki_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \Ki_reg[0][21] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\Ki_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \Ki_reg[0][22] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\Ki_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \Ki_reg[0][23] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\Ki_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \Ki_reg[0][24] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\Ki_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \Ki_reg[0][25] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\Ki_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \Ki_reg[0][26] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\Ki_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \Ki_reg[0][27] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\Ki_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \Ki_reg[0][28] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\Ki_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \Ki_reg[0][29] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\Ki_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \Ki_reg[0][2] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\Ki_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \Ki_reg[0][30] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\Ki_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \Ki_reg[0][31] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\Ki_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \Ki_reg[0][3] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\Ki_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \Ki_reg[0][4] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\Ki_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \Ki_reg[0][5] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\Ki_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \Ki_reg[0][6] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\Ki_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \Ki_reg[0][7] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\Ki_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \Ki_reg[0][8] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\Ki_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \Ki_reg[0][9] 
       (.C(myocontrol_aclk),
        .CE(\Ki[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\Ki_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \Ki_reg[1][0] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\Ki_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \Ki_reg[1][10] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\Ki_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \Ki_reg[1][11] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\Ki_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \Ki_reg[1][12] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\Ki_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \Ki_reg[1][13] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\Ki_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \Ki_reg[1][14] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\Ki_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \Ki_reg[1][15] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\Ki_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \Ki_reg[1][16] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\Ki_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \Ki_reg[1][17] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\Ki_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \Ki_reg[1][18] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\Ki_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \Ki_reg[1][19] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\Ki_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \Ki_reg[1][1] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\Ki_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \Ki_reg[1][20] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\Ki_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \Ki_reg[1][21] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\Ki_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \Ki_reg[1][22] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\Ki_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \Ki_reg[1][23] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\Ki_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \Ki_reg[1][24] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\Ki_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \Ki_reg[1][25] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\Ki_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \Ki_reg[1][26] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\Ki_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \Ki_reg[1][27] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\Ki_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \Ki_reg[1][28] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\Ki_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \Ki_reg[1][29] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\Ki_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \Ki_reg[1][2] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\Ki_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \Ki_reg[1][30] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\Ki_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \Ki_reg[1][31] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\Ki_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \Ki_reg[1][3] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\Ki_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \Ki_reg[1][4] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\Ki_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \Ki_reg[1][5] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\Ki_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \Ki_reg[1][6] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\Ki_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \Ki_reg[1][7] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\Ki_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \Ki_reg[1][8] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\Ki_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \Ki_reg[1][9] 
       (.C(myocontrol_aclk),
        .CE(\Ki[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\Ki_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE \Ki_reg[2][0] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\Ki_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \Ki_reg[2][10] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\Ki_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE \Ki_reg[2][11] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\Ki_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE \Ki_reg[2][12] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\Ki_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE \Ki_reg[2][13] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\Ki_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE \Ki_reg[2][14] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\Ki_reg_n_0_[2][14] ),
        .R(1'b0));
  FDRE \Ki_reg[2][15] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\Ki_reg_n_0_[2][15] ),
        .R(1'b0));
  FDRE \Ki_reg[2][16] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\Ki_reg_n_0_[2][16] ),
        .R(1'b0));
  FDRE \Ki_reg[2][17] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\Ki_reg_n_0_[2][17] ),
        .R(1'b0));
  FDRE \Ki_reg[2][18] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\Ki_reg_n_0_[2][18] ),
        .R(1'b0));
  FDRE \Ki_reg[2][19] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\Ki_reg_n_0_[2][19] ),
        .R(1'b0));
  FDRE \Ki_reg[2][1] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\Ki_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \Ki_reg[2][20] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\Ki_reg_n_0_[2][20] ),
        .R(1'b0));
  FDRE \Ki_reg[2][21] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\Ki_reg_n_0_[2][21] ),
        .R(1'b0));
  FDRE \Ki_reg[2][22] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\Ki_reg_n_0_[2][22] ),
        .R(1'b0));
  FDRE \Ki_reg[2][23] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\Ki_reg_n_0_[2][23] ),
        .R(1'b0));
  FDRE \Ki_reg[2][24] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\Ki_reg_n_0_[2][24] ),
        .R(1'b0));
  FDRE \Ki_reg[2][25] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\Ki_reg_n_0_[2][25] ),
        .R(1'b0));
  FDRE \Ki_reg[2][26] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\Ki_reg_n_0_[2][26] ),
        .R(1'b0));
  FDRE \Ki_reg[2][27] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\Ki_reg_n_0_[2][27] ),
        .R(1'b0));
  FDRE \Ki_reg[2][28] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\Ki_reg_n_0_[2][28] ),
        .R(1'b0));
  FDRE \Ki_reg[2][29] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\Ki_reg_n_0_[2][29] ),
        .R(1'b0));
  FDRE \Ki_reg[2][2] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\Ki_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \Ki_reg[2][30] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\Ki_reg_n_0_[2][30] ),
        .R(1'b0));
  FDRE \Ki_reg[2][31] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\Ki_reg_n_0_[2][31] ),
        .R(1'b0));
  FDRE \Ki_reg[2][3] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\Ki_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \Ki_reg[2][4] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\Ki_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \Ki_reg[2][5] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\Ki_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \Ki_reg[2][6] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\Ki_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \Ki_reg[2][7] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\Ki_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \Ki_reg[2][8] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\Ki_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE \Ki_reg[2][9] 
       (.C(myocontrol_aclk),
        .CE(\Ki[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\Ki_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE \Ki_reg[3][0] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[0]),
        .Q(\Ki_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \Ki_reg[3][10] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[10]),
        .Q(\Ki_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE \Ki_reg[3][11] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[11]),
        .Q(\Ki_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE \Ki_reg[3][12] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[12]),
        .Q(\Ki_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE \Ki_reg[3][13] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[13]),
        .Q(\Ki_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE \Ki_reg[3][14] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[14]),
        .Q(\Ki_reg_n_0_[3][14] ),
        .R(1'b0));
  FDRE \Ki_reg[3][15] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[15]),
        .Q(\Ki_reg_n_0_[3][15] ),
        .R(1'b0));
  FDRE \Ki_reg[3][16] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[16]),
        .Q(\Ki_reg_n_0_[3][16] ),
        .R(1'b0));
  FDRE \Ki_reg[3][17] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[17]),
        .Q(\Ki_reg_n_0_[3][17] ),
        .R(1'b0));
  FDRE \Ki_reg[3][18] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[18]),
        .Q(\Ki_reg_n_0_[3][18] ),
        .R(1'b0));
  FDRE \Ki_reg[3][19] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[19]),
        .Q(\Ki_reg_n_0_[3][19] ),
        .R(1'b0));
  FDRE \Ki_reg[3][1] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[1]),
        .Q(\Ki_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \Ki_reg[3][20] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[20]),
        .Q(\Ki_reg_n_0_[3][20] ),
        .R(1'b0));
  FDRE \Ki_reg[3][21] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[21]),
        .Q(\Ki_reg_n_0_[3][21] ),
        .R(1'b0));
  FDRE \Ki_reg[3][22] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[22]),
        .Q(\Ki_reg_n_0_[3][22] ),
        .R(1'b0));
  FDRE \Ki_reg[3][23] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[23]),
        .Q(\Ki_reg_n_0_[3][23] ),
        .R(1'b0));
  FDRE \Ki_reg[3][24] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[24]),
        .Q(\Ki_reg_n_0_[3][24] ),
        .R(1'b0));
  FDRE \Ki_reg[3][25] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[25]),
        .Q(\Ki_reg_n_0_[3][25] ),
        .R(1'b0));
  FDRE \Ki_reg[3][26] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[26]),
        .Q(\Ki_reg_n_0_[3][26] ),
        .R(1'b0));
  FDRE \Ki_reg[3][27] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[27]),
        .Q(\Ki_reg_n_0_[3][27] ),
        .R(1'b0));
  FDRE \Ki_reg[3][28] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[28]),
        .Q(\Ki_reg_n_0_[3][28] ),
        .R(1'b0));
  FDRE \Ki_reg[3][29] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[29]),
        .Q(\Ki_reg_n_0_[3][29] ),
        .R(1'b0));
  FDRE \Ki_reg[3][2] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[2]),
        .Q(\Ki_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \Ki_reg[3][30] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[30]),
        .Q(\Ki_reg_n_0_[3][30] ),
        .R(1'b0));
  FDRE \Ki_reg[3][31] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[31]),
        .Q(\Ki_reg_n_0_[3][31] ),
        .R(1'b0));
  FDRE \Ki_reg[3][3] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[3]),
        .Q(\Ki_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \Ki_reg[3][4] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[4]),
        .Q(\Ki_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \Ki_reg[3][5] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[5]),
        .Q(\Ki_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \Ki_reg[3][6] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[6]),
        .Q(\Ki_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \Ki_reg[3][7] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[7]),
        .Q(\Ki_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \Ki_reg[3][8] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[8]),
        .Q(\Ki_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \Ki_reg[3][9] 
       (.C(myocontrol_aclk),
        .CE(Ki),
        .D(myocontrol_wdata[9]),
        .Q(\Ki_reg_n_0_[3][9] ),
        .R(1'b0));
  FDRE \Kp_reg[0][0] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[0]),
        .Q(\Kp_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \Kp_reg[0][10] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[10]),
        .Q(\Kp_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \Kp_reg[0][11] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[11]),
        .Q(\Kp_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \Kp_reg[0][12] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[12]),
        .Q(\Kp_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \Kp_reg[0][13] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[13]),
        .Q(\Kp_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \Kp_reg[0][14] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[14]),
        .Q(\Kp_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \Kp_reg[0][15] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[15]),
        .Q(\Kp_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \Kp_reg[0][16] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[16]),
        .Q(\Kp_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \Kp_reg[0][17] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[17]),
        .Q(\Kp_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \Kp_reg[0][18] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[18]),
        .Q(\Kp_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \Kp_reg[0][19] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[19]),
        .Q(\Kp_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \Kp_reg[0][1] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[1]),
        .Q(\Kp_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \Kp_reg[0][20] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[20]),
        .Q(\Kp_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \Kp_reg[0][21] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[21]),
        .Q(\Kp_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \Kp_reg[0][22] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[22]),
        .Q(\Kp_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \Kp_reg[0][23] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[23]),
        .Q(\Kp_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \Kp_reg[0][24] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[24]),
        .Q(\Kp_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \Kp_reg[0][25] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[25]),
        .Q(\Kp_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \Kp_reg[0][26] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[26]),
        .Q(\Kp_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \Kp_reg[0][27] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[27]),
        .Q(\Kp_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \Kp_reg[0][28] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[28]),
        .Q(\Kp_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \Kp_reg[0][29] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[29]),
        .Q(\Kp_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \Kp_reg[0][2] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[2]),
        .Q(\Kp_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \Kp_reg[0][30] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[30]),
        .Q(\Kp_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \Kp_reg[0][31] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[31]),
        .Q(\Kp_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \Kp_reg[0][3] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[3]),
        .Q(\Kp_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \Kp_reg[0][4] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[4]),
        .Q(\Kp_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \Kp_reg[0][5] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[5]),
        .Q(\Kp_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \Kp_reg[0][6] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[6]),
        .Q(\Kp_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \Kp_reg[0][7] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[7]),
        .Q(\Kp_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \Kp_reg[0][8] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[8]),
        .Q(\Kp_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \Kp_reg[0][9] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .D(myocontrol_wdata[9]),
        .Q(\Kp_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \Kp_reg[1][0] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[0]),
        .Q(\Kp_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \Kp_reg[1][10] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[10]),
        .Q(\Kp_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \Kp_reg[1][11] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[11]),
        .Q(\Kp_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \Kp_reg[1][12] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[12]),
        .Q(\Kp_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \Kp_reg[1][13] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[13]),
        .Q(\Kp_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \Kp_reg[1][14] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[14]),
        .Q(\Kp_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \Kp_reg[1][15] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[15]),
        .Q(\Kp_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \Kp_reg[1][16] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[16]),
        .Q(\Kp_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \Kp_reg[1][17] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[17]),
        .Q(\Kp_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \Kp_reg[1][18] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[18]),
        .Q(\Kp_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \Kp_reg[1][19] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[19]),
        .Q(\Kp_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \Kp_reg[1][1] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[1]),
        .Q(\Kp_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \Kp_reg[1][20] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[20]),
        .Q(\Kp_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \Kp_reg[1][21] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[21]),
        .Q(\Kp_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \Kp_reg[1][22] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[22]),
        .Q(\Kp_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \Kp_reg[1][23] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[23]),
        .Q(\Kp_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \Kp_reg[1][24] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[24]),
        .Q(\Kp_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \Kp_reg[1][25] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[25]),
        .Q(\Kp_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \Kp_reg[1][26] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[26]),
        .Q(\Kp_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \Kp_reg[1][27] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[27]),
        .Q(\Kp_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \Kp_reg[1][28] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[28]),
        .Q(\Kp_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \Kp_reg[1][29] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[29]),
        .Q(\Kp_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \Kp_reg[1][2] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[2]),
        .Q(\Kp_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \Kp_reg[1][30] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[30]),
        .Q(\Kp_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \Kp_reg[1][31] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[31]),
        .Q(\Kp_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \Kp_reg[1][3] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[3]),
        .Q(\Kp_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \Kp_reg[1][4] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[4]),
        .Q(\Kp_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \Kp_reg[1][5] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[5]),
        .Q(\Kp_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \Kp_reg[1][6] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[6]),
        .Q(\Kp_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \Kp_reg[1][7] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[7]),
        .Q(\Kp_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \Kp_reg[1][8] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[8]),
        .Q(\Kp_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \Kp_reg[1][9] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .D(myocontrol_wdata[9]),
        .Q(\Kp_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE \Kp_reg[2][0] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[0]),
        .Q(\Kp_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \Kp_reg[2][10] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[10]),
        .Q(\Kp_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE \Kp_reg[2][11] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[11]),
        .Q(\Kp_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE \Kp_reg[2][12] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[12]),
        .Q(\Kp_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE \Kp_reg[2][13] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[13]),
        .Q(\Kp_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE \Kp_reg[2][14] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[14]),
        .Q(\Kp_reg_n_0_[2][14] ),
        .R(1'b0));
  FDRE \Kp_reg[2][15] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[15]),
        .Q(\Kp_reg_n_0_[2][15] ),
        .R(1'b0));
  FDRE \Kp_reg[2][16] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[16]),
        .Q(\Kp_reg_n_0_[2][16] ),
        .R(1'b0));
  FDRE \Kp_reg[2][17] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[17]),
        .Q(\Kp_reg_n_0_[2][17] ),
        .R(1'b0));
  FDRE \Kp_reg[2][18] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[18]),
        .Q(\Kp_reg_n_0_[2][18] ),
        .R(1'b0));
  FDRE \Kp_reg[2][19] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[19]),
        .Q(\Kp_reg_n_0_[2][19] ),
        .R(1'b0));
  FDRE \Kp_reg[2][1] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[1]),
        .Q(\Kp_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \Kp_reg[2][20] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[20]),
        .Q(\Kp_reg_n_0_[2][20] ),
        .R(1'b0));
  FDRE \Kp_reg[2][21] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[21]),
        .Q(\Kp_reg_n_0_[2][21] ),
        .R(1'b0));
  FDRE \Kp_reg[2][22] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[22]),
        .Q(\Kp_reg_n_0_[2][22] ),
        .R(1'b0));
  FDRE \Kp_reg[2][23] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[23]),
        .Q(\Kp_reg_n_0_[2][23] ),
        .R(1'b0));
  FDRE \Kp_reg[2][24] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[24]),
        .Q(\Kp_reg_n_0_[2][24] ),
        .R(1'b0));
  FDRE \Kp_reg[2][25] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[25]),
        .Q(\Kp_reg_n_0_[2][25] ),
        .R(1'b0));
  FDRE \Kp_reg[2][26] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[26]),
        .Q(\Kp_reg_n_0_[2][26] ),
        .R(1'b0));
  FDRE \Kp_reg[2][27] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[27]),
        .Q(\Kp_reg_n_0_[2][27] ),
        .R(1'b0));
  FDRE \Kp_reg[2][28] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[28]),
        .Q(\Kp_reg_n_0_[2][28] ),
        .R(1'b0));
  FDRE \Kp_reg[2][29] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[29]),
        .Q(\Kp_reg_n_0_[2][29] ),
        .R(1'b0));
  FDRE \Kp_reg[2][2] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[2]),
        .Q(\Kp_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \Kp_reg[2][30] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[30]),
        .Q(\Kp_reg_n_0_[2][30] ),
        .R(1'b0));
  FDRE \Kp_reg[2][31] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[31]),
        .Q(\Kp_reg_n_0_[2][31] ),
        .R(1'b0));
  FDRE \Kp_reg[2][3] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[3]),
        .Q(\Kp_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \Kp_reg[2][4] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[4]),
        .Q(\Kp_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \Kp_reg[2][5] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[5]),
        .Q(\Kp_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \Kp_reg[2][6] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[6]),
        .Q(\Kp_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \Kp_reg[2][7] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[7]),
        .Q(\Kp_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \Kp_reg[2][8] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[8]),
        .Q(\Kp_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE \Kp_reg[2][9] 
       (.C(myocontrol_aclk),
        .CE(\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .D(myocontrol_wdata[9]),
        .Q(\Kp_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE \Kp_reg[3][0] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[0]),
        .Q(\Kp_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \Kp_reg[3][10] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[10]),
        .Q(\Kp_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE \Kp_reg[3][11] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[11]),
        .Q(\Kp_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE \Kp_reg[3][12] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[12]),
        .Q(\Kp_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE \Kp_reg[3][13] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[13]),
        .Q(\Kp_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE \Kp_reg[3][14] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[14]),
        .Q(\Kp_reg_n_0_[3][14] ),
        .R(1'b0));
  FDRE \Kp_reg[3][15] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[15]),
        .Q(\Kp_reg_n_0_[3][15] ),
        .R(1'b0));
  FDRE \Kp_reg[3][16] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[16]),
        .Q(\Kp_reg_n_0_[3][16] ),
        .R(1'b0));
  FDRE \Kp_reg[3][17] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[17]),
        .Q(\Kp_reg_n_0_[3][17] ),
        .R(1'b0));
  FDRE \Kp_reg[3][18] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[18]),
        .Q(\Kp_reg_n_0_[3][18] ),
        .R(1'b0));
  FDRE \Kp_reg[3][19] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[19]),
        .Q(\Kp_reg_n_0_[3][19] ),
        .R(1'b0));
  FDRE \Kp_reg[3][1] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[1]),
        .Q(\Kp_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \Kp_reg[3][20] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[20]),
        .Q(\Kp_reg_n_0_[3][20] ),
        .R(1'b0));
  FDRE \Kp_reg[3][21] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[21]),
        .Q(\Kp_reg_n_0_[3][21] ),
        .R(1'b0));
  FDRE \Kp_reg[3][22] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[22]),
        .Q(\Kp_reg_n_0_[3][22] ),
        .R(1'b0));
  FDRE \Kp_reg[3][23] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[23]),
        .Q(\Kp_reg_n_0_[3][23] ),
        .R(1'b0));
  FDRE \Kp_reg[3][24] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[24]),
        .Q(\Kp_reg_n_0_[3][24] ),
        .R(1'b0));
  FDRE \Kp_reg[3][25] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[25]),
        .Q(\Kp_reg_n_0_[3][25] ),
        .R(1'b0));
  FDRE \Kp_reg[3][26] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[26]),
        .Q(\Kp_reg_n_0_[3][26] ),
        .R(1'b0));
  FDRE \Kp_reg[3][27] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[27]),
        .Q(\Kp_reg_n_0_[3][27] ),
        .R(1'b0));
  FDRE \Kp_reg[3][28] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[28]),
        .Q(\Kp_reg_n_0_[3][28] ),
        .R(1'b0));
  FDRE \Kp_reg[3][29] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[29]),
        .Q(\Kp_reg_n_0_[3][29] ),
        .R(1'b0));
  FDRE \Kp_reg[3][2] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[2]),
        .Q(\Kp_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \Kp_reg[3][30] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[30]),
        .Q(\Kp_reg_n_0_[3][30] ),
        .R(1'b0));
  FDRE \Kp_reg[3][31] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[31]),
        .Q(\Kp_reg_n_0_[3][31] ),
        .R(1'b0));
  FDRE \Kp_reg[3][3] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[3]),
        .Q(\Kp_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \Kp_reg[3][4] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[4]),
        .Q(\Kp_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \Kp_reg[3][5] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[5]),
        .Q(\Kp_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \Kp_reg[3][6] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[6]),
        .Q(\Kp_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \Kp_reg[3][7] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[7]),
        .Q(\Kp_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \Kp_reg[3][8] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[8]),
        .Q(\Kp_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \Kp_reg[3][9] 
       (.C(myocontrol_aclk),
        .CE(Kp),
        .D(myocontrol_wdata[9]),
        .Q(\Kp_reg_n_0_[3][9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_10 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[1]_i_5_n_4 ),
        .O(\actual_update_frequency[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_11 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[1]_i_5_n_5 ),
        .O(\actual_update_frequency[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_12 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[1]_i_5_n_6 ),
        .O(\actual_update_frequency[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_13 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[1]_i_5_n_7 ),
        .O(\actual_update_frequency[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_15 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[1]_i_10_n_4 ),
        .O(\actual_update_frequency[0]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_16 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[1]_i_10_n_5 ),
        .O(\actual_update_frequency[0]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_17 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[1]_i_10_n_6 ),
        .O(\actual_update_frequency[0]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_18 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[1]_i_10_n_7 ),
        .O(\actual_update_frequency[0]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_20 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[1]_i_15_n_4 ),
        .O(\actual_update_frequency[0]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_21 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[1]_i_15_n_5 ),
        .O(\actual_update_frequency[0]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_22 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[1]_i_15_n_6 ),
        .O(\actual_update_frequency[0]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_23 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[1]_i_15_n_7 ),
        .O(\actual_update_frequency[0]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_25 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[1]_i_20_n_4 ),
        .O(\actual_update_frequency[0]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_26 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[1]_i_20_n_5 ),
        .O(\actual_update_frequency[0]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_27 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[1]_i_20_n_6 ),
        .O(\actual_update_frequency[0]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_28 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[1]_i_20_n_7 ),
        .O(\actual_update_frequency[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[0]_i_3 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[1]_i_1_n_7 ),
        .O(\actual_update_frequency[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_30 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[1]_i_25_n_4 ),
        .O(\actual_update_frequency[0]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_31 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[1]_i_25_n_5 ),
        .O(\actual_update_frequency[0]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_32 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[1]_i_25_n_6 ),
        .O(\actual_update_frequency[0]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_33 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[1]_i_25_n_7 ),
        .O(\actual_update_frequency[0]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_35 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[1]_i_30_n_4 ),
        .O(\actual_update_frequency[0]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_36 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[1]_i_30_n_5 ),
        .O(\actual_update_frequency[0]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_37 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[1]_i_30_n_6 ),
        .O(\actual_update_frequency[0]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_38 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[1]_i_30_n_7 ),
        .O(\actual_update_frequency[0]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[0]_i_39 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .O(\actual_update_frequency[0]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_40 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[1]_i_35_n_4 ),
        .O(\actual_update_frequency[0]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_41 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[1]_i_35_n_5 ),
        .O(\actual_update_frequency[0]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_42 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[1]_i_35_n_6 ),
        .O(\actual_update_frequency[0]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[0]_i_43 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .O(\actual_update_frequency[0]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_5 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[1]_i_2_n_4 ),
        .O(\actual_update_frequency[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_6 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[1]_i_2_n_5 ),
        .O(\actual_update_frequency[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_7 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[1]_i_2_n_6 ),
        .O(\actual_update_frequency[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[0]_i_8 
       (.I0(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[1]_i_2_n_7 ),
        .O(\actual_update_frequency[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_11 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[11]_i_5_n_5 ),
        .O(\actual_update_frequency[10]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_12 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[11]_i_5_n_6 ),
        .O(\actual_update_frequency[10]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_13 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[11]_i_5_n_7 ),
        .O(\actual_update_frequency[10]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_14 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[11]_i_10_n_4 ),
        .O(\actual_update_frequency[10]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_16 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[11]_i_10_n_5 ),
        .O(\actual_update_frequency[10]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_17 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[11]_i_10_n_6 ),
        .O(\actual_update_frequency[10]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_18 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[11]_i_10_n_7 ),
        .O(\actual_update_frequency[10]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_19 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[11]_i_15_n_4 ),
        .O(\actual_update_frequency[10]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_21 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[11]_i_15_n_5 ),
        .O(\actual_update_frequency[10]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_22 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[11]_i_15_n_6 ),
        .O(\actual_update_frequency[10]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_23 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[11]_i_15_n_7 ),
        .O(\actual_update_frequency[10]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_24 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[11]_i_20_n_4 ),
        .O(\actual_update_frequency[10]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_26 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[11]_i_20_n_5 ),
        .O(\actual_update_frequency[10]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_27 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[11]_i_20_n_6 ),
        .O(\actual_update_frequency[10]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_28 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[11]_i_20_n_7 ),
        .O(\actual_update_frequency[10]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_29 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[11]_i_25_n_4 ),
        .O(\actual_update_frequency[10]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[10]_i_3 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[11]_i_1_n_7 ),
        .O(\actual_update_frequency[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_31 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[11]_i_25_n_5 ),
        .O(\actual_update_frequency[10]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_32 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[11]_i_25_n_6 ),
        .O(\actual_update_frequency[10]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_33 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[11]_i_25_n_7 ),
        .O(\actual_update_frequency[10]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_34 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[11]_i_30_n_4 ),
        .O(\actual_update_frequency[10]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_36 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[11]_i_30_n_5 ),
        .O(\actual_update_frequency[10]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_37 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[11]_i_30_n_6 ),
        .O(\actual_update_frequency[10]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_38 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[11]_i_30_n_7 ),
        .O(\actual_update_frequency[10]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_39 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[11]_i_35_n_4 ),
        .O(\actual_update_frequency[10]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_4 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[11]_i_2_n_4 ),
        .O(\actual_update_frequency[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[10]_i_40 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .O(\actual_update_frequency[10]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_41 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[11]_i_35_n_5 ),
        .O(\actual_update_frequency[10]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_42 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[11]_i_35_n_6 ),
        .O(\actual_update_frequency[10]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[10]_i_43 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .O(\actual_update_frequency[10]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_6 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[11]_i_2_n_5 ),
        .O(\actual_update_frequency[10]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_7 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[11]_i_2_n_6 ),
        .O(\actual_update_frequency[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_8 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[11]_i_2_n_7 ),
        .O(\actual_update_frequency[10]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[10]_i_9 
       (.I0(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[11]_i_5_n_4 ),
        .O(\actual_update_frequency[10]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_11 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[12]_i_5_n_5 ),
        .O(\actual_update_frequency[11]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_12 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[12]_i_5_n_6 ),
        .O(\actual_update_frequency[11]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_13 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[12]_i_5_n_7 ),
        .O(\actual_update_frequency[11]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_14 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[12]_i_10_n_4 ),
        .O(\actual_update_frequency[11]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_16 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[12]_i_10_n_5 ),
        .O(\actual_update_frequency[11]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_17 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[12]_i_10_n_6 ),
        .O(\actual_update_frequency[11]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_18 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[12]_i_10_n_7 ),
        .O(\actual_update_frequency[11]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_19 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[12]_i_15_n_4 ),
        .O(\actual_update_frequency[11]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_21 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[12]_i_15_n_5 ),
        .O(\actual_update_frequency[11]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_22 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[12]_i_15_n_6 ),
        .O(\actual_update_frequency[11]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_23 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[12]_i_15_n_7 ),
        .O(\actual_update_frequency[11]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_24 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[12]_i_20_n_4 ),
        .O(\actual_update_frequency[11]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_26 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[12]_i_20_n_5 ),
        .O(\actual_update_frequency[11]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_27 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[12]_i_20_n_6 ),
        .O(\actual_update_frequency[11]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_28 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[12]_i_20_n_7 ),
        .O(\actual_update_frequency[11]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_29 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[12]_i_25_n_4 ),
        .O(\actual_update_frequency[11]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[11]_i_3 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[12]_i_1_n_7 ),
        .O(\actual_update_frequency[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_31 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[12]_i_25_n_5 ),
        .O(\actual_update_frequency[11]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_32 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[12]_i_25_n_6 ),
        .O(\actual_update_frequency[11]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_33 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[12]_i_25_n_7 ),
        .O(\actual_update_frequency[11]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_34 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[12]_i_30_n_4 ),
        .O(\actual_update_frequency[11]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_36 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[12]_i_30_n_5 ),
        .O(\actual_update_frequency[11]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_37 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[12]_i_30_n_6 ),
        .O(\actual_update_frequency[11]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_38 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[12]_i_30_n_7 ),
        .O(\actual_update_frequency[11]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_39 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[12]_i_35_n_4 ),
        .O(\actual_update_frequency[11]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_4 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[12]_i_2_n_4 ),
        .O(\actual_update_frequency[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[11]_i_40 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .O(\actual_update_frequency[11]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_41 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[12]_i_35_n_5 ),
        .O(\actual_update_frequency[11]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_42 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[12]_i_35_n_6 ),
        .O(\actual_update_frequency[11]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[11]_i_43 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .O(\actual_update_frequency[11]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_6 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[12]_i_2_n_5 ),
        .O(\actual_update_frequency[11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_7 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[12]_i_2_n_6 ),
        .O(\actual_update_frequency[11]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_8 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[12]_i_2_n_7 ),
        .O(\actual_update_frequency[11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[11]_i_9 
       (.I0(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[12]_i_5_n_4 ),
        .O(\actual_update_frequency[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_11 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[13]_i_5_n_5 ),
        .O(\actual_update_frequency[12]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_12 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[13]_i_5_n_6 ),
        .O(\actual_update_frequency[12]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_13 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[13]_i_5_n_7 ),
        .O(\actual_update_frequency[12]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_14 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[13]_i_10_n_4 ),
        .O(\actual_update_frequency[12]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_16 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[13]_i_10_n_5 ),
        .O(\actual_update_frequency[12]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_17 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[13]_i_10_n_6 ),
        .O(\actual_update_frequency[12]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_18 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[13]_i_10_n_7 ),
        .O(\actual_update_frequency[12]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_19 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[13]_i_15_n_4 ),
        .O(\actual_update_frequency[12]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_21 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[13]_i_15_n_5 ),
        .O(\actual_update_frequency[12]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_22 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[13]_i_15_n_6 ),
        .O(\actual_update_frequency[12]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_23 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[13]_i_15_n_7 ),
        .O(\actual_update_frequency[12]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_24 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[13]_i_20_n_4 ),
        .O(\actual_update_frequency[12]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_26 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[13]_i_20_n_5 ),
        .O(\actual_update_frequency[12]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_27 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[13]_i_20_n_6 ),
        .O(\actual_update_frequency[12]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_28 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[13]_i_20_n_7 ),
        .O(\actual_update_frequency[12]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_29 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[13]_i_25_n_4 ),
        .O(\actual_update_frequency[12]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[12]_i_3 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[13]_i_1_n_7 ),
        .O(\actual_update_frequency[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_31 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[13]_i_25_n_5 ),
        .O(\actual_update_frequency[12]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_32 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[13]_i_25_n_6 ),
        .O(\actual_update_frequency[12]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_33 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[13]_i_25_n_7 ),
        .O(\actual_update_frequency[12]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_34 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[13]_i_30_n_4 ),
        .O(\actual_update_frequency[12]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_36 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[13]_i_30_n_5 ),
        .O(\actual_update_frequency[12]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_37 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[13]_i_30_n_6 ),
        .O(\actual_update_frequency[12]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_38 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[13]_i_30_n_7 ),
        .O(\actual_update_frequency[12]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_39 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[13]_i_35_n_4 ),
        .O(\actual_update_frequency[12]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_4 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[13]_i_2_n_4 ),
        .O(\actual_update_frequency[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_40 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[13]_i_35_n_5 ),
        .O(\actual_update_frequency[12]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_41 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[13]_i_35_n_6 ),
        .O(\actual_update_frequency[12]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \actual_update_frequency[12]_i_42 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .O(\actual_update_frequency[12]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_6 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[13]_i_2_n_5 ),
        .O(\actual_update_frequency[12]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_7 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[13]_i_2_n_6 ),
        .O(\actual_update_frequency[12]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_8 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[13]_i_2_n_7 ),
        .O(\actual_update_frequency[12]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[12]_i_9 
       (.I0(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[13]_i_5_n_4 ),
        .O(\actual_update_frequency[12]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_11 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[14]_i_5_n_5 ),
        .O(\actual_update_frequency[13]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_12 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[14]_i_5_n_6 ),
        .O(\actual_update_frequency[13]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_13 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[14]_i_5_n_7 ),
        .O(\actual_update_frequency[13]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_14 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[14]_i_10_n_4 ),
        .O(\actual_update_frequency[13]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_16 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[14]_i_10_n_5 ),
        .O(\actual_update_frequency[13]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_17 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[14]_i_10_n_6 ),
        .O(\actual_update_frequency[13]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_18 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[14]_i_10_n_7 ),
        .O(\actual_update_frequency[13]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_19 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[14]_i_15_n_4 ),
        .O(\actual_update_frequency[13]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_21 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[14]_i_15_n_5 ),
        .O(\actual_update_frequency[13]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_22 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[14]_i_15_n_6 ),
        .O(\actual_update_frequency[13]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_23 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[14]_i_15_n_7 ),
        .O(\actual_update_frequency[13]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_24 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[14]_i_20_n_4 ),
        .O(\actual_update_frequency[13]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_26 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[14]_i_20_n_5 ),
        .O(\actual_update_frequency[13]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_27 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[14]_i_20_n_6 ),
        .O(\actual_update_frequency[13]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_28 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[14]_i_20_n_7 ),
        .O(\actual_update_frequency[13]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_29 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[14]_i_25_n_4 ),
        .O(\actual_update_frequency[13]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[13]_i_3 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[14]_i_1_n_7 ),
        .O(\actual_update_frequency[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_31 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[14]_i_25_n_5 ),
        .O(\actual_update_frequency[13]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_32 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[14]_i_25_n_6 ),
        .O(\actual_update_frequency[13]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_33 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[14]_i_25_n_7 ),
        .O(\actual_update_frequency[13]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_34 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[14]_i_30_n_4 ),
        .O(\actual_update_frequency[13]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_36 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[14]_i_30_n_5 ),
        .O(\actual_update_frequency[13]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_37 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[14]_i_30_n_6 ),
        .O(\actual_update_frequency[13]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_38 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[14]_i_30_n_7 ),
        .O(\actual_update_frequency[13]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_39 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[14]_i_35_n_4 ),
        .O(\actual_update_frequency[13]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_4 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[14]_i_2_n_4 ),
        .O(\actual_update_frequency[13]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_40 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[14]_i_35_n_5 ),
        .O(\actual_update_frequency[13]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_41 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[14]_i_35_n_6 ),
        .O(\actual_update_frequency[13]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \actual_update_frequency[13]_i_42 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .O(\actual_update_frequency[13]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_6 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[14]_i_2_n_5 ),
        .O(\actual_update_frequency[13]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_7 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[14]_i_2_n_6 ),
        .O(\actual_update_frequency[13]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_8 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[14]_i_2_n_7 ),
        .O(\actual_update_frequency[13]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[13]_i_9 
       (.I0(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[14]_i_5_n_4 ),
        .O(\actual_update_frequency[13]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_11 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[15]_i_5_n_5 ),
        .O(\actual_update_frequency[14]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_12 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[15]_i_5_n_6 ),
        .O(\actual_update_frequency[14]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_13 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[15]_i_5_n_7 ),
        .O(\actual_update_frequency[14]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_14 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[15]_i_10_n_4 ),
        .O(\actual_update_frequency[14]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_16 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[15]_i_10_n_5 ),
        .O(\actual_update_frequency[14]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_17 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[15]_i_10_n_6 ),
        .O(\actual_update_frequency[14]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_18 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[15]_i_10_n_7 ),
        .O(\actual_update_frequency[14]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_19 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[15]_i_15_n_4 ),
        .O(\actual_update_frequency[14]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_21 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[15]_i_15_n_5 ),
        .O(\actual_update_frequency[14]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_22 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[15]_i_15_n_6 ),
        .O(\actual_update_frequency[14]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_23 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[15]_i_15_n_7 ),
        .O(\actual_update_frequency[14]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_24 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[15]_i_20_n_4 ),
        .O(\actual_update_frequency[14]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_26 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[15]_i_20_n_5 ),
        .O(\actual_update_frequency[14]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_27 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[15]_i_20_n_6 ),
        .O(\actual_update_frequency[14]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_28 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[15]_i_20_n_7 ),
        .O(\actual_update_frequency[14]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_29 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[15]_i_25_n_4 ),
        .O(\actual_update_frequency[14]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[14]_i_3 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[15]_i_1_n_7 ),
        .O(\actual_update_frequency[14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_31 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[15]_i_25_n_5 ),
        .O(\actual_update_frequency[14]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_32 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[15]_i_25_n_6 ),
        .O(\actual_update_frequency[14]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_33 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[15]_i_25_n_7 ),
        .O(\actual_update_frequency[14]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_34 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[15]_i_30_n_4 ),
        .O(\actual_update_frequency[14]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_36 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[15]_i_30_n_5 ),
        .O(\actual_update_frequency[14]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_37 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[15]_i_30_n_6 ),
        .O(\actual_update_frequency[14]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_38 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[15]_i_30_n_7 ),
        .O(\actual_update_frequency[14]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_39 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[15]_i_35_n_4 ),
        .O(\actual_update_frequency[14]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_4 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[15]_i_2_n_4 ),
        .O(\actual_update_frequency[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_40 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[15]_i_35_n_5 ),
        .O(\actual_update_frequency[14]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_41 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[15]_i_35_n_6 ),
        .O(\actual_update_frequency[14]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \actual_update_frequency[14]_i_42 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .O(\actual_update_frequency[14]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_6 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[15]_i_2_n_5 ),
        .O(\actual_update_frequency[14]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_7 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[15]_i_2_n_6 ),
        .O(\actual_update_frequency[14]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_8 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[15]_i_2_n_7 ),
        .O(\actual_update_frequency[14]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[14]_i_9 
       (.I0(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[15]_i_5_n_4 ),
        .O(\actual_update_frequency[14]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_11 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[16]_i_5_n_5 ),
        .O(\actual_update_frequency[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_12 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[16]_i_5_n_6 ),
        .O(\actual_update_frequency[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_13 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[16]_i_5_n_7 ),
        .O(\actual_update_frequency[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_14 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[16]_i_10_n_4 ),
        .O(\actual_update_frequency[15]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_16 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[16]_i_10_n_5 ),
        .O(\actual_update_frequency[15]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_17 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[16]_i_10_n_6 ),
        .O(\actual_update_frequency[15]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_18 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[16]_i_10_n_7 ),
        .O(\actual_update_frequency[15]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_19 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[16]_i_15_n_4 ),
        .O(\actual_update_frequency[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_21 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[16]_i_15_n_5 ),
        .O(\actual_update_frequency[15]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_22 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[16]_i_15_n_6 ),
        .O(\actual_update_frequency[15]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_23 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[16]_i_15_n_7 ),
        .O(\actual_update_frequency[15]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_24 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[16]_i_20_n_4 ),
        .O(\actual_update_frequency[15]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_26 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[16]_i_20_n_5 ),
        .O(\actual_update_frequency[15]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_27 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[16]_i_20_n_6 ),
        .O(\actual_update_frequency[15]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_28 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[16]_i_20_n_7 ),
        .O(\actual_update_frequency[15]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_29 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[16]_i_25_n_4 ),
        .O(\actual_update_frequency[15]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[15]_i_3 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[16]_i_1_n_7 ),
        .O(\actual_update_frequency[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_31 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[16]_i_25_n_5 ),
        .O(\actual_update_frequency[15]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_32 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[16]_i_25_n_6 ),
        .O(\actual_update_frequency[15]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_33 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[16]_i_25_n_7 ),
        .O(\actual_update_frequency[15]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_34 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[16]_i_30_n_4 ),
        .O(\actual_update_frequency[15]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_36 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[16]_i_30_n_5 ),
        .O(\actual_update_frequency[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_37 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[16]_i_30_n_6 ),
        .O(\actual_update_frequency[15]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_38 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[16]_i_30_n_7 ),
        .O(\actual_update_frequency[15]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_39 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[16]_i_35_n_4 ),
        .O(\actual_update_frequency[15]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_4 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[16]_i_2_n_4 ),
        .O(\actual_update_frequency[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_40 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[16]_i_35_n_5 ),
        .O(\actual_update_frequency[15]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_41 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[16]_i_35_n_6 ),
        .O(\actual_update_frequency[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \actual_update_frequency[15]_i_42 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .O(\actual_update_frequency[15]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_6 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[16]_i_2_n_5 ),
        .O(\actual_update_frequency[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_7 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[16]_i_2_n_6 ),
        .O(\actual_update_frequency[15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_8 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[16]_i_2_n_7 ),
        .O(\actual_update_frequency[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[15]_i_9 
       (.I0(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[16]_i_5_n_4 ),
        .O(\actual_update_frequency[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_11 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[17]_i_5_n_5 ),
        .O(\actual_update_frequency[16]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_12 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[17]_i_5_n_6 ),
        .O(\actual_update_frequency[16]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_13 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[17]_i_5_n_7 ),
        .O(\actual_update_frequency[16]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_14 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[17]_i_10_n_4 ),
        .O(\actual_update_frequency[16]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_16 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[17]_i_10_n_5 ),
        .O(\actual_update_frequency[16]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_17 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[17]_i_10_n_6 ),
        .O(\actual_update_frequency[16]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_18 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[17]_i_10_n_7 ),
        .O(\actual_update_frequency[16]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_19 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[17]_i_15_n_4 ),
        .O(\actual_update_frequency[16]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_21 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[17]_i_15_n_5 ),
        .O(\actual_update_frequency[16]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_22 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[17]_i_15_n_6 ),
        .O(\actual_update_frequency[16]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_23 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[17]_i_15_n_7 ),
        .O(\actual_update_frequency[16]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_24 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[17]_i_20_n_4 ),
        .O(\actual_update_frequency[16]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_26 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[17]_i_20_n_5 ),
        .O(\actual_update_frequency[16]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_27 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[17]_i_20_n_6 ),
        .O(\actual_update_frequency[16]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_28 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[17]_i_20_n_7 ),
        .O(\actual_update_frequency[16]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_29 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[17]_i_25_n_4 ),
        .O(\actual_update_frequency[16]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[16]_i_3 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[17]_i_1_n_7 ),
        .O(\actual_update_frequency[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_31 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[17]_i_25_n_5 ),
        .O(\actual_update_frequency[16]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_32 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[17]_i_25_n_6 ),
        .O(\actual_update_frequency[16]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_33 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[17]_i_25_n_7 ),
        .O(\actual_update_frequency[16]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_34 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[17]_i_30_n_4 ),
        .O(\actual_update_frequency[16]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_36 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[17]_i_30_n_5 ),
        .O(\actual_update_frequency[16]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_37 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[17]_i_30_n_6 ),
        .O(\actual_update_frequency[16]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_38 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[17]_i_30_n_7 ),
        .O(\actual_update_frequency[16]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_39 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[17]_i_35_n_4 ),
        .O(\actual_update_frequency[16]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_4 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[17]_i_2_n_4 ),
        .O(\actual_update_frequency[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[16]_i_40 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .O(\actual_update_frequency[16]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_41 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[17]_i_35_n_5 ),
        .O(\actual_update_frequency[16]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_42 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[17]_i_35_n_6 ),
        .O(\actual_update_frequency[16]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[16]_i_43 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .O(\actual_update_frequency[16]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_6 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[17]_i_2_n_5 ),
        .O(\actual_update_frequency[16]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_7 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[17]_i_2_n_6 ),
        .O(\actual_update_frequency[16]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_8 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[17]_i_2_n_7 ),
        .O(\actual_update_frequency[16]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[16]_i_9 
       (.I0(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[17]_i_5_n_4 ),
        .O(\actual_update_frequency[16]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_11 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[18]_i_5_n_5 ),
        .O(\actual_update_frequency[17]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_12 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[18]_i_5_n_6 ),
        .O(\actual_update_frequency[17]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_13 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[18]_i_5_n_7 ),
        .O(\actual_update_frequency[17]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_14 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[18]_i_10_n_4 ),
        .O(\actual_update_frequency[17]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_16 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[18]_i_10_n_5 ),
        .O(\actual_update_frequency[17]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_17 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[18]_i_10_n_6 ),
        .O(\actual_update_frequency[17]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_18 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[18]_i_10_n_7 ),
        .O(\actual_update_frequency[17]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_19 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[18]_i_15_n_4 ),
        .O(\actual_update_frequency[17]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_21 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[18]_i_15_n_5 ),
        .O(\actual_update_frequency[17]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_22 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[18]_i_15_n_6 ),
        .O(\actual_update_frequency[17]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_23 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[18]_i_15_n_7 ),
        .O(\actual_update_frequency[17]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_24 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[18]_i_20_n_4 ),
        .O(\actual_update_frequency[17]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_26 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[18]_i_20_n_5 ),
        .O(\actual_update_frequency[17]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_27 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[18]_i_20_n_6 ),
        .O(\actual_update_frequency[17]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_28 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[18]_i_20_n_7 ),
        .O(\actual_update_frequency[17]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_29 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[18]_i_25_n_4 ),
        .O(\actual_update_frequency[17]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[17]_i_3 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[18]_i_1_n_7 ),
        .O(\actual_update_frequency[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_31 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[18]_i_25_n_5 ),
        .O(\actual_update_frequency[17]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_32 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[18]_i_25_n_6 ),
        .O(\actual_update_frequency[17]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_33 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[18]_i_25_n_7 ),
        .O(\actual_update_frequency[17]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_34 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[18]_i_30_n_4 ),
        .O(\actual_update_frequency[17]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_36 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[18]_i_30_n_5 ),
        .O(\actual_update_frequency[17]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_37 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[18]_i_30_n_6 ),
        .O(\actual_update_frequency[17]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_38 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[18]_i_30_n_7 ),
        .O(\actual_update_frequency[17]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_39 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[18]_i_35_n_4 ),
        .O(\actual_update_frequency[17]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_4 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[18]_i_2_n_4 ),
        .O(\actual_update_frequency[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_40 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[18]_i_35_n_5 ),
        .O(\actual_update_frequency[17]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_41 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[18]_i_35_n_6 ),
        .O(\actual_update_frequency[17]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \actual_update_frequency[17]_i_42 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .O(\actual_update_frequency[17]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_6 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[18]_i_2_n_5 ),
        .O(\actual_update_frequency[17]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_7 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[18]_i_2_n_6 ),
        .O(\actual_update_frequency[17]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_8 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[18]_i_2_n_7 ),
        .O(\actual_update_frequency[17]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[17]_i_9 
       (.I0(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[18]_i_5_n_4 ),
        .O(\actual_update_frequency[17]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_11 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[19]_i_5_n_5 ),
        .O(\actual_update_frequency[18]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_12 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[19]_i_5_n_6 ),
        .O(\actual_update_frequency[18]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_13 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[19]_i_5_n_7 ),
        .O(\actual_update_frequency[18]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_14 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[19]_i_10_n_4 ),
        .O(\actual_update_frequency[18]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_16 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[19]_i_10_n_5 ),
        .O(\actual_update_frequency[18]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_17 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[19]_i_10_n_6 ),
        .O(\actual_update_frequency[18]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_18 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[19]_i_10_n_7 ),
        .O(\actual_update_frequency[18]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_19 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[19]_i_15_n_4 ),
        .O(\actual_update_frequency[18]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_21 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[19]_i_15_n_5 ),
        .O(\actual_update_frequency[18]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_22 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[19]_i_15_n_6 ),
        .O(\actual_update_frequency[18]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_23 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[19]_i_15_n_7 ),
        .O(\actual_update_frequency[18]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_24 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[19]_i_20_n_4 ),
        .O(\actual_update_frequency[18]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_26 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[19]_i_20_n_5 ),
        .O(\actual_update_frequency[18]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_27 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[19]_i_20_n_6 ),
        .O(\actual_update_frequency[18]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_28 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[19]_i_20_n_7 ),
        .O(\actual_update_frequency[18]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_29 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[19]_i_25_n_4 ),
        .O(\actual_update_frequency[18]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[18]_i_3 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[19]_i_1_n_7 ),
        .O(\actual_update_frequency[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_31 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[19]_i_25_n_5 ),
        .O(\actual_update_frequency[18]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_32 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[19]_i_25_n_6 ),
        .O(\actual_update_frequency[18]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_33 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[19]_i_25_n_7 ),
        .O(\actual_update_frequency[18]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_34 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[19]_i_30_n_4 ),
        .O(\actual_update_frequency[18]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_36 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[19]_i_30_n_5 ),
        .O(\actual_update_frequency[18]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_37 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[19]_i_30_n_6 ),
        .O(\actual_update_frequency[18]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_38 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[19]_i_30_n_7 ),
        .O(\actual_update_frequency[18]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_39 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[19]_i_35_n_4 ),
        .O(\actual_update_frequency[18]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_4 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[19]_i_2_n_4 ),
        .O(\actual_update_frequency[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[18]_i_40 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .O(\actual_update_frequency[18]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_41 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[19]_i_35_n_5 ),
        .O(\actual_update_frequency[18]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_42 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[19]_i_35_n_6 ),
        .O(\actual_update_frequency[18]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[18]_i_43 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .O(\actual_update_frequency[18]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_6 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[19]_i_2_n_5 ),
        .O(\actual_update_frequency[18]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_7 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[19]_i_2_n_6 ),
        .O(\actual_update_frequency[18]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_8 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[19]_i_2_n_7 ),
        .O(\actual_update_frequency[18]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[18]_i_9 
       (.I0(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[19]_i_5_n_4 ),
        .O(\actual_update_frequency[18]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_11 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[20]_i_5_n_5 ),
        .O(\actual_update_frequency[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_12 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[20]_i_5_n_6 ),
        .O(\actual_update_frequency[19]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_13 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[20]_i_5_n_7 ),
        .O(\actual_update_frequency[19]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_14 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[20]_i_10_n_4 ),
        .O(\actual_update_frequency[19]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_16 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[20]_i_10_n_5 ),
        .O(\actual_update_frequency[19]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_17 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[20]_i_10_n_6 ),
        .O(\actual_update_frequency[19]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_18 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[20]_i_10_n_7 ),
        .O(\actual_update_frequency[19]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_19 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[20]_i_15_n_4 ),
        .O(\actual_update_frequency[19]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_21 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[20]_i_15_n_5 ),
        .O(\actual_update_frequency[19]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_22 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[20]_i_15_n_6 ),
        .O(\actual_update_frequency[19]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_23 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[20]_i_15_n_7 ),
        .O(\actual_update_frequency[19]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_24 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[20]_i_20_n_4 ),
        .O(\actual_update_frequency[19]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_26 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[20]_i_20_n_5 ),
        .O(\actual_update_frequency[19]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_27 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[20]_i_20_n_6 ),
        .O(\actual_update_frequency[19]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_28 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[20]_i_20_n_7 ),
        .O(\actual_update_frequency[19]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_29 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[20]_i_25_n_4 ),
        .O(\actual_update_frequency[19]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[19]_i_3 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[20]_i_1_n_7 ),
        .O(\actual_update_frequency[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_31 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[20]_i_25_n_5 ),
        .O(\actual_update_frequency[19]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_32 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[20]_i_25_n_6 ),
        .O(\actual_update_frequency[19]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_33 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[20]_i_25_n_7 ),
        .O(\actual_update_frequency[19]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_34 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[20]_i_30_n_4 ),
        .O(\actual_update_frequency[19]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_36 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[20]_i_30_n_5 ),
        .O(\actual_update_frequency[19]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_37 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[20]_i_30_n_6 ),
        .O(\actual_update_frequency[19]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_38 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[20]_i_30_n_7 ),
        .O(\actual_update_frequency[19]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_39 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[20]_i_35_n_4 ),
        .O(\actual_update_frequency[19]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_4 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[20]_i_2_n_4 ),
        .O(\actual_update_frequency[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_40 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[20]_i_35_n_5 ),
        .O(\actual_update_frequency[19]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_41 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[20]_i_35_n_6 ),
        .O(\actual_update_frequency[19]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \actual_update_frequency[19]_i_42 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .O(\actual_update_frequency[19]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_6 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[20]_i_2_n_5 ),
        .O(\actual_update_frequency[19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_7 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[20]_i_2_n_6 ),
        .O(\actual_update_frequency[19]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_8 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[20]_i_2_n_7 ),
        .O(\actual_update_frequency[19]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[19]_i_9 
       (.I0(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[20]_i_5_n_4 ),
        .O(\actual_update_frequency[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_11 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[2]_i_5_n_5 ),
        .O(\actual_update_frequency[1]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_12 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[2]_i_5_n_6 ),
        .O(\actual_update_frequency[1]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_13 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[2]_i_5_n_7 ),
        .O(\actual_update_frequency[1]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_14 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[2]_i_10_n_4 ),
        .O(\actual_update_frequency[1]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_16 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[2]_i_10_n_5 ),
        .O(\actual_update_frequency[1]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_17 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[2]_i_10_n_6 ),
        .O(\actual_update_frequency[1]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_18 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[2]_i_10_n_7 ),
        .O(\actual_update_frequency[1]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_19 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[2]_i_15_n_4 ),
        .O(\actual_update_frequency[1]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_21 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[2]_i_15_n_5 ),
        .O(\actual_update_frequency[1]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_22 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[2]_i_15_n_6 ),
        .O(\actual_update_frequency[1]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_23 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[2]_i_15_n_7 ),
        .O(\actual_update_frequency[1]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_24 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[2]_i_20_n_4 ),
        .O(\actual_update_frequency[1]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_26 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[2]_i_20_n_5 ),
        .O(\actual_update_frequency[1]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_27 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[2]_i_20_n_6 ),
        .O(\actual_update_frequency[1]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_28 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[2]_i_20_n_7 ),
        .O(\actual_update_frequency[1]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_29 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[2]_i_25_n_4 ),
        .O(\actual_update_frequency[1]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[1]_i_3 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[2]_i_1_n_7 ),
        .O(\actual_update_frequency[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_31 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[2]_i_25_n_5 ),
        .O(\actual_update_frequency[1]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_32 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[2]_i_25_n_6 ),
        .O(\actual_update_frequency[1]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_33 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[2]_i_25_n_7 ),
        .O(\actual_update_frequency[1]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_34 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[2]_i_30_n_4 ),
        .O(\actual_update_frequency[1]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_36 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[2]_i_30_n_5 ),
        .O(\actual_update_frequency[1]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_37 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[2]_i_30_n_6 ),
        .O(\actual_update_frequency[1]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_38 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[2]_i_30_n_7 ),
        .O(\actual_update_frequency[1]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_39 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[2]_i_35_n_4 ),
        .O(\actual_update_frequency[1]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_4 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[2]_i_2_n_4 ),
        .O(\actual_update_frequency[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[1]_i_40 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .O(\actual_update_frequency[1]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_41 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[2]_i_35_n_5 ),
        .O(\actual_update_frequency[1]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_42 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[2]_i_35_n_6 ),
        .O(\actual_update_frequency[1]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[1]_i_43 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .O(\actual_update_frequency[1]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_6 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[2]_i_2_n_5 ),
        .O(\actual_update_frequency[1]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_7 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[2]_i_2_n_6 ),
        .O(\actual_update_frequency[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_8 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[2]_i_2_n_7 ),
        .O(\actual_update_frequency[1]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[1]_i_9 
       (.I0(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[2]_i_5_n_4 ),
        .O(\actual_update_frequency[1]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_11 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[21]_i_5_n_5 ),
        .O(\actual_update_frequency[20]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_12 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[21]_i_5_n_6 ),
        .O(\actual_update_frequency[20]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_13 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[21]_i_5_n_7 ),
        .O(\actual_update_frequency[20]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_14 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[21]_i_10_n_4 ),
        .O(\actual_update_frequency[20]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_16 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[21]_i_10_n_5 ),
        .O(\actual_update_frequency[20]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_17 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[21]_i_10_n_6 ),
        .O(\actual_update_frequency[20]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_18 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[21]_i_10_n_7 ),
        .O(\actual_update_frequency[20]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_19 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[21]_i_15_n_4 ),
        .O(\actual_update_frequency[20]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_21 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[21]_i_15_n_5 ),
        .O(\actual_update_frequency[20]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_22 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[21]_i_15_n_6 ),
        .O(\actual_update_frequency[20]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_23 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[21]_i_15_n_7 ),
        .O(\actual_update_frequency[20]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_24 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[21]_i_20_n_4 ),
        .O(\actual_update_frequency[20]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_26 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[21]_i_20_n_5 ),
        .O(\actual_update_frequency[20]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_27 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[21]_i_20_n_6 ),
        .O(\actual_update_frequency[20]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_28 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[21]_i_20_n_7 ),
        .O(\actual_update_frequency[20]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_29 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[21]_i_25_n_4 ),
        .O(\actual_update_frequency[20]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[20]_i_3 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[21]_i_1_n_7 ),
        .O(\actual_update_frequency[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_31 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[21]_i_25_n_5 ),
        .O(\actual_update_frequency[20]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_32 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[21]_i_25_n_6 ),
        .O(\actual_update_frequency[20]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_33 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[21]_i_25_n_7 ),
        .O(\actual_update_frequency[20]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_34 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[21]_i_30_n_4 ),
        .O(\actual_update_frequency[20]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_36 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[21]_i_30_n_5 ),
        .O(\actual_update_frequency[20]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_37 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[21]_i_30_n_6 ),
        .O(\actual_update_frequency[20]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_38 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[21]_i_30_n_7 ),
        .O(\actual_update_frequency[20]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_39 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[21]_i_35_n_4 ),
        .O(\actual_update_frequency[20]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_4 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[21]_i_2_n_4 ),
        .O(\actual_update_frequency[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_40 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[21]_i_35_n_5 ),
        .O(\actual_update_frequency[20]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_41 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[21]_i_35_n_6 ),
        .O(\actual_update_frequency[20]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \actual_update_frequency[20]_i_42 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .O(\actual_update_frequency[20]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_6 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[21]_i_2_n_5 ),
        .O(\actual_update_frequency[20]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_7 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[21]_i_2_n_6 ),
        .O(\actual_update_frequency[20]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_8 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[21]_i_2_n_7 ),
        .O(\actual_update_frequency[20]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[20]_i_9 
       (.I0(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[21]_i_5_n_4 ),
        .O(\actual_update_frequency[20]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_11 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[22]_i_5_n_5 ),
        .O(\actual_update_frequency[21]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_12 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[22]_i_5_n_6 ),
        .O(\actual_update_frequency[21]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_13 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[22]_i_5_n_7 ),
        .O(\actual_update_frequency[21]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_14 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[22]_i_10_n_4 ),
        .O(\actual_update_frequency[21]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_16 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[22]_i_10_n_5 ),
        .O(\actual_update_frequency[21]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_17 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[22]_i_10_n_6 ),
        .O(\actual_update_frequency[21]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_18 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[22]_i_10_n_7 ),
        .O(\actual_update_frequency[21]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_19 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[22]_i_15_n_4 ),
        .O(\actual_update_frequency[21]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_21 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[22]_i_15_n_5 ),
        .O(\actual_update_frequency[21]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_22 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[22]_i_15_n_6 ),
        .O(\actual_update_frequency[21]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_23 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[22]_i_15_n_7 ),
        .O(\actual_update_frequency[21]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_24 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[22]_i_20_n_4 ),
        .O(\actual_update_frequency[21]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_26 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[22]_i_20_n_5 ),
        .O(\actual_update_frequency[21]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_27 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[22]_i_20_n_6 ),
        .O(\actual_update_frequency[21]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_28 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[22]_i_20_n_7 ),
        .O(\actual_update_frequency[21]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_29 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[22]_i_25_n_4 ),
        .O(\actual_update_frequency[21]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[21]_i_3 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[22]_i_1_n_7 ),
        .O(\actual_update_frequency[21]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_31 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[22]_i_25_n_5 ),
        .O(\actual_update_frequency[21]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_32 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[22]_i_25_n_6 ),
        .O(\actual_update_frequency[21]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_33 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[22]_i_25_n_7 ),
        .O(\actual_update_frequency[21]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_34 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[22]_i_30_n_4 ),
        .O(\actual_update_frequency[21]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_36 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[22]_i_30_n_5 ),
        .O(\actual_update_frequency[21]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_37 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[22]_i_30_n_6 ),
        .O(\actual_update_frequency[21]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_38 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[22]_i_30_n_7 ),
        .O(\actual_update_frequency[21]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_39 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[22]_i_35_n_4 ),
        .O(\actual_update_frequency[21]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_4 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[22]_i_2_n_4 ),
        .O(\actual_update_frequency[21]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_40 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[22]_i_35_n_5 ),
        .O(\actual_update_frequency[21]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_41 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[22]_i_35_n_6 ),
        .O(\actual_update_frequency[21]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \actual_update_frequency[21]_i_42 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .O(\actual_update_frequency[21]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_6 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[22]_i_2_n_5 ),
        .O(\actual_update_frequency[21]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_7 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[22]_i_2_n_6 ),
        .O(\actual_update_frequency[21]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_8 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[22]_i_2_n_7 ),
        .O(\actual_update_frequency[21]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[21]_i_9 
       (.I0(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[22]_i_5_n_4 ),
        .O(\actual_update_frequency[21]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_11 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[23]_i_5_n_5 ),
        .O(\actual_update_frequency[22]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_12 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[23]_i_5_n_6 ),
        .O(\actual_update_frequency[22]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_13 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[23]_i_5_n_7 ),
        .O(\actual_update_frequency[22]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_14 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[23]_i_10_n_4 ),
        .O(\actual_update_frequency[22]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_16 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[23]_i_10_n_5 ),
        .O(\actual_update_frequency[22]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_17 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[23]_i_10_n_6 ),
        .O(\actual_update_frequency[22]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_18 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[23]_i_10_n_7 ),
        .O(\actual_update_frequency[22]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_19 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[23]_i_15_n_4 ),
        .O(\actual_update_frequency[22]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_21 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[23]_i_15_n_5 ),
        .O(\actual_update_frequency[22]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_22 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[23]_i_15_n_6 ),
        .O(\actual_update_frequency[22]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_23 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[23]_i_15_n_7 ),
        .O(\actual_update_frequency[22]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_24 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[23]_i_20_n_4 ),
        .O(\actual_update_frequency[22]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_26 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[23]_i_20_n_5 ),
        .O(\actual_update_frequency[22]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_27 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[23]_i_20_n_6 ),
        .O(\actual_update_frequency[22]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_28 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[23]_i_20_n_7 ),
        .O(\actual_update_frequency[22]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_29 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[23]_i_25_n_4 ),
        .O(\actual_update_frequency[22]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[22]_i_3 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[23]_i_1_n_7 ),
        .O(\actual_update_frequency[22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_31 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[23]_i_25_n_5 ),
        .O(\actual_update_frequency[22]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_32 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[23]_i_25_n_6 ),
        .O(\actual_update_frequency[22]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_33 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[23]_i_25_n_7 ),
        .O(\actual_update_frequency[22]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_34 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[23]_i_30_n_4 ),
        .O(\actual_update_frequency[22]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_36 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[23]_i_30_n_5 ),
        .O(\actual_update_frequency[22]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_37 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[23]_i_30_n_6 ),
        .O(\actual_update_frequency[22]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_38 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[23]_i_30_n_7 ),
        .O(\actual_update_frequency[22]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_39 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[23]_i_35_n_4 ),
        .O(\actual_update_frequency[22]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_4 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[23]_i_2_n_4 ),
        .O(\actual_update_frequency[22]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_40 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[23]_i_35_n_5 ),
        .O(\actual_update_frequency[22]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_41 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[23]_i_35_n_6 ),
        .O(\actual_update_frequency[22]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \actual_update_frequency[22]_i_42 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .O(\actual_update_frequency[22]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_6 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[23]_i_2_n_5 ),
        .O(\actual_update_frequency[22]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_7 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[23]_i_2_n_6 ),
        .O(\actual_update_frequency[22]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_8 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[23]_i_2_n_7 ),
        .O(\actual_update_frequency[22]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[22]_i_9 
       (.I0(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[23]_i_5_n_4 ),
        .O(\actual_update_frequency[22]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_11 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[24]_i_5_n_5 ),
        .O(\actual_update_frequency[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_12 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[24]_i_5_n_6 ),
        .O(\actual_update_frequency[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_13 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[24]_i_5_n_7 ),
        .O(\actual_update_frequency[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_14 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[24]_i_10_n_4 ),
        .O(\actual_update_frequency[23]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_16 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[24]_i_10_n_5 ),
        .O(\actual_update_frequency[23]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_17 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[24]_i_10_n_6 ),
        .O(\actual_update_frequency[23]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_18 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[24]_i_10_n_7 ),
        .O(\actual_update_frequency[23]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_19 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[24]_i_15_n_4 ),
        .O(\actual_update_frequency[23]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_21 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[24]_i_15_n_5 ),
        .O(\actual_update_frequency[23]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_22 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[24]_i_15_n_6 ),
        .O(\actual_update_frequency[23]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_23 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[24]_i_15_n_7 ),
        .O(\actual_update_frequency[23]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_24 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[24]_i_20_n_4 ),
        .O(\actual_update_frequency[23]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_26 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[24]_i_20_n_5 ),
        .O(\actual_update_frequency[23]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_27 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[24]_i_20_n_6 ),
        .O(\actual_update_frequency[23]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_28 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[24]_i_20_n_7 ),
        .O(\actual_update_frequency[23]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_29 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[24]_i_25_n_4 ),
        .O(\actual_update_frequency[23]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[23]_i_3 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[24]_i_1_n_7 ),
        .O(\actual_update_frequency[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_31 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[24]_i_25_n_5 ),
        .O(\actual_update_frequency[23]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_32 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[24]_i_25_n_6 ),
        .O(\actual_update_frequency[23]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_33 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[24]_i_25_n_7 ),
        .O(\actual_update_frequency[23]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_34 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[24]_i_30_n_4 ),
        .O(\actual_update_frequency[23]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_36 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[24]_i_30_n_5 ),
        .O(\actual_update_frequency[23]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_37 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[24]_i_30_n_6 ),
        .O(\actual_update_frequency[23]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_38 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[24]_i_30_n_7 ),
        .O(\actual_update_frequency[23]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_39 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[24]_i_35_n_4 ),
        .O(\actual_update_frequency[23]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_4 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[24]_i_2_n_4 ),
        .O(\actual_update_frequency[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_40 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[24]_i_35_n_5 ),
        .O(\actual_update_frequency[23]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_41 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[24]_i_35_n_6 ),
        .O(\actual_update_frequency[23]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \actual_update_frequency[23]_i_42 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .O(\actual_update_frequency[23]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_6 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[24]_i_2_n_5 ),
        .O(\actual_update_frequency[23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_7 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[24]_i_2_n_6 ),
        .O(\actual_update_frequency[23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_8 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[24]_i_2_n_7 ),
        .O(\actual_update_frequency[23]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[23]_i_9 
       (.I0(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[24]_i_5_n_4 ),
        .O(\actual_update_frequency[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_11 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[25]_i_5_n_6 ),
        .O(\actual_update_frequency[24]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_12 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[25]_i_5_n_7 ),
        .O(\actual_update_frequency[24]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_13 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[25]_i_14_n_4 ),
        .O(\actual_update_frequency[24]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_14 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[25]_i_14_n_5 ),
        .O(\actual_update_frequency[24]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_16 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[25]_i_14_n_6 ),
        .O(\actual_update_frequency[24]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_17 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[25]_i_14_n_7 ),
        .O(\actual_update_frequency[24]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_18 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[25]_i_23_n_4 ),
        .O(\actual_update_frequency[24]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_19 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[25]_i_23_n_5 ),
        .O(\actual_update_frequency[24]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_21 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[25]_i_23_n_6 ),
        .O(\actual_update_frequency[24]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_22 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[25]_i_23_n_7 ),
        .O(\actual_update_frequency[24]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_23 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[25]_i_32_n_4 ),
        .O(\actual_update_frequency[24]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_24 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[25]_i_32_n_5 ),
        .O(\actual_update_frequency[24]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_26 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[25]_i_32_n_6 ),
        .O(\actual_update_frequency[24]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_27 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[25]_i_32_n_7 ),
        .O(\actual_update_frequency[24]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_28 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[25]_i_41_n_4 ),
        .O(\actual_update_frequency[24]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_29 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[25]_i_41_n_5 ),
        .O(\actual_update_frequency[24]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[24]_i_3 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(\actual_update_frequency_reg[25]_i_4_n_4 ),
        .O(\actual_update_frequency[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_31 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[25]_i_41_n_6 ),
        .O(\actual_update_frequency[24]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_32 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[25]_i_41_n_7 ),
        .O(\actual_update_frequency[24]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_33 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[25]_i_50_n_4 ),
        .O(\actual_update_frequency[24]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_34 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[25]_i_50_n_5 ),
        .O(\actual_update_frequency[24]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_36 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[25]_i_50_n_6 ),
        .O(\actual_update_frequency[24]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_37 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[25]_i_50_n_7 ),
        .O(\actual_update_frequency[24]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_38 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[25]_i_59_n_4 ),
        .O(\actual_update_frequency[24]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_39 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[25]_i_59_n_5 ),
        .O(\actual_update_frequency[24]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_4 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[25]_i_4_n_5 ),
        .O(\actual_update_frequency[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[24]_i_40 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .O(\actual_update_frequency[24]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_41 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[25]_i_59_n_6 ),
        .O(\actual_update_frequency[24]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_42 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[25]_i_59_n_7 ),
        .O(\actual_update_frequency[24]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[24]_i_43 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .O(\actual_update_frequency[24]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_6 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[25]_i_4_n_6 ),
        .O(\actual_update_frequency[24]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_7 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[25]_i_4_n_7 ),
        .O(\actual_update_frequency[24]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_8 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[25]_i_5_n_4 ),
        .O(\actual_update_frequency[24]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[24]_i_9 
       (.I0(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[25]_i_5_n_5 ),
        .O(\actual_update_frequency[24]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_10 
       (.I0(counter_reg[31]),
        .O(\actual_update_frequency[25]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_11 
       (.I0(counter_reg[30]),
        .O(\actual_update_frequency[25]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_12 
       (.I0(counter_reg[29]),
        .O(\actual_update_frequency[25]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_13 
       (.I0(counter_reg[28]),
        .O(\actual_update_frequency[25]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_15 
       (.I0(counter_reg[27]),
        .O(\actual_update_frequency[25]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_16 
       (.I0(counter_reg[26]),
        .O(\actual_update_frequency[25]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_17 
       (.I0(counter_reg[25]),
        .O(\actual_update_frequency[25]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_18 
       (.I0(counter_reg[24]),
        .O(\actual_update_frequency[25]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_19 
       (.I0(counter_reg[27]),
        .O(\actual_update_frequency[25]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_20 
       (.I0(counter_reg[26]),
        .O(\actual_update_frequency[25]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_21 
       (.I0(counter_reg[25]),
        .O(\actual_update_frequency[25]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_22 
       (.I0(counter_reg[24]),
        .O(\actual_update_frequency[25]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_24 
       (.I0(counter_reg[23]),
        .O(\actual_update_frequency[25]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_25 
       (.I0(counter_reg[22]),
        .O(\actual_update_frequency[25]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_26 
       (.I0(counter_reg[21]),
        .O(\actual_update_frequency[25]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_27 
       (.I0(counter_reg[20]),
        .O(\actual_update_frequency[25]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_28 
       (.I0(counter_reg[23]),
        .O(\actual_update_frequency[25]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_29 
       (.I0(counter_reg[22]),
        .O(\actual_update_frequency[25]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_30 
       (.I0(counter_reg[21]),
        .O(\actual_update_frequency[25]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_31 
       (.I0(counter_reg[20]),
        .O(\actual_update_frequency[25]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_33 
       (.I0(counter_reg[19]),
        .O(\actual_update_frequency[25]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_34 
       (.I0(counter_reg[18]),
        .O(\actual_update_frequency[25]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_35 
       (.I0(counter_reg[17]),
        .O(\actual_update_frequency[25]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_36 
       (.I0(counter_reg[16]),
        .O(\actual_update_frequency[25]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_37 
       (.I0(counter_reg[19]),
        .O(\actual_update_frequency[25]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_38 
       (.I0(counter_reg[18]),
        .O(\actual_update_frequency[25]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_39 
       (.I0(counter_reg[17]),
        .O(\actual_update_frequency[25]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_40 
       (.I0(counter_reg[16]),
        .O(\actual_update_frequency[25]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_42 
       (.I0(counter_reg[15]),
        .O(\actual_update_frequency[25]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_43 
       (.I0(counter_reg[14]),
        .O(\actual_update_frequency[25]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_44 
       (.I0(counter_reg[13]),
        .O(\actual_update_frequency[25]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_45 
       (.I0(counter_reg[12]),
        .O(\actual_update_frequency[25]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_46 
       (.I0(counter_reg[15]),
        .O(\actual_update_frequency[25]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_47 
       (.I0(counter_reg[14]),
        .O(\actual_update_frequency[25]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_48 
       (.I0(counter_reg[13]),
        .O(\actual_update_frequency[25]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_49 
       (.I0(counter_reg[12]),
        .O(\actual_update_frequency[25]_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_51 
       (.I0(counter_reg[11]),
        .O(\actual_update_frequency[25]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_52 
       (.I0(counter_reg[10]),
        .O(\actual_update_frequency[25]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_53 
       (.I0(counter_reg[9]),
        .O(\actual_update_frequency[25]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_54 
       (.I0(counter_reg[8]),
        .O(\actual_update_frequency[25]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_55 
       (.I0(counter_reg[11]),
        .O(\actual_update_frequency[25]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_56 
       (.I0(counter_reg[10]),
        .O(\actual_update_frequency[25]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_57 
       (.I0(counter_reg[9]),
        .O(\actual_update_frequency[25]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_58 
       (.I0(counter_reg[8]),
        .O(\actual_update_frequency[25]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_6 
       (.I0(counter_reg[31]),
        .O(\actual_update_frequency[25]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_60 
       (.I0(counter_reg[7]),
        .O(\actual_update_frequency[25]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_61 
       (.I0(counter_reg[6]),
        .O(\actual_update_frequency[25]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_62 
       (.I0(counter_reg[5]),
        .O(\actual_update_frequency[25]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_63 
       (.I0(counter_reg[4]),
        .O(\actual_update_frequency[25]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_64 
       (.I0(counter_reg[7]),
        .O(\actual_update_frequency[25]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_65 
       (.I0(counter_reg[6]),
        .O(\actual_update_frequency[25]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_66 
       (.I0(counter_reg[5]),
        .O(\actual_update_frequency[25]_i_66_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_67 
       (.I0(counter_reg[4]),
        .O(\actual_update_frequency[25]_i_67_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_68 
       (.I0(counter_reg[3]),
        .O(\actual_update_frequency[25]_i_68_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_69 
       (.I0(counter_reg[2]),
        .O(\actual_update_frequency[25]_i_69_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_7 
       (.I0(counter_reg[30]),
        .O(\actual_update_frequency[25]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_70 
       (.I0(counter_reg[1]),
        .O(\actual_update_frequency[25]_i_70_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_71 
       (.I0(counter_reg[0]),
        .O(\actual_update_frequency[25]_i_71_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_72 
       (.I0(counter_reg[3]),
        .O(\actual_update_frequency[25]_i_72_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_73 
       (.I0(counter_reg[2]),
        .O(\actual_update_frequency[25]_i_73_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_74 
       (.I0(counter_reg[1]),
        .O(\actual_update_frequency[25]_i_74_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_8 
       (.I0(counter_reg[29]),
        .O(\actual_update_frequency[25]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \actual_update_frequency[25]_i_9 
       (.I0(counter_reg[28]),
        .O(\actual_update_frequency[25]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_11 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[3]_i_5_n_5 ),
        .O(\actual_update_frequency[2]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_12 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[3]_i_5_n_6 ),
        .O(\actual_update_frequency[2]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_13 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[3]_i_5_n_7 ),
        .O(\actual_update_frequency[2]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_14 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[3]_i_10_n_4 ),
        .O(\actual_update_frequency[2]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_16 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[3]_i_10_n_5 ),
        .O(\actual_update_frequency[2]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_17 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[3]_i_10_n_6 ),
        .O(\actual_update_frequency[2]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_18 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[3]_i_10_n_7 ),
        .O(\actual_update_frequency[2]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_19 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[3]_i_15_n_4 ),
        .O(\actual_update_frequency[2]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_21 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[3]_i_15_n_5 ),
        .O(\actual_update_frequency[2]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_22 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[3]_i_15_n_6 ),
        .O(\actual_update_frequency[2]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_23 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[3]_i_15_n_7 ),
        .O(\actual_update_frequency[2]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_24 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[3]_i_20_n_4 ),
        .O(\actual_update_frequency[2]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_26 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[3]_i_20_n_5 ),
        .O(\actual_update_frequency[2]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_27 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[3]_i_20_n_6 ),
        .O(\actual_update_frequency[2]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_28 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[3]_i_20_n_7 ),
        .O(\actual_update_frequency[2]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_29 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[3]_i_25_n_4 ),
        .O(\actual_update_frequency[2]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[2]_i_3 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[3]_i_1_n_7 ),
        .O(\actual_update_frequency[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_31 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[3]_i_25_n_5 ),
        .O(\actual_update_frequency[2]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_32 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[3]_i_25_n_6 ),
        .O(\actual_update_frequency[2]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_33 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[3]_i_25_n_7 ),
        .O(\actual_update_frequency[2]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_34 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[3]_i_30_n_4 ),
        .O(\actual_update_frequency[2]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_36 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[3]_i_30_n_5 ),
        .O(\actual_update_frequency[2]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_37 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[3]_i_30_n_6 ),
        .O(\actual_update_frequency[2]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_38 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[3]_i_30_n_7 ),
        .O(\actual_update_frequency[2]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_39 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[3]_i_35_n_4 ),
        .O(\actual_update_frequency[2]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_4 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[3]_i_2_n_4 ),
        .O(\actual_update_frequency[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[2]_i_40 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .O(\actual_update_frequency[2]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_41 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[3]_i_35_n_5 ),
        .O(\actual_update_frequency[2]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_42 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[3]_i_35_n_6 ),
        .O(\actual_update_frequency[2]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[2]_i_43 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .O(\actual_update_frequency[2]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_6 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[3]_i_2_n_5 ),
        .O(\actual_update_frequency[2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_7 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[3]_i_2_n_6 ),
        .O(\actual_update_frequency[2]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_8 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[3]_i_2_n_7 ),
        .O(\actual_update_frequency[2]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[2]_i_9 
       (.I0(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[3]_i_5_n_4 ),
        .O(\actual_update_frequency[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_11 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[4]_i_5_n_5 ),
        .O(\actual_update_frequency[3]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_12 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[4]_i_5_n_6 ),
        .O(\actual_update_frequency[3]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_13 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[4]_i_5_n_7 ),
        .O(\actual_update_frequency[3]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_14 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[4]_i_10_n_4 ),
        .O(\actual_update_frequency[3]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_16 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[4]_i_10_n_5 ),
        .O(\actual_update_frequency[3]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_17 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[4]_i_10_n_6 ),
        .O(\actual_update_frequency[3]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_18 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[4]_i_10_n_7 ),
        .O(\actual_update_frequency[3]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_19 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[4]_i_15_n_4 ),
        .O(\actual_update_frequency[3]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_21 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[4]_i_15_n_5 ),
        .O(\actual_update_frequency[3]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_22 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[4]_i_15_n_6 ),
        .O(\actual_update_frequency[3]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_23 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[4]_i_15_n_7 ),
        .O(\actual_update_frequency[3]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_24 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[4]_i_20_n_4 ),
        .O(\actual_update_frequency[3]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_26 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[4]_i_20_n_5 ),
        .O(\actual_update_frequency[3]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_27 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[4]_i_20_n_6 ),
        .O(\actual_update_frequency[3]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_28 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[4]_i_20_n_7 ),
        .O(\actual_update_frequency[3]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_29 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[4]_i_25_n_4 ),
        .O(\actual_update_frequency[3]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[3]_i_3 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[4]_i_1_n_7 ),
        .O(\actual_update_frequency[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_31 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[4]_i_25_n_5 ),
        .O(\actual_update_frequency[3]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_32 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[4]_i_25_n_6 ),
        .O(\actual_update_frequency[3]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_33 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[4]_i_25_n_7 ),
        .O(\actual_update_frequency[3]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_34 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[4]_i_30_n_4 ),
        .O(\actual_update_frequency[3]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_36 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[4]_i_30_n_5 ),
        .O(\actual_update_frequency[3]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_37 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[4]_i_30_n_6 ),
        .O(\actual_update_frequency[3]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_38 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[4]_i_30_n_7 ),
        .O(\actual_update_frequency[3]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_39 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[4]_i_35_n_4 ),
        .O(\actual_update_frequency[3]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_4 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[4]_i_2_n_4 ),
        .O(\actual_update_frequency[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[3]_i_40 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .O(\actual_update_frequency[3]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_41 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[4]_i_35_n_5 ),
        .O(\actual_update_frequency[3]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_42 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[4]_i_35_n_6 ),
        .O(\actual_update_frequency[3]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[3]_i_43 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .O(\actual_update_frequency[3]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_6 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[4]_i_2_n_5 ),
        .O(\actual_update_frequency[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_7 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[4]_i_2_n_6 ),
        .O(\actual_update_frequency[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_8 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[4]_i_2_n_7 ),
        .O(\actual_update_frequency[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[3]_i_9 
       (.I0(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[4]_i_5_n_4 ),
        .O(\actual_update_frequency[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_11 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[5]_i_5_n_5 ),
        .O(\actual_update_frequency[4]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_12 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[5]_i_5_n_6 ),
        .O(\actual_update_frequency[4]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_13 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[5]_i_5_n_7 ),
        .O(\actual_update_frequency[4]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_14 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[5]_i_10_n_4 ),
        .O(\actual_update_frequency[4]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_16 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[5]_i_10_n_5 ),
        .O(\actual_update_frequency[4]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_17 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[5]_i_10_n_6 ),
        .O(\actual_update_frequency[4]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_18 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[5]_i_10_n_7 ),
        .O(\actual_update_frequency[4]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_19 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[5]_i_15_n_4 ),
        .O(\actual_update_frequency[4]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_21 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[5]_i_15_n_5 ),
        .O(\actual_update_frequency[4]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_22 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[5]_i_15_n_6 ),
        .O(\actual_update_frequency[4]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_23 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[5]_i_15_n_7 ),
        .O(\actual_update_frequency[4]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_24 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[5]_i_20_n_4 ),
        .O(\actual_update_frequency[4]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_26 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[5]_i_20_n_5 ),
        .O(\actual_update_frequency[4]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_27 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[5]_i_20_n_6 ),
        .O(\actual_update_frequency[4]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_28 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[5]_i_20_n_7 ),
        .O(\actual_update_frequency[4]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_29 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[5]_i_25_n_4 ),
        .O(\actual_update_frequency[4]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[4]_i_3 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[5]_i_1_n_7 ),
        .O(\actual_update_frequency[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_31 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[5]_i_25_n_5 ),
        .O(\actual_update_frequency[4]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_32 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[5]_i_25_n_6 ),
        .O(\actual_update_frequency[4]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_33 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[5]_i_25_n_7 ),
        .O(\actual_update_frequency[4]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_34 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[5]_i_30_n_4 ),
        .O(\actual_update_frequency[4]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_36 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[5]_i_30_n_5 ),
        .O(\actual_update_frequency[4]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_37 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[5]_i_30_n_6 ),
        .O(\actual_update_frequency[4]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_38 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[5]_i_30_n_7 ),
        .O(\actual_update_frequency[4]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_39 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[5]_i_35_n_4 ),
        .O(\actual_update_frequency[4]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_4 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[5]_i_2_n_4 ),
        .O(\actual_update_frequency[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[4]_i_40 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .O(\actual_update_frequency[4]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_41 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[5]_i_35_n_5 ),
        .O(\actual_update_frequency[4]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_42 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[5]_i_35_n_6 ),
        .O(\actual_update_frequency[4]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[4]_i_43 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .O(\actual_update_frequency[4]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_6 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[5]_i_2_n_5 ),
        .O(\actual_update_frequency[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_7 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[5]_i_2_n_6 ),
        .O(\actual_update_frequency[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_8 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[5]_i_2_n_7 ),
        .O(\actual_update_frequency[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[4]_i_9 
       (.I0(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[5]_i_5_n_4 ),
        .O(\actual_update_frequency[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_11 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[6]_i_5_n_5 ),
        .O(\actual_update_frequency[5]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_12 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[6]_i_5_n_6 ),
        .O(\actual_update_frequency[5]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_13 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[6]_i_5_n_7 ),
        .O(\actual_update_frequency[5]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_14 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[6]_i_10_n_4 ),
        .O(\actual_update_frequency[5]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_16 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[6]_i_10_n_5 ),
        .O(\actual_update_frequency[5]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_17 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[6]_i_10_n_6 ),
        .O(\actual_update_frequency[5]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_18 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[6]_i_10_n_7 ),
        .O(\actual_update_frequency[5]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_19 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[6]_i_15_n_4 ),
        .O(\actual_update_frequency[5]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_21 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[6]_i_15_n_5 ),
        .O(\actual_update_frequency[5]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_22 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[6]_i_15_n_6 ),
        .O(\actual_update_frequency[5]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_23 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[6]_i_15_n_7 ),
        .O(\actual_update_frequency[5]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_24 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[6]_i_20_n_4 ),
        .O(\actual_update_frequency[5]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_26 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[6]_i_20_n_5 ),
        .O(\actual_update_frequency[5]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_27 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[6]_i_20_n_6 ),
        .O(\actual_update_frequency[5]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_28 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[6]_i_20_n_7 ),
        .O(\actual_update_frequency[5]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_29 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[6]_i_25_n_4 ),
        .O(\actual_update_frequency[5]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[5]_i_3 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[6]_i_1_n_7 ),
        .O(\actual_update_frequency[5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_31 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[6]_i_25_n_5 ),
        .O(\actual_update_frequency[5]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_32 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[6]_i_25_n_6 ),
        .O(\actual_update_frequency[5]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_33 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[6]_i_25_n_7 ),
        .O(\actual_update_frequency[5]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_34 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[6]_i_30_n_4 ),
        .O(\actual_update_frequency[5]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_36 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[6]_i_30_n_5 ),
        .O(\actual_update_frequency[5]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_37 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[6]_i_30_n_6 ),
        .O(\actual_update_frequency[5]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_38 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[6]_i_30_n_7 ),
        .O(\actual_update_frequency[5]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_39 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[6]_i_35_n_4 ),
        .O(\actual_update_frequency[5]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_4 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[6]_i_2_n_4 ),
        .O(\actual_update_frequency[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[5]_i_40 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .O(\actual_update_frequency[5]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_41 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[6]_i_35_n_5 ),
        .O(\actual_update_frequency[5]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_42 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[6]_i_35_n_6 ),
        .O(\actual_update_frequency[5]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[5]_i_43 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .O(\actual_update_frequency[5]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_6 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[6]_i_2_n_5 ),
        .O(\actual_update_frequency[5]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_7 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[6]_i_2_n_6 ),
        .O(\actual_update_frequency[5]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_8 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[6]_i_2_n_7 ),
        .O(\actual_update_frequency[5]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[5]_i_9 
       (.I0(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[6]_i_5_n_4 ),
        .O(\actual_update_frequency[5]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_11 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[7]_i_5_n_5 ),
        .O(\actual_update_frequency[6]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_12 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[7]_i_5_n_6 ),
        .O(\actual_update_frequency[6]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_13 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[7]_i_5_n_7 ),
        .O(\actual_update_frequency[6]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_14 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[7]_i_10_n_4 ),
        .O(\actual_update_frequency[6]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_16 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[7]_i_10_n_5 ),
        .O(\actual_update_frequency[6]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_17 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[7]_i_10_n_6 ),
        .O(\actual_update_frequency[6]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_18 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[7]_i_10_n_7 ),
        .O(\actual_update_frequency[6]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_19 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[7]_i_15_n_4 ),
        .O(\actual_update_frequency[6]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_21 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[7]_i_15_n_5 ),
        .O(\actual_update_frequency[6]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_22 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[7]_i_15_n_6 ),
        .O(\actual_update_frequency[6]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_23 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[7]_i_15_n_7 ),
        .O(\actual_update_frequency[6]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_24 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[7]_i_20_n_4 ),
        .O(\actual_update_frequency[6]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_26 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[7]_i_20_n_5 ),
        .O(\actual_update_frequency[6]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_27 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[7]_i_20_n_6 ),
        .O(\actual_update_frequency[6]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_28 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[7]_i_20_n_7 ),
        .O(\actual_update_frequency[6]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_29 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[7]_i_25_n_4 ),
        .O(\actual_update_frequency[6]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[6]_i_3 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[7]_i_1_n_7 ),
        .O(\actual_update_frequency[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_31 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[7]_i_25_n_5 ),
        .O(\actual_update_frequency[6]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_32 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[7]_i_25_n_6 ),
        .O(\actual_update_frequency[6]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_33 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[7]_i_25_n_7 ),
        .O(\actual_update_frequency[6]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_34 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[7]_i_30_n_4 ),
        .O(\actual_update_frequency[6]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_36 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[7]_i_30_n_5 ),
        .O(\actual_update_frequency[6]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_37 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[7]_i_30_n_6 ),
        .O(\actual_update_frequency[6]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_38 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[7]_i_30_n_7 ),
        .O(\actual_update_frequency[6]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_39 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[7]_i_35_n_4 ),
        .O(\actual_update_frequency[6]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_4 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[7]_i_2_n_4 ),
        .O(\actual_update_frequency[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[6]_i_40 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .O(\actual_update_frequency[6]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_41 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[7]_i_35_n_5 ),
        .O(\actual_update_frequency[6]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_42 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[7]_i_35_n_6 ),
        .O(\actual_update_frequency[6]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[6]_i_43 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .O(\actual_update_frequency[6]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_6 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[7]_i_2_n_5 ),
        .O(\actual_update_frequency[6]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_7 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[7]_i_2_n_6 ),
        .O(\actual_update_frequency[6]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_8 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[7]_i_2_n_7 ),
        .O(\actual_update_frequency[6]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[6]_i_9 
       (.I0(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[7]_i_5_n_4 ),
        .O(\actual_update_frequency[6]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_11 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[8]_i_5_n_5 ),
        .O(\actual_update_frequency[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_12 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[8]_i_5_n_6 ),
        .O(\actual_update_frequency[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_13 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[8]_i_5_n_7 ),
        .O(\actual_update_frequency[7]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_14 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[8]_i_10_n_4 ),
        .O(\actual_update_frequency[7]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_16 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[8]_i_10_n_5 ),
        .O(\actual_update_frequency[7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_17 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[8]_i_10_n_6 ),
        .O(\actual_update_frequency[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_18 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[8]_i_10_n_7 ),
        .O(\actual_update_frequency[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_19 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[8]_i_15_n_4 ),
        .O(\actual_update_frequency[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_21 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[8]_i_15_n_5 ),
        .O(\actual_update_frequency[7]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_22 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[8]_i_15_n_6 ),
        .O(\actual_update_frequency[7]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_23 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[8]_i_15_n_7 ),
        .O(\actual_update_frequency[7]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_24 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[8]_i_20_n_4 ),
        .O(\actual_update_frequency[7]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_26 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[8]_i_20_n_5 ),
        .O(\actual_update_frequency[7]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_27 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[8]_i_20_n_6 ),
        .O(\actual_update_frequency[7]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_28 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[8]_i_20_n_7 ),
        .O(\actual_update_frequency[7]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_29 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[8]_i_25_n_4 ),
        .O(\actual_update_frequency[7]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[7]_i_3 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[8]_i_1_n_7 ),
        .O(\actual_update_frequency[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_31 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[8]_i_25_n_5 ),
        .O(\actual_update_frequency[7]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_32 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[8]_i_25_n_6 ),
        .O(\actual_update_frequency[7]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_33 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[8]_i_25_n_7 ),
        .O(\actual_update_frequency[7]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_34 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[8]_i_30_n_4 ),
        .O(\actual_update_frequency[7]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_36 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[8]_i_30_n_5 ),
        .O(\actual_update_frequency[7]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_37 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[8]_i_30_n_6 ),
        .O(\actual_update_frequency[7]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_38 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[8]_i_30_n_7 ),
        .O(\actual_update_frequency[7]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_39 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[8]_i_35_n_4 ),
        .O(\actual_update_frequency[7]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_4 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[8]_i_2_n_4 ),
        .O(\actual_update_frequency[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_40 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[8]_i_35_n_5 ),
        .O(\actual_update_frequency[7]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_41 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[8]_i_35_n_6 ),
        .O(\actual_update_frequency[7]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \actual_update_frequency[7]_i_42 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .O(\actual_update_frequency[7]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_6 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[8]_i_2_n_5 ),
        .O(\actual_update_frequency[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_7 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[8]_i_2_n_6 ),
        .O(\actual_update_frequency[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_8 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[8]_i_2_n_7 ),
        .O(\actual_update_frequency[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[7]_i_9 
       (.I0(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[8]_i_5_n_4 ),
        .O(\actual_update_frequency[7]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_11 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[9]_i_5_n_5 ),
        .O(\actual_update_frequency[8]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_12 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[9]_i_5_n_6 ),
        .O(\actual_update_frequency[8]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_13 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[9]_i_5_n_7 ),
        .O(\actual_update_frequency[8]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_14 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[9]_i_10_n_4 ),
        .O(\actual_update_frequency[8]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_16 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[9]_i_10_n_5 ),
        .O(\actual_update_frequency[8]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_17 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[9]_i_10_n_6 ),
        .O(\actual_update_frequency[8]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_18 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[9]_i_10_n_7 ),
        .O(\actual_update_frequency[8]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_19 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[9]_i_15_n_4 ),
        .O(\actual_update_frequency[8]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_21 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[9]_i_15_n_5 ),
        .O(\actual_update_frequency[8]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_22 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[9]_i_15_n_6 ),
        .O(\actual_update_frequency[8]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_23 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[9]_i_15_n_7 ),
        .O(\actual_update_frequency[8]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_24 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[9]_i_20_n_4 ),
        .O(\actual_update_frequency[8]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_26 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[9]_i_20_n_5 ),
        .O(\actual_update_frequency[8]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_27 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[9]_i_20_n_6 ),
        .O(\actual_update_frequency[8]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_28 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[9]_i_20_n_7 ),
        .O(\actual_update_frequency[8]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_29 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[9]_i_25_n_4 ),
        .O(\actual_update_frequency[8]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[8]_i_3 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[9]_i_1_n_7 ),
        .O(\actual_update_frequency[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_31 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[9]_i_25_n_5 ),
        .O(\actual_update_frequency[8]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_32 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[9]_i_25_n_6 ),
        .O(\actual_update_frequency[8]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_33 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[9]_i_25_n_7 ),
        .O(\actual_update_frequency[8]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_34 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[9]_i_30_n_4 ),
        .O(\actual_update_frequency[8]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_36 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[9]_i_30_n_5 ),
        .O(\actual_update_frequency[8]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_37 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[9]_i_30_n_6 ),
        .O(\actual_update_frequency[8]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_38 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[9]_i_30_n_7 ),
        .O(\actual_update_frequency[8]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_39 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[9]_i_35_n_4 ),
        .O(\actual_update_frequency[8]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_4 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[9]_i_2_n_4 ),
        .O(\actual_update_frequency[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[8]_i_40 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .O(\actual_update_frequency[8]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_41 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[9]_i_35_n_5 ),
        .O(\actual_update_frequency[8]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_42 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[9]_i_35_n_6 ),
        .O(\actual_update_frequency[8]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[8]_i_43 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .O(\actual_update_frequency[8]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_6 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[9]_i_2_n_5 ),
        .O(\actual_update_frequency[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_7 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[9]_i_2_n_6 ),
        .O(\actual_update_frequency[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_8 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[9]_i_2_n_7 ),
        .O(\actual_update_frequency[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[8]_i_9 
       (.I0(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[9]_i_5_n_4 ),
        .O(\actual_update_frequency[8]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_11 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[26]),
        .I2(\actual_update_frequency_reg[10]_i_5_n_5 ),
        .O(\actual_update_frequency[9]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_12 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[25]),
        .I2(\actual_update_frequency_reg[10]_i_5_n_6 ),
        .O(\actual_update_frequency[9]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_13 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[24]),
        .I2(\actual_update_frequency_reg[10]_i_5_n_7 ),
        .O(\actual_update_frequency[9]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_14 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[23]),
        .I2(\actual_update_frequency_reg[10]_i_10_n_4 ),
        .O(\actual_update_frequency[9]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_16 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[22]),
        .I2(\actual_update_frequency_reg[10]_i_10_n_5 ),
        .O(\actual_update_frequency[9]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_17 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[21]),
        .I2(\actual_update_frequency_reg[10]_i_10_n_6 ),
        .O(\actual_update_frequency[9]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_18 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[20]),
        .I2(\actual_update_frequency_reg[10]_i_10_n_7 ),
        .O(\actual_update_frequency[9]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_19 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[19]),
        .I2(\actual_update_frequency_reg[10]_i_15_n_4 ),
        .O(\actual_update_frequency[9]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_21 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[18]),
        .I2(\actual_update_frequency_reg[10]_i_15_n_5 ),
        .O(\actual_update_frequency[9]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_22 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[17]),
        .I2(\actual_update_frequency_reg[10]_i_15_n_6 ),
        .O(\actual_update_frequency[9]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_23 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[16]),
        .I2(\actual_update_frequency_reg[10]_i_15_n_7 ),
        .O(\actual_update_frequency[9]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_24 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[15]),
        .I2(\actual_update_frequency_reg[10]_i_20_n_4 ),
        .O(\actual_update_frequency[9]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_26 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[14]),
        .I2(\actual_update_frequency_reg[10]_i_20_n_5 ),
        .O(\actual_update_frequency[9]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_27 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[13]),
        .I2(\actual_update_frequency_reg[10]_i_20_n_6 ),
        .O(\actual_update_frequency[9]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_28 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[12]),
        .I2(\actual_update_frequency_reg[10]_i_20_n_7 ),
        .O(\actual_update_frequency[9]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_29 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[11]),
        .I2(\actual_update_frequency_reg[10]_i_25_n_4 ),
        .O(\actual_update_frequency[9]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[9]_i_3 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(\actual_update_frequency_reg[10]_i_1_n_7 ),
        .O(\actual_update_frequency[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_31 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[10]),
        .I2(\actual_update_frequency_reg[10]_i_25_n_5 ),
        .O(\actual_update_frequency[9]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_32 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[9]),
        .I2(\actual_update_frequency_reg[10]_i_25_n_6 ),
        .O(\actual_update_frequency[9]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_33 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[8]),
        .I2(\actual_update_frequency_reg[10]_i_25_n_7 ),
        .O(\actual_update_frequency[9]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_34 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[7]),
        .I2(\actual_update_frequency_reg[10]_i_30_n_4 ),
        .O(\actual_update_frequency[9]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_36 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[6]),
        .I2(\actual_update_frequency_reg[10]_i_30_n_5 ),
        .O(\actual_update_frequency[9]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_37 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[5]),
        .I2(\actual_update_frequency_reg[10]_i_30_n_6 ),
        .O(\actual_update_frequency[9]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_38 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[4]),
        .I2(\actual_update_frequency_reg[10]_i_30_n_7 ),
        .O(\actual_update_frequency[9]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_39 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[3]),
        .I2(\actual_update_frequency_reg[10]_i_35_n_4 ),
        .O(\actual_update_frequency[9]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_4 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[31]),
        .I2(\actual_update_frequency_reg[10]_i_2_n_4 ),
        .O(\actual_update_frequency[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[9]_i_40 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .O(\actual_update_frequency[9]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_41 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[2]),
        .I2(\actual_update_frequency_reg[10]_i_35_n_5 ),
        .O(\actual_update_frequency[9]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_42 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[1]),
        .I2(\actual_update_frequency_reg[10]_i_35_n_6 ),
        .O(\actual_update_frequency[9]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \actual_update_frequency[9]_i_43 
       (.I0(counter_reg[0]),
        .I1(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .O(\actual_update_frequency[9]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_6 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[30]),
        .I2(\actual_update_frequency_reg[10]_i_2_n_5 ),
        .O(\actual_update_frequency[9]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_7 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[29]),
        .I2(\actual_update_frequency_reg[10]_i_2_n_6 ),
        .O(\actual_update_frequency[9]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_8 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[28]),
        .I2(\actual_update_frequency_reg[10]_i_2_n_7 ),
        .O(\actual_update_frequency[9]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \actual_update_frequency[9]_i_9 
       (.I0(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .I1(counter_reg[27]),
        .I2(\actual_update_frequency_reg[10]_i_5_n_4 ),
        .O(\actual_update_frequency[9]_i_9_n_0 ));
  FDRE \actual_update_frequency_reg[0] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[0]_i_1_n_3 ),
        .Q(actual_update_frequency[0]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[0]_i_1 
       (.CI(\actual_update_frequency_reg[0]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[0]_i_1_CO_UNCONNECTED [3:1],\actual_update_frequency_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\actual_update_frequency_reg[1]_i_1_n_2 }),
        .O(\NLW_actual_update_frequency_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\actual_update_frequency[0]_i_3_n_0 }));
  CARRY4 \actual_update_frequency_reg[0]_i_14 
       (.CI(\actual_update_frequency_reg[0]_i_19_n_0 ),
        .CO({\actual_update_frequency_reg[0]_i_14_n_0 ,\actual_update_frequency_reg[0]_i_14_n_1 ,\actual_update_frequency_reg[0]_i_14_n_2 ,\actual_update_frequency_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[1]_i_15_n_4 ,\actual_update_frequency_reg[1]_i_15_n_5 ,\actual_update_frequency_reg[1]_i_15_n_6 ,\actual_update_frequency_reg[1]_i_15_n_7 }),
        .O(\NLW_actual_update_frequency_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\actual_update_frequency[0]_i_20_n_0 ,\actual_update_frequency[0]_i_21_n_0 ,\actual_update_frequency[0]_i_22_n_0 ,\actual_update_frequency[0]_i_23_n_0 }));
  CARRY4 \actual_update_frequency_reg[0]_i_19 
       (.CI(\actual_update_frequency_reg[0]_i_24_n_0 ),
        .CO({\actual_update_frequency_reg[0]_i_19_n_0 ,\actual_update_frequency_reg[0]_i_19_n_1 ,\actual_update_frequency_reg[0]_i_19_n_2 ,\actual_update_frequency_reg[0]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[1]_i_20_n_4 ,\actual_update_frequency_reg[1]_i_20_n_5 ,\actual_update_frequency_reg[1]_i_20_n_6 ,\actual_update_frequency_reg[1]_i_20_n_7 }),
        .O(\NLW_actual_update_frequency_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\actual_update_frequency[0]_i_25_n_0 ,\actual_update_frequency[0]_i_26_n_0 ,\actual_update_frequency[0]_i_27_n_0 ,\actual_update_frequency[0]_i_28_n_0 }));
  CARRY4 \actual_update_frequency_reg[0]_i_2 
       (.CI(\actual_update_frequency_reg[0]_i_4_n_0 ),
        .CO({\actual_update_frequency_reg[0]_i_2_n_0 ,\actual_update_frequency_reg[0]_i_2_n_1 ,\actual_update_frequency_reg[0]_i_2_n_2 ,\actual_update_frequency_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[1]_i_2_n_4 ,\actual_update_frequency_reg[1]_i_2_n_5 ,\actual_update_frequency_reg[1]_i_2_n_6 ,\actual_update_frequency_reg[1]_i_2_n_7 }),
        .O(\NLW_actual_update_frequency_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\actual_update_frequency[0]_i_5_n_0 ,\actual_update_frequency[0]_i_6_n_0 ,\actual_update_frequency[0]_i_7_n_0 ,\actual_update_frequency[0]_i_8_n_0 }));
  CARRY4 \actual_update_frequency_reg[0]_i_24 
       (.CI(\actual_update_frequency_reg[0]_i_29_n_0 ),
        .CO({\actual_update_frequency_reg[0]_i_24_n_0 ,\actual_update_frequency_reg[0]_i_24_n_1 ,\actual_update_frequency_reg[0]_i_24_n_2 ,\actual_update_frequency_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[1]_i_25_n_4 ,\actual_update_frequency_reg[1]_i_25_n_5 ,\actual_update_frequency_reg[1]_i_25_n_6 ,\actual_update_frequency_reg[1]_i_25_n_7 }),
        .O(\NLW_actual_update_frequency_reg[0]_i_24_O_UNCONNECTED [3:0]),
        .S({\actual_update_frequency[0]_i_30_n_0 ,\actual_update_frequency[0]_i_31_n_0 ,\actual_update_frequency[0]_i_32_n_0 ,\actual_update_frequency[0]_i_33_n_0 }));
  CARRY4 \actual_update_frequency_reg[0]_i_29 
       (.CI(\actual_update_frequency_reg[0]_i_34_n_0 ),
        .CO({\actual_update_frequency_reg[0]_i_29_n_0 ,\actual_update_frequency_reg[0]_i_29_n_1 ,\actual_update_frequency_reg[0]_i_29_n_2 ,\actual_update_frequency_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[1]_i_30_n_4 ,\actual_update_frequency_reg[1]_i_30_n_5 ,\actual_update_frequency_reg[1]_i_30_n_6 ,\actual_update_frequency_reg[1]_i_30_n_7 }),
        .O(\NLW_actual_update_frequency_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S({\actual_update_frequency[0]_i_35_n_0 ,\actual_update_frequency[0]_i_36_n_0 ,\actual_update_frequency[0]_i_37_n_0 ,\actual_update_frequency[0]_i_38_n_0 }));
  CARRY4 \actual_update_frequency_reg[0]_i_34 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[0]_i_34_n_0 ,\actual_update_frequency_reg[0]_i_34_n_1 ,\actual_update_frequency_reg[0]_i_34_n_2 ,\actual_update_frequency_reg[0]_i_34_n_3 }),
        .CYINIT(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[1]_i_35_n_4 ,\actual_update_frequency_reg[1]_i_35_n_5 ,\actual_update_frequency_reg[1]_i_35_n_6 ,\actual_update_frequency[0]_i_39_n_0 }),
        .O(\NLW_actual_update_frequency_reg[0]_i_34_O_UNCONNECTED [3:0]),
        .S({\actual_update_frequency[0]_i_40_n_0 ,\actual_update_frequency[0]_i_41_n_0 ,\actual_update_frequency[0]_i_42_n_0 ,\actual_update_frequency[0]_i_43_n_0 }));
  CARRY4 \actual_update_frequency_reg[0]_i_4 
       (.CI(\actual_update_frequency_reg[0]_i_9_n_0 ),
        .CO({\actual_update_frequency_reg[0]_i_4_n_0 ,\actual_update_frequency_reg[0]_i_4_n_1 ,\actual_update_frequency_reg[0]_i_4_n_2 ,\actual_update_frequency_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[1]_i_5_n_4 ,\actual_update_frequency_reg[1]_i_5_n_5 ,\actual_update_frequency_reg[1]_i_5_n_6 ,\actual_update_frequency_reg[1]_i_5_n_7 }),
        .O(\NLW_actual_update_frequency_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\actual_update_frequency[0]_i_10_n_0 ,\actual_update_frequency[0]_i_11_n_0 ,\actual_update_frequency[0]_i_12_n_0 ,\actual_update_frequency[0]_i_13_n_0 }));
  CARRY4 \actual_update_frequency_reg[0]_i_9 
       (.CI(\actual_update_frequency_reg[0]_i_14_n_0 ),
        .CO({\actual_update_frequency_reg[0]_i_9_n_0 ,\actual_update_frequency_reg[0]_i_9_n_1 ,\actual_update_frequency_reg[0]_i_9_n_2 ,\actual_update_frequency_reg[0]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[1]_i_10_n_4 ,\actual_update_frequency_reg[1]_i_10_n_5 ,\actual_update_frequency_reg[1]_i_10_n_6 ,\actual_update_frequency_reg[1]_i_10_n_7 }),
        .O(\NLW_actual_update_frequency_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\actual_update_frequency[0]_i_15_n_0 ,\actual_update_frequency[0]_i_16_n_0 ,\actual_update_frequency[0]_i_17_n_0 ,\actual_update_frequency[0]_i_18_n_0 }));
  FDRE \actual_update_frequency_reg[10] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .Q(actual_update_frequency[10]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[10]_i_1 
       (.CI(\actual_update_frequency_reg[10]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[10]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[10]_i_1_n_2 ,\actual_update_frequency_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[11]_i_1_n_2 ,\actual_update_frequency_reg[11]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[10]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[10]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[10]_i_3_n_0 ,\actual_update_frequency[10]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[10]_i_10 
       (.CI(\actual_update_frequency_reg[10]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[10]_i_10_n_0 ,\actual_update_frequency_reg[10]_i_10_n_1 ,\actual_update_frequency_reg[10]_i_10_n_2 ,\actual_update_frequency_reg[10]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[11]_i_10_n_5 ,\actual_update_frequency_reg[11]_i_10_n_6 ,\actual_update_frequency_reg[11]_i_10_n_7 ,\actual_update_frequency_reg[11]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[10]_i_10_n_4 ,\actual_update_frequency_reg[10]_i_10_n_5 ,\actual_update_frequency_reg[10]_i_10_n_6 ,\actual_update_frequency_reg[10]_i_10_n_7 }),
        .S({\actual_update_frequency[10]_i_16_n_0 ,\actual_update_frequency[10]_i_17_n_0 ,\actual_update_frequency[10]_i_18_n_0 ,\actual_update_frequency[10]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[10]_i_15 
       (.CI(\actual_update_frequency_reg[10]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[10]_i_15_n_0 ,\actual_update_frequency_reg[10]_i_15_n_1 ,\actual_update_frequency_reg[10]_i_15_n_2 ,\actual_update_frequency_reg[10]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[11]_i_15_n_5 ,\actual_update_frequency_reg[11]_i_15_n_6 ,\actual_update_frequency_reg[11]_i_15_n_7 ,\actual_update_frequency_reg[11]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[10]_i_15_n_4 ,\actual_update_frequency_reg[10]_i_15_n_5 ,\actual_update_frequency_reg[10]_i_15_n_6 ,\actual_update_frequency_reg[10]_i_15_n_7 }),
        .S({\actual_update_frequency[10]_i_21_n_0 ,\actual_update_frequency[10]_i_22_n_0 ,\actual_update_frequency[10]_i_23_n_0 ,\actual_update_frequency[10]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[10]_i_2 
       (.CI(\actual_update_frequency_reg[10]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[10]_i_2_n_0 ,\actual_update_frequency_reg[10]_i_2_n_1 ,\actual_update_frequency_reg[10]_i_2_n_2 ,\actual_update_frequency_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[11]_i_2_n_5 ,\actual_update_frequency_reg[11]_i_2_n_6 ,\actual_update_frequency_reg[11]_i_2_n_7 ,\actual_update_frequency_reg[11]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[10]_i_2_n_4 ,\actual_update_frequency_reg[10]_i_2_n_5 ,\actual_update_frequency_reg[10]_i_2_n_6 ,\actual_update_frequency_reg[10]_i_2_n_7 }),
        .S({\actual_update_frequency[10]_i_6_n_0 ,\actual_update_frequency[10]_i_7_n_0 ,\actual_update_frequency[10]_i_8_n_0 ,\actual_update_frequency[10]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[10]_i_20 
       (.CI(\actual_update_frequency_reg[10]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[10]_i_20_n_0 ,\actual_update_frequency_reg[10]_i_20_n_1 ,\actual_update_frequency_reg[10]_i_20_n_2 ,\actual_update_frequency_reg[10]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[11]_i_20_n_5 ,\actual_update_frequency_reg[11]_i_20_n_6 ,\actual_update_frequency_reg[11]_i_20_n_7 ,\actual_update_frequency_reg[11]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[10]_i_20_n_4 ,\actual_update_frequency_reg[10]_i_20_n_5 ,\actual_update_frequency_reg[10]_i_20_n_6 ,\actual_update_frequency_reg[10]_i_20_n_7 }),
        .S({\actual_update_frequency[10]_i_26_n_0 ,\actual_update_frequency[10]_i_27_n_0 ,\actual_update_frequency[10]_i_28_n_0 ,\actual_update_frequency[10]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[10]_i_25 
       (.CI(\actual_update_frequency_reg[10]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[10]_i_25_n_0 ,\actual_update_frequency_reg[10]_i_25_n_1 ,\actual_update_frequency_reg[10]_i_25_n_2 ,\actual_update_frequency_reg[10]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[11]_i_25_n_5 ,\actual_update_frequency_reg[11]_i_25_n_6 ,\actual_update_frequency_reg[11]_i_25_n_7 ,\actual_update_frequency_reg[11]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[10]_i_25_n_4 ,\actual_update_frequency_reg[10]_i_25_n_5 ,\actual_update_frequency_reg[10]_i_25_n_6 ,\actual_update_frequency_reg[10]_i_25_n_7 }),
        .S({\actual_update_frequency[10]_i_31_n_0 ,\actual_update_frequency[10]_i_32_n_0 ,\actual_update_frequency[10]_i_33_n_0 ,\actual_update_frequency[10]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[10]_i_30 
       (.CI(\actual_update_frequency_reg[10]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[10]_i_30_n_0 ,\actual_update_frequency_reg[10]_i_30_n_1 ,\actual_update_frequency_reg[10]_i_30_n_2 ,\actual_update_frequency_reg[10]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[11]_i_30_n_5 ,\actual_update_frequency_reg[11]_i_30_n_6 ,\actual_update_frequency_reg[11]_i_30_n_7 ,\actual_update_frequency_reg[11]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[10]_i_30_n_4 ,\actual_update_frequency_reg[10]_i_30_n_5 ,\actual_update_frequency_reg[10]_i_30_n_6 ,\actual_update_frequency_reg[10]_i_30_n_7 }),
        .S({\actual_update_frequency[10]_i_36_n_0 ,\actual_update_frequency[10]_i_37_n_0 ,\actual_update_frequency[10]_i_38_n_0 ,\actual_update_frequency[10]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[10]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[10]_i_35_n_0 ,\actual_update_frequency_reg[10]_i_35_n_1 ,\actual_update_frequency_reg[10]_i_35_n_2 ,\actual_update_frequency_reg[10]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[11]_i_35_n_5 ,\actual_update_frequency_reg[11]_i_35_n_6 ,\actual_update_frequency[10]_i_40_n_0 ,1'b0}),
        .O({\actual_update_frequency_reg[10]_i_35_n_4 ,\actual_update_frequency_reg[10]_i_35_n_5 ,\actual_update_frequency_reg[10]_i_35_n_6 ,\NLW_actual_update_frequency_reg[10]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[10]_i_41_n_0 ,\actual_update_frequency[10]_i_42_n_0 ,\actual_update_frequency[10]_i_43_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[10]_i_5 
       (.CI(\actual_update_frequency_reg[10]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[10]_i_5_n_0 ,\actual_update_frequency_reg[10]_i_5_n_1 ,\actual_update_frequency_reg[10]_i_5_n_2 ,\actual_update_frequency_reg[10]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[11]_i_5_n_5 ,\actual_update_frequency_reg[11]_i_5_n_6 ,\actual_update_frequency_reg[11]_i_5_n_7 ,\actual_update_frequency_reg[11]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[10]_i_5_n_4 ,\actual_update_frequency_reg[10]_i_5_n_5 ,\actual_update_frequency_reg[10]_i_5_n_6 ,\actual_update_frequency_reg[10]_i_5_n_7 }),
        .S({\actual_update_frequency[10]_i_11_n_0 ,\actual_update_frequency[10]_i_12_n_0 ,\actual_update_frequency[10]_i_13_n_0 ,\actual_update_frequency[10]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[11] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[11]_i_1_n_2 ),
        .Q(actual_update_frequency[11]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[11]_i_1 
       (.CI(\actual_update_frequency_reg[11]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[11]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[11]_i_1_n_2 ,\actual_update_frequency_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[12]_i_1_n_2 ,\actual_update_frequency_reg[12]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[11]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[11]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[11]_i_3_n_0 ,\actual_update_frequency[11]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[11]_i_10 
       (.CI(\actual_update_frequency_reg[11]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[11]_i_10_n_0 ,\actual_update_frequency_reg[11]_i_10_n_1 ,\actual_update_frequency_reg[11]_i_10_n_2 ,\actual_update_frequency_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[12]_i_10_n_5 ,\actual_update_frequency_reg[12]_i_10_n_6 ,\actual_update_frequency_reg[12]_i_10_n_7 ,\actual_update_frequency_reg[12]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[11]_i_10_n_4 ,\actual_update_frequency_reg[11]_i_10_n_5 ,\actual_update_frequency_reg[11]_i_10_n_6 ,\actual_update_frequency_reg[11]_i_10_n_7 }),
        .S({\actual_update_frequency[11]_i_16_n_0 ,\actual_update_frequency[11]_i_17_n_0 ,\actual_update_frequency[11]_i_18_n_0 ,\actual_update_frequency[11]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[11]_i_15 
       (.CI(\actual_update_frequency_reg[11]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[11]_i_15_n_0 ,\actual_update_frequency_reg[11]_i_15_n_1 ,\actual_update_frequency_reg[11]_i_15_n_2 ,\actual_update_frequency_reg[11]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[12]_i_15_n_5 ,\actual_update_frequency_reg[12]_i_15_n_6 ,\actual_update_frequency_reg[12]_i_15_n_7 ,\actual_update_frequency_reg[12]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[11]_i_15_n_4 ,\actual_update_frequency_reg[11]_i_15_n_5 ,\actual_update_frequency_reg[11]_i_15_n_6 ,\actual_update_frequency_reg[11]_i_15_n_7 }),
        .S({\actual_update_frequency[11]_i_21_n_0 ,\actual_update_frequency[11]_i_22_n_0 ,\actual_update_frequency[11]_i_23_n_0 ,\actual_update_frequency[11]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[11]_i_2 
       (.CI(\actual_update_frequency_reg[11]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[11]_i_2_n_0 ,\actual_update_frequency_reg[11]_i_2_n_1 ,\actual_update_frequency_reg[11]_i_2_n_2 ,\actual_update_frequency_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[12]_i_2_n_5 ,\actual_update_frequency_reg[12]_i_2_n_6 ,\actual_update_frequency_reg[12]_i_2_n_7 ,\actual_update_frequency_reg[12]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[11]_i_2_n_4 ,\actual_update_frequency_reg[11]_i_2_n_5 ,\actual_update_frequency_reg[11]_i_2_n_6 ,\actual_update_frequency_reg[11]_i_2_n_7 }),
        .S({\actual_update_frequency[11]_i_6_n_0 ,\actual_update_frequency[11]_i_7_n_0 ,\actual_update_frequency[11]_i_8_n_0 ,\actual_update_frequency[11]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[11]_i_20 
       (.CI(\actual_update_frequency_reg[11]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[11]_i_20_n_0 ,\actual_update_frequency_reg[11]_i_20_n_1 ,\actual_update_frequency_reg[11]_i_20_n_2 ,\actual_update_frequency_reg[11]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[12]_i_20_n_5 ,\actual_update_frequency_reg[12]_i_20_n_6 ,\actual_update_frequency_reg[12]_i_20_n_7 ,\actual_update_frequency_reg[12]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[11]_i_20_n_4 ,\actual_update_frequency_reg[11]_i_20_n_5 ,\actual_update_frequency_reg[11]_i_20_n_6 ,\actual_update_frequency_reg[11]_i_20_n_7 }),
        .S({\actual_update_frequency[11]_i_26_n_0 ,\actual_update_frequency[11]_i_27_n_0 ,\actual_update_frequency[11]_i_28_n_0 ,\actual_update_frequency[11]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[11]_i_25 
       (.CI(\actual_update_frequency_reg[11]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[11]_i_25_n_0 ,\actual_update_frequency_reg[11]_i_25_n_1 ,\actual_update_frequency_reg[11]_i_25_n_2 ,\actual_update_frequency_reg[11]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[12]_i_25_n_5 ,\actual_update_frequency_reg[12]_i_25_n_6 ,\actual_update_frequency_reg[12]_i_25_n_7 ,\actual_update_frequency_reg[12]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[11]_i_25_n_4 ,\actual_update_frequency_reg[11]_i_25_n_5 ,\actual_update_frequency_reg[11]_i_25_n_6 ,\actual_update_frequency_reg[11]_i_25_n_7 }),
        .S({\actual_update_frequency[11]_i_31_n_0 ,\actual_update_frequency[11]_i_32_n_0 ,\actual_update_frequency[11]_i_33_n_0 ,\actual_update_frequency[11]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[11]_i_30 
       (.CI(\actual_update_frequency_reg[11]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[11]_i_30_n_0 ,\actual_update_frequency_reg[11]_i_30_n_1 ,\actual_update_frequency_reg[11]_i_30_n_2 ,\actual_update_frequency_reg[11]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[12]_i_30_n_5 ,\actual_update_frequency_reg[12]_i_30_n_6 ,\actual_update_frequency_reg[12]_i_30_n_7 ,\actual_update_frequency_reg[12]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[11]_i_30_n_4 ,\actual_update_frequency_reg[11]_i_30_n_5 ,\actual_update_frequency_reg[11]_i_30_n_6 ,\actual_update_frequency_reg[11]_i_30_n_7 }),
        .S({\actual_update_frequency[11]_i_36_n_0 ,\actual_update_frequency[11]_i_37_n_0 ,\actual_update_frequency[11]_i_38_n_0 ,\actual_update_frequency[11]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[11]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[11]_i_35_n_0 ,\actual_update_frequency_reg[11]_i_35_n_1 ,\actual_update_frequency_reg[11]_i_35_n_2 ,\actual_update_frequency_reg[11]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[12]_i_35_n_5 ,\actual_update_frequency_reg[12]_i_35_n_6 ,\actual_update_frequency[11]_i_40_n_0 ,1'b0}),
        .O({\actual_update_frequency_reg[11]_i_35_n_4 ,\actual_update_frequency_reg[11]_i_35_n_5 ,\actual_update_frequency_reg[11]_i_35_n_6 ,\NLW_actual_update_frequency_reg[11]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[11]_i_41_n_0 ,\actual_update_frequency[11]_i_42_n_0 ,\actual_update_frequency[11]_i_43_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[11]_i_5 
       (.CI(\actual_update_frequency_reg[11]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[11]_i_5_n_0 ,\actual_update_frequency_reg[11]_i_5_n_1 ,\actual_update_frequency_reg[11]_i_5_n_2 ,\actual_update_frequency_reg[11]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[12]_i_5_n_5 ,\actual_update_frequency_reg[12]_i_5_n_6 ,\actual_update_frequency_reg[12]_i_5_n_7 ,\actual_update_frequency_reg[12]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[11]_i_5_n_4 ,\actual_update_frequency_reg[11]_i_5_n_5 ,\actual_update_frequency_reg[11]_i_5_n_6 ,\actual_update_frequency_reg[11]_i_5_n_7 }),
        .S({\actual_update_frequency[11]_i_11_n_0 ,\actual_update_frequency[11]_i_12_n_0 ,\actual_update_frequency[11]_i_13_n_0 ,\actual_update_frequency[11]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[12] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[12]_i_1_n_2 ),
        .Q(actual_update_frequency[12]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[12]_i_1 
       (.CI(\actual_update_frequency_reg[12]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[12]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[12]_i_1_n_2 ,\actual_update_frequency_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[13]_i_1_n_2 ,\actual_update_frequency_reg[13]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[12]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[12]_i_3_n_0 ,\actual_update_frequency[12]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[12]_i_10 
       (.CI(\actual_update_frequency_reg[12]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[12]_i_10_n_0 ,\actual_update_frequency_reg[12]_i_10_n_1 ,\actual_update_frequency_reg[12]_i_10_n_2 ,\actual_update_frequency_reg[12]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[13]_i_10_n_5 ,\actual_update_frequency_reg[13]_i_10_n_6 ,\actual_update_frequency_reg[13]_i_10_n_7 ,\actual_update_frequency_reg[13]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[12]_i_10_n_4 ,\actual_update_frequency_reg[12]_i_10_n_5 ,\actual_update_frequency_reg[12]_i_10_n_6 ,\actual_update_frequency_reg[12]_i_10_n_7 }),
        .S({\actual_update_frequency[12]_i_16_n_0 ,\actual_update_frequency[12]_i_17_n_0 ,\actual_update_frequency[12]_i_18_n_0 ,\actual_update_frequency[12]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[12]_i_15 
       (.CI(\actual_update_frequency_reg[12]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[12]_i_15_n_0 ,\actual_update_frequency_reg[12]_i_15_n_1 ,\actual_update_frequency_reg[12]_i_15_n_2 ,\actual_update_frequency_reg[12]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[13]_i_15_n_5 ,\actual_update_frequency_reg[13]_i_15_n_6 ,\actual_update_frequency_reg[13]_i_15_n_7 ,\actual_update_frequency_reg[13]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[12]_i_15_n_4 ,\actual_update_frequency_reg[12]_i_15_n_5 ,\actual_update_frequency_reg[12]_i_15_n_6 ,\actual_update_frequency_reg[12]_i_15_n_7 }),
        .S({\actual_update_frequency[12]_i_21_n_0 ,\actual_update_frequency[12]_i_22_n_0 ,\actual_update_frequency[12]_i_23_n_0 ,\actual_update_frequency[12]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[12]_i_2 
       (.CI(\actual_update_frequency_reg[12]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[12]_i_2_n_0 ,\actual_update_frequency_reg[12]_i_2_n_1 ,\actual_update_frequency_reg[12]_i_2_n_2 ,\actual_update_frequency_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[13]_i_2_n_5 ,\actual_update_frequency_reg[13]_i_2_n_6 ,\actual_update_frequency_reg[13]_i_2_n_7 ,\actual_update_frequency_reg[13]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[12]_i_2_n_4 ,\actual_update_frequency_reg[12]_i_2_n_5 ,\actual_update_frequency_reg[12]_i_2_n_6 ,\actual_update_frequency_reg[12]_i_2_n_7 }),
        .S({\actual_update_frequency[12]_i_6_n_0 ,\actual_update_frequency[12]_i_7_n_0 ,\actual_update_frequency[12]_i_8_n_0 ,\actual_update_frequency[12]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[12]_i_20 
       (.CI(\actual_update_frequency_reg[12]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[12]_i_20_n_0 ,\actual_update_frequency_reg[12]_i_20_n_1 ,\actual_update_frequency_reg[12]_i_20_n_2 ,\actual_update_frequency_reg[12]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[13]_i_20_n_5 ,\actual_update_frequency_reg[13]_i_20_n_6 ,\actual_update_frequency_reg[13]_i_20_n_7 ,\actual_update_frequency_reg[13]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[12]_i_20_n_4 ,\actual_update_frequency_reg[12]_i_20_n_5 ,\actual_update_frequency_reg[12]_i_20_n_6 ,\actual_update_frequency_reg[12]_i_20_n_7 }),
        .S({\actual_update_frequency[12]_i_26_n_0 ,\actual_update_frequency[12]_i_27_n_0 ,\actual_update_frequency[12]_i_28_n_0 ,\actual_update_frequency[12]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[12]_i_25 
       (.CI(\actual_update_frequency_reg[12]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[12]_i_25_n_0 ,\actual_update_frequency_reg[12]_i_25_n_1 ,\actual_update_frequency_reg[12]_i_25_n_2 ,\actual_update_frequency_reg[12]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[13]_i_25_n_5 ,\actual_update_frequency_reg[13]_i_25_n_6 ,\actual_update_frequency_reg[13]_i_25_n_7 ,\actual_update_frequency_reg[13]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[12]_i_25_n_4 ,\actual_update_frequency_reg[12]_i_25_n_5 ,\actual_update_frequency_reg[12]_i_25_n_6 ,\actual_update_frequency_reg[12]_i_25_n_7 }),
        .S({\actual_update_frequency[12]_i_31_n_0 ,\actual_update_frequency[12]_i_32_n_0 ,\actual_update_frequency[12]_i_33_n_0 ,\actual_update_frequency[12]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[12]_i_30 
       (.CI(\actual_update_frequency_reg[12]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[12]_i_30_n_0 ,\actual_update_frequency_reg[12]_i_30_n_1 ,\actual_update_frequency_reg[12]_i_30_n_2 ,\actual_update_frequency_reg[12]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[13]_i_30_n_5 ,\actual_update_frequency_reg[13]_i_30_n_6 ,\actual_update_frequency_reg[13]_i_30_n_7 ,\actual_update_frequency_reg[13]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[12]_i_30_n_4 ,\actual_update_frequency_reg[12]_i_30_n_5 ,\actual_update_frequency_reg[12]_i_30_n_6 ,\actual_update_frequency_reg[12]_i_30_n_7 }),
        .S({\actual_update_frequency[12]_i_36_n_0 ,\actual_update_frequency[12]_i_37_n_0 ,\actual_update_frequency[12]_i_38_n_0 ,\actual_update_frequency[12]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[12]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[12]_i_35_n_0 ,\actual_update_frequency_reg[12]_i_35_n_1 ,\actual_update_frequency_reg[12]_i_35_n_2 ,\actual_update_frequency_reg[12]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[13]_i_35_n_5 ,\actual_update_frequency_reg[13]_i_35_n_6 ,1'b1,1'b0}),
        .O({\actual_update_frequency_reg[12]_i_35_n_4 ,\actual_update_frequency_reg[12]_i_35_n_5 ,\actual_update_frequency_reg[12]_i_35_n_6 ,\NLW_actual_update_frequency_reg[12]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[12]_i_40_n_0 ,\actual_update_frequency[12]_i_41_n_0 ,\actual_update_frequency[12]_i_42_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[12]_i_5 
       (.CI(\actual_update_frequency_reg[12]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[12]_i_5_n_0 ,\actual_update_frequency_reg[12]_i_5_n_1 ,\actual_update_frequency_reg[12]_i_5_n_2 ,\actual_update_frequency_reg[12]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[13]_i_5_n_5 ,\actual_update_frequency_reg[13]_i_5_n_6 ,\actual_update_frequency_reg[13]_i_5_n_7 ,\actual_update_frequency_reg[13]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[12]_i_5_n_4 ,\actual_update_frequency_reg[12]_i_5_n_5 ,\actual_update_frequency_reg[12]_i_5_n_6 ,\actual_update_frequency_reg[12]_i_5_n_7 }),
        .S({\actual_update_frequency[12]_i_11_n_0 ,\actual_update_frequency[12]_i_12_n_0 ,\actual_update_frequency[12]_i_13_n_0 ,\actual_update_frequency[12]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[13] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[13]_i_1_n_2 ),
        .Q(actual_update_frequency[13]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[13]_i_1 
       (.CI(\actual_update_frequency_reg[13]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[13]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[13]_i_1_n_2 ,\actual_update_frequency_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[14]_i_1_n_2 ,\actual_update_frequency_reg[14]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[13]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[13]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[13]_i_3_n_0 ,\actual_update_frequency[13]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[13]_i_10 
       (.CI(\actual_update_frequency_reg[13]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[13]_i_10_n_0 ,\actual_update_frequency_reg[13]_i_10_n_1 ,\actual_update_frequency_reg[13]_i_10_n_2 ,\actual_update_frequency_reg[13]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[14]_i_10_n_5 ,\actual_update_frequency_reg[14]_i_10_n_6 ,\actual_update_frequency_reg[14]_i_10_n_7 ,\actual_update_frequency_reg[14]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[13]_i_10_n_4 ,\actual_update_frequency_reg[13]_i_10_n_5 ,\actual_update_frequency_reg[13]_i_10_n_6 ,\actual_update_frequency_reg[13]_i_10_n_7 }),
        .S({\actual_update_frequency[13]_i_16_n_0 ,\actual_update_frequency[13]_i_17_n_0 ,\actual_update_frequency[13]_i_18_n_0 ,\actual_update_frequency[13]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[13]_i_15 
       (.CI(\actual_update_frequency_reg[13]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[13]_i_15_n_0 ,\actual_update_frequency_reg[13]_i_15_n_1 ,\actual_update_frequency_reg[13]_i_15_n_2 ,\actual_update_frequency_reg[13]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[14]_i_15_n_5 ,\actual_update_frequency_reg[14]_i_15_n_6 ,\actual_update_frequency_reg[14]_i_15_n_7 ,\actual_update_frequency_reg[14]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[13]_i_15_n_4 ,\actual_update_frequency_reg[13]_i_15_n_5 ,\actual_update_frequency_reg[13]_i_15_n_6 ,\actual_update_frequency_reg[13]_i_15_n_7 }),
        .S({\actual_update_frequency[13]_i_21_n_0 ,\actual_update_frequency[13]_i_22_n_0 ,\actual_update_frequency[13]_i_23_n_0 ,\actual_update_frequency[13]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[13]_i_2 
       (.CI(\actual_update_frequency_reg[13]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[13]_i_2_n_0 ,\actual_update_frequency_reg[13]_i_2_n_1 ,\actual_update_frequency_reg[13]_i_2_n_2 ,\actual_update_frequency_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[14]_i_2_n_5 ,\actual_update_frequency_reg[14]_i_2_n_6 ,\actual_update_frequency_reg[14]_i_2_n_7 ,\actual_update_frequency_reg[14]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[13]_i_2_n_4 ,\actual_update_frequency_reg[13]_i_2_n_5 ,\actual_update_frequency_reg[13]_i_2_n_6 ,\actual_update_frequency_reg[13]_i_2_n_7 }),
        .S({\actual_update_frequency[13]_i_6_n_0 ,\actual_update_frequency[13]_i_7_n_0 ,\actual_update_frequency[13]_i_8_n_0 ,\actual_update_frequency[13]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[13]_i_20 
       (.CI(\actual_update_frequency_reg[13]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[13]_i_20_n_0 ,\actual_update_frequency_reg[13]_i_20_n_1 ,\actual_update_frequency_reg[13]_i_20_n_2 ,\actual_update_frequency_reg[13]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[14]_i_20_n_5 ,\actual_update_frequency_reg[14]_i_20_n_6 ,\actual_update_frequency_reg[14]_i_20_n_7 ,\actual_update_frequency_reg[14]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[13]_i_20_n_4 ,\actual_update_frequency_reg[13]_i_20_n_5 ,\actual_update_frequency_reg[13]_i_20_n_6 ,\actual_update_frequency_reg[13]_i_20_n_7 }),
        .S({\actual_update_frequency[13]_i_26_n_0 ,\actual_update_frequency[13]_i_27_n_0 ,\actual_update_frequency[13]_i_28_n_0 ,\actual_update_frequency[13]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[13]_i_25 
       (.CI(\actual_update_frequency_reg[13]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[13]_i_25_n_0 ,\actual_update_frequency_reg[13]_i_25_n_1 ,\actual_update_frequency_reg[13]_i_25_n_2 ,\actual_update_frequency_reg[13]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[14]_i_25_n_5 ,\actual_update_frequency_reg[14]_i_25_n_6 ,\actual_update_frequency_reg[14]_i_25_n_7 ,\actual_update_frequency_reg[14]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[13]_i_25_n_4 ,\actual_update_frequency_reg[13]_i_25_n_5 ,\actual_update_frequency_reg[13]_i_25_n_6 ,\actual_update_frequency_reg[13]_i_25_n_7 }),
        .S({\actual_update_frequency[13]_i_31_n_0 ,\actual_update_frequency[13]_i_32_n_0 ,\actual_update_frequency[13]_i_33_n_0 ,\actual_update_frequency[13]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[13]_i_30 
       (.CI(\actual_update_frequency_reg[13]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[13]_i_30_n_0 ,\actual_update_frequency_reg[13]_i_30_n_1 ,\actual_update_frequency_reg[13]_i_30_n_2 ,\actual_update_frequency_reg[13]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[14]_i_30_n_5 ,\actual_update_frequency_reg[14]_i_30_n_6 ,\actual_update_frequency_reg[14]_i_30_n_7 ,\actual_update_frequency_reg[14]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[13]_i_30_n_4 ,\actual_update_frequency_reg[13]_i_30_n_5 ,\actual_update_frequency_reg[13]_i_30_n_6 ,\actual_update_frequency_reg[13]_i_30_n_7 }),
        .S({\actual_update_frequency[13]_i_36_n_0 ,\actual_update_frequency[13]_i_37_n_0 ,\actual_update_frequency[13]_i_38_n_0 ,\actual_update_frequency[13]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[13]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[13]_i_35_n_0 ,\actual_update_frequency_reg[13]_i_35_n_1 ,\actual_update_frequency_reg[13]_i_35_n_2 ,\actual_update_frequency_reg[13]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[14]_i_35_n_5 ,\actual_update_frequency_reg[14]_i_35_n_6 ,1'b1,1'b0}),
        .O({\actual_update_frequency_reg[13]_i_35_n_4 ,\actual_update_frequency_reg[13]_i_35_n_5 ,\actual_update_frequency_reg[13]_i_35_n_6 ,\NLW_actual_update_frequency_reg[13]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[13]_i_40_n_0 ,\actual_update_frequency[13]_i_41_n_0 ,\actual_update_frequency[13]_i_42_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[13]_i_5 
       (.CI(\actual_update_frequency_reg[13]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[13]_i_5_n_0 ,\actual_update_frequency_reg[13]_i_5_n_1 ,\actual_update_frequency_reg[13]_i_5_n_2 ,\actual_update_frequency_reg[13]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[14]_i_5_n_5 ,\actual_update_frequency_reg[14]_i_5_n_6 ,\actual_update_frequency_reg[14]_i_5_n_7 ,\actual_update_frequency_reg[14]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[13]_i_5_n_4 ,\actual_update_frequency_reg[13]_i_5_n_5 ,\actual_update_frequency_reg[13]_i_5_n_6 ,\actual_update_frequency_reg[13]_i_5_n_7 }),
        .S({\actual_update_frequency[13]_i_11_n_0 ,\actual_update_frequency[13]_i_12_n_0 ,\actual_update_frequency[13]_i_13_n_0 ,\actual_update_frequency[13]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[14] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[14]_i_1_n_2 ),
        .Q(actual_update_frequency[14]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[14]_i_1 
       (.CI(\actual_update_frequency_reg[14]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[14]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[14]_i_1_n_2 ,\actual_update_frequency_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[15]_i_1_n_2 ,\actual_update_frequency_reg[15]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[14]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[14]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[14]_i_3_n_0 ,\actual_update_frequency[14]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[14]_i_10 
       (.CI(\actual_update_frequency_reg[14]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[14]_i_10_n_0 ,\actual_update_frequency_reg[14]_i_10_n_1 ,\actual_update_frequency_reg[14]_i_10_n_2 ,\actual_update_frequency_reg[14]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[15]_i_10_n_5 ,\actual_update_frequency_reg[15]_i_10_n_6 ,\actual_update_frequency_reg[15]_i_10_n_7 ,\actual_update_frequency_reg[15]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[14]_i_10_n_4 ,\actual_update_frequency_reg[14]_i_10_n_5 ,\actual_update_frequency_reg[14]_i_10_n_6 ,\actual_update_frequency_reg[14]_i_10_n_7 }),
        .S({\actual_update_frequency[14]_i_16_n_0 ,\actual_update_frequency[14]_i_17_n_0 ,\actual_update_frequency[14]_i_18_n_0 ,\actual_update_frequency[14]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[14]_i_15 
       (.CI(\actual_update_frequency_reg[14]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[14]_i_15_n_0 ,\actual_update_frequency_reg[14]_i_15_n_1 ,\actual_update_frequency_reg[14]_i_15_n_2 ,\actual_update_frequency_reg[14]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[15]_i_15_n_5 ,\actual_update_frequency_reg[15]_i_15_n_6 ,\actual_update_frequency_reg[15]_i_15_n_7 ,\actual_update_frequency_reg[15]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[14]_i_15_n_4 ,\actual_update_frequency_reg[14]_i_15_n_5 ,\actual_update_frequency_reg[14]_i_15_n_6 ,\actual_update_frequency_reg[14]_i_15_n_7 }),
        .S({\actual_update_frequency[14]_i_21_n_0 ,\actual_update_frequency[14]_i_22_n_0 ,\actual_update_frequency[14]_i_23_n_0 ,\actual_update_frequency[14]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[14]_i_2 
       (.CI(\actual_update_frequency_reg[14]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[14]_i_2_n_0 ,\actual_update_frequency_reg[14]_i_2_n_1 ,\actual_update_frequency_reg[14]_i_2_n_2 ,\actual_update_frequency_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[15]_i_2_n_5 ,\actual_update_frequency_reg[15]_i_2_n_6 ,\actual_update_frequency_reg[15]_i_2_n_7 ,\actual_update_frequency_reg[15]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[14]_i_2_n_4 ,\actual_update_frequency_reg[14]_i_2_n_5 ,\actual_update_frequency_reg[14]_i_2_n_6 ,\actual_update_frequency_reg[14]_i_2_n_7 }),
        .S({\actual_update_frequency[14]_i_6_n_0 ,\actual_update_frequency[14]_i_7_n_0 ,\actual_update_frequency[14]_i_8_n_0 ,\actual_update_frequency[14]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[14]_i_20 
       (.CI(\actual_update_frequency_reg[14]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[14]_i_20_n_0 ,\actual_update_frequency_reg[14]_i_20_n_1 ,\actual_update_frequency_reg[14]_i_20_n_2 ,\actual_update_frequency_reg[14]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[15]_i_20_n_5 ,\actual_update_frequency_reg[15]_i_20_n_6 ,\actual_update_frequency_reg[15]_i_20_n_7 ,\actual_update_frequency_reg[15]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[14]_i_20_n_4 ,\actual_update_frequency_reg[14]_i_20_n_5 ,\actual_update_frequency_reg[14]_i_20_n_6 ,\actual_update_frequency_reg[14]_i_20_n_7 }),
        .S({\actual_update_frequency[14]_i_26_n_0 ,\actual_update_frequency[14]_i_27_n_0 ,\actual_update_frequency[14]_i_28_n_0 ,\actual_update_frequency[14]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[14]_i_25 
       (.CI(\actual_update_frequency_reg[14]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[14]_i_25_n_0 ,\actual_update_frequency_reg[14]_i_25_n_1 ,\actual_update_frequency_reg[14]_i_25_n_2 ,\actual_update_frequency_reg[14]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[15]_i_25_n_5 ,\actual_update_frequency_reg[15]_i_25_n_6 ,\actual_update_frequency_reg[15]_i_25_n_7 ,\actual_update_frequency_reg[15]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[14]_i_25_n_4 ,\actual_update_frequency_reg[14]_i_25_n_5 ,\actual_update_frequency_reg[14]_i_25_n_6 ,\actual_update_frequency_reg[14]_i_25_n_7 }),
        .S({\actual_update_frequency[14]_i_31_n_0 ,\actual_update_frequency[14]_i_32_n_0 ,\actual_update_frequency[14]_i_33_n_0 ,\actual_update_frequency[14]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[14]_i_30 
       (.CI(\actual_update_frequency_reg[14]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[14]_i_30_n_0 ,\actual_update_frequency_reg[14]_i_30_n_1 ,\actual_update_frequency_reg[14]_i_30_n_2 ,\actual_update_frequency_reg[14]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[15]_i_30_n_5 ,\actual_update_frequency_reg[15]_i_30_n_6 ,\actual_update_frequency_reg[15]_i_30_n_7 ,\actual_update_frequency_reg[15]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[14]_i_30_n_4 ,\actual_update_frequency_reg[14]_i_30_n_5 ,\actual_update_frequency_reg[14]_i_30_n_6 ,\actual_update_frequency_reg[14]_i_30_n_7 }),
        .S({\actual_update_frequency[14]_i_36_n_0 ,\actual_update_frequency[14]_i_37_n_0 ,\actual_update_frequency[14]_i_38_n_0 ,\actual_update_frequency[14]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[14]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[14]_i_35_n_0 ,\actual_update_frequency_reg[14]_i_35_n_1 ,\actual_update_frequency_reg[14]_i_35_n_2 ,\actual_update_frequency_reg[14]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[15]_i_35_n_5 ,\actual_update_frequency_reg[15]_i_35_n_6 ,1'b1,1'b0}),
        .O({\actual_update_frequency_reg[14]_i_35_n_4 ,\actual_update_frequency_reg[14]_i_35_n_5 ,\actual_update_frequency_reg[14]_i_35_n_6 ,\NLW_actual_update_frequency_reg[14]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[14]_i_40_n_0 ,\actual_update_frequency[14]_i_41_n_0 ,\actual_update_frequency[14]_i_42_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[14]_i_5 
       (.CI(\actual_update_frequency_reg[14]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[14]_i_5_n_0 ,\actual_update_frequency_reg[14]_i_5_n_1 ,\actual_update_frequency_reg[14]_i_5_n_2 ,\actual_update_frequency_reg[14]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[15]_i_5_n_5 ,\actual_update_frequency_reg[15]_i_5_n_6 ,\actual_update_frequency_reg[15]_i_5_n_7 ,\actual_update_frequency_reg[15]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[14]_i_5_n_4 ,\actual_update_frequency_reg[14]_i_5_n_5 ,\actual_update_frequency_reg[14]_i_5_n_6 ,\actual_update_frequency_reg[14]_i_5_n_7 }),
        .S({\actual_update_frequency[14]_i_11_n_0 ,\actual_update_frequency[14]_i_12_n_0 ,\actual_update_frequency[14]_i_13_n_0 ,\actual_update_frequency[14]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[15] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[15]_i_1_n_2 ),
        .Q(actual_update_frequency[15]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[15]_i_1 
       (.CI(\actual_update_frequency_reg[15]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[15]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[15]_i_1_n_2 ,\actual_update_frequency_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[16]_i_1_n_2 ,\actual_update_frequency_reg[16]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[15]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[15]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[15]_i_3_n_0 ,\actual_update_frequency[15]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[15]_i_10 
       (.CI(\actual_update_frequency_reg[15]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[15]_i_10_n_0 ,\actual_update_frequency_reg[15]_i_10_n_1 ,\actual_update_frequency_reg[15]_i_10_n_2 ,\actual_update_frequency_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[16]_i_10_n_5 ,\actual_update_frequency_reg[16]_i_10_n_6 ,\actual_update_frequency_reg[16]_i_10_n_7 ,\actual_update_frequency_reg[16]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[15]_i_10_n_4 ,\actual_update_frequency_reg[15]_i_10_n_5 ,\actual_update_frequency_reg[15]_i_10_n_6 ,\actual_update_frequency_reg[15]_i_10_n_7 }),
        .S({\actual_update_frequency[15]_i_16_n_0 ,\actual_update_frequency[15]_i_17_n_0 ,\actual_update_frequency[15]_i_18_n_0 ,\actual_update_frequency[15]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[15]_i_15 
       (.CI(\actual_update_frequency_reg[15]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[15]_i_15_n_0 ,\actual_update_frequency_reg[15]_i_15_n_1 ,\actual_update_frequency_reg[15]_i_15_n_2 ,\actual_update_frequency_reg[15]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[16]_i_15_n_5 ,\actual_update_frequency_reg[16]_i_15_n_6 ,\actual_update_frequency_reg[16]_i_15_n_7 ,\actual_update_frequency_reg[16]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[15]_i_15_n_4 ,\actual_update_frequency_reg[15]_i_15_n_5 ,\actual_update_frequency_reg[15]_i_15_n_6 ,\actual_update_frequency_reg[15]_i_15_n_7 }),
        .S({\actual_update_frequency[15]_i_21_n_0 ,\actual_update_frequency[15]_i_22_n_0 ,\actual_update_frequency[15]_i_23_n_0 ,\actual_update_frequency[15]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[15]_i_2 
       (.CI(\actual_update_frequency_reg[15]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[15]_i_2_n_0 ,\actual_update_frequency_reg[15]_i_2_n_1 ,\actual_update_frequency_reg[15]_i_2_n_2 ,\actual_update_frequency_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[16]_i_2_n_5 ,\actual_update_frequency_reg[16]_i_2_n_6 ,\actual_update_frequency_reg[16]_i_2_n_7 ,\actual_update_frequency_reg[16]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[15]_i_2_n_4 ,\actual_update_frequency_reg[15]_i_2_n_5 ,\actual_update_frequency_reg[15]_i_2_n_6 ,\actual_update_frequency_reg[15]_i_2_n_7 }),
        .S({\actual_update_frequency[15]_i_6_n_0 ,\actual_update_frequency[15]_i_7_n_0 ,\actual_update_frequency[15]_i_8_n_0 ,\actual_update_frequency[15]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[15]_i_20 
       (.CI(\actual_update_frequency_reg[15]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[15]_i_20_n_0 ,\actual_update_frequency_reg[15]_i_20_n_1 ,\actual_update_frequency_reg[15]_i_20_n_2 ,\actual_update_frequency_reg[15]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[16]_i_20_n_5 ,\actual_update_frequency_reg[16]_i_20_n_6 ,\actual_update_frequency_reg[16]_i_20_n_7 ,\actual_update_frequency_reg[16]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[15]_i_20_n_4 ,\actual_update_frequency_reg[15]_i_20_n_5 ,\actual_update_frequency_reg[15]_i_20_n_6 ,\actual_update_frequency_reg[15]_i_20_n_7 }),
        .S({\actual_update_frequency[15]_i_26_n_0 ,\actual_update_frequency[15]_i_27_n_0 ,\actual_update_frequency[15]_i_28_n_0 ,\actual_update_frequency[15]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[15]_i_25 
       (.CI(\actual_update_frequency_reg[15]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[15]_i_25_n_0 ,\actual_update_frequency_reg[15]_i_25_n_1 ,\actual_update_frequency_reg[15]_i_25_n_2 ,\actual_update_frequency_reg[15]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[16]_i_25_n_5 ,\actual_update_frequency_reg[16]_i_25_n_6 ,\actual_update_frequency_reg[16]_i_25_n_7 ,\actual_update_frequency_reg[16]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[15]_i_25_n_4 ,\actual_update_frequency_reg[15]_i_25_n_5 ,\actual_update_frequency_reg[15]_i_25_n_6 ,\actual_update_frequency_reg[15]_i_25_n_7 }),
        .S({\actual_update_frequency[15]_i_31_n_0 ,\actual_update_frequency[15]_i_32_n_0 ,\actual_update_frequency[15]_i_33_n_0 ,\actual_update_frequency[15]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[15]_i_30 
       (.CI(\actual_update_frequency_reg[15]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[15]_i_30_n_0 ,\actual_update_frequency_reg[15]_i_30_n_1 ,\actual_update_frequency_reg[15]_i_30_n_2 ,\actual_update_frequency_reg[15]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[16]_i_30_n_5 ,\actual_update_frequency_reg[16]_i_30_n_6 ,\actual_update_frequency_reg[16]_i_30_n_7 ,\actual_update_frequency_reg[16]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[15]_i_30_n_4 ,\actual_update_frequency_reg[15]_i_30_n_5 ,\actual_update_frequency_reg[15]_i_30_n_6 ,\actual_update_frequency_reg[15]_i_30_n_7 }),
        .S({\actual_update_frequency[15]_i_36_n_0 ,\actual_update_frequency[15]_i_37_n_0 ,\actual_update_frequency[15]_i_38_n_0 ,\actual_update_frequency[15]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[15]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[15]_i_35_n_0 ,\actual_update_frequency_reg[15]_i_35_n_1 ,\actual_update_frequency_reg[15]_i_35_n_2 ,\actual_update_frequency_reg[15]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[16]_i_35_n_5 ,\actual_update_frequency_reg[16]_i_35_n_6 ,1'b1,1'b0}),
        .O({\actual_update_frequency_reg[15]_i_35_n_4 ,\actual_update_frequency_reg[15]_i_35_n_5 ,\actual_update_frequency_reg[15]_i_35_n_6 ,\NLW_actual_update_frequency_reg[15]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[15]_i_40_n_0 ,\actual_update_frequency[15]_i_41_n_0 ,\actual_update_frequency[15]_i_42_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[15]_i_5 
       (.CI(\actual_update_frequency_reg[15]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[15]_i_5_n_0 ,\actual_update_frequency_reg[15]_i_5_n_1 ,\actual_update_frequency_reg[15]_i_5_n_2 ,\actual_update_frequency_reg[15]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[16]_i_5_n_5 ,\actual_update_frequency_reg[16]_i_5_n_6 ,\actual_update_frequency_reg[16]_i_5_n_7 ,\actual_update_frequency_reg[16]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[15]_i_5_n_4 ,\actual_update_frequency_reg[15]_i_5_n_5 ,\actual_update_frequency_reg[15]_i_5_n_6 ,\actual_update_frequency_reg[15]_i_5_n_7 }),
        .S({\actual_update_frequency[15]_i_11_n_0 ,\actual_update_frequency[15]_i_12_n_0 ,\actual_update_frequency[15]_i_13_n_0 ,\actual_update_frequency[15]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[16] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[16]_i_1_n_2 ),
        .Q(actual_update_frequency[16]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[16]_i_1 
       (.CI(\actual_update_frequency_reg[16]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[16]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[16]_i_1_n_2 ,\actual_update_frequency_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[17]_i_1_n_2 ,\actual_update_frequency_reg[17]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[16]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[16]_i_3_n_0 ,\actual_update_frequency[16]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[16]_i_10 
       (.CI(\actual_update_frequency_reg[16]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[16]_i_10_n_0 ,\actual_update_frequency_reg[16]_i_10_n_1 ,\actual_update_frequency_reg[16]_i_10_n_2 ,\actual_update_frequency_reg[16]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[17]_i_10_n_5 ,\actual_update_frequency_reg[17]_i_10_n_6 ,\actual_update_frequency_reg[17]_i_10_n_7 ,\actual_update_frequency_reg[17]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[16]_i_10_n_4 ,\actual_update_frequency_reg[16]_i_10_n_5 ,\actual_update_frequency_reg[16]_i_10_n_6 ,\actual_update_frequency_reg[16]_i_10_n_7 }),
        .S({\actual_update_frequency[16]_i_16_n_0 ,\actual_update_frequency[16]_i_17_n_0 ,\actual_update_frequency[16]_i_18_n_0 ,\actual_update_frequency[16]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[16]_i_15 
       (.CI(\actual_update_frequency_reg[16]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[16]_i_15_n_0 ,\actual_update_frequency_reg[16]_i_15_n_1 ,\actual_update_frequency_reg[16]_i_15_n_2 ,\actual_update_frequency_reg[16]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[17]_i_15_n_5 ,\actual_update_frequency_reg[17]_i_15_n_6 ,\actual_update_frequency_reg[17]_i_15_n_7 ,\actual_update_frequency_reg[17]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[16]_i_15_n_4 ,\actual_update_frequency_reg[16]_i_15_n_5 ,\actual_update_frequency_reg[16]_i_15_n_6 ,\actual_update_frequency_reg[16]_i_15_n_7 }),
        .S({\actual_update_frequency[16]_i_21_n_0 ,\actual_update_frequency[16]_i_22_n_0 ,\actual_update_frequency[16]_i_23_n_0 ,\actual_update_frequency[16]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[16]_i_2 
       (.CI(\actual_update_frequency_reg[16]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[16]_i_2_n_0 ,\actual_update_frequency_reg[16]_i_2_n_1 ,\actual_update_frequency_reg[16]_i_2_n_2 ,\actual_update_frequency_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[17]_i_2_n_5 ,\actual_update_frequency_reg[17]_i_2_n_6 ,\actual_update_frequency_reg[17]_i_2_n_7 ,\actual_update_frequency_reg[17]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[16]_i_2_n_4 ,\actual_update_frequency_reg[16]_i_2_n_5 ,\actual_update_frequency_reg[16]_i_2_n_6 ,\actual_update_frequency_reg[16]_i_2_n_7 }),
        .S({\actual_update_frequency[16]_i_6_n_0 ,\actual_update_frequency[16]_i_7_n_0 ,\actual_update_frequency[16]_i_8_n_0 ,\actual_update_frequency[16]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[16]_i_20 
       (.CI(\actual_update_frequency_reg[16]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[16]_i_20_n_0 ,\actual_update_frequency_reg[16]_i_20_n_1 ,\actual_update_frequency_reg[16]_i_20_n_2 ,\actual_update_frequency_reg[16]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[17]_i_20_n_5 ,\actual_update_frequency_reg[17]_i_20_n_6 ,\actual_update_frequency_reg[17]_i_20_n_7 ,\actual_update_frequency_reg[17]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[16]_i_20_n_4 ,\actual_update_frequency_reg[16]_i_20_n_5 ,\actual_update_frequency_reg[16]_i_20_n_6 ,\actual_update_frequency_reg[16]_i_20_n_7 }),
        .S({\actual_update_frequency[16]_i_26_n_0 ,\actual_update_frequency[16]_i_27_n_0 ,\actual_update_frequency[16]_i_28_n_0 ,\actual_update_frequency[16]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[16]_i_25 
       (.CI(\actual_update_frequency_reg[16]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[16]_i_25_n_0 ,\actual_update_frequency_reg[16]_i_25_n_1 ,\actual_update_frequency_reg[16]_i_25_n_2 ,\actual_update_frequency_reg[16]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[17]_i_25_n_5 ,\actual_update_frequency_reg[17]_i_25_n_6 ,\actual_update_frequency_reg[17]_i_25_n_7 ,\actual_update_frequency_reg[17]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[16]_i_25_n_4 ,\actual_update_frequency_reg[16]_i_25_n_5 ,\actual_update_frequency_reg[16]_i_25_n_6 ,\actual_update_frequency_reg[16]_i_25_n_7 }),
        .S({\actual_update_frequency[16]_i_31_n_0 ,\actual_update_frequency[16]_i_32_n_0 ,\actual_update_frequency[16]_i_33_n_0 ,\actual_update_frequency[16]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[16]_i_30 
       (.CI(\actual_update_frequency_reg[16]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[16]_i_30_n_0 ,\actual_update_frequency_reg[16]_i_30_n_1 ,\actual_update_frequency_reg[16]_i_30_n_2 ,\actual_update_frequency_reg[16]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[17]_i_30_n_5 ,\actual_update_frequency_reg[17]_i_30_n_6 ,\actual_update_frequency_reg[17]_i_30_n_7 ,\actual_update_frequency_reg[17]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[16]_i_30_n_4 ,\actual_update_frequency_reg[16]_i_30_n_5 ,\actual_update_frequency_reg[16]_i_30_n_6 ,\actual_update_frequency_reg[16]_i_30_n_7 }),
        .S({\actual_update_frequency[16]_i_36_n_0 ,\actual_update_frequency[16]_i_37_n_0 ,\actual_update_frequency[16]_i_38_n_0 ,\actual_update_frequency[16]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[16]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[16]_i_35_n_0 ,\actual_update_frequency_reg[16]_i_35_n_1 ,\actual_update_frequency_reg[16]_i_35_n_2 ,\actual_update_frequency_reg[16]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[17]_i_35_n_5 ,\actual_update_frequency_reg[17]_i_35_n_6 ,\actual_update_frequency[16]_i_40_n_0 ,1'b0}),
        .O({\actual_update_frequency_reg[16]_i_35_n_4 ,\actual_update_frequency_reg[16]_i_35_n_5 ,\actual_update_frequency_reg[16]_i_35_n_6 ,\NLW_actual_update_frequency_reg[16]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[16]_i_41_n_0 ,\actual_update_frequency[16]_i_42_n_0 ,\actual_update_frequency[16]_i_43_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[16]_i_5 
       (.CI(\actual_update_frequency_reg[16]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[16]_i_5_n_0 ,\actual_update_frequency_reg[16]_i_5_n_1 ,\actual_update_frequency_reg[16]_i_5_n_2 ,\actual_update_frequency_reg[16]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[17]_i_5_n_5 ,\actual_update_frequency_reg[17]_i_5_n_6 ,\actual_update_frequency_reg[17]_i_5_n_7 ,\actual_update_frequency_reg[17]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[16]_i_5_n_4 ,\actual_update_frequency_reg[16]_i_5_n_5 ,\actual_update_frequency_reg[16]_i_5_n_6 ,\actual_update_frequency_reg[16]_i_5_n_7 }),
        .S({\actual_update_frequency[16]_i_11_n_0 ,\actual_update_frequency[16]_i_12_n_0 ,\actual_update_frequency[16]_i_13_n_0 ,\actual_update_frequency[16]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[17] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[17]_i_1_n_2 ),
        .Q(actual_update_frequency[17]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[17]_i_1 
       (.CI(\actual_update_frequency_reg[17]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[17]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[17]_i_1_n_2 ,\actual_update_frequency_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[18]_i_1_n_2 ,\actual_update_frequency_reg[18]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[17]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[17]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[17]_i_3_n_0 ,\actual_update_frequency[17]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[17]_i_10 
       (.CI(\actual_update_frequency_reg[17]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[17]_i_10_n_0 ,\actual_update_frequency_reg[17]_i_10_n_1 ,\actual_update_frequency_reg[17]_i_10_n_2 ,\actual_update_frequency_reg[17]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[18]_i_10_n_5 ,\actual_update_frequency_reg[18]_i_10_n_6 ,\actual_update_frequency_reg[18]_i_10_n_7 ,\actual_update_frequency_reg[18]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[17]_i_10_n_4 ,\actual_update_frequency_reg[17]_i_10_n_5 ,\actual_update_frequency_reg[17]_i_10_n_6 ,\actual_update_frequency_reg[17]_i_10_n_7 }),
        .S({\actual_update_frequency[17]_i_16_n_0 ,\actual_update_frequency[17]_i_17_n_0 ,\actual_update_frequency[17]_i_18_n_0 ,\actual_update_frequency[17]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[17]_i_15 
       (.CI(\actual_update_frequency_reg[17]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[17]_i_15_n_0 ,\actual_update_frequency_reg[17]_i_15_n_1 ,\actual_update_frequency_reg[17]_i_15_n_2 ,\actual_update_frequency_reg[17]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[18]_i_15_n_5 ,\actual_update_frequency_reg[18]_i_15_n_6 ,\actual_update_frequency_reg[18]_i_15_n_7 ,\actual_update_frequency_reg[18]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[17]_i_15_n_4 ,\actual_update_frequency_reg[17]_i_15_n_5 ,\actual_update_frequency_reg[17]_i_15_n_6 ,\actual_update_frequency_reg[17]_i_15_n_7 }),
        .S({\actual_update_frequency[17]_i_21_n_0 ,\actual_update_frequency[17]_i_22_n_0 ,\actual_update_frequency[17]_i_23_n_0 ,\actual_update_frequency[17]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[17]_i_2 
       (.CI(\actual_update_frequency_reg[17]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[17]_i_2_n_0 ,\actual_update_frequency_reg[17]_i_2_n_1 ,\actual_update_frequency_reg[17]_i_2_n_2 ,\actual_update_frequency_reg[17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[18]_i_2_n_5 ,\actual_update_frequency_reg[18]_i_2_n_6 ,\actual_update_frequency_reg[18]_i_2_n_7 ,\actual_update_frequency_reg[18]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[17]_i_2_n_4 ,\actual_update_frequency_reg[17]_i_2_n_5 ,\actual_update_frequency_reg[17]_i_2_n_6 ,\actual_update_frequency_reg[17]_i_2_n_7 }),
        .S({\actual_update_frequency[17]_i_6_n_0 ,\actual_update_frequency[17]_i_7_n_0 ,\actual_update_frequency[17]_i_8_n_0 ,\actual_update_frequency[17]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[17]_i_20 
       (.CI(\actual_update_frequency_reg[17]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[17]_i_20_n_0 ,\actual_update_frequency_reg[17]_i_20_n_1 ,\actual_update_frequency_reg[17]_i_20_n_2 ,\actual_update_frequency_reg[17]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[18]_i_20_n_5 ,\actual_update_frequency_reg[18]_i_20_n_6 ,\actual_update_frequency_reg[18]_i_20_n_7 ,\actual_update_frequency_reg[18]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[17]_i_20_n_4 ,\actual_update_frequency_reg[17]_i_20_n_5 ,\actual_update_frequency_reg[17]_i_20_n_6 ,\actual_update_frequency_reg[17]_i_20_n_7 }),
        .S({\actual_update_frequency[17]_i_26_n_0 ,\actual_update_frequency[17]_i_27_n_0 ,\actual_update_frequency[17]_i_28_n_0 ,\actual_update_frequency[17]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[17]_i_25 
       (.CI(\actual_update_frequency_reg[17]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[17]_i_25_n_0 ,\actual_update_frequency_reg[17]_i_25_n_1 ,\actual_update_frequency_reg[17]_i_25_n_2 ,\actual_update_frequency_reg[17]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[18]_i_25_n_5 ,\actual_update_frequency_reg[18]_i_25_n_6 ,\actual_update_frequency_reg[18]_i_25_n_7 ,\actual_update_frequency_reg[18]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[17]_i_25_n_4 ,\actual_update_frequency_reg[17]_i_25_n_5 ,\actual_update_frequency_reg[17]_i_25_n_6 ,\actual_update_frequency_reg[17]_i_25_n_7 }),
        .S({\actual_update_frequency[17]_i_31_n_0 ,\actual_update_frequency[17]_i_32_n_0 ,\actual_update_frequency[17]_i_33_n_0 ,\actual_update_frequency[17]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[17]_i_30 
       (.CI(\actual_update_frequency_reg[17]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[17]_i_30_n_0 ,\actual_update_frequency_reg[17]_i_30_n_1 ,\actual_update_frequency_reg[17]_i_30_n_2 ,\actual_update_frequency_reg[17]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[18]_i_30_n_5 ,\actual_update_frequency_reg[18]_i_30_n_6 ,\actual_update_frequency_reg[18]_i_30_n_7 ,\actual_update_frequency_reg[18]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[17]_i_30_n_4 ,\actual_update_frequency_reg[17]_i_30_n_5 ,\actual_update_frequency_reg[17]_i_30_n_6 ,\actual_update_frequency_reg[17]_i_30_n_7 }),
        .S({\actual_update_frequency[17]_i_36_n_0 ,\actual_update_frequency[17]_i_37_n_0 ,\actual_update_frequency[17]_i_38_n_0 ,\actual_update_frequency[17]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[17]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[17]_i_35_n_0 ,\actual_update_frequency_reg[17]_i_35_n_1 ,\actual_update_frequency_reg[17]_i_35_n_2 ,\actual_update_frequency_reg[17]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[18]_i_35_n_5 ,\actual_update_frequency_reg[18]_i_35_n_6 ,1'b1,1'b0}),
        .O({\actual_update_frequency_reg[17]_i_35_n_4 ,\actual_update_frequency_reg[17]_i_35_n_5 ,\actual_update_frequency_reg[17]_i_35_n_6 ,\NLW_actual_update_frequency_reg[17]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[17]_i_40_n_0 ,\actual_update_frequency[17]_i_41_n_0 ,\actual_update_frequency[17]_i_42_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[17]_i_5 
       (.CI(\actual_update_frequency_reg[17]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[17]_i_5_n_0 ,\actual_update_frequency_reg[17]_i_5_n_1 ,\actual_update_frequency_reg[17]_i_5_n_2 ,\actual_update_frequency_reg[17]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[18]_i_5_n_5 ,\actual_update_frequency_reg[18]_i_5_n_6 ,\actual_update_frequency_reg[18]_i_5_n_7 ,\actual_update_frequency_reg[18]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[17]_i_5_n_4 ,\actual_update_frequency_reg[17]_i_5_n_5 ,\actual_update_frequency_reg[17]_i_5_n_6 ,\actual_update_frequency_reg[17]_i_5_n_7 }),
        .S({\actual_update_frequency[17]_i_11_n_0 ,\actual_update_frequency[17]_i_12_n_0 ,\actual_update_frequency[17]_i_13_n_0 ,\actual_update_frequency[17]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[18] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[18]_i_1_n_2 ),
        .Q(actual_update_frequency[18]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[18]_i_1 
       (.CI(\actual_update_frequency_reg[18]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[18]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[18]_i_1_n_2 ,\actual_update_frequency_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[19]_i_1_n_2 ,\actual_update_frequency_reg[19]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[18]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[18]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[18]_i_3_n_0 ,\actual_update_frequency[18]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[18]_i_10 
       (.CI(\actual_update_frequency_reg[18]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[18]_i_10_n_0 ,\actual_update_frequency_reg[18]_i_10_n_1 ,\actual_update_frequency_reg[18]_i_10_n_2 ,\actual_update_frequency_reg[18]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[19]_i_10_n_5 ,\actual_update_frequency_reg[19]_i_10_n_6 ,\actual_update_frequency_reg[19]_i_10_n_7 ,\actual_update_frequency_reg[19]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[18]_i_10_n_4 ,\actual_update_frequency_reg[18]_i_10_n_5 ,\actual_update_frequency_reg[18]_i_10_n_6 ,\actual_update_frequency_reg[18]_i_10_n_7 }),
        .S({\actual_update_frequency[18]_i_16_n_0 ,\actual_update_frequency[18]_i_17_n_0 ,\actual_update_frequency[18]_i_18_n_0 ,\actual_update_frequency[18]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[18]_i_15 
       (.CI(\actual_update_frequency_reg[18]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[18]_i_15_n_0 ,\actual_update_frequency_reg[18]_i_15_n_1 ,\actual_update_frequency_reg[18]_i_15_n_2 ,\actual_update_frequency_reg[18]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[19]_i_15_n_5 ,\actual_update_frequency_reg[19]_i_15_n_6 ,\actual_update_frequency_reg[19]_i_15_n_7 ,\actual_update_frequency_reg[19]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[18]_i_15_n_4 ,\actual_update_frequency_reg[18]_i_15_n_5 ,\actual_update_frequency_reg[18]_i_15_n_6 ,\actual_update_frequency_reg[18]_i_15_n_7 }),
        .S({\actual_update_frequency[18]_i_21_n_0 ,\actual_update_frequency[18]_i_22_n_0 ,\actual_update_frequency[18]_i_23_n_0 ,\actual_update_frequency[18]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[18]_i_2 
       (.CI(\actual_update_frequency_reg[18]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[18]_i_2_n_0 ,\actual_update_frequency_reg[18]_i_2_n_1 ,\actual_update_frequency_reg[18]_i_2_n_2 ,\actual_update_frequency_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[19]_i_2_n_5 ,\actual_update_frequency_reg[19]_i_2_n_6 ,\actual_update_frequency_reg[19]_i_2_n_7 ,\actual_update_frequency_reg[19]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[18]_i_2_n_4 ,\actual_update_frequency_reg[18]_i_2_n_5 ,\actual_update_frequency_reg[18]_i_2_n_6 ,\actual_update_frequency_reg[18]_i_2_n_7 }),
        .S({\actual_update_frequency[18]_i_6_n_0 ,\actual_update_frequency[18]_i_7_n_0 ,\actual_update_frequency[18]_i_8_n_0 ,\actual_update_frequency[18]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[18]_i_20 
       (.CI(\actual_update_frequency_reg[18]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[18]_i_20_n_0 ,\actual_update_frequency_reg[18]_i_20_n_1 ,\actual_update_frequency_reg[18]_i_20_n_2 ,\actual_update_frequency_reg[18]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[19]_i_20_n_5 ,\actual_update_frequency_reg[19]_i_20_n_6 ,\actual_update_frequency_reg[19]_i_20_n_7 ,\actual_update_frequency_reg[19]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[18]_i_20_n_4 ,\actual_update_frequency_reg[18]_i_20_n_5 ,\actual_update_frequency_reg[18]_i_20_n_6 ,\actual_update_frequency_reg[18]_i_20_n_7 }),
        .S({\actual_update_frequency[18]_i_26_n_0 ,\actual_update_frequency[18]_i_27_n_0 ,\actual_update_frequency[18]_i_28_n_0 ,\actual_update_frequency[18]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[18]_i_25 
       (.CI(\actual_update_frequency_reg[18]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[18]_i_25_n_0 ,\actual_update_frequency_reg[18]_i_25_n_1 ,\actual_update_frequency_reg[18]_i_25_n_2 ,\actual_update_frequency_reg[18]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[19]_i_25_n_5 ,\actual_update_frequency_reg[19]_i_25_n_6 ,\actual_update_frequency_reg[19]_i_25_n_7 ,\actual_update_frequency_reg[19]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[18]_i_25_n_4 ,\actual_update_frequency_reg[18]_i_25_n_5 ,\actual_update_frequency_reg[18]_i_25_n_6 ,\actual_update_frequency_reg[18]_i_25_n_7 }),
        .S({\actual_update_frequency[18]_i_31_n_0 ,\actual_update_frequency[18]_i_32_n_0 ,\actual_update_frequency[18]_i_33_n_0 ,\actual_update_frequency[18]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[18]_i_30 
       (.CI(\actual_update_frequency_reg[18]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[18]_i_30_n_0 ,\actual_update_frequency_reg[18]_i_30_n_1 ,\actual_update_frequency_reg[18]_i_30_n_2 ,\actual_update_frequency_reg[18]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[19]_i_30_n_5 ,\actual_update_frequency_reg[19]_i_30_n_6 ,\actual_update_frequency_reg[19]_i_30_n_7 ,\actual_update_frequency_reg[19]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[18]_i_30_n_4 ,\actual_update_frequency_reg[18]_i_30_n_5 ,\actual_update_frequency_reg[18]_i_30_n_6 ,\actual_update_frequency_reg[18]_i_30_n_7 }),
        .S({\actual_update_frequency[18]_i_36_n_0 ,\actual_update_frequency[18]_i_37_n_0 ,\actual_update_frequency[18]_i_38_n_0 ,\actual_update_frequency[18]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[18]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[18]_i_35_n_0 ,\actual_update_frequency_reg[18]_i_35_n_1 ,\actual_update_frequency_reg[18]_i_35_n_2 ,\actual_update_frequency_reg[18]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[19]_i_35_n_5 ,\actual_update_frequency_reg[19]_i_35_n_6 ,\actual_update_frequency[18]_i_40_n_0 ,1'b0}),
        .O({\actual_update_frequency_reg[18]_i_35_n_4 ,\actual_update_frequency_reg[18]_i_35_n_5 ,\actual_update_frequency_reg[18]_i_35_n_6 ,\NLW_actual_update_frequency_reg[18]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[18]_i_41_n_0 ,\actual_update_frequency[18]_i_42_n_0 ,\actual_update_frequency[18]_i_43_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[18]_i_5 
       (.CI(\actual_update_frequency_reg[18]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[18]_i_5_n_0 ,\actual_update_frequency_reg[18]_i_5_n_1 ,\actual_update_frequency_reg[18]_i_5_n_2 ,\actual_update_frequency_reg[18]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[19]_i_5_n_5 ,\actual_update_frequency_reg[19]_i_5_n_6 ,\actual_update_frequency_reg[19]_i_5_n_7 ,\actual_update_frequency_reg[19]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[18]_i_5_n_4 ,\actual_update_frequency_reg[18]_i_5_n_5 ,\actual_update_frequency_reg[18]_i_5_n_6 ,\actual_update_frequency_reg[18]_i_5_n_7 }),
        .S({\actual_update_frequency[18]_i_11_n_0 ,\actual_update_frequency[18]_i_12_n_0 ,\actual_update_frequency[18]_i_13_n_0 ,\actual_update_frequency[18]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[19] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[19]_i_1_n_2 ),
        .Q(actual_update_frequency[19]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[19]_i_1 
       (.CI(\actual_update_frequency_reg[19]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[19]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[19]_i_1_n_2 ,\actual_update_frequency_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[20]_i_1_n_2 ,\actual_update_frequency_reg[20]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[19]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[19]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[19]_i_3_n_0 ,\actual_update_frequency[19]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[19]_i_10 
       (.CI(\actual_update_frequency_reg[19]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[19]_i_10_n_0 ,\actual_update_frequency_reg[19]_i_10_n_1 ,\actual_update_frequency_reg[19]_i_10_n_2 ,\actual_update_frequency_reg[19]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[20]_i_10_n_5 ,\actual_update_frequency_reg[20]_i_10_n_6 ,\actual_update_frequency_reg[20]_i_10_n_7 ,\actual_update_frequency_reg[20]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[19]_i_10_n_4 ,\actual_update_frequency_reg[19]_i_10_n_5 ,\actual_update_frequency_reg[19]_i_10_n_6 ,\actual_update_frequency_reg[19]_i_10_n_7 }),
        .S({\actual_update_frequency[19]_i_16_n_0 ,\actual_update_frequency[19]_i_17_n_0 ,\actual_update_frequency[19]_i_18_n_0 ,\actual_update_frequency[19]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[19]_i_15 
       (.CI(\actual_update_frequency_reg[19]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[19]_i_15_n_0 ,\actual_update_frequency_reg[19]_i_15_n_1 ,\actual_update_frequency_reg[19]_i_15_n_2 ,\actual_update_frequency_reg[19]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[20]_i_15_n_5 ,\actual_update_frequency_reg[20]_i_15_n_6 ,\actual_update_frequency_reg[20]_i_15_n_7 ,\actual_update_frequency_reg[20]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[19]_i_15_n_4 ,\actual_update_frequency_reg[19]_i_15_n_5 ,\actual_update_frequency_reg[19]_i_15_n_6 ,\actual_update_frequency_reg[19]_i_15_n_7 }),
        .S({\actual_update_frequency[19]_i_21_n_0 ,\actual_update_frequency[19]_i_22_n_0 ,\actual_update_frequency[19]_i_23_n_0 ,\actual_update_frequency[19]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[19]_i_2 
       (.CI(\actual_update_frequency_reg[19]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[19]_i_2_n_0 ,\actual_update_frequency_reg[19]_i_2_n_1 ,\actual_update_frequency_reg[19]_i_2_n_2 ,\actual_update_frequency_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[20]_i_2_n_5 ,\actual_update_frequency_reg[20]_i_2_n_6 ,\actual_update_frequency_reg[20]_i_2_n_7 ,\actual_update_frequency_reg[20]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[19]_i_2_n_4 ,\actual_update_frequency_reg[19]_i_2_n_5 ,\actual_update_frequency_reg[19]_i_2_n_6 ,\actual_update_frequency_reg[19]_i_2_n_7 }),
        .S({\actual_update_frequency[19]_i_6_n_0 ,\actual_update_frequency[19]_i_7_n_0 ,\actual_update_frequency[19]_i_8_n_0 ,\actual_update_frequency[19]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[19]_i_20 
       (.CI(\actual_update_frequency_reg[19]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[19]_i_20_n_0 ,\actual_update_frequency_reg[19]_i_20_n_1 ,\actual_update_frequency_reg[19]_i_20_n_2 ,\actual_update_frequency_reg[19]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[20]_i_20_n_5 ,\actual_update_frequency_reg[20]_i_20_n_6 ,\actual_update_frequency_reg[20]_i_20_n_7 ,\actual_update_frequency_reg[20]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[19]_i_20_n_4 ,\actual_update_frequency_reg[19]_i_20_n_5 ,\actual_update_frequency_reg[19]_i_20_n_6 ,\actual_update_frequency_reg[19]_i_20_n_7 }),
        .S({\actual_update_frequency[19]_i_26_n_0 ,\actual_update_frequency[19]_i_27_n_0 ,\actual_update_frequency[19]_i_28_n_0 ,\actual_update_frequency[19]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[19]_i_25 
       (.CI(\actual_update_frequency_reg[19]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[19]_i_25_n_0 ,\actual_update_frequency_reg[19]_i_25_n_1 ,\actual_update_frequency_reg[19]_i_25_n_2 ,\actual_update_frequency_reg[19]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[20]_i_25_n_5 ,\actual_update_frequency_reg[20]_i_25_n_6 ,\actual_update_frequency_reg[20]_i_25_n_7 ,\actual_update_frequency_reg[20]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[19]_i_25_n_4 ,\actual_update_frequency_reg[19]_i_25_n_5 ,\actual_update_frequency_reg[19]_i_25_n_6 ,\actual_update_frequency_reg[19]_i_25_n_7 }),
        .S({\actual_update_frequency[19]_i_31_n_0 ,\actual_update_frequency[19]_i_32_n_0 ,\actual_update_frequency[19]_i_33_n_0 ,\actual_update_frequency[19]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[19]_i_30 
       (.CI(\actual_update_frequency_reg[19]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[19]_i_30_n_0 ,\actual_update_frequency_reg[19]_i_30_n_1 ,\actual_update_frequency_reg[19]_i_30_n_2 ,\actual_update_frequency_reg[19]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[20]_i_30_n_5 ,\actual_update_frequency_reg[20]_i_30_n_6 ,\actual_update_frequency_reg[20]_i_30_n_7 ,\actual_update_frequency_reg[20]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[19]_i_30_n_4 ,\actual_update_frequency_reg[19]_i_30_n_5 ,\actual_update_frequency_reg[19]_i_30_n_6 ,\actual_update_frequency_reg[19]_i_30_n_7 }),
        .S({\actual_update_frequency[19]_i_36_n_0 ,\actual_update_frequency[19]_i_37_n_0 ,\actual_update_frequency[19]_i_38_n_0 ,\actual_update_frequency[19]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[19]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[19]_i_35_n_0 ,\actual_update_frequency_reg[19]_i_35_n_1 ,\actual_update_frequency_reg[19]_i_35_n_2 ,\actual_update_frequency_reg[19]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[20]_i_35_n_5 ,\actual_update_frequency_reg[20]_i_35_n_6 ,1'b1,1'b0}),
        .O({\actual_update_frequency_reg[19]_i_35_n_4 ,\actual_update_frequency_reg[19]_i_35_n_5 ,\actual_update_frequency_reg[19]_i_35_n_6 ,\NLW_actual_update_frequency_reg[19]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[19]_i_40_n_0 ,\actual_update_frequency[19]_i_41_n_0 ,\actual_update_frequency[19]_i_42_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[19]_i_5 
       (.CI(\actual_update_frequency_reg[19]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[19]_i_5_n_0 ,\actual_update_frequency_reg[19]_i_5_n_1 ,\actual_update_frequency_reg[19]_i_5_n_2 ,\actual_update_frequency_reg[19]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[20]_i_5_n_5 ,\actual_update_frequency_reg[20]_i_5_n_6 ,\actual_update_frequency_reg[20]_i_5_n_7 ,\actual_update_frequency_reg[20]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[19]_i_5_n_4 ,\actual_update_frequency_reg[19]_i_5_n_5 ,\actual_update_frequency_reg[19]_i_5_n_6 ,\actual_update_frequency_reg[19]_i_5_n_7 }),
        .S({\actual_update_frequency[19]_i_11_n_0 ,\actual_update_frequency[19]_i_12_n_0 ,\actual_update_frequency[19]_i_13_n_0 ,\actual_update_frequency[19]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[1] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[1]_i_1_n_2 ),
        .Q(actual_update_frequency[1]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[1]_i_1 
       (.CI(\actual_update_frequency_reg[1]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[1]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[1]_i_1_n_2 ,\actual_update_frequency_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[2]_i_1_n_2 ,\actual_update_frequency_reg[2]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[1]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[1]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[1]_i_3_n_0 ,\actual_update_frequency[1]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[1]_i_10 
       (.CI(\actual_update_frequency_reg[1]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[1]_i_10_n_0 ,\actual_update_frequency_reg[1]_i_10_n_1 ,\actual_update_frequency_reg[1]_i_10_n_2 ,\actual_update_frequency_reg[1]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[2]_i_10_n_5 ,\actual_update_frequency_reg[2]_i_10_n_6 ,\actual_update_frequency_reg[2]_i_10_n_7 ,\actual_update_frequency_reg[2]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[1]_i_10_n_4 ,\actual_update_frequency_reg[1]_i_10_n_5 ,\actual_update_frequency_reg[1]_i_10_n_6 ,\actual_update_frequency_reg[1]_i_10_n_7 }),
        .S({\actual_update_frequency[1]_i_16_n_0 ,\actual_update_frequency[1]_i_17_n_0 ,\actual_update_frequency[1]_i_18_n_0 ,\actual_update_frequency[1]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[1]_i_15 
       (.CI(\actual_update_frequency_reg[1]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[1]_i_15_n_0 ,\actual_update_frequency_reg[1]_i_15_n_1 ,\actual_update_frequency_reg[1]_i_15_n_2 ,\actual_update_frequency_reg[1]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[2]_i_15_n_5 ,\actual_update_frequency_reg[2]_i_15_n_6 ,\actual_update_frequency_reg[2]_i_15_n_7 ,\actual_update_frequency_reg[2]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[1]_i_15_n_4 ,\actual_update_frequency_reg[1]_i_15_n_5 ,\actual_update_frequency_reg[1]_i_15_n_6 ,\actual_update_frequency_reg[1]_i_15_n_7 }),
        .S({\actual_update_frequency[1]_i_21_n_0 ,\actual_update_frequency[1]_i_22_n_0 ,\actual_update_frequency[1]_i_23_n_0 ,\actual_update_frequency[1]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[1]_i_2 
       (.CI(\actual_update_frequency_reg[1]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[1]_i_2_n_0 ,\actual_update_frequency_reg[1]_i_2_n_1 ,\actual_update_frequency_reg[1]_i_2_n_2 ,\actual_update_frequency_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[2]_i_2_n_5 ,\actual_update_frequency_reg[2]_i_2_n_6 ,\actual_update_frequency_reg[2]_i_2_n_7 ,\actual_update_frequency_reg[2]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[1]_i_2_n_4 ,\actual_update_frequency_reg[1]_i_2_n_5 ,\actual_update_frequency_reg[1]_i_2_n_6 ,\actual_update_frequency_reg[1]_i_2_n_7 }),
        .S({\actual_update_frequency[1]_i_6_n_0 ,\actual_update_frequency[1]_i_7_n_0 ,\actual_update_frequency[1]_i_8_n_0 ,\actual_update_frequency[1]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[1]_i_20 
       (.CI(\actual_update_frequency_reg[1]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[1]_i_20_n_0 ,\actual_update_frequency_reg[1]_i_20_n_1 ,\actual_update_frequency_reg[1]_i_20_n_2 ,\actual_update_frequency_reg[1]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[2]_i_20_n_5 ,\actual_update_frequency_reg[2]_i_20_n_6 ,\actual_update_frequency_reg[2]_i_20_n_7 ,\actual_update_frequency_reg[2]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[1]_i_20_n_4 ,\actual_update_frequency_reg[1]_i_20_n_5 ,\actual_update_frequency_reg[1]_i_20_n_6 ,\actual_update_frequency_reg[1]_i_20_n_7 }),
        .S({\actual_update_frequency[1]_i_26_n_0 ,\actual_update_frequency[1]_i_27_n_0 ,\actual_update_frequency[1]_i_28_n_0 ,\actual_update_frequency[1]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[1]_i_25 
       (.CI(\actual_update_frequency_reg[1]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[1]_i_25_n_0 ,\actual_update_frequency_reg[1]_i_25_n_1 ,\actual_update_frequency_reg[1]_i_25_n_2 ,\actual_update_frequency_reg[1]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[2]_i_25_n_5 ,\actual_update_frequency_reg[2]_i_25_n_6 ,\actual_update_frequency_reg[2]_i_25_n_7 ,\actual_update_frequency_reg[2]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[1]_i_25_n_4 ,\actual_update_frequency_reg[1]_i_25_n_5 ,\actual_update_frequency_reg[1]_i_25_n_6 ,\actual_update_frequency_reg[1]_i_25_n_7 }),
        .S({\actual_update_frequency[1]_i_31_n_0 ,\actual_update_frequency[1]_i_32_n_0 ,\actual_update_frequency[1]_i_33_n_0 ,\actual_update_frequency[1]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[1]_i_30 
       (.CI(\actual_update_frequency_reg[1]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[1]_i_30_n_0 ,\actual_update_frequency_reg[1]_i_30_n_1 ,\actual_update_frequency_reg[1]_i_30_n_2 ,\actual_update_frequency_reg[1]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[2]_i_30_n_5 ,\actual_update_frequency_reg[2]_i_30_n_6 ,\actual_update_frequency_reg[2]_i_30_n_7 ,\actual_update_frequency_reg[2]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[1]_i_30_n_4 ,\actual_update_frequency_reg[1]_i_30_n_5 ,\actual_update_frequency_reg[1]_i_30_n_6 ,\actual_update_frequency_reg[1]_i_30_n_7 }),
        .S({\actual_update_frequency[1]_i_36_n_0 ,\actual_update_frequency[1]_i_37_n_0 ,\actual_update_frequency[1]_i_38_n_0 ,\actual_update_frequency[1]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[1]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[1]_i_35_n_0 ,\actual_update_frequency_reg[1]_i_35_n_1 ,\actual_update_frequency_reg[1]_i_35_n_2 ,\actual_update_frequency_reg[1]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[2]_i_35_n_5 ,\actual_update_frequency_reg[2]_i_35_n_6 ,\actual_update_frequency[1]_i_40_n_0 ,1'b0}),
        .O({\actual_update_frequency_reg[1]_i_35_n_4 ,\actual_update_frequency_reg[1]_i_35_n_5 ,\actual_update_frequency_reg[1]_i_35_n_6 ,\NLW_actual_update_frequency_reg[1]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[1]_i_41_n_0 ,\actual_update_frequency[1]_i_42_n_0 ,\actual_update_frequency[1]_i_43_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[1]_i_5 
       (.CI(\actual_update_frequency_reg[1]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[1]_i_5_n_0 ,\actual_update_frequency_reg[1]_i_5_n_1 ,\actual_update_frequency_reg[1]_i_5_n_2 ,\actual_update_frequency_reg[1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[2]_i_5_n_5 ,\actual_update_frequency_reg[2]_i_5_n_6 ,\actual_update_frequency_reg[2]_i_5_n_7 ,\actual_update_frequency_reg[2]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[1]_i_5_n_4 ,\actual_update_frequency_reg[1]_i_5_n_5 ,\actual_update_frequency_reg[1]_i_5_n_6 ,\actual_update_frequency_reg[1]_i_5_n_7 }),
        .S({\actual_update_frequency[1]_i_11_n_0 ,\actual_update_frequency[1]_i_12_n_0 ,\actual_update_frequency[1]_i_13_n_0 ,\actual_update_frequency[1]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[20] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[20]_i_1_n_2 ),
        .Q(actual_update_frequency[20]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[20]_i_1 
       (.CI(\actual_update_frequency_reg[20]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[20]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[20]_i_1_n_2 ,\actual_update_frequency_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[21]_i_1_n_2 ,\actual_update_frequency_reg[21]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[20]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[20]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[20]_i_3_n_0 ,\actual_update_frequency[20]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[20]_i_10 
       (.CI(\actual_update_frequency_reg[20]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[20]_i_10_n_0 ,\actual_update_frequency_reg[20]_i_10_n_1 ,\actual_update_frequency_reg[20]_i_10_n_2 ,\actual_update_frequency_reg[20]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[21]_i_10_n_5 ,\actual_update_frequency_reg[21]_i_10_n_6 ,\actual_update_frequency_reg[21]_i_10_n_7 ,\actual_update_frequency_reg[21]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[20]_i_10_n_4 ,\actual_update_frequency_reg[20]_i_10_n_5 ,\actual_update_frequency_reg[20]_i_10_n_6 ,\actual_update_frequency_reg[20]_i_10_n_7 }),
        .S({\actual_update_frequency[20]_i_16_n_0 ,\actual_update_frequency[20]_i_17_n_0 ,\actual_update_frequency[20]_i_18_n_0 ,\actual_update_frequency[20]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[20]_i_15 
       (.CI(\actual_update_frequency_reg[20]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[20]_i_15_n_0 ,\actual_update_frequency_reg[20]_i_15_n_1 ,\actual_update_frequency_reg[20]_i_15_n_2 ,\actual_update_frequency_reg[20]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[21]_i_15_n_5 ,\actual_update_frequency_reg[21]_i_15_n_6 ,\actual_update_frequency_reg[21]_i_15_n_7 ,\actual_update_frequency_reg[21]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[20]_i_15_n_4 ,\actual_update_frequency_reg[20]_i_15_n_5 ,\actual_update_frequency_reg[20]_i_15_n_6 ,\actual_update_frequency_reg[20]_i_15_n_7 }),
        .S({\actual_update_frequency[20]_i_21_n_0 ,\actual_update_frequency[20]_i_22_n_0 ,\actual_update_frequency[20]_i_23_n_0 ,\actual_update_frequency[20]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[20]_i_2 
       (.CI(\actual_update_frequency_reg[20]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[20]_i_2_n_0 ,\actual_update_frequency_reg[20]_i_2_n_1 ,\actual_update_frequency_reg[20]_i_2_n_2 ,\actual_update_frequency_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[21]_i_2_n_5 ,\actual_update_frequency_reg[21]_i_2_n_6 ,\actual_update_frequency_reg[21]_i_2_n_7 ,\actual_update_frequency_reg[21]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[20]_i_2_n_4 ,\actual_update_frequency_reg[20]_i_2_n_5 ,\actual_update_frequency_reg[20]_i_2_n_6 ,\actual_update_frequency_reg[20]_i_2_n_7 }),
        .S({\actual_update_frequency[20]_i_6_n_0 ,\actual_update_frequency[20]_i_7_n_0 ,\actual_update_frequency[20]_i_8_n_0 ,\actual_update_frequency[20]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[20]_i_20 
       (.CI(\actual_update_frequency_reg[20]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[20]_i_20_n_0 ,\actual_update_frequency_reg[20]_i_20_n_1 ,\actual_update_frequency_reg[20]_i_20_n_2 ,\actual_update_frequency_reg[20]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[21]_i_20_n_5 ,\actual_update_frequency_reg[21]_i_20_n_6 ,\actual_update_frequency_reg[21]_i_20_n_7 ,\actual_update_frequency_reg[21]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[20]_i_20_n_4 ,\actual_update_frequency_reg[20]_i_20_n_5 ,\actual_update_frequency_reg[20]_i_20_n_6 ,\actual_update_frequency_reg[20]_i_20_n_7 }),
        .S({\actual_update_frequency[20]_i_26_n_0 ,\actual_update_frequency[20]_i_27_n_0 ,\actual_update_frequency[20]_i_28_n_0 ,\actual_update_frequency[20]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[20]_i_25 
       (.CI(\actual_update_frequency_reg[20]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[20]_i_25_n_0 ,\actual_update_frequency_reg[20]_i_25_n_1 ,\actual_update_frequency_reg[20]_i_25_n_2 ,\actual_update_frequency_reg[20]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[21]_i_25_n_5 ,\actual_update_frequency_reg[21]_i_25_n_6 ,\actual_update_frequency_reg[21]_i_25_n_7 ,\actual_update_frequency_reg[21]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[20]_i_25_n_4 ,\actual_update_frequency_reg[20]_i_25_n_5 ,\actual_update_frequency_reg[20]_i_25_n_6 ,\actual_update_frequency_reg[20]_i_25_n_7 }),
        .S({\actual_update_frequency[20]_i_31_n_0 ,\actual_update_frequency[20]_i_32_n_0 ,\actual_update_frequency[20]_i_33_n_0 ,\actual_update_frequency[20]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[20]_i_30 
       (.CI(\actual_update_frequency_reg[20]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[20]_i_30_n_0 ,\actual_update_frequency_reg[20]_i_30_n_1 ,\actual_update_frequency_reg[20]_i_30_n_2 ,\actual_update_frequency_reg[20]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[21]_i_30_n_5 ,\actual_update_frequency_reg[21]_i_30_n_6 ,\actual_update_frequency_reg[21]_i_30_n_7 ,\actual_update_frequency_reg[21]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[20]_i_30_n_4 ,\actual_update_frequency_reg[20]_i_30_n_5 ,\actual_update_frequency_reg[20]_i_30_n_6 ,\actual_update_frequency_reg[20]_i_30_n_7 }),
        .S({\actual_update_frequency[20]_i_36_n_0 ,\actual_update_frequency[20]_i_37_n_0 ,\actual_update_frequency[20]_i_38_n_0 ,\actual_update_frequency[20]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[20]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[20]_i_35_n_0 ,\actual_update_frequency_reg[20]_i_35_n_1 ,\actual_update_frequency_reg[20]_i_35_n_2 ,\actual_update_frequency_reg[20]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[21]_i_35_n_5 ,\actual_update_frequency_reg[21]_i_35_n_6 ,1'b1,1'b0}),
        .O({\actual_update_frequency_reg[20]_i_35_n_4 ,\actual_update_frequency_reg[20]_i_35_n_5 ,\actual_update_frequency_reg[20]_i_35_n_6 ,\NLW_actual_update_frequency_reg[20]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[20]_i_40_n_0 ,\actual_update_frequency[20]_i_41_n_0 ,\actual_update_frequency[20]_i_42_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[20]_i_5 
       (.CI(\actual_update_frequency_reg[20]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[20]_i_5_n_0 ,\actual_update_frequency_reg[20]_i_5_n_1 ,\actual_update_frequency_reg[20]_i_5_n_2 ,\actual_update_frequency_reg[20]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[21]_i_5_n_5 ,\actual_update_frequency_reg[21]_i_5_n_6 ,\actual_update_frequency_reg[21]_i_5_n_7 ,\actual_update_frequency_reg[21]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[20]_i_5_n_4 ,\actual_update_frequency_reg[20]_i_5_n_5 ,\actual_update_frequency_reg[20]_i_5_n_6 ,\actual_update_frequency_reg[20]_i_5_n_7 }),
        .S({\actual_update_frequency[20]_i_11_n_0 ,\actual_update_frequency[20]_i_12_n_0 ,\actual_update_frequency[20]_i_13_n_0 ,\actual_update_frequency[20]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[21] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[21]_i_1_n_2 ),
        .Q(actual_update_frequency[21]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[21]_i_1 
       (.CI(\actual_update_frequency_reg[21]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[21]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[21]_i_1_n_2 ,\actual_update_frequency_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[22]_i_1_n_2 ,\actual_update_frequency_reg[22]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[21]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[21]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[21]_i_3_n_0 ,\actual_update_frequency[21]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[21]_i_10 
       (.CI(\actual_update_frequency_reg[21]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[21]_i_10_n_0 ,\actual_update_frequency_reg[21]_i_10_n_1 ,\actual_update_frequency_reg[21]_i_10_n_2 ,\actual_update_frequency_reg[21]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[22]_i_10_n_5 ,\actual_update_frequency_reg[22]_i_10_n_6 ,\actual_update_frequency_reg[22]_i_10_n_7 ,\actual_update_frequency_reg[22]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[21]_i_10_n_4 ,\actual_update_frequency_reg[21]_i_10_n_5 ,\actual_update_frequency_reg[21]_i_10_n_6 ,\actual_update_frequency_reg[21]_i_10_n_7 }),
        .S({\actual_update_frequency[21]_i_16_n_0 ,\actual_update_frequency[21]_i_17_n_0 ,\actual_update_frequency[21]_i_18_n_0 ,\actual_update_frequency[21]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[21]_i_15 
       (.CI(\actual_update_frequency_reg[21]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[21]_i_15_n_0 ,\actual_update_frequency_reg[21]_i_15_n_1 ,\actual_update_frequency_reg[21]_i_15_n_2 ,\actual_update_frequency_reg[21]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[22]_i_15_n_5 ,\actual_update_frequency_reg[22]_i_15_n_6 ,\actual_update_frequency_reg[22]_i_15_n_7 ,\actual_update_frequency_reg[22]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[21]_i_15_n_4 ,\actual_update_frequency_reg[21]_i_15_n_5 ,\actual_update_frequency_reg[21]_i_15_n_6 ,\actual_update_frequency_reg[21]_i_15_n_7 }),
        .S({\actual_update_frequency[21]_i_21_n_0 ,\actual_update_frequency[21]_i_22_n_0 ,\actual_update_frequency[21]_i_23_n_0 ,\actual_update_frequency[21]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[21]_i_2 
       (.CI(\actual_update_frequency_reg[21]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[21]_i_2_n_0 ,\actual_update_frequency_reg[21]_i_2_n_1 ,\actual_update_frequency_reg[21]_i_2_n_2 ,\actual_update_frequency_reg[21]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[22]_i_2_n_5 ,\actual_update_frequency_reg[22]_i_2_n_6 ,\actual_update_frequency_reg[22]_i_2_n_7 ,\actual_update_frequency_reg[22]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[21]_i_2_n_4 ,\actual_update_frequency_reg[21]_i_2_n_5 ,\actual_update_frequency_reg[21]_i_2_n_6 ,\actual_update_frequency_reg[21]_i_2_n_7 }),
        .S({\actual_update_frequency[21]_i_6_n_0 ,\actual_update_frequency[21]_i_7_n_0 ,\actual_update_frequency[21]_i_8_n_0 ,\actual_update_frequency[21]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[21]_i_20 
       (.CI(\actual_update_frequency_reg[21]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[21]_i_20_n_0 ,\actual_update_frequency_reg[21]_i_20_n_1 ,\actual_update_frequency_reg[21]_i_20_n_2 ,\actual_update_frequency_reg[21]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[22]_i_20_n_5 ,\actual_update_frequency_reg[22]_i_20_n_6 ,\actual_update_frequency_reg[22]_i_20_n_7 ,\actual_update_frequency_reg[22]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[21]_i_20_n_4 ,\actual_update_frequency_reg[21]_i_20_n_5 ,\actual_update_frequency_reg[21]_i_20_n_6 ,\actual_update_frequency_reg[21]_i_20_n_7 }),
        .S({\actual_update_frequency[21]_i_26_n_0 ,\actual_update_frequency[21]_i_27_n_0 ,\actual_update_frequency[21]_i_28_n_0 ,\actual_update_frequency[21]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[21]_i_25 
       (.CI(\actual_update_frequency_reg[21]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[21]_i_25_n_0 ,\actual_update_frequency_reg[21]_i_25_n_1 ,\actual_update_frequency_reg[21]_i_25_n_2 ,\actual_update_frequency_reg[21]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[22]_i_25_n_5 ,\actual_update_frequency_reg[22]_i_25_n_6 ,\actual_update_frequency_reg[22]_i_25_n_7 ,\actual_update_frequency_reg[22]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[21]_i_25_n_4 ,\actual_update_frequency_reg[21]_i_25_n_5 ,\actual_update_frequency_reg[21]_i_25_n_6 ,\actual_update_frequency_reg[21]_i_25_n_7 }),
        .S({\actual_update_frequency[21]_i_31_n_0 ,\actual_update_frequency[21]_i_32_n_0 ,\actual_update_frequency[21]_i_33_n_0 ,\actual_update_frequency[21]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[21]_i_30 
       (.CI(\actual_update_frequency_reg[21]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[21]_i_30_n_0 ,\actual_update_frequency_reg[21]_i_30_n_1 ,\actual_update_frequency_reg[21]_i_30_n_2 ,\actual_update_frequency_reg[21]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[22]_i_30_n_5 ,\actual_update_frequency_reg[22]_i_30_n_6 ,\actual_update_frequency_reg[22]_i_30_n_7 ,\actual_update_frequency_reg[22]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[21]_i_30_n_4 ,\actual_update_frequency_reg[21]_i_30_n_5 ,\actual_update_frequency_reg[21]_i_30_n_6 ,\actual_update_frequency_reg[21]_i_30_n_7 }),
        .S({\actual_update_frequency[21]_i_36_n_0 ,\actual_update_frequency[21]_i_37_n_0 ,\actual_update_frequency[21]_i_38_n_0 ,\actual_update_frequency[21]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[21]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[21]_i_35_n_0 ,\actual_update_frequency_reg[21]_i_35_n_1 ,\actual_update_frequency_reg[21]_i_35_n_2 ,\actual_update_frequency_reg[21]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[22]_i_35_n_5 ,\actual_update_frequency_reg[22]_i_35_n_6 ,1'b1,1'b0}),
        .O({\actual_update_frequency_reg[21]_i_35_n_4 ,\actual_update_frequency_reg[21]_i_35_n_5 ,\actual_update_frequency_reg[21]_i_35_n_6 ,\NLW_actual_update_frequency_reg[21]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[21]_i_40_n_0 ,\actual_update_frequency[21]_i_41_n_0 ,\actual_update_frequency[21]_i_42_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[21]_i_5 
       (.CI(\actual_update_frequency_reg[21]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[21]_i_5_n_0 ,\actual_update_frequency_reg[21]_i_5_n_1 ,\actual_update_frequency_reg[21]_i_5_n_2 ,\actual_update_frequency_reg[21]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[22]_i_5_n_5 ,\actual_update_frequency_reg[22]_i_5_n_6 ,\actual_update_frequency_reg[22]_i_5_n_7 ,\actual_update_frequency_reg[22]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[21]_i_5_n_4 ,\actual_update_frequency_reg[21]_i_5_n_5 ,\actual_update_frequency_reg[21]_i_5_n_6 ,\actual_update_frequency_reg[21]_i_5_n_7 }),
        .S({\actual_update_frequency[21]_i_11_n_0 ,\actual_update_frequency[21]_i_12_n_0 ,\actual_update_frequency[21]_i_13_n_0 ,\actual_update_frequency[21]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[22] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[22]_i_1_n_2 ),
        .Q(actual_update_frequency[22]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[22]_i_1 
       (.CI(\actual_update_frequency_reg[22]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[22]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[22]_i_1_n_2 ,\actual_update_frequency_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[23]_i_1_n_2 ,\actual_update_frequency_reg[23]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[22]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[22]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[22]_i_3_n_0 ,\actual_update_frequency[22]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[22]_i_10 
       (.CI(\actual_update_frequency_reg[22]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[22]_i_10_n_0 ,\actual_update_frequency_reg[22]_i_10_n_1 ,\actual_update_frequency_reg[22]_i_10_n_2 ,\actual_update_frequency_reg[22]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[23]_i_10_n_5 ,\actual_update_frequency_reg[23]_i_10_n_6 ,\actual_update_frequency_reg[23]_i_10_n_7 ,\actual_update_frequency_reg[23]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[22]_i_10_n_4 ,\actual_update_frequency_reg[22]_i_10_n_5 ,\actual_update_frequency_reg[22]_i_10_n_6 ,\actual_update_frequency_reg[22]_i_10_n_7 }),
        .S({\actual_update_frequency[22]_i_16_n_0 ,\actual_update_frequency[22]_i_17_n_0 ,\actual_update_frequency[22]_i_18_n_0 ,\actual_update_frequency[22]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[22]_i_15 
       (.CI(\actual_update_frequency_reg[22]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[22]_i_15_n_0 ,\actual_update_frequency_reg[22]_i_15_n_1 ,\actual_update_frequency_reg[22]_i_15_n_2 ,\actual_update_frequency_reg[22]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[23]_i_15_n_5 ,\actual_update_frequency_reg[23]_i_15_n_6 ,\actual_update_frequency_reg[23]_i_15_n_7 ,\actual_update_frequency_reg[23]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[22]_i_15_n_4 ,\actual_update_frequency_reg[22]_i_15_n_5 ,\actual_update_frequency_reg[22]_i_15_n_6 ,\actual_update_frequency_reg[22]_i_15_n_7 }),
        .S({\actual_update_frequency[22]_i_21_n_0 ,\actual_update_frequency[22]_i_22_n_0 ,\actual_update_frequency[22]_i_23_n_0 ,\actual_update_frequency[22]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[22]_i_2 
       (.CI(\actual_update_frequency_reg[22]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[22]_i_2_n_0 ,\actual_update_frequency_reg[22]_i_2_n_1 ,\actual_update_frequency_reg[22]_i_2_n_2 ,\actual_update_frequency_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[23]_i_2_n_5 ,\actual_update_frequency_reg[23]_i_2_n_6 ,\actual_update_frequency_reg[23]_i_2_n_7 ,\actual_update_frequency_reg[23]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[22]_i_2_n_4 ,\actual_update_frequency_reg[22]_i_2_n_5 ,\actual_update_frequency_reg[22]_i_2_n_6 ,\actual_update_frequency_reg[22]_i_2_n_7 }),
        .S({\actual_update_frequency[22]_i_6_n_0 ,\actual_update_frequency[22]_i_7_n_0 ,\actual_update_frequency[22]_i_8_n_0 ,\actual_update_frequency[22]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[22]_i_20 
       (.CI(\actual_update_frequency_reg[22]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[22]_i_20_n_0 ,\actual_update_frequency_reg[22]_i_20_n_1 ,\actual_update_frequency_reg[22]_i_20_n_2 ,\actual_update_frequency_reg[22]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[23]_i_20_n_5 ,\actual_update_frequency_reg[23]_i_20_n_6 ,\actual_update_frequency_reg[23]_i_20_n_7 ,\actual_update_frequency_reg[23]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[22]_i_20_n_4 ,\actual_update_frequency_reg[22]_i_20_n_5 ,\actual_update_frequency_reg[22]_i_20_n_6 ,\actual_update_frequency_reg[22]_i_20_n_7 }),
        .S({\actual_update_frequency[22]_i_26_n_0 ,\actual_update_frequency[22]_i_27_n_0 ,\actual_update_frequency[22]_i_28_n_0 ,\actual_update_frequency[22]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[22]_i_25 
       (.CI(\actual_update_frequency_reg[22]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[22]_i_25_n_0 ,\actual_update_frequency_reg[22]_i_25_n_1 ,\actual_update_frequency_reg[22]_i_25_n_2 ,\actual_update_frequency_reg[22]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[23]_i_25_n_5 ,\actual_update_frequency_reg[23]_i_25_n_6 ,\actual_update_frequency_reg[23]_i_25_n_7 ,\actual_update_frequency_reg[23]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[22]_i_25_n_4 ,\actual_update_frequency_reg[22]_i_25_n_5 ,\actual_update_frequency_reg[22]_i_25_n_6 ,\actual_update_frequency_reg[22]_i_25_n_7 }),
        .S({\actual_update_frequency[22]_i_31_n_0 ,\actual_update_frequency[22]_i_32_n_0 ,\actual_update_frequency[22]_i_33_n_0 ,\actual_update_frequency[22]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[22]_i_30 
       (.CI(\actual_update_frequency_reg[22]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[22]_i_30_n_0 ,\actual_update_frequency_reg[22]_i_30_n_1 ,\actual_update_frequency_reg[22]_i_30_n_2 ,\actual_update_frequency_reg[22]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[23]_i_30_n_5 ,\actual_update_frequency_reg[23]_i_30_n_6 ,\actual_update_frequency_reg[23]_i_30_n_7 ,\actual_update_frequency_reg[23]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[22]_i_30_n_4 ,\actual_update_frequency_reg[22]_i_30_n_5 ,\actual_update_frequency_reg[22]_i_30_n_6 ,\actual_update_frequency_reg[22]_i_30_n_7 }),
        .S({\actual_update_frequency[22]_i_36_n_0 ,\actual_update_frequency[22]_i_37_n_0 ,\actual_update_frequency[22]_i_38_n_0 ,\actual_update_frequency[22]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[22]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[22]_i_35_n_0 ,\actual_update_frequency_reg[22]_i_35_n_1 ,\actual_update_frequency_reg[22]_i_35_n_2 ,\actual_update_frequency_reg[22]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[23]_i_35_n_5 ,\actual_update_frequency_reg[23]_i_35_n_6 ,1'b1,1'b0}),
        .O({\actual_update_frequency_reg[22]_i_35_n_4 ,\actual_update_frequency_reg[22]_i_35_n_5 ,\actual_update_frequency_reg[22]_i_35_n_6 ,\NLW_actual_update_frequency_reg[22]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[22]_i_40_n_0 ,\actual_update_frequency[22]_i_41_n_0 ,\actual_update_frequency[22]_i_42_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[22]_i_5 
       (.CI(\actual_update_frequency_reg[22]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[22]_i_5_n_0 ,\actual_update_frequency_reg[22]_i_5_n_1 ,\actual_update_frequency_reg[22]_i_5_n_2 ,\actual_update_frequency_reg[22]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[23]_i_5_n_5 ,\actual_update_frequency_reg[23]_i_5_n_6 ,\actual_update_frequency_reg[23]_i_5_n_7 ,\actual_update_frequency_reg[23]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[22]_i_5_n_4 ,\actual_update_frequency_reg[22]_i_5_n_5 ,\actual_update_frequency_reg[22]_i_5_n_6 ,\actual_update_frequency_reg[22]_i_5_n_7 }),
        .S({\actual_update_frequency[22]_i_11_n_0 ,\actual_update_frequency[22]_i_12_n_0 ,\actual_update_frequency[22]_i_13_n_0 ,\actual_update_frequency[22]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[23] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[23]_i_1_n_2 ),
        .Q(actual_update_frequency[23]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[23]_i_1 
       (.CI(\actual_update_frequency_reg[23]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[23]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[23]_i_1_n_2 ,\actual_update_frequency_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[24]_i_1_n_2 ,\actual_update_frequency_reg[24]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[23]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[23]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[23]_i_3_n_0 ,\actual_update_frequency[23]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[23]_i_10 
       (.CI(\actual_update_frequency_reg[23]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[23]_i_10_n_0 ,\actual_update_frequency_reg[23]_i_10_n_1 ,\actual_update_frequency_reg[23]_i_10_n_2 ,\actual_update_frequency_reg[23]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[24]_i_10_n_5 ,\actual_update_frequency_reg[24]_i_10_n_6 ,\actual_update_frequency_reg[24]_i_10_n_7 ,\actual_update_frequency_reg[24]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[23]_i_10_n_4 ,\actual_update_frequency_reg[23]_i_10_n_5 ,\actual_update_frequency_reg[23]_i_10_n_6 ,\actual_update_frequency_reg[23]_i_10_n_7 }),
        .S({\actual_update_frequency[23]_i_16_n_0 ,\actual_update_frequency[23]_i_17_n_0 ,\actual_update_frequency[23]_i_18_n_0 ,\actual_update_frequency[23]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[23]_i_15 
       (.CI(\actual_update_frequency_reg[23]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[23]_i_15_n_0 ,\actual_update_frequency_reg[23]_i_15_n_1 ,\actual_update_frequency_reg[23]_i_15_n_2 ,\actual_update_frequency_reg[23]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[24]_i_15_n_5 ,\actual_update_frequency_reg[24]_i_15_n_6 ,\actual_update_frequency_reg[24]_i_15_n_7 ,\actual_update_frequency_reg[24]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[23]_i_15_n_4 ,\actual_update_frequency_reg[23]_i_15_n_5 ,\actual_update_frequency_reg[23]_i_15_n_6 ,\actual_update_frequency_reg[23]_i_15_n_7 }),
        .S({\actual_update_frequency[23]_i_21_n_0 ,\actual_update_frequency[23]_i_22_n_0 ,\actual_update_frequency[23]_i_23_n_0 ,\actual_update_frequency[23]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[23]_i_2 
       (.CI(\actual_update_frequency_reg[23]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[23]_i_2_n_0 ,\actual_update_frequency_reg[23]_i_2_n_1 ,\actual_update_frequency_reg[23]_i_2_n_2 ,\actual_update_frequency_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[24]_i_2_n_5 ,\actual_update_frequency_reg[24]_i_2_n_6 ,\actual_update_frequency_reg[24]_i_2_n_7 ,\actual_update_frequency_reg[24]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[23]_i_2_n_4 ,\actual_update_frequency_reg[23]_i_2_n_5 ,\actual_update_frequency_reg[23]_i_2_n_6 ,\actual_update_frequency_reg[23]_i_2_n_7 }),
        .S({\actual_update_frequency[23]_i_6_n_0 ,\actual_update_frequency[23]_i_7_n_0 ,\actual_update_frequency[23]_i_8_n_0 ,\actual_update_frequency[23]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[23]_i_20 
       (.CI(\actual_update_frequency_reg[23]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[23]_i_20_n_0 ,\actual_update_frequency_reg[23]_i_20_n_1 ,\actual_update_frequency_reg[23]_i_20_n_2 ,\actual_update_frequency_reg[23]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[24]_i_20_n_5 ,\actual_update_frequency_reg[24]_i_20_n_6 ,\actual_update_frequency_reg[24]_i_20_n_7 ,\actual_update_frequency_reg[24]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[23]_i_20_n_4 ,\actual_update_frequency_reg[23]_i_20_n_5 ,\actual_update_frequency_reg[23]_i_20_n_6 ,\actual_update_frequency_reg[23]_i_20_n_7 }),
        .S({\actual_update_frequency[23]_i_26_n_0 ,\actual_update_frequency[23]_i_27_n_0 ,\actual_update_frequency[23]_i_28_n_0 ,\actual_update_frequency[23]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[23]_i_25 
       (.CI(\actual_update_frequency_reg[23]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[23]_i_25_n_0 ,\actual_update_frequency_reg[23]_i_25_n_1 ,\actual_update_frequency_reg[23]_i_25_n_2 ,\actual_update_frequency_reg[23]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[24]_i_25_n_5 ,\actual_update_frequency_reg[24]_i_25_n_6 ,\actual_update_frequency_reg[24]_i_25_n_7 ,\actual_update_frequency_reg[24]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[23]_i_25_n_4 ,\actual_update_frequency_reg[23]_i_25_n_5 ,\actual_update_frequency_reg[23]_i_25_n_6 ,\actual_update_frequency_reg[23]_i_25_n_7 }),
        .S({\actual_update_frequency[23]_i_31_n_0 ,\actual_update_frequency[23]_i_32_n_0 ,\actual_update_frequency[23]_i_33_n_0 ,\actual_update_frequency[23]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[23]_i_30 
       (.CI(\actual_update_frequency_reg[23]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[23]_i_30_n_0 ,\actual_update_frequency_reg[23]_i_30_n_1 ,\actual_update_frequency_reg[23]_i_30_n_2 ,\actual_update_frequency_reg[23]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[24]_i_30_n_5 ,\actual_update_frequency_reg[24]_i_30_n_6 ,\actual_update_frequency_reg[24]_i_30_n_7 ,\actual_update_frequency_reg[24]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[23]_i_30_n_4 ,\actual_update_frequency_reg[23]_i_30_n_5 ,\actual_update_frequency_reg[23]_i_30_n_6 ,\actual_update_frequency_reg[23]_i_30_n_7 }),
        .S({\actual_update_frequency[23]_i_36_n_0 ,\actual_update_frequency[23]_i_37_n_0 ,\actual_update_frequency[23]_i_38_n_0 ,\actual_update_frequency[23]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[23]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[23]_i_35_n_0 ,\actual_update_frequency_reg[23]_i_35_n_1 ,\actual_update_frequency_reg[23]_i_35_n_2 ,\actual_update_frequency_reg[23]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[24]_i_35_n_5 ,\actual_update_frequency_reg[24]_i_35_n_6 ,1'b1,1'b0}),
        .O({\actual_update_frequency_reg[23]_i_35_n_4 ,\actual_update_frequency_reg[23]_i_35_n_5 ,\actual_update_frequency_reg[23]_i_35_n_6 ,\NLW_actual_update_frequency_reg[23]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[23]_i_40_n_0 ,\actual_update_frequency[23]_i_41_n_0 ,\actual_update_frequency[23]_i_42_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[23]_i_5 
       (.CI(\actual_update_frequency_reg[23]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[23]_i_5_n_0 ,\actual_update_frequency_reg[23]_i_5_n_1 ,\actual_update_frequency_reg[23]_i_5_n_2 ,\actual_update_frequency_reg[23]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[24]_i_5_n_5 ,\actual_update_frequency_reg[24]_i_5_n_6 ,\actual_update_frequency_reg[24]_i_5_n_7 ,\actual_update_frequency_reg[24]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[23]_i_5_n_4 ,\actual_update_frequency_reg[23]_i_5_n_5 ,\actual_update_frequency_reg[23]_i_5_n_6 ,\actual_update_frequency_reg[23]_i_5_n_7 }),
        .S({\actual_update_frequency[23]_i_11_n_0 ,\actual_update_frequency[23]_i_12_n_0 ,\actual_update_frequency[23]_i_13_n_0 ,\actual_update_frequency[23]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[24] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[24]_i_1_n_2 ),
        .Q(actual_update_frequency[24]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[24]_i_1 
       (.CI(\actual_update_frequency_reg[24]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[24]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[24]_i_1_n_2 ,\actual_update_frequency_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[25]_i_2_n_3 ,\actual_update_frequency_reg[25]_i_4_n_5 }),
        .O({\NLW_actual_update_frequency_reg[24]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[24]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[24]_i_3_n_0 ,\actual_update_frequency[24]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[24]_i_10 
       (.CI(\actual_update_frequency_reg[24]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[24]_i_10_n_0 ,\actual_update_frequency_reg[24]_i_10_n_1 ,\actual_update_frequency_reg[24]_i_10_n_2 ,\actual_update_frequency_reg[24]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[25]_i_14_n_6 ,\actual_update_frequency_reg[25]_i_14_n_7 ,\actual_update_frequency_reg[25]_i_23_n_4 ,\actual_update_frequency_reg[25]_i_23_n_5 }),
        .O({\actual_update_frequency_reg[24]_i_10_n_4 ,\actual_update_frequency_reg[24]_i_10_n_5 ,\actual_update_frequency_reg[24]_i_10_n_6 ,\actual_update_frequency_reg[24]_i_10_n_7 }),
        .S({\actual_update_frequency[24]_i_16_n_0 ,\actual_update_frequency[24]_i_17_n_0 ,\actual_update_frequency[24]_i_18_n_0 ,\actual_update_frequency[24]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[24]_i_15 
       (.CI(\actual_update_frequency_reg[24]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[24]_i_15_n_0 ,\actual_update_frequency_reg[24]_i_15_n_1 ,\actual_update_frequency_reg[24]_i_15_n_2 ,\actual_update_frequency_reg[24]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[25]_i_23_n_6 ,\actual_update_frequency_reg[25]_i_23_n_7 ,\actual_update_frequency_reg[25]_i_32_n_4 ,\actual_update_frequency_reg[25]_i_32_n_5 }),
        .O({\actual_update_frequency_reg[24]_i_15_n_4 ,\actual_update_frequency_reg[24]_i_15_n_5 ,\actual_update_frequency_reg[24]_i_15_n_6 ,\actual_update_frequency_reg[24]_i_15_n_7 }),
        .S({\actual_update_frequency[24]_i_21_n_0 ,\actual_update_frequency[24]_i_22_n_0 ,\actual_update_frequency[24]_i_23_n_0 ,\actual_update_frequency[24]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[24]_i_2 
       (.CI(\actual_update_frequency_reg[24]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[24]_i_2_n_0 ,\actual_update_frequency_reg[24]_i_2_n_1 ,\actual_update_frequency_reg[24]_i_2_n_2 ,\actual_update_frequency_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[25]_i_4_n_6 ,\actual_update_frequency_reg[25]_i_4_n_7 ,\actual_update_frequency_reg[25]_i_5_n_4 ,\actual_update_frequency_reg[25]_i_5_n_5 }),
        .O({\actual_update_frequency_reg[24]_i_2_n_4 ,\actual_update_frequency_reg[24]_i_2_n_5 ,\actual_update_frequency_reg[24]_i_2_n_6 ,\actual_update_frequency_reg[24]_i_2_n_7 }),
        .S({\actual_update_frequency[24]_i_6_n_0 ,\actual_update_frequency[24]_i_7_n_0 ,\actual_update_frequency[24]_i_8_n_0 ,\actual_update_frequency[24]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[24]_i_20 
       (.CI(\actual_update_frequency_reg[24]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[24]_i_20_n_0 ,\actual_update_frequency_reg[24]_i_20_n_1 ,\actual_update_frequency_reg[24]_i_20_n_2 ,\actual_update_frequency_reg[24]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[25]_i_32_n_6 ,\actual_update_frequency_reg[25]_i_32_n_7 ,\actual_update_frequency_reg[25]_i_41_n_4 ,\actual_update_frequency_reg[25]_i_41_n_5 }),
        .O({\actual_update_frequency_reg[24]_i_20_n_4 ,\actual_update_frequency_reg[24]_i_20_n_5 ,\actual_update_frequency_reg[24]_i_20_n_6 ,\actual_update_frequency_reg[24]_i_20_n_7 }),
        .S({\actual_update_frequency[24]_i_26_n_0 ,\actual_update_frequency[24]_i_27_n_0 ,\actual_update_frequency[24]_i_28_n_0 ,\actual_update_frequency[24]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[24]_i_25 
       (.CI(\actual_update_frequency_reg[24]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[24]_i_25_n_0 ,\actual_update_frequency_reg[24]_i_25_n_1 ,\actual_update_frequency_reg[24]_i_25_n_2 ,\actual_update_frequency_reg[24]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[25]_i_41_n_6 ,\actual_update_frequency_reg[25]_i_41_n_7 ,\actual_update_frequency_reg[25]_i_50_n_4 ,\actual_update_frequency_reg[25]_i_50_n_5 }),
        .O({\actual_update_frequency_reg[24]_i_25_n_4 ,\actual_update_frequency_reg[24]_i_25_n_5 ,\actual_update_frequency_reg[24]_i_25_n_6 ,\actual_update_frequency_reg[24]_i_25_n_7 }),
        .S({\actual_update_frequency[24]_i_31_n_0 ,\actual_update_frequency[24]_i_32_n_0 ,\actual_update_frequency[24]_i_33_n_0 ,\actual_update_frequency[24]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[24]_i_30 
       (.CI(\actual_update_frequency_reg[24]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[24]_i_30_n_0 ,\actual_update_frequency_reg[24]_i_30_n_1 ,\actual_update_frequency_reg[24]_i_30_n_2 ,\actual_update_frequency_reg[24]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[25]_i_50_n_6 ,\actual_update_frequency_reg[25]_i_50_n_7 ,\actual_update_frequency_reg[25]_i_59_n_4 ,\actual_update_frequency_reg[25]_i_59_n_5 }),
        .O({\actual_update_frequency_reg[24]_i_30_n_4 ,\actual_update_frequency_reg[24]_i_30_n_5 ,\actual_update_frequency_reg[24]_i_30_n_6 ,\actual_update_frequency_reg[24]_i_30_n_7 }),
        .S({\actual_update_frequency[24]_i_36_n_0 ,\actual_update_frequency[24]_i_37_n_0 ,\actual_update_frequency[24]_i_38_n_0 ,\actual_update_frequency[24]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[24]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[24]_i_35_n_0 ,\actual_update_frequency_reg[24]_i_35_n_1 ,\actual_update_frequency_reg[24]_i_35_n_2 ,\actual_update_frequency_reg[24]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .DI({\actual_update_frequency_reg[25]_i_59_n_6 ,\actual_update_frequency_reg[25]_i_59_n_7 ,\actual_update_frequency[24]_i_40_n_0 ,1'b0}),
        .O({\actual_update_frequency_reg[24]_i_35_n_4 ,\actual_update_frequency_reg[24]_i_35_n_5 ,\actual_update_frequency_reg[24]_i_35_n_6 ,\NLW_actual_update_frequency_reg[24]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[24]_i_41_n_0 ,\actual_update_frequency[24]_i_42_n_0 ,\actual_update_frequency[24]_i_43_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[24]_i_5 
       (.CI(\actual_update_frequency_reg[24]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[24]_i_5_n_0 ,\actual_update_frequency_reg[24]_i_5_n_1 ,\actual_update_frequency_reg[24]_i_5_n_2 ,\actual_update_frequency_reg[24]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[25]_i_5_n_6 ,\actual_update_frequency_reg[25]_i_5_n_7 ,\actual_update_frequency_reg[25]_i_14_n_4 ,\actual_update_frequency_reg[25]_i_14_n_5 }),
        .O({\actual_update_frequency_reg[24]_i_5_n_4 ,\actual_update_frequency_reg[24]_i_5_n_5 ,\actual_update_frequency_reg[24]_i_5_n_6 ,\actual_update_frequency_reg[24]_i_5_n_7 }),
        .S({\actual_update_frequency[24]_i_11_n_0 ,\actual_update_frequency[24]_i_12_n_0 ,\actual_update_frequency[24]_i_13_n_0 ,\actual_update_frequency[24]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[25] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[25]_i_2_n_3 ),
        .Q(actual_update_frequency[25]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[25]_i_14 
       (.CI(\actual_update_frequency_reg[25]_i_23_n_0 ),
        .CO({\actual_update_frequency_reg[25]_i_14_n_0 ,\actual_update_frequency_reg[25]_i_14_n_1 ,\actual_update_frequency_reg[25]_i_14_n_2 ,\actual_update_frequency_reg[25]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency[25]_i_24_n_0 ,\actual_update_frequency[25]_i_25_n_0 ,\actual_update_frequency[25]_i_26_n_0 ,\actual_update_frequency[25]_i_27_n_0 }),
        .O({\actual_update_frequency_reg[25]_i_14_n_4 ,\actual_update_frequency_reg[25]_i_14_n_5 ,\actual_update_frequency_reg[25]_i_14_n_6 ,\actual_update_frequency_reg[25]_i_14_n_7 }),
        .S({\actual_update_frequency[25]_i_28_n_0 ,\actual_update_frequency[25]_i_29_n_0 ,\actual_update_frequency[25]_i_30_n_0 ,\actual_update_frequency[25]_i_31_n_0 }));
  CARRY4 \actual_update_frequency_reg[25]_i_2 
       (.CI(\actual_update_frequency_reg[25]_i_4_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[25]_i_2_CO_UNCONNECTED [3:1],\actual_update_frequency_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_actual_update_frequency_reg[25]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \actual_update_frequency_reg[25]_i_23 
       (.CI(\actual_update_frequency_reg[25]_i_32_n_0 ),
        .CO({\actual_update_frequency_reg[25]_i_23_n_0 ,\actual_update_frequency_reg[25]_i_23_n_1 ,\actual_update_frequency_reg[25]_i_23_n_2 ,\actual_update_frequency_reg[25]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency[25]_i_33_n_0 ,\actual_update_frequency[25]_i_34_n_0 ,\actual_update_frequency[25]_i_35_n_0 ,\actual_update_frequency[25]_i_36_n_0 }),
        .O({\actual_update_frequency_reg[25]_i_23_n_4 ,\actual_update_frequency_reg[25]_i_23_n_5 ,\actual_update_frequency_reg[25]_i_23_n_6 ,\actual_update_frequency_reg[25]_i_23_n_7 }),
        .S({\actual_update_frequency[25]_i_37_n_0 ,\actual_update_frequency[25]_i_38_n_0 ,\actual_update_frequency[25]_i_39_n_0 ,\actual_update_frequency[25]_i_40_n_0 }));
  CARRY4 \actual_update_frequency_reg[25]_i_32 
       (.CI(\actual_update_frequency_reg[25]_i_41_n_0 ),
        .CO({\actual_update_frequency_reg[25]_i_32_n_0 ,\actual_update_frequency_reg[25]_i_32_n_1 ,\actual_update_frequency_reg[25]_i_32_n_2 ,\actual_update_frequency_reg[25]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency[25]_i_42_n_0 ,\actual_update_frequency[25]_i_43_n_0 ,\actual_update_frequency[25]_i_44_n_0 ,\actual_update_frequency[25]_i_45_n_0 }),
        .O({\actual_update_frequency_reg[25]_i_32_n_4 ,\actual_update_frequency_reg[25]_i_32_n_5 ,\actual_update_frequency_reg[25]_i_32_n_6 ,\actual_update_frequency_reg[25]_i_32_n_7 }),
        .S({\actual_update_frequency[25]_i_46_n_0 ,\actual_update_frequency[25]_i_47_n_0 ,\actual_update_frequency[25]_i_48_n_0 ,\actual_update_frequency[25]_i_49_n_0 }));
  CARRY4 \actual_update_frequency_reg[25]_i_4 
       (.CI(\actual_update_frequency_reg[25]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[25]_i_4_n_0 ,\actual_update_frequency_reg[25]_i_4_n_1 ,\actual_update_frequency_reg[25]_i_4_n_2 ,\actual_update_frequency_reg[25]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency[25]_i_6_n_0 ,\actual_update_frequency[25]_i_7_n_0 ,\actual_update_frequency[25]_i_8_n_0 ,\actual_update_frequency[25]_i_9_n_0 }),
        .O({\actual_update_frequency_reg[25]_i_4_n_4 ,\actual_update_frequency_reg[25]_i_4_n_5 ,\actual_update_frequency_reg[25]_i_4_n_6 ,\actual_update_frequency_reg[25]_i_4_n_7 }),
        .S({\actual_update_frequency[25]_i_10_n_0 ,\actual_update_frequency[25]_i_11_n_0 ,\actual_update_frequency[25]_i_12_n_0 ,\actual_update_frequency[25]_i_13_n_0 }));
  CARRY4 \actual_update_frequency_reg[25]_i_41 
       (.CI(\actual_update_frequency_reg[25]_i_50_n_0 ),
        .CO({\actual_update_frequency_reg[25]_i_41_n_0 ,\actual_update_frequency_reg[25]_i_41_n_1 ,\actual_update_frequency_reg[25]_i_41_n_2 ,\actual_update_frequency_reg[25]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency[25]_i_51_n_0 ,\actual_update_frequency[25]_i_52_n_0 ,\actual_update_frequency[25]_i_53_n_0 ,\actual_update_frequency[25]_i_54_n_0 }),
        .O({\actual_update_frequency_reg[25]_i_41_n_4 ,\actual_update_frequency_reg[25]_i_41_n_5 ,\actual_update_frequency_reg[25]_i_41_n_6 ,\actual_update_frequency_reg[25]_i_41_n_7 }),
        .S({\actual_update_frequency[25]_i_55_n_0 ,\actual_update_frequency[25]_i_56_n_0 ,\actual_update_frequency[25]_i_57_n_0 ,\actual_update_frequency[25]_i_58_n_0 }));
  CARRY4 \actual_update_frequency_reg[25]_i_5 
       (.CI(\actual_update_frequency_reg[25]_i_14_n_0 ),
        .CO({\actual_update_frequency_reg[25]_i_5_n_0 ,\actual_update_frequency_reg[25]_i_5_n_1 ,\actual_update_frequency_reg[25]_i_5_n_2 ,\actual_update_frequency_reg[25]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency[25]_i_15_n_0 ,\actual_update_frequency[25]_i_16_n_0 ,\actual_update_frequency[25]_i_17_n_0 ,\actual_update_frequency[25]_i_18_n_0 }),
        .O({\actual_update_frequency_reg[25]_i_5_n_4 ,\actual_update_frequency_reg[25]_i_5_n_5 ,\actual_update_frequency_reg[25]_i_5_n_6 ,\actual_update_frequency_reg[25]_i_5_n_7 }),
        .S({\actual_update_frequency[25]_i_19_n_0 ,\actual_update_frequency[25]_i_20_n_0 ,\actual_update_frequency[25]_i_21_n_0 ,\actual_update_frequency[25]_i_22_n_0 }));
  CARRY4 \actual_update_frequency_reg[25]_i_50 
       (.CI(\actual_update_frequency_reg[25]_i_59_n_0 ),
        .CO({\actual_update_frequency_reg[25]_i_50_n_0 ,\actual_update_frequency_reg[25]_i_50_n_1 ,\actual_update_frequency_reg[25]_i_50_n_2 ,\actual_update_frequency_reg[25]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency[25]_i_60_n_0 ,\actual_update_frequency[25]_i_61_n_0 ,\actual_update_frequency[25]_i_62_n_0 ,\actual_update_frequency[25]_i_63_n_0 }),
        .O({\actual_update_frequency_reg[25]_i_50_n_4 ,\actual_update_frequency_reg[25]_i_50_n_5 ,\actual_update_frequency_reg[25]_i_50_n_6 ,\actual_update_frequency_reg[25]_i_50_n_7 }),
        .S({\actual_update_frequency[25]_i_64_n_0 ,\actual_update_frequency[25]_i_65_n_0 ,\actual_update_frequency[25]_i_66_n_0 ,\actual_update_frequency[25]_i_67_n_0 }));
  CARRY4 \actual_update_frequency_reg[25]_i_59 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[25]_i_59_n_0 ,\actual_update_frequency_reg[25]_i_59_n_1 ,\actual_update_frequency_reg[25]_i_59_n_2 ,\actual_update_frequency_reg[25]_i_59_n_3 }),
        .CYINIT(1'b1),
        .DI({\actual_update_frequency[25]_i_68_n_0 ,\actual_update_frequency[25]_i_69_n_0 ,\actual_update_frequency[25]_i_70_n_0 ,\actual_update_frequency[25]_i_71_n_0 }),
        .O({\actual_update_frequency_reg[25]_i_59_n_4 ,\actual_update_frequency_reg[25]_i_59_n_5 ,\actual_update_frequency_reg[25]_i_59_n_6 ,\actual_update_frequency_reg[25]_i_59_n_7 }),
        .S({\actual_update_frequency[25]_i_72_n_0 ,\actual_update_frequency[25]_i_73_n_0 ,\actual_update_frequency[25]_i_74_n_0 ,counter_reg[0]}));
  FDRE \actual_update_frequency_reg[2] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[2]_i_1_n_2 ),
        .Q(actual_update_frequency[2]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[2]_i_1 
       (.CI(\actual_update_frequency_reg[2]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[2]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[2]_i_1_n_2 ,\actual_update_frequency_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[3]_i_1_n_2 ,\actual_update_frequency_reg[3]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[2]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[2]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[2]_i_3_n_0 ,\actual_update_frequency[2]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[2]_i_10 
       (.CI(\actual_update_frequency_reg[2]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[2]_i_10_n_0 ,\actual_update_frequency_reg[2]_i_10_n_1 ,\actual_update_frequency_reg[2]_i_10_n_2 ,\actual_update_frequency_reg[2]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[3]_i_10_n_5 ,\actual_update_frequency_reg[3]_i_10_n_6 ,\actual_update_frequency_reg[3]_i_10_n_7 ,\actual_update_frequency_reg[3]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[2]_i_10_n_4 ,\actual_update_frequency_reg[2]_i_10_n_5 ,\actual_update_frequency_reg[2]_i_10_n_6 ,\actual_update_frequency_reg[2]_i_10_n_7 }),
        .S({\actual_update_frequency[2]_i_16_n_0 ,\actual_update_frequency[2]_i_17_n_0 ,\actual_update_frequency[2]_i_18_n_0 ,\actual_update_frequency[2]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[2]_i_15 
       (.CI(\actual_update_frequency_reg[2]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[2]_i_15_n_0 ,\actual_update_frequency_reg[2]_i_15_n_1 ,\actual_update_frequency_reg[2]_i_15_n_2 ,\actual_update_frequency_reg[2]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[3]_i_15_n_5 ,\actual_update_frequency_reg[3]_i_15_n_6 ,\actual_update_frequency_reg[3]_i_15_n_7 ,\actual_update_frequency_reg[3]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[2]_i_15_n_4 ,\actual_update_frequency_reg[2]_i_15_n_5 ,\actual_update_frequency_reg[2]_i_15_n_6 ,\actual_update_frequency_reg[2]_i_15_n_7 }),
        .S({\actual_update_frequency[2]_i_21_n_0 ,\actual_update_frequency[2]_i_22_n_0 ,\actual_update_frequency[2]_i_23_n_0 ,\actual_update_frequency[2]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[2]_i_2 
       (.CI(\actual_update_frequency_reg[2]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[2]_i_2_n_0 ,\actual_update_frequency_reg[2]_i_2_n_1 ,\actual_update_frequency_reg[2]_i_2_n_2 ,\actual_update_frequency_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[3]_i_2_n_5 ,\actual_update_frequency_reg[3]_i_2_n_6 ,\actual_update_frequency_reg[3]_i_2_n_7 ,\actual_update_frequency_reg[3]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[2]_i_2_n_4 ,\actual_update_frequency_reg[2]_i_2_n_5 ,\actual_update_frequency_reg[2]_i_2_n_6 ,\actual_update_frequency_reg[2]_i_2_n_7 }),
        .S({\actual_update_frequency[2]_i_6_n_0 ,\actual_update_frequency[2]_i_7_n_0 ,\actual_update_frequency[2]_i_8_n_0 ,\actual_update_frequency[2]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[2]_i_20 
       (.CI(\actual_update_frequency_reg[2]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[2]_i_20_n_0 ,\actual_update_frequency_reg[2]_i_20_n_1 ,\actual_update_frequency_reg[2]_i_20_n_2 ,\actual_update_frequency_reg[2]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[3]_i_20_n_5 ,\actual_update_frequency_reg[3]_i_20_n_6 ,\actual_update_frequency_reg[3]_i_20_n_7 ,\actual_update_frequency_reg[3]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[2]_i_20_n_4 ,\actual_update_frequency_reg[2]_i_20_n_5 ,\actual_update_frequency_reg[2]_i_20_n_6 ,\actual_update_frequency_reg[2]_i_20_n_7 }),
        .S({\actual_update_frequency[2]_i_26_n_0 ,\actual_update_frequency[2]_i_27_n_0 ,\actual_update_frequency[2]_i_28_n_0 ,\actual_update_frequency[2]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[2]_i_25 
       (.CI(\actual_update_frequency_reg[2]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[2]_i_25_n_0 ,\actual_update_frequency_reg[2]_i_25_n_1 ,\actual_update_frequency_reg[2]_i_25_n_2 ,\actual_update_frequency_reg[2]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[3]_i_25_n_5 ,\actual_update_frequency_reg[3]_i_25_n_6 ,\actual_update_frequency_reg[3]_i_25_n_7 ,\actual_update_frequency_reg[3]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[2]_i_25_n_4 ,\actual_update_frequency_reg[2]_i_25_n_5 ,\actual_update_frequency_reg[2]_i_25_n_6 ,\actual_update_frequency_reg[2]_i_25_n_7 }),
        .S({\actual_update_frequency[2]_i_31_n_0 ,\actual_update_frequency[2]_i_32_n_0 ,\actual_update_frequency[2]_i_33_n_0 ,\actual_update_frequency[2]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[2]_i_30 
       (.CI(\actual_update_frequency_reg[2]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[2]_i_30_n_0 ,\actual_update_frequency_reg[2]_i_30_n_1 ,\actual_update_frequency_reg[2]_i_30_n_2 ,\actual_update_frequency_reg[2]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[3]_i_30_n_5 ,\actual_update_frequency_reg[3]_i_30_n_6 ,\actual_update_frequency_reg[3]_i_30_n_7 ,\actual_update_frequency_reg[3]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[2]_i_30_n_4 ,\actual_update_frequency_reg[2]_i_30_n_5 ,\actual_update_frequency_reg[2]_i_30_n_6 ,\actual_update_frequency_reg[2]_i_30_n_7 }),
        .S({\actual_update_frequency[2]_i_36_n_0 ,\actual_update_frequency[2]_i_37_n_0 ,\actual_update_frequency[2]_i_38_n_0 ,\actual_update_frequency[2]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[2]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[2]_i_35_n_0 ,\actual_update_frequency_reg[2]_i_35_n_1 ,\actual_update_frequency_reg[2]_i_35_n_2 ,\actual_update_frequency_reg[2]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[3]_i_35_n_5 ,\actual_update_frequency_reg[3]_i_35_n_6 ,\actual_update_frequency[2]_i_40_n_0 ,1'b0}),
        .O({\actual_update_frequency_reg[2]_i_35_n_4 ,\actual_update_frequency_reg[2]_i_35_n_5 ,\actual_update_frequency_reg[2]_i_35_n_6 ,\NLW_actual_update_frequency_reg[2]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[2]_i_41_n_0 ,\actual_update_frequency[2]_i_42_n_0 ,\actual_update_frequency[2]_i_43_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[2]_i_5 
       (.CI(\actual_update_frequency_reg[2]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[2]_i_5_n_0 ,\actual_update_frequency_reg[2]_i_5_n_1 ,\actual_update_frequency_reg[2]_i_5_n_2 ,\actual_update_frequency_reg[2]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[3]_i_5_n_5 ,\actual_update_frequency_reg[3]_i_5_n_6 ,\actual_update_frequency_reg[3]_i_5_n_7 ,\actual_update_frequency_reg[3]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[2]_i_5_n_4 ,\actual_update_frequency_reg[2]_i_5_n_5 ,\actual_update_frequency_reg[2]_i_5_n_6 ,\actual_update_frequency_reg[2]_i_5_n_7 }),
        .S({\actual_update_frequency[2]_i_11_n_0 ,\actual_update_frequency[2]_i_12_n_0 ,\actual_update_frequency[2]_i_13_n_0 ,\actual_update_frequency[2]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[3] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[3]_i_1_n_2 ),
        .Q(actual_update_frequency[3]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[3]_i_1 
       (.CI(\actual_update_frequency_reg[3]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[3]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[3]_i_1_n_2 ,\actual_update_frequency_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[4]_i_1_n_2 ,\actual_update_frequency_reg[4]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[3]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[3]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[3]_i_3_n_0 ,\actual_update_frequency[3]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[3]_i_10 
       (.CI(\actual_update_frequency_reg[3]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[3]_i_10_n_0 ,\actual_update_frequency_reg[3]_i_10_n_1 ,\actual_update_frequency_reg[3]_i_10_n_2 ,\actual_update_frequency_reg[3]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[4]_i_10_n_5 ,\actual_update_frequency_reg[4]_i_10_n_6 ,\actual_update_frequency_reg[4]_i_10_n_7 ,\actual_update_frequency_reg[4]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[3]_i_10_n_4 ,\actual_update_frequency_reg[3]_i_10_n_5 ,\actual_update_frequency_reg[3]_i_10_n_6 ,\actual_update_frequency_reg[3]_i_10_n_7 }),
        .S({\actual_update_frequency[3]_i_16_n_0 ,\actual_update_frequency[3]_i_17_n_0 ,\actual_update_frequency[3]_i_18_n_0 ,\actual_update_frequency[3]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[3]_i_15 
       (.CI(\actual_update_frequency_reg[3]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[3]_i_15_n_0 ,\actual_update_frequency_reg[3]_i_15_n_1 ,\actual_update_frequency_reg[3]_i_15_n_2 ,\actual_update_frequency_reg[3]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[4]_i_15_n_5 ,\actual_update_frequency_reg[4]_i_15_n_6 ,\actual_update_frequency_reg[4]_i_15_n_7 ,\actual_update_frequency_reg[4]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[3]_i_15_n_4 ,\actual_update_frequency_reg[3]_i_15_n_5 ,\actual_update_frequency_reg[3]_i_15_n_6 ,\actual_update_frequency_reg[3]_i_15_n_7 }),
        .S({\actual_update_frequency[3]_i_21_n_0 ,\actual_update_frequency[3]_i_22_n_0 ,\actual_update_frequency[3]_i_23_n_0 ,\actual_update_frequency[3]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[3]_i_2 
       (.CI(\actual_update_frequency_reg[3]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[3]_i_2_n_0 ,\actual_update_frequency_reg[3]_i_2_n_1 ,\actual_update_frequency_reg[3]_i_2_n_2 ,\actual_update_frequency_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[4]_i_2_n_5 ,\actual_update_frequency_reg[4]_i_2_n_6 ,\actual_update_frequency_reg[4]_i_2_n_7 ,\actual_update_frequency_reg[4]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[3]_i_2_n_4 ,\actual_update_frequency_reg[3]_i_2_n_5 ,\actual_update_frequency_reg[3]_i_2_n_6 ,\actual_update_frequency_reg[3]_i_2_n_7 }),
        .S({\actual_update_frequency[3]_i_6_n_0 ,\actual_update_frequency[3]_i_7_n_0 ,\actual_update_frequency[3]_i_8_n_0 ,\actual_update_frequency[3]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[3]_i_20 
       (.CI(\actual_update_frequency_reg[3]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[3]_i_20_n_0 ,\actual_update_frequency_reg[3]_i_20_n_1 ,\actual_update_frequency_reg[3]_i_20_n_2 ,\actual_update_frequency_reg[3]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[4]_i_20_n_5 ,\actual_update_frequency_reg[4]_i_20_n_6 ,\actual_update_frequency_reg[4]_i_20_n_7 ,\actual_update_frequency_reg[4]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[3]_i_20_n_4 ,\actual_update_frequency_reg[3]_i_20_n_5 ,\actual_update_frequency_reg[3]_i_20_n_6 ,\actual_update_frequency_reg[3]_i_20_n_7 }),
        .S({\actual_update_frequency[3]_i_26_n_0 ,\actual_update_frequency[3]_i_27_n_0 ,\actual_update_frequency[3]_i_28_n_0 ,\actual_update_frequency[3]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[3]_i_25 
       (.CI(\actual_update_frequency_reg[3]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[3]_i_25_n_0 ,\actual_update_frequency_reg[3]_i_25_n_1 ,\actual_update_frequency_reg[3]_i_25_n_2 ,\actual_update_frequency_reg[3]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[4]_i_25_n_5 ,\actual_update_frequency_reg[4]_i_25_n_6 ,\actual_update_frequency_reg[4]_i_25_n_7 ,\actual_update_frequency_reg[4]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[3]_i_25_n_4 ,\actual_update_frequency_reg[3]_i_25_n_5 ,\actual_update_frequency_reg[3]_i_25_n_6 ,\actual_update_frequency_reg[3]_i_25_n_7 }),
        .S({\actual_update_frequency[3]_i_31_n_0 ,\actual_update_frequency[3]_i_32_n_0 ,\actual_update_frequency[3]_i_33_n_0 ,\actual_update_frequency[3]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[3]_i_30 
       (.CI(\actual_update_frequency_reg[3]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[3]_i_30_n_0 ,\actual_update_frequency_reg[3]_i_30_n_1 ,\actual_update_frequency_reg[3]_i_30_n_2 ,\actual_update_frequency_reg[3]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[4]_i_30_n_5 ,\actual_update_frequency_reg[4]_i_30_n_6 ,\actual_update_frequency_reg[4]_i_30_n_7 ,\actual_update_frequency_reg[4]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[3]_i_30_n_4 ,\actual_update_frequency_reg[3]_i_30_n_5 ,\actual_update_frequency_reg[3]_i_30_n_6 ,\actual_update_frequency_reg[3]_i_30_n_7 }),
        .S({\actual_update_frequency[3]_i_36_n_0 ,\actual_update_frequency[3]_i_37_n_0 ,\actual_update_frequency[3]_i_38_n_0 ,\actual_update_frequency[3]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[3]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[3]_i_35_n_0 ,\actual_update_frequency_reg[3]_i_35_n_1 ,\actual_update_frequency_reg[3]_i_35_n_2 ,\actual_update_frequency_reg[3]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[4]_i_35_n_5 ,\actual_update_frequency_reg[4]_i_35_n_6 ,\actual_update_frequency[3]_i_40_n_0 ,1'b0}),
        .O({\actual_update_frequency_reg[3]_i_35_n_4 ,\actual_update_frequency_reg[3]_i_35_n_5 ,\actual_update_frequency_reg[3]_i_35_n_6 ,\NLW_actual_update_frequency_reg[3]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[3]_i_41_n_0 ,\actual_update_frequency[3]_i_42_n_0 ,\actual_update_frequency[3]_i_43_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[3]_i_5 
       (.CI(\actual_update_frequency_reg[3]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[3]_i_5_n_0 ,\actual_update_frequency_reg[3]_i_5_n_1 ,\actual_update_frequency_reg[3]_i_5_n_2 ,\actual_update_frequency_reg[3]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[4]_i_5_n_5 ,\actual_update_frequency_reg[4]_i_5_n_6 ,\actual_update_frequency_reg[4]_i_5_n_7 ,\actual_update_frequency_reg[4]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[3]_i_5_n_4 ,\actual_update_frequency_reg[3]_i_5_n_5 ,\actual_update_frequency_reg[3]_i_5_n_6 ,\actual_update_frequency_reg[3]_i_5_n_7 }),
        .S({\actual_update_frequency[3]_i_11_n_0 ,\actual_update_frequency[3]_i_12_n_0 ,\actual_update_frequency[3]_i_13_n_0 ,\actual_update_frequency[3]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[4] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[4]_i_1_n_2 ),
        .Q(actual_update_frequency[4]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[4]_i_1 
       (.CI(\actual_update_frequency_reg[4]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[4]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[4]_i_1_n_2 ,\actual_update_frequency_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[5]_i_1_n_2 ,\actual_update_frequency_reg[5]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[4]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[4]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[4]_i_3_n_0 ,\actual_update_frequency[4]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[4]_i_10 
       (.CI(\actual_update_frequency_reg[4]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[4]_i_10_n_0 ,\actual_update_frequency_reg[4]_i_10_n_1 ,\actual_update_frequency_reg[4]_i_10_n_2 ,\actual_update_frequency_reg[4]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[5]_i_10_n_5 ,\actual_update_frequency_reg[5]_i_10_n_6 ,\actual_update_frequency_reg[5]_i_10_n_7 ,\actual_update_frequency_reg[5]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[4]_i_10_n_4 ,\actual_update_frequency_reg[4]_i_10_n_5 ,\actual_update_frequency_reg[4]_i_10_n_6 ,\actual_update_frequency_reg[4]_i_10_n_7 }),
        .S({\actual_update_frequency[4]_i_16_n_0 ,\actual_update_frequency[4]_i_17_n_0 ,\actual_update_frequency[4]_i_18_n_0 ,\actual_update_frequency[4]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[4]_i_15 
       (.CI(\actual_update_frequency_reg[4]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[4]_i_15_n_0 ,\actual_update_frequency_reg[4]_i_15_n_1 ,\actual_update_frequency_reg[4]_i_15_n_2 ,\actual_update_frequency_reg[4]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[5]_i_15_n_5 ,\actual_update_frequency_reg[5]_i_15_n_6 ,\actual_update_frequency_reg[5]_i_15_n_7 ,\actual_update_frequency_reg[5]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[4]_i_15_n_4 ,\actual_update_frequency_reg[4]_i_15_n_5 ,\actual_update_frequency_reg[4]_i_15_n_6 ,\actual_update_frequency_reg[4]_i_15_n_7 }),
        .S({\actual_update_frequency[4]_i_21_n_0 ,\actual_update_frequency[4]_i_22_n_0 ,\actual_update_frequency[4]_i_23_n_0 ,\actual_update_frequency[4]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[4]_i_2 
       (.CI(\actual_update_frequency_reg[4]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[4]_i_2_n_0 ,\actual_update_frequency_reg[4]_i_2_n_1 ,\actual_update_frequency_reg[4]_i_2_n_2 ,\actual_update_frequency_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[5]_i_2_n_5 ,\actual_update_frequency_reg[5]_i_2_n_6 ,\actual_update_frequency_reg[5]_i_2_n_7 ,\actual_update_frequency_reg[5]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[4]_i_2_n_4 ,\actual_update_frequency_reg[4]_i_2_n_5 ,\actual_update_frequency_reg[4]_i_2_n_6 ,\actual_update_frequency_reg[4]_i_2_n_7 }),
        .S({\actual_update_frequency[4]_i_6_n_0 ,\actual_update_frequency[4]_i_7_n_0 ,\actual_update_frequency[4]_i_8_n_0 ,\actual_update_frequency[4]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[4]_i_20 
       (.CI(\actual_update_frequency_reg[4]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[4]_i_20_n_0 ,\actual_update_frequency_reg[4]_i_20_n_1 ,\actual_update_frequency_reg[4]_i_20_n_2 ,\actual_update_frequency_reg[4]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[5]_i_20_n_5 ,\actual_update_frequency_reg[5]_i_20_n_6 ,\actual_update_frequency_reg[5]_i_20_n_7 ,\actual_update_frequency_reg[5]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[4]_i_20_n_4 ,\actual_update_frequency_reg[4]_i_20_n_5 ,\actual_update_frequency_reg[4]_i_20_n_6 ,\actual_update_frequency_reg[4]_i_20_n_7 }),
        .S({\actual_update_frequency[4]_i_26_n_0 ,\actual_update_frequency[4]_i_27_n_0 ,\actual_update_frequency[4]_i_28_n_0 ,\actual_update_frequency[4]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[4]_i_25 
       (.CI(\actual_update_frequency_reg[4]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[4]_i_25_n_0 ,\actual_update_frequency_reg[4]_i_25_n_1 ,\actual_update_frequency_reg[4]_i_25_n_2 ,\actual_update_frequency_reg[4]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[5]_i_25_n_5 ,\actual_update_frequency_reg[5]_i_25_n_6 ,\actual_update_frequency_reg[5]_i_25_n_7 ,\actual_update_frequency_reg[5]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[4]_i_25_n_4 ,\actual_update_frequency_reg[4]_i_25_n_5 ,\actual_update_frequency_reg[4]_i_25_n_6 ,\actual_update_frequency_reg[4]_i_25_n_7 }),
        .S({\actual_update_frequency[4]_i_31_n_0 ,\actual_update_frequency[4]_i_32_n_0 ,\actual_update_frequency[4]_i_33_n_0 ,\actual_update_frequency[4]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[4]_i_30 
       (.CI(\actual_update_frequency_reg[4]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[4]_i_30_n_0 ,\actual_update_frequency_reg[4]_i_30_n_1 ,\actual_update_frequency_reg[4]_i_30_n_2 ,\actual_update_frequency_reg[4]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[5]_i_30_n_5 ,\actual_update_frequency_reg[5]_i_30_n_6 ,\actual_update_frequency_reg[5]_i_30_n_7 ,\actual_update_frequency_reg[5]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[4]_i_30_n_4 ,\actual_update_frequency_reg[4]_i_30_n_5 ,\actual_update_frequency_reg[4]_i_30_n_6 ,\actual_update_frequency_reg[4]_i_30_n_7 }),
        .S({\actual_update_frequency[4]_i_36_n_0 ,\actual_update_frequency[4]_i_37_n_0 ,\actual_update_frequency[4]_i_38_n_0 ,\actual_update_frequency[4]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[4]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[4]_i_35_n_0 ,\actual_update_frequency_reg[4]_i_35_n_1 ,\actual_update_frequency_reg[4]_i_35_n_2 ,\actual_update_frequency_reg[4]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[5]_i_35_n_5 ,\actual_update_frequency_reg[5]_i_35_n_6 ,\actual_update_frequency[4]_i_40_n_0 ,1'b0}),
        .O({\actual_update_frequency_reg[4]_i_35_n_4 ,\actual_update_frequency_reg[4]_i_35_n_5 ,\actual_update_frequency_reg[4]_i_35_n_6 ,\NLW_actual_update_frequency_reg[4]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[4]_i_41_n_0 ,\actual_update_frequency[4]_i_42_n_0 ,\actual_update_frequency[4]_i_43_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[4]_i_5 
       (.CI(\actual_update_frequency_reg[4]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[4]_i_5_n_0 ,\actual_update_frequency_reg[4]_i_5_n_1 ,\actual_update_frequency_reg[4]_i_5_n_2 ,\actual_update_frequency_reg[4]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[5]_i_5_n_5 ,\actual_update_frequency_reg[5]_i_5_n_6 ,\actual_update_frequency_reg[5]_i_5_n_7 ,\actual_update_frequency_reg[5]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[4]_i_5_n_4 ,\actual_update_frequency_reg[4]_i_5_n_5 ,\actual_update_frequency_reg[4]_i_5_n_6 ,\actual_update_frequency_reg[4]_i_5_n_7 }),
        .S({\actual_update_frequency[4]_i_11_n_0 ,\actual_update_frequency[4]_i_12_n_0 ,\actual_update_frequency[4]_i_13_n_0 ,\actual_update_frequency[4]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[5] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[5]_i_1_n_2 ),
        .Q(actual_update_frequency[5]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[5]_i_1 
       (.CI(\actual_update_frequency_reg[5]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[5]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[5]_i_1_n_2 ,\actual_update_frequency_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[6]_i_1_n_2 ,\actual_update_frequency_reg[6]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[5]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[5]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[5]_i_3_n_0 ,\actual_update_frequency[5]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[5]_i_10 
       (.CI(\actual_update_frequency_reg[5]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[5]_i_10_n_0 ,\actual_update_frequency_reg[5]_i_10_n_1 ,\actual_update_frequency_reg[5]_i_10_n_2 ,\actual_update_frequency_reg[5]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[6]_i_10_n_5 ,\actual_update_frequency_reg[6]_i_10_n_6 ,\actual_update_frequency_reg[6]_i_10_n_7 ,\actual_update_frequency_reg[6]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[5]_i_10_n_4 ,\actual_update_frequency_reg[5]_i_10_n_5 ,\actual_update_frequency_reg[5]_i_10_n_6 ,\actual_update_frequency_reg[5]_i_10_n_7 }),
        .S({\actual_update_frequency[5]_i_16_n_0 ,\actual_update_frequency[5]_i_17_n_0 ,\actual_update_frequency[5]_i_18_n_0 ,\actual_update_frequency[5]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[5]_i_15 
       (.CI(\actual_update_frequency_reg[5]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[5]_i_15_n_0 ,\actual_update_frequency_reg[5]_i_15_n_1 ,\actual_update_frequency_reg[5]_i_15_n_2 ,\actual_update_frequency_reg[5]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[6]_i_15_n_5 ,\actual_update_frequency_reg[6]_i_15_n_6 ,\actual_update_frequency_reg[6]_i_15_n_7 ,\actual_update_frequency_reg[6]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[5]_i_15_n_4 ,\actual_update_frequency_reg[5]_i_15_n_5 ,\actual_update_frequency_reg[5]_i_15_n_6 ,\actual_update_frequency_reg[5]_i_15_n_7 }),
        .S({\actual_update_frequency[5]_i_21_n_0 ,\actual_update_frequency[5]_i_22_n_0 ,\actual_update_frequency[5]_i_23_n_0 ,\actual_update_frequency[5]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[5]_i_2 
       (.CI(\actual_update_frequency_reg[5]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[5]_i_2_n_0 ,\actual_update_frequency_reg[5]_i_2_n_1 ,\actual_update_frequency_reg[5]_i_2_n_2 ,\actual_update_frequency_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[6]_i_2_n_5 ,\actual_update_frequency_reg[6]_i_2_n_6 ,\actual_update_frequency_reg[6]_i_2_n_7 ,\actual_update_frequency_reg[6]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[5]_i_2_n_4 ,\actual_update_frequency_reg[5]_i_2_n_5 ,\actual_update_frequency_reg[5]_i_2_n_6 ,\actual_update_frequency_reg[5]_i_2_n_7 }),
        .S({\actual_update_frequency[5]_i_6_n_0 ,\actual_update_frequency[5]_i_7_n_0 ,\actual_update_frequency[5]_i_8_n_0 ,\actual_update_frequency[5]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[5]_i_20 
       (.CI(\actual_update_frequency_reg[5]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[5]_i_20_n_0 ,\actual_update_frequency_reg[5]_i_20_n_1 ,\actual_update_frequency_reg[5]_i_20_n_2 ,\actual_update_frequency_reg[5]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[6]_i_20_n_5 ,\actual_update_frequency_reg[6]_i_20_n_6 ,\actual_update_frequency_reg[6]_i_20_n_7 ,\actual_update_frequency_reg[6]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[5]_i_20_n_4 ,\actual_update_frequency_reg[5]_i_20_n_5 ,\actual_update_frequency_reg[5]_i_20_n_6 ,\actual_update_frequency_reg[5]_i_20_n_7 }),
        .S({\actual_update_frequency[5]_i_26_n_0 ,\actual_update_frequency[5]_i_27_n_0 ,\actual_update_frequency[5]_i_28_n_0 ,\actual_update_frequency[5]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[5]_i_25 
       (.CI(\actual_update_frequency_reg[5]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[5]_i_25_n_0 ,\actual_update_frequency_reg[5]_i_25_n_1 ,\actual_update_frequency_reg[5]_i_25_n_2 ,\actual_update_frequency_reg[5]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[6]_i_25_n_5 ,\actual_update_frequency_reg[6]_i_25_n_6 ,\actual_update_frequency_reg[6]_i_25_n_7 ,\actual_update_frequency_reg[6]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[5]_i_25_n_4 ,\actual_update_frequency_reg[5]_i_25_n_5 ,\actual_update_frequency_reg[5]_i_25_n_6 ,\actual_update_frequency_reg[5]_i_25_n_7 }),
        .S({\actual_update_frequency[5]_i_31_n_0 ,\actual_update_frequency[5]_i_32_n_0 ,\actual_update_frequency[5]_i_33_n_0 ,\actual_update_frequency[5]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[5]_i_30 
       (.CI(\actual_update_frequency_reg[5]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[5]_i_30_n_0 ,\actual_update_frequency_reg[5]_i_30_n_1 ,\actual_update_frequency_reg[5]_i_30_n_2 ,\actual_update_frequency_reg[5]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[6]_i_30_n_5 ,\actual_update_frequency_reg[6]_i_30_n_6 ,\actual_update_frequency_reg[6]_i_30_n_7 ,\actual_update_frequency_reg[6]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[5]_i_30_n_4 ,\actual_update_frequency_reg[5]_i_30_n_5 ,\actual_update_frequency_reg[5]_i_30_n_6 ,\actual_update_frequency_reg[5]_i_30_n_7 }),
        .S({\actual_update_frequency[5]_i_36_n_0 ,\actual_update_frequency[5]_i_37_n_0 ,\actual_update_frequency[5]_i_38_n_0 ,\actual_update_frequency[5]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[5]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[5]_i_35_n_0 ,\actual_update_frequency_reg[5]_i_35_n_1 ,\actual_update_frequency_reg[5]_i_35_n_2 ,\actual_update_frequency_reg[5]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[6]_i_35_n_5 ,\actual_update_frequency_reg[6]_i_35_n_6 ,\actual_update_frequency[5]_i_40_n_0 ,1'b0}),
        .O({\actual_update_frequency_reg[5]_i_35_n_4 ,\actual_update_frequency_reg[5]_i_35_n_5 ,\actual_update_frequency_reg[5]_i_35_n_6 ,\NLW_actual_update_frequency_reg[5]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[5]_i_41_n_0 ,\actual_update_frequency[5]_i_42_n_0 ,\actual_update_frequency[5]_i_43_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[5]_i_5 
       (.CI(\actual_update_frequency_reg[5]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[5]_i_5_n_0 ,\actual_update_frequency_reg[5]_i_5_n_1 ,\actual_update_frequency_reg[5]_i_5_n_2 ,\actual_update_frequency_reg[5]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[6]_i_5_n_5 ,\actual_update_frequency_reg[6]_i_5_n_6 ,\actual_update_frequency_reg[6]_i_5_n_7 ,\actual_update_frequency_reg[6]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[5]_i_5_n_4 ,\actual_update_frequency_reg[5]_i_5_n_5 ,\actual_update_frequency_reg[5]_i_5_n_6 ,\actual_update_frequency_reg[5]_i_5_n_7 }),
        .S({\actual_update_frequency[5]_i_11_n_0 ,\actual_update_frequency[5]_i_12_n_0 ,\actual_update_frequency[5]_i_13_n_0 ,\actual_update_frequency[5]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[6] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[6]_i_1_n_2 ),
        .Q(actual_update_frequency[6]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[6]_i_1 
       (.CI(\actual_update_frequency_reg[6]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[6]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[6]_i_1_n_2 ,\actual_update_frequency_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[7]_i_1_n_2 ,\actual_update_frequency_reg[7]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[6]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[6]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[6]_i_3_n_0 ,\actual_update_frequency[6]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[6]_i_10 
       (.CI(\actual_update_frequency_reg[6]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[6]_i_10_n_0 ,\actual_update_frequency_reg[6]_i_10_n_1 ,\actual_update_frequency_reg[6]_i_10_n_2 ,\actual_update_frequency_reg[6]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[7]_i_10_n_5 ,\actual_update_frequency_reg[7]_i_10_n_6 ,\actual_update_frequency_reg[7]_i_10_n_7 ,\actual_update_frequency_reg[7]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[6]_i_10_n_4 ,\actual_update_frequency_reg[6]_i_10_n_5 ,\actual_update_frequency_reg[6]_i_10_n_6 ,\actual_update_frequency_reg[6]_i_10_n_7 }),
        .S({\actual_update_frequency[6]_i_16_n_0 ,\actual_update_frequency[6]_i_17_n_0 ,\actual_update_frequency[6]_i_18_n_0 ,\actual_update_frequency[6]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[6]_i_15 
       (.CI(\actual_update_frequency_reg[6]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[6]_i_15_n_0 ,\actual_update_frequency_reg[6]_i_15_n_1 ,\actual_update_frequency_reg[6]_i_15_n_2 ,\actual_update_frequency_reg[6]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[7]_i_15_n_5 ,\actual_update_frequency_reg[7]_i_15_n_6 ,\actual_update_frequency_reg[7]_i_15_n_7 ,\actual_update_frequency_reg[7]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[6]_i_15_n_4 ,\actual_update_frequency_reg[6]_i_15_n_5 ,\actual_update_frequency_reg[6]_i_15_n_6 ,\actual_update_frequency_reg[6]_i_15_n_7 }),
        .S({\actual_update_frequency[6]_i_21_n_0 ,\actual_update_frequency[6]_i_22_n_0 ,\actual_update_frequency[6]_i_23_n_0 ,\actual_update_frequency[6]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[6]_i_2 
       (.CI(\actual_update_frequency_reg[6]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[6]_i_2_n_0 ,\actual_update_frequency_reg[6]_i_2_n_1 ,\actual_update_frequency_reg[6]_i_2_n_2 ,\actual_update_frequency_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[7]_i_2_n_5 ,\actual_update_frequency_reg[7]_i_2_n_6 ,\actual_update_frequency_reg[7]_i_2_n_7 ,\actual_update_frequency_reg[7]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[6]_i_2_n_4 ,\actual_update_frequency_reg[6]_i_2_n_5 ,\actual_update_frequency_reg[6]_i_2_n_6 ,\actual_update_frequency_reg[6]_i_2_n_7 }),
        .S({\actual_update_frequency[6]_i_6_n_0 ,\actual_update_frequency[6]_i_7_n_0 ,\actual_update_frequency[6]_i_8_n_0 ,\actual_update_frequency[6]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[6]_i_20 
       (.CI(\actual_update_frequency_reg[6]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[6]_i_20_n_0 ,\actual_update_frequency_reg[6]_i_20_n_1 ,\actual_update_frequency_reg[6]_i_20_n_2 ,\actual_update_frequency_reg[6]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[7]_i_20_n_5 ,\actual_update_frequency_reg[7]_i_20_n_6 ,\actual_update_frequency_reg[7]_i_20_n_7 ,\actual_update_frequency_reg[7]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[6]_i_20_n_4 ,\actual_update_frequency_reg[6]_i_20_n_5 ,\actual_update_frequency_reg[6]_i_20_n_6 ,\actual_update_frequency_reg[6]_i_20_n_7 }),
        .S({\actual_update_frequency[6]_i_26_n_0 ,\actual_update_frequency[6]_i_27_n_0 ,\actual_update_frequency[6]_i_28_n_0 ,\actual_update_frequency[6]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[6]_i_25 
       (.CI(\actual_update_frequency_reg[6]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[6]_i_25_n_0 ,\actual_update_frequency_reg[6]_i_25_n_1 ,\actual_update_frequency_reg[6]_i_25_n_2 ,\actual_update_frequency_reg[6]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[7]_i_25_n_5 ,\actual_update_frequency_reg[7]_i_25_n_6 ,\actual_update_frequency_reg[7]_i_25_n_7 ,\actual_update_frequency_reg[7]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[6]_i_25_n_4 ,\actual_update_frequency_reg[6]_i_25_n_5 ,\actual_update_frequency_reg[6]_i_25_n_6 ,\actual_update_frequency_reg[6]_i_25_n_7 }),
        .S({\actual_update_frequency[6]_i_31_n_0 ,\actual_update_frequency[6]_i_32_n_0 ,\actual_update_frequency[6]_i_33_n_0 ,\actual_update_frequency[6]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[6]_i_30 
       (.CI(\actual_update_frequency_reg[6]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[6]_i_30_n_0 ,\actual_update_frequency_reg[6]_i_30_n_1 ,\actual_update_frequency_reg[6]_i_30_n_2 ,\actual_update_frequency_reg[6]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[7]_i_30_n_5 ,\actual_update_frequency_reg[7]_i_30_n_6 ,\actual_update_frequency_reg[7]_i_30_n_7 ,\actual_update_frequency_reg[7]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[6]_i_30_n_4 ,\actual_update_frequency_reg[6]_i_30_n_5 ,\actual_update_frequency_reg[6]_i_30_n_6 ,\actual_update_frequency_reg[6]_i_30_n_7 }),
        .S({\actual_update_frequency[6]_i_36_n_0 ,\actual_update_frequency[6]_i_37_n_0 ,\actual_update_frequency[6]_i_38_n_0 ,\actual_update_frequency[6]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[6]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[6]_i_35_n_0 ,\actual_update_frequency_reg[6]_i_35_n_1 ,\actual_update_frequency_reg[6]_i_35_n_2 ,\actual_update_frequency_reg[6]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[7]_i_35_n_5 ,\actual_update_frequency_reg[7]_i_35_n_6 ,\actual_update_frequency[6]_i_40_n_0 ,1'b0}),
        .O({\actual_update_frequency_reg[6]_i_35_n_4 ,\actual_update_frequency_reg[6]_i_35_n_5 ,\actual_update_frequency_reg[6]_i_35_n_6 ,\NLW_actual_update_frequency_reg[6]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[6]_i_41_n_0 ,\actual_update_frequency[6]_i_42_n_0 ,\actual_update_frequency[6]_i_43_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[6]_i_5 
       (.CI(\actual_update_frequency_reg[6]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[6]_i_5_n_0 ,\actual_update_frequency_reg[6]_i_5_n_1 ,\actual_update_frequency_reg[6]_i_5_n_2 ,\actual_update_frequency_reg[6]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[7]_i_5_n_5 ,\actual_update_frequency_reg[7]_i_5_n_6 ,\actual_update_frequency_reg[7]_i_5_n_7 ,\actual_update_frequency_reg[7]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[6]_i_5_n_4 ,\actual_update_frequency_reg[6]_i_5_n_5 ,\actual_update_frequency_reg[6]_i_5_n_6 ,\actual_update_frequency_reg[6]_i_5_n_7 }),
        .S({\actual_update_frequency[6]_i_11_n_0 ,\actual_update_frequency[6]_i_12_n_0 ,\actual_update_frequency[6]_i_13_n_0 ,\actual_update_frequency[6]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[7] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[7]_i_1_n_2 ),
        .Q(actual_update_frequency[7]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[7]_i_1 
       (.CI(\actual_update_frequency_reg[7]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[7]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[7]_i_1_n_2 ,\actual_update_frequency_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[8]_i_1_n_2 ,\actual_update_frequency_reg[8]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[7]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[7]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[7]_i_3_n_0 ,\actual_update_frequency[7]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[7]_i_10 
       (.CI(\actual_update_frequency_reg[7]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[7]_i_10_n_0 ,\actual_update_frequency_reg[7]_i_10_n_1 ,\actual_update_frequency_reg[7]_i_10_n_2 ,\actual_update_frequency_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[8]_i_10_n_5 ,\actual_update_frequency_reg[8]_i_10_n_6 ,\actual_update_frequency_reg[8]_i_10_n_7 ,\actual_update_frequency_reg[8]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[7]_i_10_n_4 ,\actual_update_frequency_reg[7]_i_10_n_5 ,\actual_update_frequency_reg[7]_i_10_n_6 ,\actual_update_frequency_reg[7]_i_10_n_7 }),
        .S({\actual_update_frequency[7]_i_16_n_0 ,\actual_update_frequency[7]_i_17_n_0 ,\actual_update_frequency[7]_i_18_n_0 ,\actual_update_frequency[7]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[7]_i_15 
       (.CI(\actual_update_frequency_reg[7]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[7]_i_15_n_0 ,\actual_update_frequency_reg[7]_i_15_n_1 ,\actual_update_frequency_reg[7]_i_15_n_2 ,\actual_update_frequency_reg[7]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[8]_i_15_n_5 ,\actual_update_frequency_reg[8]_i_15_n_6 ,\actual_update_frequency_reg[8]_i_15_n_7 ,\actual_update_frequency_reg[8]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[7]_i_15_n_4 ,\actual_update_frequency_reg[7]_i_15_n_5 ,\actual_update_frequency_reg[7]_i_15_n_6 ,\actual_update_frequency_reg[7]_i_15_n_7 }),
        .S({\actual_update_frequency[7]_i_21_n_0 ,\actual_update_frequency[7]_i_22_n_0 ,\actual_update_frequency[7]_i_23_n_0 ,\actual_update_frequency[7]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[7]_i_2 
       (.CI(\actual_update_frequency_reg[7]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[7]_i_2_n_0 ,\actual_update_frequency_reg[7]_i_2_n_1 ,\actual_update_frequency_reg[7]_i_2_n_2 ,\actual_update_frequency_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[8]_i_2_n_5 ,\actual_update_frequency_reg[8]_i_2_n_6 ,\actual_update_frequency_reg[8]_i_2_n_7 ,\actual_update_frequency_reg[8]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[7]_i_2_n_4 ,\actual_update_frequency_reg[7]_i_2_n_5 ,\actual_update_frequency_reg[7]_i_2_n_6 ,\actual_update_frequency_reg[7]_i_2_n_7 }),
        .S({\actual_update_frequency[7]_i_6_n_0 ,\actual_update_frequency[7]_i_7_n_0 ,\actual_update_frequency[7]_i_8_n_0 ,\actual_update_frequency[7]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[7]_i_20 
       (.CI(\actual_update_frequency_reg[7]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[7]_i_20_n_0 ,\actual_update_frequency_reg[7]_i_20_n_1 ,\actual_update_frequency_reg[7]_i_20_n_2 ,\actual_update_frequency_reg[7]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[8]_i_20_n_5 ,\actual_update_frequency_reg[8]_i_20_n_6 ,\actual_update_frequency_reg[8]_i_20_n_7 ,\actual_update_frequency_reg[8]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[7]_i_20_n_4 ,\actual_update_frequency_reg[7]_i_20_n_5 ,\actual_update_frequency_reg[7]_i_20_n_6 ,\actual_update_frequency_reg[7]_i_20_n_7 }),
        .S({\actual_update_frequency[7]_i_26_n_0 ,\actual_update_frequency[7]_i_27_n_0 ,\actual_update_frequency[7]_i_28_n_0 ,\actual_update_frequency[7]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[7]_i_25 
       (.CI(\actual_update_frequency_reg[7]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[7]_i_25_n_0 ,\actual_update_frequency_reg[7]_i_25_n_1 ,\actual_update_frequency_reg[7]_i_25_n_2 ,\actual_update_frequency_reg[7]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[8]_i_25_n_5 ,\actual_update_frequency_reg[8]_i_25_n_6 ,\actual_update_frequency_reg[8]_i_25_n_7 ,\actual_update_frequency_reg[8]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[7]_i_25_n_4 ,\actual_update_frequency_reg[7]_i_25_n_5 ,\actual_update_frequency_reg[7]_i_25_n_6 ,\actual_update_frequency_reg[7]_i_25_n_7 }),
        .S({\actual_update_frequency[7]_i_31_n_0 ,\actual_update_frequency[7]_i_32_n_0 ,\actual_update_frequency[7]_i_33_n_0 ,\actual_update_frequency[7]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[7]_i_30 
       (.CI(\actual_update_frequency_reg[7]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[7]_i_30_n_0 ,\actual_update_frequency_reg[7]_i_30_n_1 ,\actual_update_frequency_reg[7]_i_30_n_2 ,\actual_update_frequency_reg[7]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[8]_i_30_n_5 ,\actual_update_frequency_reg[8]_i_30_n_6 ,\actual_update_frequency_reg[8]_i_30_n_7 ,\actual_update_frequency_reg[8]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[7]_i_30_n_4 ,\actual_update_frequency_reg[7]_i_30_n_5 ,\actual_update_frequency_reg[7]_i_30_n_6 ,\actual_update_frequency_reg[7]_i_30_n_7 }),
        .S({\actual_update_frequency[7]_i_36_n_0 ,\actual_update_frequency[7]_i_37_n_0 ,\actual_update_frequency[7]_i_38_n_0 ,\actual_update_frequency[7]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[7]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[7]_i_35_n_0 ,\actual_update_frequency_reg[7]_i_35_n_1 ,\actual_update_frequency_reg[7]_i_35_n_2 ,\actual_update_frequency_reg[7]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[8]_i_35_n_5 ,\actual_update_frequency_reg[8]_i_35_n_6 ,1'b1,1'b0}),
        .O({\actual_update_frequency_reg[7]_i_35_n_4 ,\actual_update_frequency_reg[7]_i_35_n_5 ,\actual_update_frequency_reg[7]_i_35_n_6 ,\NLW_actual_update_frequency_reg[7]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[7]_i_40_n_0 ,\actual_update_frequency[7]_i_41_n_0 ,\actual_update_frequency[7]_i_42_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[7]_i_5 
       (.CI(\actual_update_frequency_reg[7]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[7]_i_5_n_0 ,\actual_update_frequency_reg[7]_i_5_n_1 ,\actual_update_frequency_reg[7]_i_5_n_2 ,\actual_update_frequency_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[8]_i_5_n_5 ,\actual_update_frequency_reg[8]_i_5_n_6 ,\actual_update_frequency_reg[8]_i_5_n_7 ,\actual_update_frequency_reg[8]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[7]_i_5_n_4 ,\actual_update_frequency_reg[7]_i_5_n_5 ,\actual_update_frequency_reg[7]_i_5_n_6 ,\actual_update_frequency_reg[7]_i_5_n_7 }),
        .S({\actual_update_frequency[7]_i_11_n_0 ,\actual_update_frequency[7]_i_12_n_0 ,\actual_update_frequency[7]_i_13_n_0 ,\actual_update_frequency[7]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[8] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[8]_i_1_n_2 ),
        .Q(actual_update_frequency[8]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[8]_i_1 
       (.CI(\actual_update_frequency_reg[8]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[8]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[8]_i_1_n_2 ,\actual_update_frequency_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[9]_i_1_n_2 ,\actual_update_frequency_reg[9]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[8]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[8]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[8]_i_3_n_0 ,\actual_update_frequency[8]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[8]_i_10 
       (.CI(\actual_update_frequency_reg[8]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[8]_i_10_n_0 ,\actual_update_frequency_reg[8]_i_10_n_1 ,\actual_update_frequency_reg[8]_i_10_n_2 ,\actual_update_frequency_reg[8]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[9]_i_10_n_5 ,\actual_update_frequency_reg[9]_i_10_n_6 ,\actual_update_frequency_reg[9]_i_10_n_7 ,\actual_update_frequency_reg[9]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[8]_i_10_n_4 ,\actual_update_frequency_reg[8]_i_10_n_5 ,\actual_update_frequency_reg[8]_i_10_n_6 ,\actual_update_frequency_reg[8]_i_10_n_7 }),
        .S({\actual_update_frequency[8]_i_16_n_0 ,\actual_update_frequency[8]_i_17_n_0 ,\actual_update_frequency[8]_i_18_n_0 ,\actual_update_frequency[8]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[8]_i_15 
       (.CI(\actual_update_frequency_reg[8]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[8]_i_15_n_0 ,\actual_update_frequency_reg[8]_i_15_n_1 ,\actual_update_frequency_reg[8]_i_15_n_2 ,\actual_update_frequency_reg[8]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[9]_i_15_n_5 ,\actual_update_frequency_reg[9]_i_15_n_6 ,\actual_update_frequency_reg[9]_i_15_n_7 ,\actual_update_frequency_reg[9]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[8]_i_15_n_4 ,\actual_update_frequency_reg[8]_i_15_n_5 ,\actual_update_frequency_reg[8]_i_15_n_6 ,\actual_update_frequency_reg[8]_i_15_n_7 }),
        .S({\actual_update_frequency[8]_i_21_n_0 ,\actual_update_frequency[8]_i_22_n_0 ,\actual_update_frequency[8]_i_23_n_0 ,\actual_update_frequency[8]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[8]_i_2 
       (.CI(\actual_update_frequency_reg[8]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[8]_i_2_n_0 ,\actual_update_frequency_reg[8]_i_2_n_1 ,\actual_update_frequency_reg[8]_i_2_n_2 ,\actual_update_frequency_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[9]_i_2_n_5 ,\actual_update_frequency_reg[9]_i_2_n_6 ,\actual_update_frequency_reg[9]_i_2_n_7 ,\actual_update_frequency_reg[9]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[8]_i_2_n_4 ,\actual_update_frequency_reg[8]_i_2_n_5 ,\actual_update_frequency_reg[8]_i_2_n_6 ,\actual_update_frequency_reg[8]_i_2_n_7 }),
        .S({\actual_update_frequency[8]_i_6_n_0 ,\actual_update_frequency[8]_i_7_n_0 ,\actual_update_frequency[8]_i_8_n_0 ,\actual_update_frequency[8]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[8]_i_20 
       (.CI(\actual_update_frequency_reg[8]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[8]_i_20_n_0 ,\actual_update_frequency_reg[8]_i_20_n_1 ,\actual_update_frequency_reg[8]_i_20_n_2 ,\actual_update_frequency_reg[8]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[9]_i_20_n_5 ,\actual_update_frequency_reg[9]_i_20_n_6 ,\actual_update_frequency_reg[9]_i_20_n_7 ,\actual_update_frequency_reg[9]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[8]_i_20_n_4 ,\actual_update_frequency_reg[8]_i_20_n_5 ,\actual_update_frequency_reg[8]_i_20_n_6 ,\actual_update_frequency_reg[8]_i_20_n_7 }),
        .S({\actual_update_frequency[8]_i_26_n_0 ,\actual_update_frequency[8]_i_27_n_0 ,\actual_update_frequency[8]_i_28_n_0 ,\actual_update_frequency[8]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[8]_i_25 
       (.CI(\actual_update_frequency_reg[8]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[8]_i_25_n_0 ,\actual_update_frequency_reg[8]_i_25_n_1 ,\actual_update_frequency_reg[8]_i_25_n_2 ,\actual_update_frequency_reg[8]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[9]_i_25_n_5 ,\actual_update_frequency_reg[9]_i_25_n_6 ,\actual_update_frequency_reg[9]_i_25_n_7 ,\actual_update_frequency_reg[9]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[8]_i_25_n_4 ,\actual_update_frequency_reg[8]_i_25_n_5 ,\actual_update_frequency_reg[8]_i_25_n_6 ,\actual_update_frequency_reg[8]_i_25_n_7 }),
        .S({\actual_update_frequency[8]_i_31_n_0 ,\actual_update_frequency[8]_i_32_n_0 ,\actual_update_frequency[8]_i_33_n_0 ,\actual_update_frequency[8]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[8]_i_30 
       (.CI(\actual_update_frequency_reg[8]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[8]_i_30_n_0 ,\actual_update_frequency_reg[8]_i_30_n_1 ,\actual_update_frequency_reg[8]_i_30_n_2 ,\actual_update_frequency_reg[8]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[9]_i_30_n_5 ,\actual_update_frequency_reg[9]_i_30_n_6 ,\actual_update_frequency_reg[9]_i_30_n_7 ,\actual_update_frequency_reg[9]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[8]_i_30_n_4 ,\actual_update_frequency_reg[8]_i_30_n_5 ,\actual_update_frequency_reg[8]_i_30_n_6 ,\actual_update_frequency_reg[8]_i_30_n_7 }),
        .S({\actual_update_frequency[8]_i_36_n_0 ,\actual_update_frequency[8]_i_37_n_0 ,\actual_update_frequency[8]_i_38_n_0 ,\actual_update_frequency[8]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[8]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[8]_i_35_n_0 ,\actual_update_frequency_reg[8]_i_35_n_1 ,\actual_update_frequency_reg[8]_i_35_n_2 ,\actual_update_frequency_reg[8]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[9]_i_35_n_5 ,\actual_update_frequency_reg[9]_i_35_n_6 ,\actual_update_frequency[8]_i_40_n_0 ,1'b0}),
        .O({\actual_update_frequency_reg[8]_i_35_n_4 ,\actual_update_frequency_reg[8]_i_35_n_5 ,\actual_update_frequency_reg[8]_i_35_n_6 ,\NLW_actual_update_frequency_reg[8]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[8]_i_41_n_0 ,\actual_update_frequency[8]_i_42_n_0 ,\actual_update_frequency[8]_i_43_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[8]_i_5 
       (.CI(\actual_update_frequency_reg[8]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[8]_i_5_n_0 ,\actual_update_frequency_reg[8]_i_5_n_1 ,\actual_update_frequency_reg[8]_i_5_n_2 ,\actual_update_frequency_reg[8]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[9]_i_5_n_5 ,\actual_update_frequency_reg[9]_i_5_n_6 ,\actual_update_frequency_reg[9]_i_5_n_7 ,\actual_update_frequency_reg[9]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[8]_i_5_n_4 ,\actual_update_frequency_reg[8]_i_5_n_5 ,\actual_update_frequency_reg[8]_i_5_n_6 ,\actual_update_frequency_reg[8]_i_5_n_7 }),
        .S({\actual_update_frequency[8]_i_11_n_0 ,\actual_update_frequency[8]_i_12_n_0 ,\actual_update_frequency[8]_i_13_n_0 ,\actual_update_frequency[8]_i_14_n_0 }));
  FDRE \actual_update_frequency_reg[9] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_11),
        .D(\actual_update_frequency_reg[9]_i_1_n_2 ),
        .Q(actual_update_frequency[9]),
        .R(1'b0));
  CARRY4 \actual_update_frequency_reg[9]_i_1 
       (.CI(\actual_update_frequency_reg[9]_i_2_n_0 ),
        .CO({\NLW_actual_update_frequency_reg[9]_i_1_CO_UNCONNECTED [3:2],\actual_update_frequency_reg[9]_i_1_n_2 ,\actual_update_frequency_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\actual_update_frequency_reg[10]_i_1_n_2 ,\actual_update_frequency_reg[10]_i_2_n_4 }),
        .O({\NLW_actual_update_frequency_reg[9]_i_1_O_UNCONNECTED [3:1],\actual_update_frequency_reg[9]_i_1_n_7 }),
        .S({1'b0,1'b0,\actual_update_frequency[9]_i_3_n_0 ,\actual_update_frequency[9]_i_4_n_0 }));
  CARRY4 \actual_update_frequency_reg[9]_i_10 
       (.CI(\actual_update_frequency_reg[9]_i_15_n_0 ),
        .CO({\actual_update_frequency_reg[9]_i_10_n_0 ,\actual_update_frequency_reg[9]_i_10_n_1 ,\actual_update_frequency_reg[9]_i_10_n_2 ,\actual_update_frequency_reg[9]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[10]_i_10_n_5 ,\actual_update_frequency_reg[10]_i_10_n_6 ,\actual_update_frequency_reg[10]_i_10_n_7 ,\actual_update_frequency_reg[10]_i_15_n_4 }),
        .O({\actual_update_frequency_reg[9]_i_10_n_4 ,\actual_update_frequency_reg[9]_i_10_n_5 ,\actual_update_frequency_reg[9]_i_10_n_6 ,\actual_update_frequency_reg[9]_i_10_n_7 }),
        .S({\actual_update_frequency[9]_i_16_n_0 ,\actual_update_frequency[9]_i_17_n_0 ,\actual_update_frequency[9]_i_18_n_0 ,\actual_update_frequency[9]_i_19_n_0 }));
  CARRY4 \actual_update_frequency_reg[9]_i_15 
       (.CI(\actual_update_frequency_reg[9]_i_20_n_0 ),
        .CO({\actual_update_frequency_reg[9]_i_15_n_0 ,\actual_update_frequency_reg[9]_i_15_n_1 ,\actual_update_frequency_reg[9]_i_15_n_2 ,\actual_update_frequency_reg[9]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[10]_i_15_n_5 ,\actual_update_frequency_reg[10]_i_15_n_6 ,\actual_update_frequency_reg[10]_i_15_n_7 ,\actual_update_frequency_reg[10]_i_20_n_4 }),
        .O({\actual_update_frequency_reg[9]_i_15_n_4 ,\actual_update_frequency_reg[9]_i_15_n_5 ,\actual_update_frequency_reg[9]_i_15_n_6 ,\actual_update_frequency_reg[9]_i_15_n_7 }),
        .S({\actual_update_frequency[9]_i_21_n_0 ,\actual_update_frequency[9]_i_22_n_0 ,\actual_update_frequency[9]_i_23_n_0 ,\actual_update_frequency[9]_i_24_n_0 }));
  CARRY4 \actual_update_frequency_reg[9]_i_2 
       (.CI(\actual_update_frequency_reg[9]_i_5_n_0 ),
        .CO({\actual_update_frequency_reg[9]_i_2_n_0 ,\actual_update_frequency_reg[9]_i_2_n_1 ,\actual_update_frequency_reg[9]_i_2_n_2 ,\actual_update_frequency_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[10]_i_2_n_5 ,\actual_update_frequency_reg[10]_i_2_n_6 ,\actual_update_frequency_reg[10]_i_2_n_7 ,\actual_update_frequency_reg[10]_i_5_n_4 }),
        .O({\actual_update_frequency_reg[9]_i_2_n_4 ,\actual_update_frequency_reg[9]_i_2_n_5 ,\actual_update_frequency_reg[9]_i_2_n_6 ,\actual_update_frequency_reg[9]_i_2_n_7 }),
        .S({\actual_update_frequency[9]_i_6_n_0 ,\actual_update_frequency[9]_i_7_n_0 ,\actual_update_frequency[9]_i_8_n_0 ,\actual_update_frequency[9]_i_9_n_0 }));
  CARRY4 \actual_update_frequency_reg[9]_i_20 
       (.CI(\actual_update_frequency_reg[9]_i_25_n_0 ),
        .CO({\actual_update_frequency_reg[9]_i_20_n_0 ,\actual_update_frequency_reg[9]_i_20_n_1 ,\actual_update_frequency_reg[9]_i_20_n_2 ,\actual_update_frequency_reg[9]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[10]_i_20_n_5 ,\actual_update_frequency_reg[10]_i_20_n_6 ,\actual_update_frequency_reg[10]_i_20_n_7 ,\actual_update_frequency_reg[10]_i_25_n_4 }),
        .O({\actual_update_frequency_reg[9]_i_20_n_4 ,\actual_update_frequency_reg[9]_i_20_n_5 ,\actual_update_frequency_reg[9]_i_20_n_6 ,\actual_update_frequency_reg[9]_i_20_n_7 }),
        .S({\actual_update_frequency[9]_i_26_n_0 ,\actual_update_frequency[9]_i_27_n_0 ,\actual_update_frequency[9]_i_28_n_0 ,\actual_update_frequency[9]_i_29_n_0 }));
  CARRY4 \actual_update_frequency_reg[9]_i_25 
       (.CI(\actual_update_frequency_reg[9]_i_30_n_0 ),
        .CO({\actual_update_frequency_reg[9]_i_25_n_0 ,\actual_update_frequency_reg[9]_i_25_n_1 ,\actual_update_frequency_reg[9]_i_25_n_2 ,\actual_update_frequency_reg[9]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[10]_i_25_n_5 ,\actual_update_frequency_reg[10]_i_25_n_6 ,\actual_update_frequency_reg[10]_i_25_n_7 ,\actual_update_frequency_reg[10]_i_30_n_4 }),
        .O({\actual_update_frequency_reg[9]_i_25_n_4 ,\actual_update_frequency_reg[9]_i_25_n_5 ,\actual_update_frequency_reg[9]_i_25_n_6 ,\actual_update_frequency_reg[9]_i_25_n_7 }),
        .S({\actual_update_frequency[9]_i_31_n_0 ,\actual_update_frequency[9]_i_32_n_0 ,\actual_update_frequency[9]_i_33_n_0 ,\actual_update_frequency[9]_i_34_n_0 }));
  CARRY4 \actual_update_frequency_reg[9]_i_30 
       (.CI(\actual_update_frequency_reg[9]_i_35_n_0 ),
        .CO({\actual_update_frequency_reg[9]_i_30_n_0 ,\actual_update_frequency_reg[9]_i_30_n_1 ,\actual_update_frequency_reg[9]_i_30_n_2 ,\actual_update_frequency_reg[9]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[10]_i_30_n_5 ,\actual_update_frequency_reg[10]_i_30_n_6 ,\actual_update_frequency_reg[10]_i_30_n_7 ,\actual_update_frequency_reg[10]_i_35_n_4 }),
        .O({\actual_update_frequency_reg[9]_i_30_n_4 ,\actual_update_frequency_reg[9]_i_30_n_5 ,\actual_update_frequency_reg[9]_i_30_n_6 ,\actual_update_frequency_reg[9]_i_30_n_7 }),
        .S({\actual_update_frequency[9]_i_36_n_0 ,\actual_update_frequency[9]_i_37_n_0 ,\actual_update_frequency[9]_i_38_n_0 ,\actual_update_frequency[9]_i_39_n_0 }));
  CARRY4 \actual_update_frequency_reg[9]_i_35 
       (.CI(1'b0),
        .CO({\actual_update_frequency_reg[9]_i_35_n_0 ,\actual_update_frequency_reg[9]_i_35_n_1 ,\actual_update_frequency_reg[9]_i_35_n_2 ,\actual_update_frequency_reg[9]_i_35_n_3 }),
        .CYINIT(\actual_update_frequency_reg[10]_i_1_n_2 ),
        .DI({\actual_update_frequency_reg[10]_i_35_n_5 ,\actual_update_frequency_reg[10]_i_35_n_6 ,\actual_update_frequency[9]_i_40_n_0 ,1'b0}),
        .O({\actual_update_frequency_reg[9]_i_35_n_4 ,\actual_update_frequency_reg[9]_i_35_n_5 ,\actual_update_frequency_reg[9]_i_35_n_6 ,\NLW_actual_update_frequency_reg[9]_i_35_O_UNCONNECTED [0]}),
        .S({\actual_update_frequency[9]_i_41_n_0 ,\actual_update_frequency[9]_i_42_n_0 ,\actual_update_frequency[9]_i_43_n_0 ,1'b1}));
  CARRY4 \actual_update_frequency_reg[9]_i_5 
       (.CI(\actual_update_frequency_reg[9]_i_10_n_0 ),
        .CO({\actual_update_frequency_reg[9]_i_5_n_0 ,\actual_update_frequency_reg[9]_i_5_n_1 ,\actual_update_frequency_reg[9]_i_5_n_2 ,\actual_update_frequency_reg[9]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\actual_update_frequency_reg[10]_i_5_n_5 ,\actual_update_frequency_reg[10]_i_5_n_6 ,\actual_update_frequency_reg[10]_i_5_n_7 ,\actual_update_frequency_reg[10]_i_10_n_4 }),
        .O({\actual_update_frequency_reg[9]_i_5_n_4 ,\actual_update_frequency_reg[9]_i_5_n_5 ,\actual_update_frequency_reg[9]_i_5_n_6 ,\actual_update_frequency_reg[9]_i_5_n_7 }),
        .S({\actual_update_frequency[9]_i_11_n_0 ,\actual_update_frequency[9]_i_12_n_0 ,\actual_update_frequency[9]_i_13_n_0 ,\actual_update_frequency[9]_i_14_n_0 }));
  FDSE aw_en_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(aw_en_reg_1),
        .Q(aw_en_reg_0),
        .S(clear));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(myocontrol_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(clear));
  FDRE \axi_awaddr_reg[10] 
       (.C(myocontrol_aclk),
        .CE(axi_awready0),
        .D(myocontrol_awaddr[8]),
        .Q(axi_awaddr[10]),
        .R(clear));
  FDRE \axi_awaddr_reg[2] 
       (.C(myocontrol_aclk),
        .CE(axi_awready0),
        .D(myocontrol_awaddr[0]),
        .Q(axi_awaddr[2]),
        .R(clear));
  FDRE \axi_awaddr_reg[3] 
       (.C(myocontrol_aclk),
        .CE(axi_awready0),
        .D(myocontrol_awaddr[1]),
        .Q(axi_awaddr[3]),
        .R(clear));
  FDRE \axi_awaddr_reg[4] 
       (.C(myocontrol_aclk),
        .CE(axi_awready0),
        .D(myocontrol_awaddr[2]),
        .Q(axi_awaddr[4]),
        .R(clear));
  FDRE \axi_awaddr_reg[5] 
       (.C(myocontrol_aclk),
        .CE(axi_awready0),
        .D(myocontrol_awaddr[3]),
        .Q(axi_awaddr[5]),
        .R(clear));
  FDRE \axi_awaddr_reg[6] 
       (.C(myocontrol_aclk),
        .CE(axi_awready0),
        .D(myocontrol_awaddr[4]),
        .Q(axi_awaddr[6]),
        .R(clear));
  FDRE \axi_awaddr_reg[7] 
       (.C(myocontrol_aclk),
        .CE(axi_awready0),
        .D(myocontrol_awaddr[5]),
        .Q(axi_awaddr[7]),
        .R(clear));
  FDRE \axi_awaddr_reg[8] 
       (.C(myocontrol_aclk),
        .CE(axi_awready0),
        .D(myocontrol_awaddr[6]),
        .Q(axi_awaddr[8]),
        .R(clear));
  FDRE \axi_awaddr_reg[9] 
       (.C(myocontrol_aclk),
        .CE(axi_awready0),
        .D(myocontrol_awaddr[7]),
        .Q(axi_awaddr[9]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(myocontrol_aresetn),
        .O(clear));
  LUT4 #(
    .INIT(16'h0800)) 
    axi_awready_i_2
       (.I0(myocontrol_awvalid),
        .I1(myocontrol_wvalid),
        .I2(axi_awready_reg_0),
        .I3(aw_en_reg_0),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(clear));
  FDRE axi_bvalid_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(axi_bvalid_reg_0),
        .Q(myocontrol_bvalid),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h000000AC)) 
    \axi_rdata[0]_i_10 
       (.I0(p_32_in),
        .I1(data8[0]),
        .I2(axi_awaddr[6]),
        .I3(axi_awaddr[7]),
        .I4(axi_awaddr[8]),
        .O(\axi_rdata[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[0]_i_12 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [0]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [0]),
        .O(\axi_rdata[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[0]_i_13 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][0] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][0] ),
        .O(\axi_rdata[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[0]_i_14 
       (.I0(\Ki_reg_n_0_[1][0] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Ki_reg_n_0_[0][0] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[0]_i_26_n_0 ),
        .O(data1[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[0]_i_15 
       (.I0(\sp_reg_n_0_[1][0] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\sp_reg_n_0_[0][0] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[0]_i_27_n_0 ),
        .O(data3[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[0]_i_16 
       (.I0(\Kp_reg_n_0_[1][0] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kp_reg_n_0_[0][0] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[0]_i_28_n_0 ),
        .O(data0[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[0]_i_17 
       (.I0(\Kd_reg_n_0_[1][0] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kd_reg_n_0_[0][0] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[0]_i_29_n_0 ),
        .O(data2[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[0]_i_18 
       (.I0(\outputNegMax_reg_n_0_[1][0] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\outputNegMax_reg_n_0_[0][0] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[0]_i_30_n_0 ),
        .O(data5));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[0]_i_19 
       (.I0(\IntegralNegMax_reg_n_0_[1][0] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\IntegralNegMax_reg_n_0_[0][0] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[0]_i_31_n_0 ),
        .O(data7));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[0]_i_2 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[0]_i_5_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][0] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][0] ),
        .O(\axi_rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[0]_i_20 
       (.I0(\outputPosMax_reg_n_0_[1][0] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\outputPosMax_reg_n_0_[0][0] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[0]_i_32_n_0 ),
        .O(data4));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[0]_i_21 
       (.I0(\IntegralPosMax_reg_n_0_[1][0] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\IntegralPosMax_reg_n_0_[0][0] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[0]_i_33_n_0 ),
        .O(data6));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[0]_i_22 
       (.I0(\control_mode_reg_n_0_[1][0] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\control_mode_reg_n_0_[0][0] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[0]_i_34_n_0 ),
        .O(p_32_in));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[0]_i_23 
       (.I0(\deadBand_reg_n_0_[1][0] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\deadBand_reg_n_0_[0][0] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[0]_i_35_n_0 ),
        .O(data8[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[0]_i_24 
       (.I0(\displacements_reg_n_0_[1][0] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\displacements_reg_n_0_[0][0] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[0]_i_36_n_0 ),
        .O(data13[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[0]_i_26 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][0] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][0] ),
        .O(\axi_rdata[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[0]_i_27 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][0] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][0] ),
        .O(\axi_rdata[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[0]_i_28 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][0] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][0] ),
        .O(\axi_rdata[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[0]_i_29 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][0] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][0] ),
        .O(\axi_rdata[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h330030BB000030BB)) 
    \axi_rdata[0]_i_3 
       (.I0(data20),
        .I1(\axi_rdata[3]_i_10_n_0 ),
        .I2(\myo_brick_reg_n_0_[0] ),
        .I3(axi_awaddr[7]),
        .I4(axi_awaddr[6]),
        .I5(data19),
        .O(\axi_rdata[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[0]_i_30 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][0] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][0] ),
        .O(\axi_rdata[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[0]_i_31 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][0] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][0] ),
        .O(\axi_rdata[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[0]_i_32 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][0] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][0] ),
        .O(\axi_rdata[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[0]_i_33 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][0] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][0] ),
        .O(\axi_rdata[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[0]_i_34 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\control_mode_reg_n_0_[2][0] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\control_mode_reg_n_0_[3][0] ),
        .O(\axi_rdata[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[0]_i_35 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][0] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][0] ),
        .O(\axi_rdata[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[0]_i_36 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\displacements_reg_n_0_[2][0] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\displacements_reg_n_0_[3][0] ),
        .O(\axi_rdata[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[0]_i_5 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][0] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][0] ),
        .O(\axi_rdata[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[0]_i_6 
       (.I0(\myo_brick_encoder_multiplier_reg[1]_5 [0]),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\myo_brick_encoder_multiplier_reg[0]_4 [0]),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[0]_i_12_n_0 ),
        .O(data20));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[0]_i_7 
       (.I0(\myo_brick_gear_box_ratio_reg_n_0_[1][0] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\myo_brick_gear_box_ratio_reg_n_0_[0][0] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[0]_i_13_n_0 ),
        .O(data19));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[0]_i_8 
       (.I0(data1[0]),
        .I1(data3[0]),
        .I2(data0[0]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(data2[0]),
        .O(\axi_rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[0]_i_9 
       (.I0(data5),
        .I1(data7),
        .I2(data4),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(data6),
        .O(\axi_rdata[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[10]_i_10 
       (.I0(\axi_rdata[10]_i_24_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][10] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][10] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[10]_i_11 
       (.I0(\axi_rdata[10]_i_25_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][10] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][10] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[10]_i_12 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[10]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][10] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][10] ),
        .O(\axi_rdata[10]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[10]_i_13 
       (.I0(\displacements_reg_n_0_[1][10] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\displacements_reg_n_0_[0][10] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[10]_i_27_n_0 ),
        .O(data13[10]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[10]_i_14 
       (.I0(\currents_reg_n_0_[1][10] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\currents_reg_n_0_[0][10] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[10]_i_28_n_0 ),
        .O(data12[10]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[10]_i_16 
       (.I0(\axi_rdata[10]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\deadBand_reg_n_0_[0][10] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\deadBand_reg_n_0_[1][10] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[10]_i_17 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[10]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][10] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][10] ),
        .O(\axi_rdata[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[10]_i_18 
       (.I0(\axi_rdata[10]_i_32_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\velocitys_reg_n_0_[0][10] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\velocitys_reg_n_0_[1][10] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[10]_i_19 
       (.I0(data1[10]),
        .I1(data3[10]),
        .I2(data0[10]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(data2[10]),
        .O(\axi_rdata[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[10]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[10]_i_6_n_0 ),
        .I3(\axi_rdata[10]_i_7_n_0 ),
        .I4(\axi_rdata[10]_i_8_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[10]_i_20 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [10]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [10]),
        .O(\axi_rdata[10]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[10]_i_21 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][10] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][10] ),
        .O(\axi_rdata[10]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[10]_i_22 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][10] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][10] ),
        .O(\axi_rdata[10]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[10]_i_23 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][10] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][10] ),
        .O(\axi_rdata[10]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[10]_i_24 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][10] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][10] ),
        .O(\axi_rdata[10]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[10]_i_25 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][10] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][10] ),
        .O(\axi_rdata[10]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[10]_i_26 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][10] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][10] ),
        .O(\axi_rdata[10]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[10]_i_27 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\displacements_reg_n_0_[2][10] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\displacements_reg_n_0_[3][10] ),
        .O(\axi_rdata[10]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[10]_i_28 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\currents_reg_n_0_[2][10] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\currents_reg_n_0_[3][10] ),
        .O(\axi_rdata[10]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[10]_i_3 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[10]_i_9_n_0 ),
        .I3(\axi_rdata[10]_i_10_n_0 ),
        .I4(\axi_rdata[10]_i_11_n_0 ),
        .I5(\axi_rdata[10]_i_12_n_0 ),
        .O(\axi_rdata[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[10]_i_30 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][10] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][10] ),
        .O(\axi_rdata[10]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[10]_i_31 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][10] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][10] ),
        .O(\axi_rdata[10]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[10]_i_32 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\velocitys_reg_n_0_[2][10] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\velocitys_reg_n_0_[3][10] ),
        .O(\axi_rdata[10]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[10]_i_33 
       (.I0(\Ki_reg_n_0_[1][10] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Ki_reg_n_0_[0][10] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[10]_i_37_n_0 ),
        .O(data1[10]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[10]_i_34 
       (.I0(\sp_reg_n_0_[1][10] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\sp_reg_n_0_[0][10] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[10]_i_38_n_0 ),
        .O(data3[10]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[10]_i_35 
       (.I0(\Kp_reg_n_0_[1][10] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kp_reg_n_0_[0][10] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[10]_i_39_n_0 ),
        .O(data0[10]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[10]_i_36 
       (.I0(\Kd_reg_n_0_[1][10] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kd_reg_n_0_[0][10] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[10]_i_40_n_0 ),
        .O(data2[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[10]_i_37 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][10] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][10] ),
        .O(\axi_rdata[10]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[10]_i_38 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][10] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][10] ),
        .O(\axi_rdata[10]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[10]_i_39 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][10] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][10] ),
        .O(\axi_rdata[10]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[10]_i_40 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][10] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][10] ),
        .O(\axi_rdata[10]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00FE00FF00FE0000)) 
    \axi_rdata[10]_i_5 
       (.I0(\axi_rdata[10]_i_16_n_0 ),
        .I1(\axi_rdata[10]_i_17_n_0 ),
        .I2(\axi_rdata[10]_i_18_n_0 ),
        .I3(axi_awaddr[8]),
        .I4(axi_awaddr[9]),
        .I5(\axi_rdata[10]_i_19_n_0 ),
        .O(\axi_rdata[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[10]_i_6 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[10]_i_20_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [10]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [10]),
        .O(\axi_rdata[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[10]_i_7 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[10]_i_21_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][10] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][10] ),
        .O(\axi_rdata[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[10]_i_8 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[10]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][10] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][10] ),
        .O(\axi_rdata[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[10]_i_9 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[10]_i_23_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][10] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][10] ),
        .O(\axi_rdata[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[11]_i_10 
       (.I0(\axi_rdata[11]_i_24_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][11] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][11] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[11]_i_11 
       (.I0(\axi_rdata[11]_i_25_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][11] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][11] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[11]_i_12 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[11]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][11] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][11] ),
        .O(\axi_rdata[11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[11]_i_13 
       (.I0(\displacements_reg_n_0_[1][11] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\displacements_reg_n_0_[0][11] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[11]_i_27_n_0 ),
        .O(data13[11]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[11]_i_14 
       (.I0(\currents_reg_n_0_[1][11] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\currents_reg_n_0_[0][11] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[11]_i_28_n_0 ),
        .O(data12[11]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[11]_i_16 
       (.I0(\axi_rdata[11]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\deadBand_reg_n_0_[0][11] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\deadBand_reg_n_0_[1][11] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[11]_i_17 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[11]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][11] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][11] ),
        .O(\axi_rdata[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[11]_i_18 
       (.I0(\axi_rdata[11]_i_32_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\velocitys_reg_n_0_[0][11] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\velocitys_reg_n_0_[1][11] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[11]_i_19 
       (.I0(data1[11]),
        .I1(data3[11]),
        .I2(data0[11]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(data2[11]),
        .O(\axi_rdata[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[11]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[11]_i_6_n_0 ),
        .I3(\axi_rdata[11]_i_7_n_0 ),
        .I4(\axi_rdata[11]_i_8_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[11]_i_20 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [11]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [11]),
        .O(\axi_rdata[11]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[11]_i_21 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][11] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][11] ),
        .O(\axi_rdata[11]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[11]_i_22 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][11] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][11] ),
        .O(\axi_rdata[11]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[11]_i_23 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][11] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][11] ),
        .O(\axi_rdata[11]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[11]_i_24 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][11] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][11] ),
        .O(\axi_rdata[11]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[11]_i_25 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][11] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][11] ),
        .O(\axi_rdata[11]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[11]_i_26 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][11] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][11] ),
        .O(\axi_rdata[11]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[11]_i_27 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\displacements_reg_n_0_[2][11] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\displacements_reg_n_0_[3][11] ),
        .O(\axi_rdata[11]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[11]_i_28 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\currents_reg_n_0_[2][11] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\currents_reg_n_0_[3][11] ),
        .O(\axi_rdata[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[11]_i_3 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[11]_i_9_n_0 ),
        .I3(\axi_rdata[11]_i_10_n_0 ),
        .I4(\axi_rdata[11]_i_11_n_0 ),
        .I5(\axi_rdata[11]_i_12_n_0 ),
        .O(\axi_rdata[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[11]_i_30 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][11] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][11] ),
        .O(\axi_rdata[11]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[11]_i_31 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][11] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][11] ),
        .O(\axi_rdata[11]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[11]_i_32 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\velocitys_reg_n_0_[2][11] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\velocitys_reg_n_0_[3][11] ),
        .O(\axi_rdata[11]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[11]_i_33 
       (.I0(\Ki_reg_n_0_[1][11] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Ki_reg_n_0_[0][11] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[11]_i_37_n_0 ),
        .O(data1[11]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[11]_i_34 
       (.I0(\sp_reg_n_0_[1][11] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\sp_reg_n_0_[0][11] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[11]_i_38_n_0 ),
        .O(data3[11]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[11]_i_35 
       (.I0(\Kp_reg_n_0_[1][11] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kp_reg_n_0_[0][11] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[11]_i_39_n_0 ),
        .O(data0[11]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[11]_i_36 
       (.I0(\Kd_reg_n_0_[1][11] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kd_reg_n_0_[0][11] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[11]_i_40_n_0 ),
        .O(data2[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[11]_i_37 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][11] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][11] ),
        .O(\axi_rdata[11]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[11]_i_38 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][11] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][11] ),
        .O(\axi_rdata[11]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[11]_i_39 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][11] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][11] ),
        .O(\axi_rdata[11]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[11]_i_40 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][11] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][11] ),
        .O(\axi_rdata[11]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00FE00FF00FE0000)) 
    \axi_rdata[11]_i_5 
       (.I0(\axi_rdata[11]_i_16_n_0 ),
        .I1(\axi_rdata[11]_i_17_n_0 ),
        .I2(\axi_rdata[11]_i_18_n_0 ),
        .I3(axi_awaddr[8]),
        .I4(axi_awaddr[9]),
        .I5(\axi_rdata[11]_i_19_n_0 ),
        .O(\axi_rdata[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[11]_i_6 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[11]_i_20_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [11]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [11]),
        .O(\axi_rdata[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[11]_i_7 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[11]_i_21_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][11] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][11] ),
        .O(\axi_rdata[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[11]_i_8 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[11]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][11] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][11] ),
        .O(\axi_rdata[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[11]_i_9 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[11]_i_23_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][11] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][11] ),
        .O(\axi_rdata[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[12]_i_10 
       (.I0(\axi_rdata[12]_i_24_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][12] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][12] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[12]_i_11 
       (.I0(\axi_rdata[12]_i_25_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][12] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][12] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[12]_i_12 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[12]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][12] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][12] ),
        .O(\axi_rdata[12]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[12]_i_13 
       (.I0(\displacements_reg_n_0_[1][12] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\displacements_reg_n_0_[0][12] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[12]_i_27_n_0 ),
        .O(data13[12]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[12]_i_14 
       (.I0(\currents_reg_n_0_[1][12] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\currents_reg_n_0_[0][12] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[12]_i_28_n_0 ),
        .O(data12[12]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[12]_i_16 
       (.I0(\axi_rdata[12]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\deadBand_reg_n_0_[0][12] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\deadBand_reg_n_0_[1][12] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[12]_i_17 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[12]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][12] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][12] ),
        .O(\axi_rdata[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[12]_i_18 
       (.I0(\axi_rdata[12]_i_32_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\velocitys_reg_n_0_[0][12] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\velocitys_reg_n_0_[1][12] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[12]_i_19 
       (.I0(data1[12]),
        .I1(data3[12]),
        .I2(data0[12]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(data2[12]),
        .O(\axi_rdata[12]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[12]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[12]_i_6_n_0 ),
        .I3(\axi_rdata[12]_i_7_n_0 ),
        .I4(\axi_rdata[12]_i_8_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[12]_i_20 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [12]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [12]),
        .O(\axi_rdata[12]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[12]_i_21 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][12] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][12] ),
        .O(\axi_rdata[12]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[12]_i_22 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][12] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][12] ),
        .O(\axi_rdata[12]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[12]_i_23 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][12] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][12] ),
        .O(\axi_rdata[12]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[12]_i_24 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][12] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][12] ),
        .O(\axi_rdata[12]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[12]_i_25 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][12] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][12] ),
        .O(\axi_rdata[12]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[12]_i_26 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][12] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][12] ),
        .O(\axi_rdata[12]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[12]_i_27 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\displacements_reg_n_0_[2][12] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\displacements_reg_n_0_[3][12] ),
        .O(\axi_rdata[12]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[12]_i_28 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\currents_reg_n_0_[2][12] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\currents_reg_n_0_[3][12] ),
        .O(\axi_rdata[12]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[12]_i_3 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[12]_i_9_n_0 ),
        .I3(\axi_rdata[12]_i_10_n_0 ),
        .I4(\axi_rdata[12]_i_11_n_0 ),
        .I5(\axi_rdata[12]_i_12_n_0 ),
        .O(\axi_rdata[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[12]_i_30 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][12] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][12] ),
        .O(\axi_rdata[12]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[12]_i_31 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][12] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][12] ),
        .O(\axi_rdata[12]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[12]_i_32 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\velocitys_reg_n_0_[2][12] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\velocitys_reg_n_0_[3][12] ),
        .O(\axi_rdata[12]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[12]_i_33 
       (.I0(\Ki_reg_n_0_[1][12] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Ki_reg_n_0_[0][12] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[12]_i_37_n_0 ),
        .O(data1[12]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[12]_i_34 
       (.I0(\sp_reg_n_0_[1][12] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\sp_reg_n_0_[0][12] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[12]_i_38_n_0 ),
        .O(data3[12]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[12]_i_35 
       (.I0(\Kp_reg_n_0_[1][12] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kp_reg_n_0_[0][12] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[12]_i_39_n_0 ),
        .O(data0[12]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[12]_i_36 
       (.I0(\Kd_reg_n_0_[1][12] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kd_reg_n_0_[0][12] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[12]_i_40_n_0 ),
        .O(data2[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[12]_i_37 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][12] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][12] ),
        .O(\axi_rdata[12]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[12]_i_38 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][12] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][12] ),
        .O(\axi_rdata[12]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[12]_i_39 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][12] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][12] ),
        .O(\axi_rdata[12]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[12]_i_40 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][12] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][12] ),
        .O(\axi_rdata[12]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00FE00FF00FE0000)) 
    \axi_rdata[12]_i_5 
       (.I0(\axi_rdata[12]_i_16_n_0 ),
        .I1(\axi_rdata[12]_i_17_n_0 ),
        .I2(\axi_rdata[12]_i_18_n_0 ),
        .I3(axi_awaddr[8]),
        .I4(axi_awaddr[9]),
        .I5(\axi_rdata[12]_i_19_n_0 ),
        .O(\axi_rdata[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[12]_i_6 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[12]_i_20_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [12]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [12]),
        .O(\axi_rdata[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[12]_i_7 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[12]_i_21_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][12] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][12] ),
        .O(\axi_rdata[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[12]_i_8 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[12]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][12] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][12] ),
        .O(\axi_rdata[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[12]_i_9 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[12]_i_23_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][12] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][12] ),
        .O(\axi_rdata[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[13]_i_10 
       (.I0(\axi_rdata[13]_i_24_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][13] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][13] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[13]_i_11 
       (.I0(\axi_rdata[13]_i_25_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][13] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][13] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[13]_i_12 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[13]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][13] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][13] ),
        .O(\axi_rdata[13]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[13]_i_13 
       (.I0(\displacements_reg_n_0_[1][13] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\displacements_reg_n_0_[0][13] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[13]_i_27_n_0 ),
        .O(data13[13]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[13]_i_14 
       (.I0(\currents_reg_n_0_[1][13] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\currents_reg_n_0_[0][13] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[13]_i_28_n_0 ),
        .O(data12[13]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[13]_i_16 
       (.I0(\axi_rdata[13]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\deadBand_reg_n_0_[0][13] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\deadBand_reg_n_0_[1][13] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[13]_i_17 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[13]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][13] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][13] ),
        .O(\axi_rdata[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[13]_i_18 
       (.I0(\axi_rdata[13]_i_32_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\velocitys_reg_n_0_[0][13] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\velocitys_reg_n_0_[1][13] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[13]_i_19 
       (.I0(data1[13]),
        .I1(data3[13]),
        .I2(data0[13]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(data2[13]),
        .O(\axi_rdata[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[13]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[13]_i_6_n_0 ),
        .I3(\axi_rdata[13]_i_7_n_0 ),
        .I4(\axi_rdata[13]_i_8_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[13]_i_20 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [13]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [13]),
        .O(\axi_rdata[13]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[13]_i_21 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][13] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][13] ),
        .O(\axi_rdata[13]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[13]_i_22 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][13] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][13] ),
        .O(\axi_rdata[13]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[13]_i_23 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][13] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][13] ),
        .O(\axi_rdata[13]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[13]_i_24 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][13] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][13] ),
        .O(\axi_rdata[13]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[13]_i_25 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][13] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][13] ),
        .O(\axi_rdata[13]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[13]_i_26 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][13] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][13] ),
        .O(\axi_rdata[13]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[13]_i_27 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\displacements_reg_n_0_[2][13] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\displacements_reg_n_0_[3][13] ),
        .O(\axi_rdata[13]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[13]_i_28 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\currents_reg_n_0_[2][13] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\currents_reg_n_0_[3][13] ),
        .O(\axi_rdata[13]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[13]_i_3 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[13]_i_9_n_0 ),
        .I3(\axi_rdata[13]_i_10_n_0 ),
        .I4(\axi_rdata[13]_i_11_n_0 ),
        .I5(\axi_rdata[13]_i_12_n_0 ),
        .O(\axi_rdata[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[13]_i_30 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][13] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][13] ),
        .O(\axi_rdata[13]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[13]_i_31 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][13] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][13] ),
        .O(\axi_rdata[13]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[13]_i_32 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\velocitys_reg_n_0_[2][13] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\velocitys_reg_n_0_[3][13] ),
        .O(\axi_rdata[13]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[13]_i_33 
       (.I0(\Ki_reg_n_0_[1][13] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Ki_reg_n_0_[0][13] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[13]_i_39_n_0 ),
        .O(data1[13]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[13]_i_34 
       (.I0(\sp_reg_n_0_[1][13] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\sp_reg_n_0_[0][13] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[13]_i_40_n_0 ),
        .O(data3[13]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[13]_i_35 
       (.I0(\Kp_reg_n_0_[1][13] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kp_reg_n_0_[0][13] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[13]_i_41_n_0 ),
        .O(data0[13]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[13]_i_36 
       (.I0(\Kd_reg_n_0_[1][13] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kd_reg_n_0_[0][13] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[13]_i_42_n_0 ),
        .O(data2[13]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[13]_i_37 
       (.I0(axi_awaddr[3]),
        .I1(axi_awaddr[2]),
        .O(\axi_rdata[13]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_rdata[13]_i_38 
       (.I0(axi_awaddr[2]),
        .I1(axi_awaddr[3]),
        .O(\axi_rdata[13]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[13]_i_39 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][13] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][13] ),
        .O(\axi_rdata[13]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[13]_i_40 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][13] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][13] ),
        .O(\axi_rdata[13]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[13]_i_41 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][13] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][13] ),
        .O(\axi_rdata[13]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[13]_i_42 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][13] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][13] ),
        .O(\axi_rdata[13]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h00FE00FF00FE0000)) 
    \axi_rdata[13]_i_5 
       (.I0(\axi_rdata[13]_i_16_n_0 ),
        .I1(\axi_rdata[13]_i_17_n_0 ),
        .I2(\axi_rdata[13]_i_18_n_0 ),
        .I3(axi_awaddr[8]),
        .I4(axi_awaddr[9]),
        .I5(\axi_rdata[13]_i_19_n_0 ),
        .O(\axi_rdata[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[13]_i_6 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[13]_i_20_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [13]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [13]),
        .O(\axi_rdata[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[13]_i_7 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[13]_i_21_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][13] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][13] ),
        .O(\axi_rdata[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[13]_i_8 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[13]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][13] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][13] ),
        .O(\axi_rdata[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[13]_i_9 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[13]_i_23_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][13] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][13] ),
        .O(\axi_rdata[13]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[14]_i_10 
       (.I0(\currents_reg_n_0_[1][14] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\currents_reg_n_0_[0][14] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[14]_i_23_n_0 ),
        .O(data12[14]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[14]_i_12 
       (.I0(\axi_rdata[14]_i_25_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\deadBand_reg_n_0_[0][14] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\deadBand_reg_n_0_[1][14] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[14]_i_13 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[14]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][14] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][14] ),
        .O(\axi_rdata[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[14]_i_14 
       (.I0(\axi_rdata[14]_i_27_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\velocitys_reg_n_0_[0][14] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\velocitys_reg_n_0_[1][14] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[14]_i_15 
       (.I0(data1[14]),
        .I1(data3[14]),
        .I2(data0[14]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(data2[14]),
        .O(\axi_rdata[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[14]_i_16 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[14]_i_32_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][14] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][14] ),
        .O(\axi_rdata[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[14]_i_17 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[14]_i_33_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][14] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][14] ),
        .O(\axi_rdata[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[14]_i_18 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[14]_i_34_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [14]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [14]),
        .O(\axi_rdata[14]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[14]_i_19 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][14] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][14] ),
        .O(\axi_rdata[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[14]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[14]_i_6_n_0 ),
        .I3(\axi_rdata[14]_i_7_n_0 ),
        .I4(\axi_rdata[14]_i_8_n_0 ),
        .I5(\axi_rdata[14]_i_9_n_0 ),
        .O(\axi_rdata[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[14]_i_20 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][14] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][14] ),
        .O(\axi_rdata[14]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[14]_i_21 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][14] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][14] ),
        .O(\axi_rdata[14]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[14]_i_22 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][14] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][14] ),
        .O(\axi_rdata[14]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[14]_i_23 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\currents_reg_n_0_[2][14] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\currents_reg_n_0_[3][14] ),
        .O(\axi_rdata[14]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[14]_i_25 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][14] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][14] ),
        .O(\axi_rdata[14]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[14]_i_26 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][14] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][14] ),
        .O(\axi_rdata[14]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[14]_i_27 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\velocitys_reg_n_0_[2][14] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\velocitys_reg_n_0_[3][14] ),
        .O(\axi_rdata[14]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[14]_i_28 
       (.I0(\Ki_reg_n_0_[1][14] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Ki_reg_n_0_[0][14] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[14]_i_35_n_0 ),
        .O(data1[14]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[14]_i_29 
       (.I0(\sp_reg_n_0_[1][14] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\sp_reg_n_0_[0][14] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[14]_i_36_n_0 ),
        .O(data3[14]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[14]_i_30 
       (.I0(\Kp_reg_n_0_[1][14] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kp_reg_n_0_[0][14] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[14]_i_37_n_0 ),
        .O(data0[14]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[14]_i_31 
       (.I0(\Kd_reg_n_0_[1][14] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kd_reg_n_0_[0][14] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[14]_i_38_n_0 ),
        .O(data2[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[14]_i_32 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][14] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][14] ),
        .O(\axi_rdata[14]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[14]_i_33 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][14] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][14] ),
        .O(\axi_rdata[14]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[14]_i_34 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [14]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [14]),
        .O(\axi_rdata[14]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[14]_i_35 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][14] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][14] ),
        .O(\axi_rdata[14]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[14]_i_36 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][14] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][14] ),
        .O(\axi_rdata[14]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[14]_i_37 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][14] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][14] ),
        .O(\axi_rdata[14]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[14]_i_38 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][14] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][14] ),
        .O(\axi_rdata[14]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h00FE00FF00FE0000)) 
    \axi_rdata[14]_i_4 
       (.I0(\axi_rdata[14]_i_12_n_0 ),
        .I1(\axi_rdata[14]_i_13_n_0 ),
        .I2(\axi_rdata[14]_i_14_n_0 ),
        .I3(axi_awaddr[8]),
        .I4(axi_awaddr[9]),
        .I5(\axi_rdata[14]_i_15_n_0 ),
        .O(\axi_rdata[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \axi_rdata[14]_i_5 
       (.I0(\axi_rdata[14]_i_16_n_0 ),
        .I1(\axi_rdata[14]_i_17_n_0 ),
        .I2(\axi_rdata[14]_i_18_n_0 ),
        .I3(axi_awaddr[10]),
        .I4(axi_awaddr[9]),
        .O(\axi_rdata[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[14]_i_6 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[14]_i_19_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][14] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][14] ),
        .O(\axi_rdata[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[14]_i_7 
       (.I0(\axi_rdata[14]_i_20_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][14] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][14] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[14]_i_8 
       (.I0(\axi_rdata[14]_i_21_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][14] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][14] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[14]_i_9 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[14]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][14] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][14] ),
        .O(\axi_rdata[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[15]_i_10 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[15]_i_24_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][15] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][15] ),
        .O(\axi_rdata[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[15]_i_11 
       (.I0(\axi_rdata[15]_i_25_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][15] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][15] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[15]_i_12 
       (.I0(\axi_rdata[15]_i_26_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][15] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][15] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[15]_i_13 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[15]_i_27_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][15] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][15] ),
        .O(\axi_rdata[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[15]_i_14 
       (.I0(\displacements_reg_n_0_[1][31] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\displacements_reg_n_0_[0][31] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[15]_i_28_n_0 ),
        .O(data13[31]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[15]_i_15 
       (.I0(\currents_reg_n_0_[1][15] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\currents_reg_n_0_[0][15] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[15]_i_29_n_0 ),
        .O(data12[15]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[15]_i_17 
       (.I0(\axi_rdata[15]_i_31_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\deadBand_reg_n_0_[0][15] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\deadBand_reg_n_0_[1][15] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[15]_i_18 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[15]_i_32_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][15] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][15] ),
        .O(\axi_rdata[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[15]_i_19 
       (.I0(\axi_rdata[15]_i_33_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\velocitys_reg_n_0_[0][15] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\velocitys_reg_n_0_[1][15] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[15]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\axi_rdata[15]_i_8_n_0 ),
        .I4(\axi_rdata[15]_i_9_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[15]_i_20 
       (.I0(data1[15]),
        .I1(data3[15]),
        .I2(data0[15]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(data2[15]),
        .O(\axi_rdata[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[15]_i_21 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [15]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [15]),
        .O(\axi_rdata[15]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[15]_i_22 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][15] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][15] ),
        .O(\axi_rdata[15]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[15]_i_23 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][15] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][15] ),
        .O(\axi_rdata[15]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[15]_i_24 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][15] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][15] ),
        .O(\axi_rdata[15]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[15]_i_25 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][15] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][15] ),
        .O(\axi_rdata[15]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[15]_i_26 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][15] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][15] ),
        .O(\axi_rdata[15]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[15]_i_27 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][15] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][15] ),
        .O(\axi_rdata[15]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[15]_i_28 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\displacements_reg_n_0_[3][31] ),
        .O(\axi_rdata[15]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[15]_i_29 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\currents_reg_n_0_[2][15] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\currents_reg_n_0_[3][15] ),
        .O(\axi_rdata[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[15]_i_3 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[15]_i_10_n_0 ),
        .I3(\axi_rdata[15]_i_11_n_0 ),
        .I4(\axi_rdata[15]_i_12_n_0 ),
        .I5(\axi_rdata[15]_i_13_n_0 ),
        .O(\axi_rdata[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[15]_i_31 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][15] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][15] ),
        .O(\axi_rdata[15]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[15]_i_32 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][15] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][15] ),
        .O(\axi_rdata[15]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[15]_i_33 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\velocitys_reg_n_0_[2][15] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\velocitys_reg_n_0_[3][15] ),
        .O(\axi_rdata[15]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[15]_i_34 
       (.I0(\Ki_reg_n_0_[1][15] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Ki_reg_n_0_[0][15] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[15]_i_38_n_0 ),
        .O(data1[15]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[15]_i_35 
       (.I0(\sp_reg_n_0_[1][15] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\sp_reg_n_0_[0][15] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[15]_i_39_n_0 ),
        .O(data3[15]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[15]_i_36 
       (.I0(\Kp_reg_n_0_[1][15] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kp_reg_n_0_[0][15] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[15]_i_40_n_0 ),
        .O(data0[15]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[15]_i_37 
       (.I0(\Kd_reg_n_0_[1][15] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kd_reg_n_0_[0][15] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[15]_i_41_n_0 ),
        .O(data2[15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[15]_i_38 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][15] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][15] ),
        .O(\axi_rdata[15]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[15]_i_39 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][15] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][15] ),
        .O(\axi_rdata[15]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_rdata[15]_i_4 
       (.I0(axi_awaddr[8]),
        .I1(axi_awaddr[9]),
        .O(\axi_rdata[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[15]_i_40 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][15] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][15] ),
        .O(\axi_rdata[15]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[15]_i_41 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][15] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][15] ),
        .O(\axi_rdata[15]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h00FE00FF00FE0000)) 
    \axi_rdata[15]_i_6 
       (.I0(\axi_rdata[15]_i_17_n_0 ),
        .I1(\axi_rdata[15]_i_18_n_0 ),
        .I2(\axi_rdata[15]_i_19_n_0 ),
        .I3(axi_awaddr[8]),
        .I4(axi_awaddr[9]),
        .I5(\axi_rdata[15]_i_20_n_0 ),
        .O(\axi_rdata[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[15]_i_7 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[15]_i_21_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [15]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [15]),
        .O(\axi_rdata[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[15]_i_8 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[15]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][15] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][15] ),
        .O(\axi_rdata[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[15]_i_9 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[15]_i_23_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][15] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][15] ),
        .O(\axi_rdata[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFEEE)) 
    \axi_rdata[16]_i_1 
       (.I0(\axi_rdata[16]_i_2_n_0 ),
        .I1(\axi_rdata[16]_i_3_n_0 ),
        .I2(axi_awaddr[9]),
        .I3(\axi_rdata[16]_i_4_n_0 ),
        .I4(axi_awaddr[10]),
        .O(\axi_rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[16]_i_10 
       (.I0(\axi_rdata[16]_i_22_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\sp_reg_n_0_[0][16] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\sp_reg_n_0_[1][16] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[16]_i_11 
       (.I0(\axi_rdata[16]_i_23_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\Kp_reg_n_0_[0][16] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\Kp_reg_n_0_[1][16] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[16]_i_12 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[16]_i_24_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Kd_reg_n_0_[0][16] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Kd_reg_n_0_[1][16] ),
        .O(\axi_rdata[16]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[16]_i_13 
       (.I0(\deadBand_reg_n_0_[1][16] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\deadBand_reg_n_0_[0][16] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[16]_i_25_n_0 ),
        .O(data8[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[16]_i_14 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [16]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [16]),
        .O(\axi_rdata[16]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[16]_i_15 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][16] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][16] ),
        .O(\axi_rdata[16]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[16]_i_16 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][16] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][16] ),
        .O(\axi_rdata[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[16]_i_17 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[16]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][16] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][16] ),
        .O(\axi_rdata[16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[16]_i_18 
       (.I0(\axi_rdata[16]_i_27_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][16] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][16] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[16]_i_19 
       (.I0(\axi_rdata[16]_i_28_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][16] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][16] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[16]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[16]_i_5_n_0 ),
        .I3(\axi_rdata[16]_i_6_n_0 ),
        .I4(\axi_rdata[16]_i_7_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[16]_i_20 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[16]_i_29_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][16] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][16] ),
        .O(\axi_rdata[16]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[16]_i_21 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][16] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][16] ),
        .O(\axi_rdata[16]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[16]_i_22 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][16] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][16] ),
        .O(\axi_rdata[16]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[16]_i_23 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][16] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][16] ),
        .O(\axi_rdata[16]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[16]_i_24 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][16] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][16] ),
        .O(\axi_rdata[16]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[16]_i_25 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][16] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][16] ),
        .O(\axi_rdata[16]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[16]_i_26 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][16] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][16] ),
        .O(\axi_rdata[16]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[16]_i_27 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][16] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][16] ),
        .O(\axi_rdata[16]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[16]_i_28 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][16] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][16] ),
        .O(\axi_rdata[16]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[16]_i_29 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][16] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][16] ),
        .O(\axi_rdata[16]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \axi_rdata[16]_i_3 
       (.I0(\axi_rdata[16]_i_8_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I2(\axi_rdata[16]_i_9_n_0 ),
        .I3(\axi_rdata[16]_i_10_n_0 ),
        .I4(\axi_rdata[16]_i_11_n_0 ),
        .I5(\axi_rdata[16]_i_12_n_0 ),
        .O(\axi_rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFAAAAAAAAAAAAAEE)) 
    \axi_rdata[16]_i_4 
       (.I0(\axi_rdata[31]_i_14_n_0 ),
        .I1(data8[16]),
        .I2(actual_update_frequency[16]),
        .I3(axi_awaddr[8]),
        .I4(axi_awaddr[6]),
        .I5(axi_awaddr[7]),
        .O(\axi_rdata[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[16]_i_5 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[16]_i_14_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [16]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [16]),
        .O(\axi_rdata[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[16]_i_6 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[16]_i_15_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][16] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][16] ),
        .O(\axi_rdata[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[16]_i_7 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[16]_i_16_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][16] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][16] ),
        .O(\axi_rdata[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[16]_i_8 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[16]_i_17_n_0 ),
        .I3(\axi_rdata[16]_i_18_n_0 ),
        .I4(\axi_rdata[16]_i_19_n_0 ),
        .I5(\axi_rdata[16]_i_20_n_0 ),
        .O(\axi_rdata[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[16]_i_9 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[16]_i_21_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Ki_reg_n_0_[0][16] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Ki_reg_n_0_[1][16] ),
        .O(\axi_rdata[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF00EA)) 
    \axi_rdata[17]_i_1 
       (.I0(\axi_rdata[17]_i_2_n_0 ),
        .I1(axi_awaddr[9]),
        .I2(\axi_rdata[17]_i_3_n_0 ),
        .I3(axi_awaddr[10]),
        .I4(\axi_rdata[17]_i_4_n_0 ),
        .O(\axi_rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[17]_i_10 
       (.I0(\axi_rdata[29]_i_27_n_0 ),
        .I1(\axi_rdata[17]_i_23_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][17] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][17] ),
        .O(\axi_rdata[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[17]_i_11 
       (.I0(\axi_rdata[29]_i_25_n_0 ),
        .I1(\axi_rdata[17]_i_24_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\deadBand_reg_n_0_[0][17] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\deadBand_reg_n_0_[1][17] ),
        .O(\axi_rdata[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[17]_i_12 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[17]_i_25_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][17] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][17] ),
        .O(\axi_rdata[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[17]_i_13 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[17]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][17] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][17] ),
        .O(\axi_rdata[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[17]_i_14 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[17]_i_27_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [17]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [17]),
        .O(\axi_rdata[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[17]_i_15 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[17]_i_28_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][17] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][17] ),
        .O(\axi_rdata[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[17]_i_16 
       (.I0(\axi_rdata[17]_i_29_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][17] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][17] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[17]_i_17 
       (.I0(\axi_rdata[17]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][17] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][17] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[17]_i_18 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[17]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][17] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][17] ),
        .O(\axi_rdata[17]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[17]_i_19 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][17] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][17] ),
        .O(\axi_rdata[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \axi_rdata[17]_i_2 
       (.I0(\axi_rdata[17]_i_5_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I2(\axi_rdata[17]_i_6_n_0 ),
        .I3(\axi_rdata[17]_i_7_n_0 ),
        .I4(\axi_rdata[17]_i_8_n_0 ),
        .I5(\axi_rdata[17]_i_9_n_0 ),
        .O(\axi_rdata[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[17]_i_20 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][17] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][17] ),
        .O(\axi_rdata[17]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[17]_i_21 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][17] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][17] ),
        .O(\axi_rdata[17]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[17]_i_22 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][17] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][17] ),
        .O(\axi_rdata[17]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[17]_i_23 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][17] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][17] ),
        .O(\axi_rdata[17]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[17]_i_24 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][17] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][17] ),
        .O(\axi_rdata[17]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[17]_i_25 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][17] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][17] ),
        .O(\axi_rdata[17]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[17]_i_26 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][17] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][17] ),
        .O(\axi_rdata[17]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[17]_i_27 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [17]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [17]),
        .O(\axi_rdata[17]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[17]_i_28 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][17] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][17] ),
        .O(\axi_rdata[17]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[17]_i_29 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][17] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][17] ),
        .O(\axi_rdata[17]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \axi_rdata[17]_i_3 
       (.I0(\axi_rdata[17]_i_10_n_0 ),
        .I1(\sp[0][31]_i_2_n_0 ),
        .I2(axi_awaddr[8]),
        .I3(actual_update_frequency[17]),
        .I4(\axi_rdata[31]_i_14_n_0 ),
        .I5(\axi_rdata[17]_i_11_n_0 ),
        .O(\axi_rdata[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[17]_i_30 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][17] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][17] ),
        .O(\axi_rdata[17]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[17]_i_31 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][17] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][17] ),
        .O(\axi_rdata[17]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \axi_rdata[17]_i_4 
       (.I0(\axi_rdata[17]_i_12_n_0 ),
        .I1(\axi_rdata[17]_i_13_n_0 ),
        .I2(\axi_rdata[17]_i_14_n_0 ),
        .I3(axi_awaddr[10]),
        .I4(axi_awaddr[9]),
        .O(\axi_rdata[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[17]_i_5 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[17]_i_15_n_0 ),
        .I3(\axi_rdata[17]_i_16_n_0 ),
        .I4(\axi_rdata[17]_i_17_n_0 ),
        .I5(\axi_rdata[17]_i_18_n_0 ),
        .O(\axi_rdata[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[17]_i_6 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[17]_i_19_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Ki_reg_n_0_[0][17] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Ki_reg_n_0_[1][17] ),
        .O(\axi_rdata[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[17]_i_7 
       (.I0(\axi_rdata[17]_i_20_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\sp_reg_n_0_[0][17] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\sp_reg_n_0_[1][17] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[17]_i_8 
       (.I0(\axi_rdata[17]_i_21_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\Kp_reg_n_0_[0][17] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\Kp_reg_n_0_[1][17] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[17]_i_9 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[17]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Kd_reg_n_0_[0][17] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Kd_reg_n_0_[1][17] ),
        .O(\axi_rdata[17]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFEEE)) 
    \axi_rdata[18]_i_1 
       (.I0(\axi_rdata[18]_i_2_n_0 ),
        .I1(\axi_rdata[18]_i_3_n_0 ),
        .I2(axi_awaddr[9]),
        .I3(\axi_rdata[18]_i_4_n_0 ),
        .I4(axi_awaddr[10]),
        .O(\axi_rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[18]_i_10 
       (.I0(\axi_rdata[18]_i_23_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\sp_reg_n_0_[0][18] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\sp_reg_n_0_[1][18] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[18]_i_11 
       (.I0(\axi_rdata[18]_i_24_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\Kp_reg_n_0_[0][18] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\Kp_reg_n_0_[1][18] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[18]_i_12 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[18]_i_25_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Kd_reg_n_0_[0][18] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Kd_reg_n_0_[1][18] ),
        .O(\axi_rdata[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[18]_i_13 
       (.I0(\axi_rdata[29]_i_27_n_0 ),
        .I1(\axi_rdata[18]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][18] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][18] ),
        .O(\axi_rdata[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[18]_i_14 
       (.I0(\axi_rdata[29]_i_25_n_0 ),
        .I1(\axi_rdata[18]_i_27_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\deadBand_reg_n_0_[0][18] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\deadBand_reg_n_0_[1][18] ),
        .O(\axi_rdata[18]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[18]_i_15 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [18]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [18]),
        .O(\axi_rdata[18]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[18]_i_16 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][18] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][18] ),
        .O(\axi_rdata[18]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[18]_i_17 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][18] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][18] ),
        .O(\axi_rdata[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[18]_i_18 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[18]_i_28_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][18] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][18] ),
        .O(\axi_rdata[18]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[18]_i_19 
       (.I0(\axi_rdata[18]_i_29_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][18] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][18] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[18]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[18]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[18]_i_5_n_0 ),
        .I3(\axi_rdata[18]_i_6_n_0 ),
        .I4(\axi_rdata[18]_i_7_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[18]_i_20 
       (.I0(\axi_rdata[18]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][18] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][18] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[18]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[18]_i_21 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[18]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][18] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][18] ),
        .O(\axi_rdata[18]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[18]_i_22 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][18] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][18] ),
        .O(\axi_rdata[18]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[18]_i_23 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][18] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][18] ),
        .O(\axi_rdata[18]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[18]_i_24 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][18] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][18] ),
        .O(\axi_rdata[18]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[18]_i_25 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][18] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][18] ),
        .O(\axi_rdata[18]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[18]_i_26 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][18] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][18] ),
        .O(\axi_rdata[18]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[18]_i_27 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][18] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][18] ),
        .O(\axi_rdata[18]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[18]_i_28 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][18] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][18] ),
        .O(\axi_rdata[18]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[18]_i_29 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][18] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][18] ),
        .O(\axi_rdata[18]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \axi_rdata[18]_i_3 
       (.I0(\axi_rdata[18]_i_8_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I2(\axi_rdata[18]_i_9_n_0 ),
        .I3(\axi_rdata[18]_i_10_n_0 ),
        .I4(\axi_rdata[18]_i_11_n_0 ),
        .I5(\axi_rdata[18]_i_12_n_0 ),
        .O(\axi_rdata[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[18]_i_30 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][18] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][18] ),
        .O(\axi_rdata[18]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[18]_i_31 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][18] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][18] ),
        .O(\axi_rdata[18]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \axi_rdata[18]_i_4 
       (.I0(\axi_rdata[18]_i_13_n_0 ),
        .I1(\sp[0][31]_i_2_n_0 ),
        .I2(axi_awaddr[8]),
        .I3(actual_update_frequency[18]),
        .I4(\axi_rdata[31]_i_14_n_0 ),
        .I5(\axi_rdata[18]_i_14_n_0 ),
        .O(\axi_rdata[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[18]_i_5 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[18]_i_15_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [18]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [18]),
        .O(\axi_rdata[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[18]_i_6 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[18]_i_16_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][18] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][18] ),
        .O(\axi_rdata[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[18]_i_7 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[18]_i_17_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][18] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][18] ),
        .O(\axi_rdata[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[18]_i_8 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[18]_i_18_n_0 ),
        .I3(\axi_rdata[18]_i_19_n_0 ),
        .I4(\axi_rdata[18]_i_20_n_0 ),
        .I5(\axi_rdata[18]_i_21_n_0 ),
        .O(\axi_rdata[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[18]_i_9 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[18]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Ki_reg_n_0_[0][18] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Ki_reg_n_0_[1][18] ),
        .O(\axi_rdata[18]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFEEE)) 
    \axi_rdata[19]_i_1 
       (.I0(\axi_rdata[19]_i_2_n_0 ),
        .I1(\axi_rdata[19]_i_3_n_0 ),
        .I2(axi_awaddr[9]),
        .I3(\axi_rdata[19]_i_4_n_0 ),
        .I4(axi_awaddr[10]),
        .O(\axi_rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[19]_i_10 
       (.I0(\axi_rdata[19]_i_23_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\sp_reg_n_0_[0][19] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\sp_reg_n_0_[1][19] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[19]_i_11 
       (.I0(\axi_rdata[19]_i_24_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\Kp_reg_n_0_[0][19] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\Kp_reg_n_0_[1][19] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[19]_i_12 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[19]_i_25_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Kd_reg_n_0_[0][19] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Kd_reg_n_0_[1][19] ),
        .O(\axi_rdata[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[19]_i_13 
       (.I0(\axi_rdata[29]_i_27_n_0 ),
        .I1(\axi_rdata[19]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][19] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][19] ),
        .O(\axi_rdata[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[19]_i_14 
       (.I0(\axi_rdata[29]_i_25_n_0 ),
        .I1(\axi_rdata[19]_i_27_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\deadBand_reg_n_0_[0][19] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\deadBand_reg_n_0_[1][19] ),
        .O(\axi_rdata[19]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[19]_i_15 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [19]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [19]),
        .O(\axi_rdata[19]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[19]_i_16 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][19] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][19] ),
        .O(\axi_rdata[19]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[19]_i_17 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][19] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][19] ),
        .O(\axi_rdata[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[19]_i_18 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[19]_i_28_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][19] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][19] ),
        .O(\axi_rdata[19]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[19]_i_19 
       (.I0(\axi_rdata[19]_i_29_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][19] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][19] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[19]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[19]_i_5_n_0 ),
        .I3(\axi_rdata[19]_i_6_n_0 ),
        .I4(\axi_rdata[19]_i_7_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[19]_i_20 
       (.I0(\axi_rdata[19]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][19] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][19] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[19]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[19]_i_21 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[19]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][19] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][19] ),
        .O(\axi_rdata[19]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[19]_i_22 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][19] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][19] ),
        .O(\axi_rdata[19]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[19]_i_23 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][19] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][19] ),
        .O(\axi_rdata[19]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[19]_i_24 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][19] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][19] ),
        .O(\axi_rdata[19]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[19]_i_25 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][19] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][19] ),
        .O(\axi_rdata[19]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[19]_i_26 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][19] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][19] ),
        .O(\axi_rdata[19]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[19]_i_27 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][19] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][19] ),
        .O(\axi_rdata[19]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[19]_i_28 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][19] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][19] ),
        .O(\axi_rdata[19]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[19]_i_29 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][19] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][19] ),
        .O(\axi_rdata[19]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \axi_rdata[19]_i_3 
       (.I0(\axi_rdata[19]_i_8_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I2(\axi_rdata[19]_i_9_n_0 ),
        .I3(\axi_rdata[19]_i_10_n_0 ),
        .I4(\axi_rdata[19]_i_11_n_0 ),
        .I5(\axi_rdata[19]_i_12_n_0 ),
        .O(\axi_rdata[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[19]_i_30 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][19] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][19] ),
        .O(\axi_rdata[19]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[19]_i_31 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][19] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][19] ),
        .O(\axi_rdata[19]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \axi_rdata[19]_i_4 
       (.I0(\axi_rdata[19]_i_13_n_0 ),
        .I1(\sp[0][31]_i_2_n_0 ),
        .I2(axi_awaddr[8]),
        .I3(actual_update_frequency[19]),
        .I4(\axi_rdata[31]_i_14_n_0 ),
        .I5(\axi_rdata[19]_i_14_n_0 ),
        .O(\axi_rdata[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[19]_i_5 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[19]_i_15_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [19]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [19]),
        .O(\axi_rdata[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[19]_i_6 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[19]_i_16_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][19] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][19] ),
        .O(\axi_rdata[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[19]_i_7 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[19]_i_17_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][19] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][19] ),
        .O(\axi_rdata[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[19]_i_8 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[19]_i_18_n_0 ),
        .I3(\axi_rdata[19]_i_19_n_0 ),
        .I4(\axi_rdata[19]_i_20_n_0 ),
        .I5(\axi_rdata[19]_i_21_n_0 ),
        .O(\axi_rdata[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[19]_i_9 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[19]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Ki_reg_n_0_[0][19] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Ki_reg_n_0_[1][19] ),
        .O(\axi_rdata[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[1]_i_10 
       (.I0(\axi_rdata[1]_i_25_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][1] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][1] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[1]_i_11 
       (.I0(\axi_rdata[1]_i_26_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][1] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][1] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[1]_i_12 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[1]_i_27_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][1] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][1] ),
        .O(\axi_rdata[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[1]_i_13 
       (.I0(axi_awaddr[8]),
        .I1(axi_awaddr[9]),
        .I2(\axi_rdata[1]_i_28_n_0 ),
        .I3(\axi_rdata[1]_i_29_n_0 ),
        .I4(\axi_rdata[1]_i_30_n_0 ),
        .I5(\axi_rdata[1]_i_31_n_0 ),
        .O(\axi_rdata[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[1]_i_14 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[1]_i_32_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Ki_reg_n_0_[0][1] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Ki_reg_n_0_[1][1] ),
        .O(\axi_rdata[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[1]_i_15 
       (.I0(\axi_rdata[1]_i_33_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\sp_reg_n_0_[0][1] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\sp_reg_n_0_[1][1] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[1]_i_16 
       (.I0(\axi_rdata[1]_i_34_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\Kp_reg_n_0_[0][1] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\Kp_reg_n_0_[1][1] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[1]_i_17 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[1]_i_35_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Kd_reg_n_0_[0][1] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Kd_reg_n_0_[1][1] ),
        .O(\axi_rdata[1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_18 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][1] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][1] ),
        .O(\axi_rdata[1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_19 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][1] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][1] ),
        .O(\axi_rdata[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFEFEFE)) 
    \axi_rdata[1]_i_2 
       (.I0(\axi_rdata[1]_i_5_n_0 ),
        .I1(\axi_rdata[1]_i_6_n_0 ),
        .I2(\axi_rdata[1]_i_7_n_0 ),
        .I3(\myo_brick_reg_n_0_[1] ),
        .I4(\axi_rdata[3]_i_9_n_0 ),
        .I5(\axi_rdata[3]_i_10_n_0 ),
        .O(\axi_rdata[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_20 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [1]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [1]),
        .O(\axi_rdata[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[1]_i_22 
       (.I0(\axi_rdata[1]_i_37_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\currents_reg_n_0_[0][1] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\currents_reg_n_0_[1][1] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[1]_i_23 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[1]_i_38_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\displacements_reg_n_0_[0][1] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\displacements_reg_n_0_[1][1] ),
        .O(\axi_rdata[1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_24 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][1] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][1] ),
        .O(\axi_rdata[1]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_25 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][1] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][1] ),
        .O(\axi_rdata[1]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_26 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][1] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][1] ),
        .O(\axi_rdata[1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_27 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][1] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][1] ),
        .O(\axi_rdata[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[1]_i_28 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[1]_i_39_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][1] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][1] ),
        .O(\axi_rdata[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[1]_i_29 
       (.I0(\axi_rdata[1]_i_40_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\deadBand_reg_n_0_[0][1] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\deadBand_reg_n_0_[1][1] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[1]_i_30 
       (.I0(\axi_rdata[1]_i_41_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\velocitys_reg_n_0_[0][1] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\velocitys_reg_n_0_[1][1] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[1]_i_31 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[1]_i_42_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\control_mode_reg_n_0_[0][1] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\control_mode_reg_n_0_[1][1] ),
        .O(\axi_rdata[1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_32 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][1] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][1] ),
        .O(\axi_rdata[1]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_33 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][1] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][1] ),
        .O(\axi_rdata[1]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_34 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][1] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][1] ),
        .O(\axi_rdata[1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_35 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][1] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][1] ),
        .O(\axi_rdata[1]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_37 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\currents_reg_n_0_[2][1] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\currents_reg_n_0_[3][1] ),
        .O(\axi_rdata[1]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_38 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\displacements_reg_n_0_[2][1] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\displacements_reg_n_0_[3][1] ),
        .O(\axi_rdata[1]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_39 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][1] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][1] ),
        .O(\axi_rdata[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \axi_rdata[1]_i_4 
       (.I0(\axi_rdata[1]_i_13_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I2(\axi_rdata[1]_i_14_n_0 ),
        .I3(\axi_rdata[1]_i_15_n_0 ),
        .I4(\axi_rdata[1]_i_16_n_0 ),
        .I5(\axi_rdata[1]_i_17_n_0 ),
        .O(\axi_rdata[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_40 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][1] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][1] ),
        .O(\axi_rdata[1]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_41 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\velocitys_reg_n_0_[2][1] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\velocitys_reg_n_0_[3][1] ),
        .O(\axi_rdata[1]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[1]_i_42 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\control_mode_reg_n_0_[2][1] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\control_mode_reg_n_0_[3][1] ),
        .O(\axi_rdata[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[1]_i_5 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[1]_i_18_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][1] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][1] ),
        .O(\axi_rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[1]_i_6 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[1]_i_19_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][1] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][1] ),
        .O(\axi_rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[1]_i_7 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[1]_i_20_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [1]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [1]),
        .O(\axi_rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[1]_i_9 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[1]_i_24_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][1] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][1] ),
        .O(\axi_rdata[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF00EA)) 
    \axi_rdata[20]_i_1 
       (.I0(\axi_rdata[20]_i_2_n_0 ),
        .I1(axi_awaddr[9]),
        .I2(\axi_rdata[20]_i_3_n_0 ),
        .I3(axi_awaddr[10]),
        .I4(\axi_rdata[20]_i_4_n_0 ),
        .O(\axi_rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[20]_i_10 
       (.I0(\axi_rdata[29]_i_27_n_0 ),
        .I1(\axi_rdata[20]_i_23_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][20] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][20] ),
        .O(\axi_rdata[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[20]_i_11 
       (.I0(\axi_rdata[29]_i_25_n_0 ),
        .I1(\axi_rdata[20]_i_24_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\deadBand_reg_n_0_[0][20] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\deadBand_reg_n_0_[1][20] ),
        .O(\axi_rdata[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[20]_i_12 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[20]_i_25_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][20] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][20] ),
        .O(\axi_rdata[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[20]_i_13 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[20]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][20] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][20] ),
        .O(\axi_rdata[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[20]_i_14 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[20]_i_27_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [20]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [20]),
        .O(\axi_rdata[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[20]_i_15 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[20]_i_28_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][20] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][20] ),
        .O(\axi_rdata[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[20]_i_16 
       (.I0(\axi_rdata[20]_i_29_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][20] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][20] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[20]_i_17 
       (.I0(\axi_rdata[20]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][20] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][20] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[20]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[20]_i_18 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[20]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][20] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][20] ),
        .O(\axi_rdata[20]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[20]_i_19 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][20] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][20] ),
        .O(\axi_rdata[20]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \axi_rdata[20]_i_2 
       (.I0(\axi_rdata[20]_i_5_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I2(\axi_rdata[20]_i_6_n_0 ),
        .I3(\axi_rdata[20]_i_7_n_0 ),
        .I4(\axi_rdata[20]_i_8_n_0 ),
        .I5(\axi_rdata[20]_i_9_n_0 ),
        .O(\axi_rdata[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[20]_i_20 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][20] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][20] ),
        .O(\axi_rdata[20]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[20]_i_21 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][20] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][20] ),
        .O(\axi_rdata[20]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[20]_i_22 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][20] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][20] ),
        .O(\axi_rdata[20]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[20]_i_23 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][20] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][20] ),
        .O(\axi_rdata[20]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[20]_i_24 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][20] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][20] ),
        .O(\axi_rdata[20]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[20]_i_25 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][20] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][20] ),
        .O(\axi_rdata[20]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[20]_i_26 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][20] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][20] ),
        .O(\axi_rdata[20]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[20]_i_27 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [20]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [20]),
        .O(\axi_rdata[20]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[20]_i_28 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][20] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][20] ),
        .O(\axi_rdata[20]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[20]_i_29 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][20] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][20] ),
        .O(\axi_rdata[20]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \axi_rdata[20]_i_3 
       (.I0(\axi_rdata[20]_i_10_n_0 ),
        .I1(\sp[0][31]_i_2_n_0 ),
        .I2(axi_awaddr[8]),
        .I3(actual_update_frequency[20]),
        .I4(\axi_rdata[31]_i_14_n_0 ),
        .I5(\axi_rdata[20]_i_11_n_0 ),
        .O(\axi_rdata[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[20]_i_30 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][20] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][20] ),
        .O(\axi_rdata[20]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[20]_i_31 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][20] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][20] ),
        .O(\axi_rdata[20]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \axi_rdata[20]_i_4 
       (.I0(\axi_rdata[20]_i_12_n_0 ),
        .I1(\axi_rdata[20]_i_13_n_0 ),
        .I2(\axi_rdata[20]_i_14_n_0 ),
        .I3(axi_awaddr[10]),
        .I4(axi_awaddr[9]),
        .O(\axi_rdata[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[20]_i_5 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[20]_i_15_n_0 ),
        .I3(\axi_rdata[20]_i_16_n_0 ),
        .I4(\axi_rdata[20]_i_17_n_0 ),
        .I5(\axi_rdata[20]_i_18_n_0 ),
        .O(\axi_rdata[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[20]_i_6 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[20]_i_19_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Ki_reg_n_0_[0][20] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Ki_reg_n_0_[1][20] ),
        .O(\axi_rdata[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[20]_i_7 
       (.I0(\axi_rdata[20]_i_20_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\sp_reg_n_0_[0][20] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\sp_reg_n_0_[1][20] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[20]_i_8 
       (.I0(\axi_rdata[20]_i_21_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\Kp_reg_n_0_[0][20] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\Kp_reg_n_0_[1][20] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[20]_i_9 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[20]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Kd_reg_n_0_[0][20] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Kd_reg_n_0_[1][20] ),
        .O(\axi_rdata[20]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFEEE)) 
    \axi_rdata[21]_i_1 
       (.I0(\axi_rdata[21]_i_2_n_0 ),
        .I1(\axi_rdata[21]_i_3_n_0 ),
        .I2(axi_awaddr[9]),
        .I3(\axi_rdata[21]_i_4_n_0 ),
        .I4(axi_awaddr[10]),
        .O(\axi_rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[21]_i_10 
       (.I0(\axi_rdata[21]_i_23_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\sp_reg_n_0_[0][21] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\sp_reg_n_0_[1][21] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[21]_i_11 
       (.I0(\axi_rdata[21]_i_24_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\Kp_reg_n_0_[0][21] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\Kp_reg_n_0_[1][21] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[21]_i_12 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[21]_i_25_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Kd_reg_n_0_[0][21] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Kd_reg_n_0_[1][21] ),
        .O(\axi_rdata[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[21]_i_13 
       (.I0(\axi_rdata[29]_i_27_n_0 ),
        .I1(\axi_rdata[21]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][21] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][21] ),
        .O(\axi_rdata[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[21]_i_14 
       (.I0(\axi_rdata[29]_i_25_n_0 ),
        .I1(\axi_rdata[21]_i_27_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\deadBand_reg_n_0_[0][21] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\deadBand_reg_n_0_[1][21] ),
        .O(\axi_rdata[21]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[21]_i_15 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [21]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [21]),
        .O(\axi_rdata[21]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[21]_i_16 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][21] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][21] ),
        .O(\axi_rdata[21]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[21]_i_17 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][21] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][21] ),
        .O(\axi_rdata[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[21]_i_18 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[21]_i_28_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][21] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][21] ),
        .O(\axi_rdata[21]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[21]_i_19 
       (.I0(\axi_rdata[21]_i_29_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][21] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][21] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[21]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[21]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[21]_i_5_n_0 ),
        .I3(\axi_rdata[21]_i_6_n_0 ),
        .I4(\axi_rdata[21]_i_7_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[21]_i_20 
       (.I0(\axi_rdata[21]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][21] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][21] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[21]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[21]_i_21 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[21]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][21] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][21] ),
        .O(\axi_rdata[21]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[21]_i_22 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][21] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][21] ),
        .O(\axi_rdata[21]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[21]_i_23 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][21] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][21] ),
        .O(\axi_rdata[21]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[21]_i_24 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][21] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][21] ),
        .O(\axi_rdata[21]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[21]_i_25 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][21] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][21] ),
        .O(\axi_rdata[21]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[21]_i_26 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][21] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][21] ),
        .O(\axi_rdata[21]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[21]_i_27 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][21] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][21] ),
        .O(\axi_rdata[21]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[21]_i_28 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][21] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][21] ),
        .O(\axi_rdata[21]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[21]_i_29 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][21] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][21] ),
        .O(\axi_rdata[21]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \axi_rdata[21]_i_3 
       (.I0(\axi_rdata[21]_i_8_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I2(\axi_rdata[21]_i_9_n_0 ),
        .I3(\axi_rdata[21]_i_10_n_0 ),
        .I4(\axi_rdata[21]_i_11_n_0 ),
        .I5(\axi_rdata[21]_i_12_n_0 ),
        .O(\axi_rdata[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[21]_i_30 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][21] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][21] ),
        .O(\axi_rdata[21]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[21]_i_31 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][21] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][21] ),
        .O(\axi_rdata[21]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \axi_rdata[21]_i_4 
       (.I0(\axi_rdata[21]_i_13_n_0 ),
        .I1(\sp[0][31]_i_2_n_0 ),
        .I2(axi_awaddr[8]),
        .I3(actual_update_frequency[21]),
        .I4(\axi_rdata[31]_i_14_n_0 ),
        .I5(\axi_rdata[21]_i_14_n_0 ),
        .O(\axi_rdata[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[21]_i_5 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[21]_i_15_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [21]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [21]),
        .O(\axi_rdata[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[21]_i_6 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[21]_i_16_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][21] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][21] ),
        .O(\axi_rdata[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[21]_i_7 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[21]_i_17_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][21] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][21] ),
        .O(\axi_rdata[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[21]_i_8 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[21]_i_18_n_0 ),
        .I3(\axi_rdata[21]_i_19_n_0 ),
        .I4(\axi_rdata[21]_i_20_n_0 ),
        .I5(\axi_rdata[21]_i_21_n_0 ),
        .O(\axi_rdata[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[21]_i_9 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[21]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Ki_reg_n_0_[0][21] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Ki_reg_n_0_[1][21] ),
        .O(\axi_rdata[21]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF00EA)) 
    \axi_rdata[22]_i_1 
       (.I0(\axi_rdata[22]_i_2_n_0 ),
        .I1(axi_awaddr[9]),
        .I2(\axi_rdata[22]_i_3_n_0 ),
        .I3(axi_awaddr[10]),
        .I4(\axi_rdata[22]_i_4_n_0 ),
        .O(\axi_rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[22]_i_10 
       (.I0(\axi_rdata[29]_i_27_n_0 ),
        .I1(\axi_rdata[22]_i_23_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][22] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][22] ),
        .O(\axi_rdata[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[22]_i_11 
       (.I0(\axi_rdata[29]_i_25_n_0 ),
        .I1(\axi_rdata[22]_i_24_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\deadBand_reg_n_0_[0][22] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\deadBand_reg_n_0_[1][22] ),
        .O(\axi_rdata[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[22]_i_12 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[22]_i_25_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][22] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][22] ),
        .O(\axi_rdata[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[22]_i_13 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[22]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][22] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][22] ),
        .O(\axi_rdata[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[22]_i_14 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[22]_i_27_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [22]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [22]),
        .O(\axi_rdata[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[22]_i_15 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[22]_i_28_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][22] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][22] ),
        .O(\axi_rdata[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[22]_i_16 
       (.I0(\axi_rdata[22]_i_29_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][22] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][22] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[22]_i_17 
       (.I0(\axi_rdata[22]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][22] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][22] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[22]_i_18 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[22]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][22] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][22] ),
        .O(\axi_rdata[22]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[22]_i_19 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][22] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][22] ),
        .O(\axi_rdata[22]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \axi_rdata[22]_i_2 
       (.I0(\axi_rdata[22]_i_5_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I2(\axi_rdata[22]_i_6_n_0 ),
        .I3(\axi_rdata[22]_i_7_n_0 ),
        .I4(\axi_rdata[22]_i_8_n_0 ),
        .I5(\axi_rdata[22]_i_9_n_0 ),
        .O(\axi_rdata[22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[22]_i_20 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][22] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][22] ),
        .O(\axi_rdata[22]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[22]_i_21 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][22] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][22] ),
        .O(\axi_rdata[22]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[22]_i_22 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][22] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][22] ),
        .O(\axi_rdata[22]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[22]_i_23 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][22] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][22] ),
        .O(\axi_rdata[22]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[22]_i_24 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][22] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][22] ),
        .O(\axi_rdata[22]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[22]_i_25 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][22] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][22] ),
        .O(\axi_rdata[22]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[22]_i_26 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][22] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][22] ),
        .O(\axi_rdata[22]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[22]_i_27 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [22]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [22]),
        .O(\axi_rdata[22]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[22]_i_28 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][22] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][22] ),
        .O(\axi_rdata[22]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[22]_i_29 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][22] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][22] ),
        .O(\axi_rdata[22]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \axi_rdata[22]_i_3 
       (.I0(\axi_rdata[22]_i_10_n_0 ),
        .I1(\sp[0][31]_i_2_n_0 ),
        .I2(axi_awaddr[8]),
        .I3(actual_update_frequency[22]),
        .I4(\axi_rdata[31]_i_14_n_0 ),
        .I5(\axi_rdata[22]_i_11_n_0 ),
        .O(\axi_rdata[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[22]_i_30 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][22] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][22] ),
        .O(\axi_rdata[22]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[22]_i_31 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][22] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][22] ),
        .O(\axi_rdata[22]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \axi_rdata[22]_i_4 
       (.I0(\axi_rdata[22]_i_12_n_0 ),
        .I1(\axi_rdata[22]_i_13_n_0 ),
        .I2(\axi_rdata[22]_i_14_n_0 ),
        .I3(axi_awaddr[10]),
        .I4(axi_awaddr[9]),
        .O(\axi_rdata[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[22]_i_5 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[22]_i_15_n_0 ),
        .I3(\axi_rdata[22]_i_16_n_0 ),
        .I4(\axi_rdata[22]_i_17_n_0 ),
        .I5(\axi_rdata[22]_i_18_n_0 ),
        .O(\axi_rdata[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[22]_i_6 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[22]_i_19_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Ki_reg_n_0_[0][22] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Ki_reg_n_0_[1][22] ),
        .O(\axi_rdata[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[22]_i_7 
       (.I0(\axi_rdata[22]_i_20_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\sp_reg_n_0_[0][22] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\sp_reg_n_0_[1][22] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[22]_i_8 
       (.I0(\axi_rdata[22]_i_21_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\Kp_reg_n_0_[0][22] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\Kp_reg_n_0_[1][22] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[22]_i_9 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[22]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Kd_reg_n_0_[0][22] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Kd_reg_n_0_[1][22] ),
        .O(\axi_rdata[22]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFEEE)) 
    \axi_rdata[23]_i_1 
       (.I0(\axi_rdata[23]_i_2_n_0 ),
        .I1(\axi_rdata[23]_i_3_n_0 ),
        .I2(axi_awaddr[9]),
        .I3(\axi_rdata[23]_i_4_n_0 ),
        .I4(axi_awaddr[10]),
        .O(\axi_rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[23]_i_10 
       (.I0(\axi_rdata[23]_i_23_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\sp_reg_n_0_[0][23] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\sp_reg_n_0_[1][23] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[23]_i_11 
       (.I0(\axi_rdata[23]_i_24_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\Kp_reg_n_0_[0][23] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\Kp_reg_n_0_[1][23] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[23]_i_12 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[23]_i_25_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Kd_reg_n_0_[0][23] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Kd_reg_n_0_[1][23] ),
        .O(\axi_rdata[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[23]_i_13 
       (.I0(\axi_rdata[29]_i_27_n_0 ),
        .I1(\axi_rdata[23]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][23] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][23] ),
        .O(\axi_rdata[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[23]_i_14 
       (.I0(\axi_rdata[29]_i_25_n_0 ),
        .I1(\axi_rdata[23]_i_27_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\deadBand_reg_n_0_[0][23] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\deadBand_reg_n_0_[1][23] ),
        .O(\axi_rdata[23]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[23]_i_15 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [23]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [23]),
        .O(\axi_rdata[23]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[23]_i_16 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][23] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][23] ),
        .O(\axi_rdata[23]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[23]_i_17 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][23] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][23] ),
        .O(\axi_rdata[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[23]_i_18 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[23]_i_28_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][23] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][23] ),
        .O(\axi_rdata[23]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[23]_i_19 
       (.I0(\axi_rdata[23]_i_29_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][23] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][23] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[23]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[23]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[23]_i_5_n_0 ),
        .I3(\axi_rdata[23]_i_6_n_0 ),
        .I4(\axi_rdata[23]_i_7_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[23]_i_20 
       (.I0(\axi_rdata[23]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][23] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][23] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[23]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[23]_i_21 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[23]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][23] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][23] ),
        .O(\axi_rdata[23]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[23]_i_22 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][23] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][23] ),
        .O(\axi_rdata[23]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[23]_i_23 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][23] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][23] ),
        .O(\axi_rdata[23]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[23]_i_24 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Kp_reg_n_0_[2][23] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Kp_reg_n_0_[3][23] ),
        .O(\axi_rdata[23]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[23]_i_25 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][23] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][23] ),
        .O(\axi_rdata[23]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[23]_i_26 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][23] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][23] ),
        .O(\axi_rdata[23]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[23]_i_27 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][23] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][23] ),
        .O(\axi_rdata[23]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[23]_i_28 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][23] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][23] ),
        .O(\axi_rdata[23]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[23]_i_29 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][23] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][23] ),
        .O(\axi_rdata[23]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \axi_rdata[23]_i_3 
       (.I0(\axi_rdata[23]_i_8_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I2(\axi_rdata[23]_i_9_n_0 ),
        .I3(\axi_rdata[23]_i_10_n_0 ),
        .I4(\axi_rdata[23]_i_11_n_0 ),
        .I5(\axi_rdata[23]_i_12_n_0 ),
        .O(\axi_rdata[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[23]_i_30 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][23] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][23] ),
        .O(\axi_rdata[23]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[23]_i_31 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][23] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][23] ),
        .O(\axi_rdata[23]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \axi_rdata[23]_i_4 
       (.I0(\axi_rdata[23]_i_13_n_0 ),
        .I1(\sp[0][31]_i_2_n_0 ),
        .I2(axi_awaddr[8]),
        .I3(actual_update_frequency[23]),
        .I4(\axi_rdata[31]_i_14_n_0 ),
        .I5(\axi_rdata[23]_i_14_n_0 ),
        .O(\axi_rdata[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[23]_i_5 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[23]_i_15_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [23]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [23]),
        .O(\axi_rdata[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[23]_i_6 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[23]_i_16_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][23] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][23] ),
        .O(\axi_rdata[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[23]_i_7 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[23]_i_17_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][23] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][23] ),
        .O(\axi_rdata[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[23]_i_8 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[23]_i_18_n_0 ),
        .I3(\axi_rdata[23]_i_19_n_0 ),
        .I4(\axi_rdata[23]_i_20_n_0 ),
        .I5(\axi_rdata[23]_i_21_n_0 ),
        .O(\axi_rdata[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[23]_i_9 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[23]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Ki_reg_n_0_[0][23] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Ki_reg_n_0_[1][23] ),
        .O(\axi_rdata[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF00EA)) 
    \axi_rdata[24]_i_1 
       (.I0(\axi_rdata[24]_i_2_n_0 ),
        .I1(axi_awaddr[9]),
        .I2(\axi_rdata[24]_i_3_n_0 ),
        .I3(axi_awaddr[10]),
        .I4(\axi_rdata[24]_i_4_n_0 ),
        .O(\axi_rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[24]_i_10 
       (.I0(\axi_rdata[29]_i_27_n_0 ),
        .I1(\axi_rdata[24]_i_23_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][24] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][24] ),
        .O(\axi_rdata[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[24]_i_11 
       (.I0(\axi_rdata[29]_i_25_n_0 ),
        .I1(\axi_rdata[24]_i_24_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\deadBand_reg_n_0_[0][24] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\deadBand_reg_n_0_[1][24] ),
        .O(\axi_rdata[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[24]_i_12 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[24]_i_25_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][24] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][24] ),
        .O(\axi_rdata[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[24]_i_13 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[24]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][24] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][24] ),
        .O(\axi_rdata[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[24]_i_14 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[24]_i_27_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [24]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [24]),
        .O(\axi_rdata[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[24]_i_15 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[24]_i_28_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][24] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][24] ),
        .O(\axi_rdata[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[24]_i_16 
       (.I0(\axi_rdata[24]_i_29_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][24] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][24] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[24]_i_17 
       (.I0(\axi_rdata[24]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][24] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][24] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[24]_i_18 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[24]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][24] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][24] ),
        .O(\axi_rdata[24]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[24]_i_19 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Ki_reg_n_0_[2][24] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Ki_reg_n_0_[3][24] ),
        .O(\axi_rdata[24]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \axi_rdata[24]_i_2 
       (.I0(\axi_rdata[24]_i_5_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I2(\axi_rdata[24]_i_6_n_0 ),
        .I3(\axi_rdata[24]_i_7_n_0 ),
        .I4(\axi_rdata[24]_i_8_n_0 ),
        .I5(\axi_rdata[24]_i_9_n_0 ),
        .O(\axi_rdata[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[24]_i_20 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\sp_reg_n_0_[2][24] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\sp_reg_n_0_[3][24] ),
        .O(\axi_rdata[24]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[24]_i_21 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Kp_reg_n_0_[2][24] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Kp_reg_n_0_[3][24] ),
        .O(\axi_rdata[24]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[24]_i_22 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Kd_reg_n_0_[2][24] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Kd_reg_n_0_[3][24] ),
        .O(\axi_rdata[24]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[24]_i_23 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][24] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][24] ),
        .O(\axi_rdata[24]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[24]_i_24 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][24] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][24] ),
        .O(\axi_rdata[24]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[24]_i_25 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][24] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][24] ),
        .O(\axi_rdata[24]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[24]_i_26 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][24] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][24] ),
        .O(\axi_rdata[24]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[24]_i_27 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [24]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [24]),
        .O(\axi_rdata[24]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[24]_i_28 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][24] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][24] ),
        .O(\axi_rdata[24]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[24]_i_29 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][24] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][24] ),
        .O(\axi_rdata[24]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \axi_rdata[24]_i_3 
       (.I0(\axi_rdata[24]_i_10_n_0 ),
        .I1(\sp[0][31]_i_2_n_0 ),
        .I2(axi_awaddr[8]),
        .I3(actual_update_frequency[24]),
        .I4(\axi_rdata[31]_i_14_n_0 ),
        .I5(\axi_rdata[24]_i_11_n_0 ),
        .O(\axi_rdata[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[24]_i_30 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][24] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][24] ),
        .O(\axi_rdata[24]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[24]_i_31 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][24] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][24] ),
        .O(\axi_rdata[24]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \axi_rdata[24]_i_4 
       (.I0(\axi_rdata[24]_i_12_n_0 ),
        .I1(\axi_rdata[24]_i_13_n_0 ),
        .I2(\axi_rdata[24]_i_14_n_0 ),
        .I3(axi_awaddr[10]),
        .I4(axi_awaddr[9]),
        .O(\axi_rdata[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[24]_i_5 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[24]_i_15_n_0 ),
        .I3(\axi_rdata[24]_i_16_n_0 ),
        .I4(\axi_rdata[24]_i_17_n_0 ),
        .I5(\axi_rdata[24]_i_18_n_0 ),
        .O(\axi_rdata[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[24]_i_6 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[24]_i_19_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Ki_reg_n_0_[0][24] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Ki_reg_n_0_[1][24] ),
        .O(\axi_rdata[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[24]_i_7 
       (.I0(\axi_rdata[24]_i_20_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\sp_reg_n_0_[0][24] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\sp_reg_n_0_[1][24] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[24]_i_8 
       (.I0(\axi_rdata[24]_i_21_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\Kp_reg_n_0_[0][24] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\Kp_reg_n_0_[1][24] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[24]_i_9 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[24]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Kd_reg_n_0_[0][24] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Kd_reg_n_0_[1][24] ),
        .O(\axi_rdata[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFEEE)) 
    \axi_rdata[25]_i_1 
       (.I0(\axi_rdata[25]_i_2_n_0 ),
        .I1(\axi_rdata[25]_i_3_n_0 ),
        .I2(axi_awaddr[9]),
        .I3(\axi_rdata[25]_i_4_n_0 ),
        .I4(axi_awaddr[10]),
        .O(\axi_rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[25]_i_10 
       (.I0(\axi_rdata[25]_i_23_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\sp_reg_n_0_[0][25] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\sp_reg_n_0_[1][25] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[25]_i_11 
       (.I0(\axi_rdata[25]_i_24_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\Kp_reg_n_0_[0][25] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\Kp_reg_n_0_[1][25] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[25]_i_12 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[25]_i_25_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Kd_reg_n_0_[0][25] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Kd_reg_n_0_[1][25] ),
        .O(\axi_rdata[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[25]_i_13 
       (.I0(\axi_rdata[29]_i_27_n_0 ),
        .I1(\axi_rdata[25]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][25] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][25] ),
        .O(\axi_rdata[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[25]_i_14 
       (.I0(\axi_rdata[29]_i_25_n_0 ),
        .I1(\axi_rdata[25]_i_27_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\deadBand_reg_n_0_[0][25] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\deadBand_reg_n_0_[1][25] ),
        .O(\axi_rdata[25]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[25]_i_15 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [25]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [25]),
        .O(\axi_rdata[25]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[25]_i_16 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][25] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][25] ),
        .O(\axi_rdata[25]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[25]_i_17 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][25] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][25] ),
        .O(\axi_rdata[25]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[25]_i_18 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[25]_i_28_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][25] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][25] ),
        .O(\axi_rdata[25]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[25]_i_19 
       (.I0(\axi_rdata[25]_i_29_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][25] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][25] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[25]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[25]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[25]_i_5_n_0 ),
        .I3(\axi_rdata[25]_i_6_n_0 ),
        .I4(\axi_rdata[25]_i_7_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[25]_i_20 
       (.I0(\axi_rdata[25]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][25] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][25] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[25]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[25]_i_21 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[25]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][25] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][25] ),
        .O(\axi_rdata[25]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[25]_i_22 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Ki_reg_n_0_[2][25] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Ki_reg_n_0_[3][25] ),
        .O(\axi_rdata[25]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[25]_i_23 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\sp_reg_n_0_[2][25] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\sp_reg_n_0_[3][25] ),
        .O(\axi_rdata[25]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[25]_i_24 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Kp_reg_n_0_[2][25] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Kp_reg_n_0_[3][25] ),
        .O(\axi_rdata[25]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[25]_i_25 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Kd_reg_n_0_[2][25] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Kd_reg_n_0_[3][25] ),
        .O(\axi_rdata[25]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[25]_i_26 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][25] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][25] ),
        .O(\axi_rdata[25]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[25]_i_27 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][25] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][25] ),
        .O(\axi_rdata[25]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[25]_i_28 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][25] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][25] ),
        .O(\axi_rdata[25]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[25]_i_29 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][25] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][25] ),
        .O(\axi_rdata[25]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \axi_rdata[25]_i_3 
       (.I0(\axi_rdata[25]_i_8_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I2(\axi_rdata[25]_i_9_n_0 ),
        .I3(\axi_rdata[25]_i_10_n_0 ),
        .I4(\axi_rdata[25]_i_11_n_0 ),
        .I5(\axi_rdata[25]_i_12_n_0 ),
        .O(\axi_rdata[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[25]_i_30 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][25] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][25] ),
        .O(\axi_rdata[25]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[25]_i_31 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][25] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][25] ),
        .O(\axi_rdata[25]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \axi_rdata[25]_i_4 
       (.I0(\axi_rdata[25]_i_13_n_0 ),
        .I1(\sp[0][31]_i_2_n_0 ),
        .I2(axi_awaddr[8]),
        .I3(actual_update_frequency[25]),
        .I4(\axi_rdata[31]_i_14_n_0 ),
        .I5(\axi_rdata[25]_i_14_n_0 ),
        .O(\axi_rdata[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[25]_i_5 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[25]_i_15_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [25]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [25]),
        .O(\axi_rdata[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[25]_i_6 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[25]_i_16_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][25] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][25] ),
        .O(\axi_rdata[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[25]_i_7 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[25]_i_17_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][25] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][25] ),
        .O(\axi_rdata[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[25]_i_8 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[25]_i_18_n_0 ),
        .I3(\axi_rdata[25]_i_19_n_0 ),
        .I4(\axi_rdata[25]_i_20_n_0 ),
        .I5(\axi_rdata[25]_i_21_n_0 ),
        .O(\axi_rdata[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[25]_i_9 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[25]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Ki_reg_n_0_[0][25] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Ki_reg_n_0_[1][25] ),
        .O(\axi_rdata[25]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFEEE)) 
    \axi_rdata[26]_i_1 
       (.I0(\axi_rdata[26]_i_2_n_0 ),
        .I1(\axi_rdata[26]_i_3_n_0 ),
        .I2(axi_awaddr[9]),
        .I3(\axi_rdata[26]_i_4_n_0 ),
        .I4(axi_awaddr[10]),
        .O(\axi_rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[26]_i_10 
       (.I0(\axi_rdata[26]_i_23_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\sp_reg_n_0_[0][26] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\sp_reg_n_0_[1][26] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[26]_i_11 
       (.I0(\axi_rdata[26]_i_24_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\Kp_reg_n_0_[0][26] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\Kp_reg_n_0_[1][26] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[26]_i_12 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[26]_i_25_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Kd_reg_n_0_[0][26] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Kd_reg_n_0_[1][26] ),
        .O(\axi_rdata[26]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[26]_i_13 
       (.I0(\deadBand_reg_n_0_[1][26] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\deadBand_reg_n_0_[0][26] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[26]_i_26_n_0 ),
        .O(data8[26]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[26]_i_14 
       (.I0(\positions_reg_n_0_[1][26] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\positions_reg_n_0_[0][26] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[26]_i_27_n_0 ),
        .O(data10[26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[26]_i_15 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [26]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [26]),
        .O(\axi_rdata[26]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[26]_i_16 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][26] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][26] ),
        .O(\axi_rdata[26]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[26]_i_17 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][26] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][26] ),
        .O(\axi_rdata[26]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[26]_i_18 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[26]_i_28_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][26] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][26] ),
        .O(\axi_rdata[26]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[26]_i_19 
       (.I0(\axi_rdata[26]_i_29_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][26] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][26] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[26]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[26]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[26]_i_5_n_0 ),
        .I3(\axi_rdata[26]_i_6_n_0 ),
        .I4(\axi_rdata[26]_i_7_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[26]_i_20 
       (.I0(\axi_rdata[26]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][26] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][26] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[26]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[26]_i_21 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[26]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][26] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][26] ),
        .O(\axi_rdata[26]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[26]_i_22 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Ki_reg_n_0_[2][26] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Ki_reg_n_0_[3][26] ),
        .O(\axi_rdata[26]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[26]_i_23 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\sp_reg_n_0_[2][26] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\sp_reg_n_0_[3][26] ),
        .O(\axi_rdata[26]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[26]_i_24 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Kp_reg_n_0_[2][26] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Kp_reg_n_0_[3][26] ),
        .O(\axi_rdata[26]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[26]_i_25 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Kd_reg_n_0_[2][26] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Kd_reg_n_0_[3][26] ),
        .O(\axi_rdata[26]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[26]_i_26 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][26] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][26] ),
        .O(\axi_rdata[26]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[26]_i_27 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][26] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][26] ),
        .O(\axi_rdata[26]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[26]_i_28 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][26] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][26] ),
        .O(\axi_rdata[26]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[26]_i_29 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\outputPosMax_reg_n_0_[2][26] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\outputPosMax_reg_n_0_[3][26] ),
        .O(\axi_rdata[26]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \axi_rdata[26]_i_3 
       (.I0(\axi_rdata[26]_i_8_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I2(\axi_rdata[26]_i_9_n_0 ),
        .I3(\axi_rdata[26]_i_10_n_0 ),
        .I4(\axi_rdata[26]_i_11_n_0 ),
        .I5(\axi_rdata[26]_i_12_n_0 ),
        .O(\axi_rdata[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[26]_i_30 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][26] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][26] ),
        .O(\axi_rdata[26]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[26]_i_31 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][26] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][26] ),
        .O(\axi_rdata[26]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAFAAAEE)) 
    \axi_rdata[26]_i_4 
       (.I0(\axi_rdata[31]_i_14_n_0 ),
        .I1(data8[26]),
        .I2(data10[26]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(axi_awaddr[8]),
        .O(\axi_rdata[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[26]_i_5 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[26]_i_15_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [26]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [26]),
        .O(\axi_rdata[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[26]_i_6 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[26]_i_16_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][26] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][26] ),
        .O(\axi_rdata[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[26]_i_7 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[26]_i_17_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][26] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][26] ),
        .O(\axi_rdata[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[26]_i_8 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[26]_i_18_n_0 ),
        .I3(\axi_rdata[26]_i_19_n_0 ),
        .I4(\axi_rdata[26]_i_20_n_0 ),
        .I5(\axi_rdata[26]_i_21_n_0 ),
        .O(\axi_rdata[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[26]_i_9 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[26]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Ki_reg_n_0_[0][26] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Ki_reg_n_0_[1][26] ),
        .O(\axi_rdata[26]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFEEE)) 
    \axi_rdata[27]_i_1 
       (.I0(\axi_rdata[27]_i_2_n_0 ),
        .I1(\axi_rdata[27]_i_3_n_0 ),
        .I2(axi_awaddr[9]),
        .I3(\axi_rdata[27]_i_4_n_0 ),
        .I4(axi_awaddr[10]),
        .O(\axi_rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[27]_i_10 
       (.I0(\axi_rdata[27]_i_23_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\sp_reg_n_0_[0][27] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\sp_reg_n_0_[1][27] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[27]_i_11 
       (.I0(\axi_rdata[27]_i_24_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\Kp_reg_n_0_[0][27] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\Kp_reg_n_0_[1][27] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[27]_i_12 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[27]_i_25_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Kd_reg_n_0_[0][27] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Kd_reg_n_0_[1][27] ),
        .O(\axi_rdata[27]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[27]_i_13 
       (.I0(\deadBand_reg_n_0_[1][27] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\deadBand_reg_n_0_[0][27] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[27]_i_26_n_0 ),
        .O(data8[27]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[27]_i_14 
       (.I0(\positions_reg_n_0_[1][27] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\positions_reg_n_0_[0][27] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[27]_i_27_n_0 ),
        .O(data10[27]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[27]_i_15 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [27]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [27]),
        .O(\axi_rdata[27]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[27]_i_16 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][27] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][27] ),
        .O(\axi_rdata[27]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[27]_i_17 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][27] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][27] ),
        .O(\axi_rdata[27]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[27]_i_18 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[27]_i_28_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][27] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][27] ),
        .O(\axi_rdata[27]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[27]_i_19 
       (.I0(\axi_rdata[27]_i_29_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][27] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][27] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[27]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[27]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[27]_i_5_n_0 ),
        .I3(\axi_rdata[27]_i_6_n_0 ),
        .I4(\axi_rdata[27]_i_7_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[27]_i_20 
       (.I0(\axi_rdata[27]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][27] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][27] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[27]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[27]_i_21 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[27]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][27] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][27] ),
        .O(\axi_rdata[27]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[27]_i_22 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Ki_reg_n_0_[2][27] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Ki_reg_n_0_[3][27] ),
        .O(\axi_rdata[27]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[27]_i_23 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\sp_reg_n_0_[2][27] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\sp_reg_n_0_[3][27] ),
        .O(\axi_rdata[27]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[27]_i_24 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Kp_reg_n_0_[2][27] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Kp_reg_n_0_[3][27] ),
        .O(\axi_rdata[27]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[27]_i_25 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Kd_reg_n_0_[2][27] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Kd_reg_n_0_[3][27] ),
        .O(\axi_rdata[27]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[27]_i_26 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][27] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][27] ),
        .O(\axi_rdata[27]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[27]_i_27 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][27] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][27] ),
        .O(\axi_rdata[27]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[27]_i_28 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\IntegralPosMax_reg_n_0_[2][27] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\IntegralPosMax_reg_n_0_[3][27] ),
        .O(\axi_rdata[27]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[27]_i_29 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\outputPosMax_reg_n_0_[2][27] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\outputPosMax_reg_n_0_[3][27] ),
        .O(\axi_rdata[27]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \axi_rdata[27]_i_3 
       (.I0(\axi_rdata[27]_i_8_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I2(\axi_rdata[27]_i_9_n_0 ),
        .I3(\axi_rdata[27]_i_10_n_0 ),
        .I4(\axi_rdata[27]_i_11_n_0 ),
        .I5(\axi_rdata[27]_i_12_n_0 ),
        .O(\axi_rdata[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[27]_i_30 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\IntegralNegMax_reg_n_0_[2][27] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\IntegralNegMax_reg_n_0_[3][27] ),
        .O(\axi_rdata[27]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[27]_i_31 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\outputNegMax_reg_n_0_[2][27] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\outputNegMax_reg_n_0_[3][27] ),
        .O(\axi_rdata[27]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAFAAAEE)) 
    \axi_rdata[27]_i_4 
       (.I0(\axi_rdata[31]_i_14_n_0 ),
        .I1(data8[27]),
        .I2(data10[27]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(axi_awaddr[8]),
        .O(\axi_rdata[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[27]_i_5 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[27]_i_15_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [27]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [27]),
        .O(\axi_rdata[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[27]_i_6 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[27]_i_16_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][27] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][27] ),
        .O(\axi_rdata[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[27]_i_7 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[27]_i_17_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][27] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][27] ),
        .O(\axi_rdata[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[27]_i_8 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[27]_i_18_n_0 ),
        .I3(\axi_rdata[27]_i_19_n_0 ),
        .I4(\axi_rdata[27]_i_20_n_0 ),
        .I5(\axi_rdata[27]_i_21_n_0 ),
        .O(\axi_rdata[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[27]_i_9 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[27]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Ki_reg_n_0_[0][27] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Ki_reg_n_0_[1][27] ),
        .O(\axi_rdata[27]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFEEE)) 
    \axi_rdata[28]_i_1 
       (.I0(\axi_rdata[28]_i_2_n_0 ),
        .I1(\axi_rdata[28]_i_3_n_0 ),
        .I2(axi_awaddr[9]),
        .I3(\axi_rdata[28]_i_4_n_0 ),
        .I4(axi_awaddr[10]),
        .O(\axi_rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[28]_i_10 
       (.I0(\axi_rdata[28]_i_23_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\sp_reg_n_0_[0][28] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\sp_reg_n_0_[1][28] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[28]_i_11 
       (.I0(\axi_rdata[28]_i_24_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\Kp_reg_n_0_[0][28] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\Kp_reg_n_0_[1][28] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[28]_i_12 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[28]_i_25_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Kd_reg_n_0_[0][28] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Kd_reg_n_0_[1][28] ),
        .O(\axi_rdata[28]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[28]_i_13 
       (.I0(\deadBand_reg_n_0_[1][28] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\deadBand_reg_n_0_[0][28] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[28]_i_26_n_0 ),
        .O(data8[28]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[28]_i_14 
       (.I0(\positions_reg_n_0_[1][28] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\positions_reg_n_0_[0][28] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[28]_i_27_n_0 ),
        .O(data10[28]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[28]_i_15 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [28]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [28]),
        .O(\axi_rdata[28]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[28]_i_16 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][28] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][28] ),
        .O(\axi_rdata[28]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[28]_i_17 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][28] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][28] ),
        .O(\axi_rdata[28]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[28]_i_18 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[28]_i_28_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][28] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][28] ),
        .O(\axi_rdata[28]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[28]_i_19 
       (.I0(\axi_rdata[28]_i_29_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][28] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][28] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[28]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[28]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[28]_i_5_n_0 ),
        .I3(\axi_rdata[28]_i_6_n_0 ),
        .I4(\axi_rdata[28]_i_7_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[28]_i_20 
       (.I0(\axi_rdata[28]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][28] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][28] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[28]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[28]_i_21 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[28]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][28] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][28] ),
        .O(\axi_rdata[28]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[28]_i_22 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Ki_reg_n_0_[2][28] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Ki_reg_n_0_[3][28] ),
        .O(\axi_rdata[28]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[28]_i_23 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\sp_reg_n_0_[2][28] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\sp_reg_n_0_[3][28] ),
        .O(\axi_rdata[28]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[28]_i_24 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Kp_reg_n_0_[2][28] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Kp_reg_n_0_[3][28] ),
        .O(\axi_rdata[28]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[28]_i_25 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Kd_reg_n_0_[2][28] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Kd_reg_n_0_[3][28] ),
        .O(\axi_rdata[28]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[28]_i_26 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][28] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][28] ),
        .O(\axi_rdata[28]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[28]_i_27 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][28] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][28] ),
        .O(\axi_rdata[28]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[28]_i_28 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\IntegralPosMax_reg_n_0_[2][28] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\IntegralPosMax_reg_n_0_[3][28] ),
        .O(\axi_rdata[28]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[28]_i_29 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\outputPosMax_reg_n_0_[2][28] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\outputPosMax_reg_n_0_[3][28] ),
        .O(\axi_rdata[28]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \axi_rdata[28]_i_3 
       (.I0(\axi_rdata[28]_i_8_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(\axi_rdata[28]_i_10_n_0 ),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(\axi_rdata[28]_i_12_n_0 ),
        .O(\axi_rdata[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[28]_i_30 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\IntegralNegMax_reg_n_0_[2][28] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\IntegralNegMax_reg_n_0_[3][28] ),
        .O(\axi_rdata[28]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[28]_i_31 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\outputNegMax_reg_n_0_[2][28] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\outputNegMax_reg_n_0_[3][28] ),
        .O(\axi_rdata[28]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAFAAAEE)) 
    \axi_rdata[28]_i_4 
       (.I0(\axi_rdata[31]_i_14_n_0 ),
        .I1(data8[28]),
        .I2(data10[28]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(axi_awaddr[8]),
        .O(\axi_rdata[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[28]_i_5 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[28]_i_15_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [28]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [28]),
        .O(\axi_rdata[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[28]_i_6 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[28]_i_16_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][28] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][28] ),
        .O(\axi_rdata[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[28]_i_7 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[28]_i_17_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][28] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][28] ),
        .O(\axi_rdata[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[28]_i_8 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[28]_i_18_n_0 ),
        .I3(\axi_rdata[28]_i_19_n_0 ),
        .I4(\axi_rdata[28]_i_20_n_0 ),
        .I5(\axi_rdata[28]_i_21_n_0 ),
        .O(\axi_rdata[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[28]_i_9 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[28]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Ki_reg_n_0_[0][28] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Ki_reg_n_0_[1][28] ),
        .O(\axi_rdata[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F4F4F4F44)) 
    \axi_rdata[29]_i_1 
       (.I0(axi_awaddr[10]),
        .I1(\axi_rdata[29]_i_2_n_0 ),
        .I2(\axi_rdata[29]_i_3_n_0 ),
        .I3(\axi_rdata[29]_i_4_n_0 ),
        .I4(\axi_rdata[29]_i_5_n_0 ),
        .I5(\axi_rdata[29]_i_6_n_0 ),
        .O(\axi_rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[29]_i_10 
       (.I0(\axi_rdata[29]_i_27_n_0 ),
        .I1(\axi_rdata[29]_i_28_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][29] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][29] ),
        .O(\axi_rdata[29]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0000005D)) 
    \axi_rdata[29]_i_11 
       (.I0(axi_awaddr[10]),
        .I1(axi_awaddr[8]),
        .I2(axi_awaddr[9]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .O(\axi_rdata[29]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[29]_i_12 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [29]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [29]),
        .O(\axi_rdata[29]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h04044404)) 
    \axi_rdata[29]_i_13 
       (.I0(axi_awaddr[7]),
        .I1(axi_awaddr[6]),
        .I2(axi_awaddr[10]),
        .I3(axi_awaddr[8]),
        .I4(axi_awaddr[9]),
        .O(\axi_rdata[29]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[29]_i_14 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][29] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][29] ),
        .O(\axi_rdata[29]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \axi_rdata[29]_i_15 
       (.I0(axi_awaddr[6]),
        .I1(axi_awaddr[7]),
        .I2(axi_awaddr[10]),
        .I3(axi_awaddr[8]),
        .I4(axi_awaddr[9]),
        .O(\axi_rdata[29]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[29]_i_16 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][29] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][29] ),
        .O(\axi_rdata[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[29]_i_17 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[29]_i_29_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Kd_reg_n_0_[0][29] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Kd_reg_n_0_[1][29] ),
        .O(\axi_rdata[29]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[29]_i_18 
       (.I0(\axi_rdata[29]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\Kp_reg_n_0_[0][29] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\Kp_reg_n_0_[1][29] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[29]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[29]_i_19 
       (.I0(\axi_rdata[29]_i_31_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\sp_reg_n_0_[0][29] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\sp_reg_n_0_[1][29] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[29]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    \axi_rdata[29]_i_2 
       (.I0(\axi_rdata[29]_i_7_n_0 ),
        .I1(\axi_rdata[29]_i_8_n_0 ),
        .I2(axi_awaddr[9]),
        .I3(\axi_rdata[31]_i_14_n_0 ),
        .I4(\axi_rdata[29]_i_9_n_0 ),
        .I5(\axi_rdata[29]_i_10_n_0 ),
        .O(\axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[29]_i_20 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[29]_i_32_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Ki_reg_n_0_[0][29] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Ki_reg_n_0_[1][29] ),
        .O(\axi_rdata[29]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[29]_i_21 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[29]_i_33_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][29] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][29] ),
        .O(\axi_rdata[29]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[29]_i_22 
       (.I0(\axi_rdata[29]_i_34_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][29] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][29] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[29]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[29]_i_23 
       (.I0(\axi_rdata[29]_i_35_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][29] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][29] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[29]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[29]_i_24 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[29]_i_36_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][29] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][29] ),
        .O(\axi_rdata[29]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axi_rdata[29]_i_25 
       (.I0(axi_awaddr[6]),
        .I1(axi_awaddr[7]),
        .I2(axi_awaddr[8]),
        .O(\axi_rdata[29]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[29]_i_26 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][29] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][29] ),
        .O(\axi_rdata[29]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \axi_rdata[29]_i_27 
       (.I0(axi_awaddr[6]),
        .I1(axi_awaddr[7]),
        .I2(axi_awaddr[8]),
        .O(\axi_rdata[29]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[29]_i_28 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][29] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][29] ),
        .O(\axi_rdata[29]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[29]_i_29 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Kd_reg_n_0_[2][29] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Kd_reg_n_0_[3][29] ),
        .O(\axi_rdata[29]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_rdata[29]_i_3 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .O(\axi_rdata[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[29]_i_30 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Kp_reg_n_0_[2][29] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Kp_reg_n_0_[3][29] ),
        .O(\axi_rdata[29]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[29]_i_31 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\sp_reg_n_0_[2][29] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\sp_reg_n_0_[3][29] ),
        .O(\axi_rdata[29]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[29]_i_32 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Ki_reg_n_0_[2][29] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Ki_reg_n_0_[3][29] ),
        .O(\axi_rdata[29]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[29]_i_33 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\IntegralPosMax_reg_n_0_[2][29] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\IntegralPosMax_reg_n_0_[3][29] ),
        .O(\axi_rdata[29]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[29]_i_34 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\outputPosMax_reg_n_0_[2][29] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\outputPosMax_reg_n_0_[3][29] ),
        .O(\axi_rdata[29]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[29]_i_35 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\IntegralNegMax_reg_n_0_[2][29] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\IntegralNegMax_reg_n_0_[3][29] ),
        .O(\axi_rdata[29]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[29]_i_36 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\outputNegMax_reg_n_0_[2][29] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\outputNegMax_reg_n_0_[3][29] ),
        .O(\axi_rdata[29]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[29]_i_4 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[29]_i_12_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [29]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [29]),
        .O(\axi_rdata[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[29]_i_5 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[29]_i_14_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][29] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][29] ),
        .O(\axi_rdata[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[29]_i_6 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[29]_i_16_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][29] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][29] ),
        .O(\axi_rdata[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \axi_rdata[29]_i_7 
       (.I0(\axi_rdata[29]_i_17_n_0 ),
        .I1(\axi_rdata[29]_i_18_n_0 ),
        .I2(\axi_rdata[29]_i_19_n_0 ),
        .I3(\axi_rdata[29]_i_20_n_0 ),
        .I4(axi_awaddr[9]),
        .I5(axi_awaddr[8]),
        .O(\axi_rdata[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[29]_i_8 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[29]_i_21_n_0 ),
        .I3(\axi_rdata[29]_i_22_n_0 ),
        .I4(\axi_rdata[29]_i_23_n_0 ),
        .I5(\axi_rdata[29]_i_24_n_0 ),
        .O(\axi_rdata[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[29]_i_9 
       (.I0(\axi_rdata[29]_i_25_n_0 ),
        .I1(\axi_rdata[29]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\deadBand_reg_n_0_[0][29] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\deadBand_reg_n_0_[1][29] ),
        .O(\axi_rdata[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[2]_i_10 
       (.I0(\axi_rdata[2]_i_25_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][2] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][2] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[2]_i_11 
       (.I0(\axi_rdata[2]_i_26_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][2] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][2] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[2]_i_12 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[2]_i_27_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][2] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][2] ),
        .O(\axi_rdata[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[2]_i_13 
       (.I0(axi_awaddr[8]),
        .I1(axi_awaddr[9]),
        .I2(\axi_rdata[2]_i_28_n_0 ),
        .I3(\axi_rdata[2]_i_29_n_0 ),
        .I4(\axi_rdata[2]_i_30_n_0 ),
        .I5(\axi_rdata[2]_i_31_n_0 ),
        .O(\axi_rdata[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[2]_i_14 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[2]_i_32_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Ki_reg_n_0_[0][2] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Ki_reg_n_0_[1][2] ),
        .O(\axi_rdata[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[2]_i_15 
       (.I0(\axi_rdata[2]_i_33_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\sp_reg_n_0_[0][2] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\sp_reg_n_0_[1][2] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[2]_i_16 
       (.I0(\axi_rdata[2]_i_34_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\Kp_reg_n_0_[0][2] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\Kp_reg_n_0_[1][2] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[2]_i_17 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[2]_i_35_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Kd_reg_n_0_[0][2] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Kd_reg_n_0_[1][2] ),
        .O(\axi_rdata[2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[2]_i_18 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][2] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][2] ),
        .O(\axi_rdata[2]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[2]_i_19 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][2] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][2] ),
        .O(\axi_rdata[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFEFEFE)) 
    \axi_rdata[2]_i_2 
       (.I0(\axi_rdata[2]_i_5_n_0 ),
        .I1(\axi_rdata[2]_i_6_n_0 ),
        .I2(\axi_rdata[2]_i_7_n_0 ),
        .I3(\myo_brick_reg_n_0_[2] ),
        .I4(\axi_rdata[3]_i_9_n_0 ),
        .I5(\axi_rdata[3]_i_10_n_0 ),
        .O(\axi_rdata[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[2]_i_20 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [2]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [2]),
        .O(\axi_rdata[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[2]_i_22 
       (.I0(\axi_rdata[2]_i_37_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\currents_reg_n_0_[0][2] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\currents_reg_n_0_[1][2] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[2]_i_23 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[2]_i_38_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\displacements_reg_n_0_[0][2] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\displacements_reg_n_0_[1][2] ),
        .O(\axi_rdata[2]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[2]_i_24 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][2] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][2] ),
        .O(\axi_rdata[2]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[2]_i_25 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][2] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][2] ),
        .O(\axi_rdata[2]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[2]_i_26 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][2] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][2] ),
        .O(\axi_rdata[2]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[2]_i_27 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][2] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][2] ),
        .O(\axi_rdata[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[2]_i_28 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[2]_i_39_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][2] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][2] ),
        .O(\axi_rdata[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[2]_i_29 
       (.I0(\axi_rdata[2]_i_40_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\deadBand_reg_n_0_[0][2] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\deadBand_reg_n_0_[1][2] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[2]_i_30 
       (.I0(\axi_rdata[2]_i_41_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\velocitys_reg_n_0_[0][2] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\velocitys_reg_n_0_[1][2] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[2]_i_31 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[2]_i_42_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\control_mode_reg_n_0_[0][2] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\control_mode_reg_n_0_[1][2] ),
        .O(\axi_rdata[2]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[2]_i_32 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][2] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][2] ),
        .O(\axi_rdata[2]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[2]_i_33 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][2] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][2] ),
        .O(\axi_rdata[2]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[2]_i_34 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][2] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][2] ),
        .O(\axi_rdata[2]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[2]_i_35 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][2] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][2] ),
        .O(\axi_rdata[2]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[2]_i_37 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\currents_reg_n_0_[2][2] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\currents_reg_n_0_[3][2] ),
        .O(\axi_rdata[2]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[2]_i_38 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\displacements_reg_n_0_[2][2] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\displacements_reg_n_0_[3][2] ),
        .O(\axi_rdata[2]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[2]_i_39 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][2] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][2] ),
        .O(\axi_rdata[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \axi_rdata[2]_i_4 
       (.I0(\axi_rdata[2]_i_13_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I2(\axi_rdata[2]_i_14_n_0 ),
        .I3(\axi_rdata[2]_i_15_n_0 ),
        .I4(\axi_rdata[2]_i_16_n_0 ),
        .I5(\axi_rdata[2]_i_17_n_0 ),
        .O(\axi_rdata[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[2]_i_40 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][2] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][2] ),
        .O(\axi_rdata[2]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[2]_i_41 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\velocitys_reg_n_0_[2][2] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\velocitys_reg_n_0_[3][2] ),
        .O(\axi_rdata[2]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[2]_i_42 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\control_mode_reg_n_0_[2][2] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\control_mode_reg_n_0_[3][2] ),
        .O(\axi_rdata[2]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[2]_i_5 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[2]_i_18_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][2] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][2] ),
        .O(\axi_rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[2]_i_6 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[2]_i_19_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][2] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][2] ),
        .O(\axi_rdata[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[2]_i_7 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[2]_i_20_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [2]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [2]),
        .O(\axi_rdata[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[2]_i_9 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[2]_i_24_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][2] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][2] ),
        .O(\axi_rdata[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFEEE)) 
    \axi_rdata[30]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(\axi_rdata[30]_i_3_n_0 ),
        .I2(axi_awaddr[9]),
        .I3(\axi_rdata[30]_i_4_n_0 ),
        .I4(axi_awaddr[10]),
        .O(\axi_rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[30]_i_10 
       (.I0(\axi_rdata[30]_i_23_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\sp_reg_n_0_[0][30] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\sp_reg_n_0_[1][30] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[30]_i_11 
       (.I0(\axi_rdata[30]_i_24_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\Kp_reg_n_0_[0][30] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\Kp_reg_n_0_[1][30] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[30]_i_12 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[30]_i_25_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Kd_reg_n_0_[0][30] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Kd_reg_n_0_[1][30] ),
        .O(\axi_rdata[30]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[30]_i_13 
       (.I0(\deadBand_reg_n_0_[1][30] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\deadBand_reg_n_0_[0][30] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[30]_i_26_n_0 ),
        .O(data8[30]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[30]_i_14 
       (.I0(\positions_reg_n_0_[1][30] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\positions_reg_n_0_[0][30] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[30]_i_27_n_0 ),
        .O(data10[30]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[30]_i_15 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [30]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [30]),
        .O(\axi_rdata[30]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[30]_i_16 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][30] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][30] ),
        .O(\axi_rdata[30]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[30]_i_17 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][30] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][30] ),
        .O(\axi_rdata[30]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[30]_i_18 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[30]_i_28_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][30] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][30] ),
        .O(\axi_rdata[30]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[30]_i_19 
       (.I0(\axi_rdata[30]_i_29_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][30] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][30] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[30]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[30]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[30]_i_5_n_0 ),
        .I3(\axi_rdata[30]_i_6_n_0 ),
        .I4(\axi_rdata[30]_i_7_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[30]_i_20 
       (.I0(\axi_rdata[30]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][30] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][30] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[30]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[30]_i_21 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[30]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][30] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][30] ),
        .O(\axi_rdata[30]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[30]_i_22 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Ki_reg_n_0_[2][30] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Ki_reg_n_0_[3][30] ),
        .O(\axi_rdata[30]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[30]_i_23 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\sp_reg_n_0_[2][30] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\sp_reg_n_0_[3][30] ),
        .O(\axi_rdata[30]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[30]_i_24 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Kp_reg_n_0_[2][30] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Kp_reg_n_0_[3][30] ),
        .O(\axi_rdata[30]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[30]_i_25 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Kd_reg_n_0_[2][30] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Kd_reg_n_0_[3][30] ),
        .O(\axi_rdata[30]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[30]_i_26 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][30] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][30] ),
        .O(\axi_rdata[30]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[30]_i_27 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][30] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][30] ),
        .O(\axi_rdata[30]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[30]_i_28 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\IntegralPosMax_reg_n_0_[2][30] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\IntegralPosMax_reg_n_0_[3][30] ),
        .O(\axi_rdata[30]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[30]_i_29 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\outputPosMax_reg_n_0_[2][30] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\outputPosMax_reg_n_0_[3][30] ),
        .O(\axi_rdata[30]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \axi_rdata[30]_i_3 
       (.I0(\axi_rdata[30]_i_8_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I2(\axi_rdata[30]_i_9_n_0 ),
        .I3(\axi_rdata[30]_i_10_n_0 ),
        .I4(\axi_rdata[30]_i_11_n_0 ),
        .I5(\axi_rdata[30]_i_12_n_0 ),
        .O(\axi_rdata[30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[30]_i_30 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\IntegralNegMax_reg_n_0_[2][30] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\IntegralNegMax_reg_n_0_[3][30] ),
        .O(\axi_rdata[30]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[30]_i_31 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\outputNegMax_reg_n_0_[2][30] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\outputNegMax_reg_n_0_[3][30] ),
        .O(\axi_rdata[30]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAFAAAEE)) 
    \axi_rdata[30]_i_4 
       (.I0(\axi_rdata[31]_i_14_n_0 ),
        .I1(data8[30]),
        .I2(data10[30]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(axi_awaddr[8]),
        .O(\axi_rdata[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[30]_i_5 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[30]_i_15_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [30]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [30]),
        .O(\axi_rdata[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[30]_i_6 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[30]_i_16_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][30] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][30] ),
        .O(\axi_rdata[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[30]_i_7 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[30]_i_17_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][30] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][30] ),
        .O(\axi_rdata[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[30]_i_8 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[30]_i_18_n_0 ),
        .I3(\axi_rdata[30]_i_19_n_0 ),
        .I4(\axi_rdata[30]_i_20_n_0 ),
        .I5(\axi_rdata[30]_i_21_n_0 ),
        .O(\axi_rdata[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[30]_i_9 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[30]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Ki_reg_n_0_[0][30] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Ki_reg_n_0_[1][30] ),
        .O(\axi_rdata[30]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \axi_rdata[31]_i_1 
       (.I0(axi_arready_reg_0),
        .I1(myocontrol_rvalid),
        .I2(myocontrol_arvalid),
        .O(slv_reg_rden));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[31]_i_10 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[31]_i_25_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Ki_reg_n_0_[0][31] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Ki_reg_n_0_[1][31] ),
        .O(\axi_rdata[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[31]_i_11 
       (.I0(\axi_rdata[31]_i_26_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\sp_reg_n_0_[0][31] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\sp_reg_n_0_[1][31] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[31]_i_12 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\Kp_reg_n_0_[0][31] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\Kp_reg_n_0_[1][31] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[31]_i_13 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[31]_i_28_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\Kd_reg_n_0_[0][31] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\Kd_reg_n_0_[1][31] ),
        .O(\axi_rdata[31]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \axi_rdata[31]_i_14 
       (.I0(axi_awaddr[7]),
        .I1(axi_awaddr[6]),
        .I2(data13[31]),
        .I3(axi_awaddr[8]),
        .O(\axi_rdata[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[31]_i_15 
       (.I0(\deadBand_reg_n_0_[1][31] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\deadBand_reg_n_0_[0][31] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[31]_i_29_n_0 ),
        .O(data8[31]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[31]_i_16 
       (.I0(\positions_reg_n_0_[1][31] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\positions_reg_n_0_[0][31] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[31]_i_30_n_0 ),
        .O(data10[31]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[31]_i_17 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [31]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [31]),
        .O(\axi_rdata[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[31]_i_18 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][31] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][31] ),
        .O(\axi_rdata[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[31]_i_19 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][31] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][31] ),
        .O(\axi_rdata[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFEEE)) 
    \axi_rdata[31]_i_2 
       (.I0(\axi_rdata[31]_i_3_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(axi_awaddr[9]),
        .I3(\axi_rdata[31]_i_5_n_0 ),
        .I4(axi_awaddr[10]),
        .O(\axi_rdata[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[31]_i_20 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[31]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][31] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][31] ),
        .O(\axi_rdata[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[31]_i_21 
       (.I0(\axi_rdata[31]_i_32_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][31] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][31] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[31]_i_22 
       (.I0(\axi_rdata[31]_i_33_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][31] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][31] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[31]_i_23 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[31]_i_34_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][31] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][31] ),
        .O(\axi_rdata[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[31]_i_24 
       (.I0(axi_awaddr[6]),
        .I1(axi_awaddr[7]),
        .O(\axi_rdata[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[31]_i_25 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Ki_reg_n_0_[2][31] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Ki_reg_n_0_[3][31] ),
        .O(\axi_rdata[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[31]_i_26 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\sp_reg_n_0_[2][31] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\sp_reg_n_0_[3][31] ),
        .O(\axi_rdata[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[31]_i_27 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Kp_reg_n_0_[2][31] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Kp_reg_n_0_[3][31] ),
        .O(\axi_rdata[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[31]_i_28 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\Kd_reg_n_0_[2][31] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\Kd_reg_n_0_[3][31] ),
        .O(\axi_rdata[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[31]_i_29 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][31] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][31] ),
        .O(\axi_rdata[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[31]_i_3 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[31]_i_6_n_0 ),
        .I3(\axi_rdata[31]_i_7_n_0 ),
        .I4(\axi_rdata[31]_i_8_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[31]_i_30 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][31] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][31] ),
        .O(\axi_rdata[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[31]_i_31 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\IntegralPosMax_reg_n_0_[2][31] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\IntegralPosMax_reg_n_0_[3][31] ),
        .O(\axi_rdata[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[31]_i_32 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\outputPosMax_reg_n_0_[2][31] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\outputPosMax_reg_n_0_[3][31] ),
        .O(\axi_rdata[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[31]_i_33 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\IntegralNegMax_reg_n_0_[2][31] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\IntegralNegMax_reg_n_0_[3][31] ),
        .O(\axi_rdata[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[31]_i_34 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\outputNegMax_reg_n_0_[2][31] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\outputNegMax_reg_n_0_[3][31] ),
        .O(\axi_rdata[31]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \axi_rdata[31]_i_4 
       (.I0(\axi_rdata[31]_i_9_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I2(\axi_rdata[31]_i_10_n_0 ),
        .I3(\axi_rdata[31]_i_11_n_0 ),
        .I4(\axi_rdata[31]_i_12_n_0 ),
        .I5(\axi_rdata[31]_i_13_n_0 ),
        .O(\axi_rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAFAAAEE)) 
    \axi_rdata[31]_i_5 
       (.I0(\axi_rdata[31]_i_14_n_0 ),
        .I1(data8[31]),
        .I2(data10[31]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(axi_awaddr[8]),
        .O(\axi_rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[31]_i_6 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[31]_i_17_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [31]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [31]),
        .O(\axi_rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[31]_i_7 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[31]_i_18_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][31] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][31] ),
        .O(\axi_rdata[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[31]_i_8 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[31]_i_19_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][31] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][31] ),
        .O(\axi_rdata[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[31]_i_9 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[31]_i_20_n_0 ),
        .I3(\axi_rdata[31]_i_21_n_0 ),
        .I4(\axi_rdata[31]_i_22_n_0 ),
        .I5(\axi_rdata[31]_i_23_n_0 ),
        .O(\axi_rdata[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \axi_rdata[3]_i_10 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(axi_awaddr[10]),
        .O(\axi_rdata[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[3]_i_12 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[3]_i_27_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][3] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][3] ),
        .O(\axi_rdata[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[3]_i_13 
       (.I0(\axi_rdata[3]_i_28_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][3] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][3] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[3]_i_14 
       (.I0(\axi_rdata[3]_i_29_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][3] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][3] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[3]_i_15 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[3]_i_30_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][3] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][3] ),
        .O(\axi_rdata[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[3]_i_16 
       (.I0(axi_awaddr[8]),
        .I1(axi_awaddr[9]),
        .O(\axi_rdata[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[3]_i_17 
       (.I0(\axi_rdata[3]_i_31_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\deadBand_reg_n_0_[0][3] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\deadBand_reg_n_0_[1][3] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[3]_i_18 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[3]_i_32_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][3] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][3] ),
        .O(\axi_rdata[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[3]_i_19 
       (.I0(\axi_rdata[3]_i_33_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\velocitys_reg_n_0_[0][3] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\velocitys_reg_n_0_[1][3] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[3]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hC800)) 
    \axi_rdata[3]_i_2 
       (.I0(axi_awaddr[7]),
        .I1(axi_awaddr[10]),
        .I2(axi_awaddr[8]),
        .I3(axi_awaddr[9]),
        .O(\axi_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[3]_i_20 
       (.I0(data1[3]),
        .I1(data3[3]),
        .I2(data0[3]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(data2[3]),
        .O(\axi_rdata[3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[3]_i_21 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][3] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][3] ),
        .O(\axi_rdata[3]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[3]_i_22 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][3] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][3] ),
        .O(\axi_rdata[3]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[3]_i_23 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [3]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [3]),
        .O(\axi_rdata[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[3]_i_25 
       (.I0(\axi_rdata[3]_i_39_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\currents_reg_n_0_[0][3] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\currents_reg_n_0_[1][3] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[3]_i_26 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[3]_i_40_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\displacements_reg_n_0_[0][3] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\displacements_reg_n_0_[1][3] ),
        .O(\axi_rdata[3]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[3]_i_27 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][3] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][3] ),
        .O(\axi_rdata[3]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[3]_i_28 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][3] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][3] ),
        .O(\axi_rdata[3]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[3]_i_29 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][3] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][3] ),
        .O(\axi_rdata[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFEFEFE)) 
    \axi_rdata[3]_i_3 
       (.I0(\axi_rdata[3]_i_6_n_0 ),
        .I1(\axi_rdata[3]_i_7_n_0 ),
        .I2(\axi_rdata[3]_i_8_n_0 ),
        .I3(\myo_brick_reg_n_0_[3] ),
        .I4(\axi_rdata[3]_i_9_n_0 ),
        .I5(\axi_rdata[3]_i_10_n_0 ),
        .O(\axi_rdata[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[3]_i_30 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][3] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][3] ),
        .O(\axi_rdata[3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[3]_i_31 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][3] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][3] ),
        .O(\axi_rdata[3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[3]_i_32 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][3] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][3] ),
        .O(\axi_rdata[3]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[3]_i_33 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\velocitys_reg_n_0_[2][3] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\velocitys_reg_n_0_[3][3] ),
        .O(\axi_rdata[3]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[3]_i_34 
       (.I0(\Ki_reg_n_0_[1][3] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Ki_reg_n_0_[0][3] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[3]_i_41_n_0 ),
        .O(data1[3]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[3]_i_35 
       (.I0(\sp_reg_n_0_[1][3] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\sp_reg_n_0_[0][3] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[3]_i_42_n_0 ),
        .O(data3[3]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[3]_i_36 
       (.I0(\Kp_reg_n_0_[1][3] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kp_reg_n_0_[0][3] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[3]_i_43_n_0 ),
        .O(data0[3]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[3]_i_37 
       (.I0(\Kd_reg_n_0_[1][3] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kd_reg_n_0_[0][3] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[3]_i_44_n_0 ),
        .O(data2[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[3]_i_39 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\currents_reg_n_0_[2][3] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\currents_reg_n_0_[3][3] ),
        .O(\axi_rdata[3]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[3]_i_40 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\displacements_reg_n_0_[2][3] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\displacements_reg_n_0_[3][3] ),
        .O(\axi_rdata[3]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[3]_i_41 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][3] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][3] ),
        .O(\axi_rdata[3]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[3]_i_42 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][3] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][3] ),
        .O(\axi_rdata[3]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[3]_i_43 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][3] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][3] ),
        .O(\axi_rdata[3]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[3]_i_44 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][3] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][3] ),
        .O(\axi_rdata[3]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h00FE00FF00FE0000)) 
    \axi_rdata[3]_i_5 
       (.I0(\axi_rdata[3]_i_17_n_0 ),
        .I1(\axi_rdata[3]_i_18_n_0 ),
        .I2(\axi_rdata[3]_i_19_n_0 ),
        .I3(axi_awaddr[8]),
        .I4(axi_awaddr[9]),
        .I5(\axi_rdata[3]_i_20_n_0 ),
        .O(\axi_rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[3]_i_6 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[3]_i_21_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][3] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][3] ),
        .O(\axi_rdata[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[3]_i_7 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[3]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][3] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][3] ),
        .O(\axi_rdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[3]_i_8 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[3]_i_23_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [3]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [3]),
        .O(\axi_rdata[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[3]_i_9 
       (.I0(axi_awaddr[7]),
        .I1(axi_awaddr[6]),
        .O(\axi_rdata[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[4]_i_10 
       (.I0(\displacements_reg_n_0_[1][4] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\displacements_reg_n_0_[0][4] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[4]_i_24_n_0 ),
        .O(data13[4]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[4]_i_11 
       (.I0(\currents_reg_n_0_[1][4] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\currents_reg_n_0_[0][4] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[4]_i_25_n_0 ),
        .O(data12[4]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[4]_i_13 
       (.I0(\axi_rdata[4]_i_27_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\deadBand_reg_n_0_[0][4] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\deadBand_reg_n_0_[1][4] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[4]_i_14 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[4]_i_28_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][4] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][4] ),
        .O(\axi_rdata[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[4]_i_15 
       (.I0(\axi_rdata[4]_i_29_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\velocitys_reg_n_0_[0][4] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\velocitys_reg_n_0_[1][4] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[4]_i_16 
       (.I0(data1[4]),
        .I1(data3[4]),
        .I2(data0[4]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(data2[4]),
        .O(\axi_rdata[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[4]_i_17 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[4]_i_34_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][4] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][4] ),
        .O(\axi_rdata[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[4]_i_18 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[4]_i_35_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][4] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][4] ),
        .O(\axi_rdata[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[4]_i_19 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[4]_i_36_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [4]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [4]),
        .O(\axi_rdata[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[4]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[4]_i_6_n_0 ),
        .I3(\axi_rdata[4]_i_7_n_0 ),
        .I4(\axi_rdata[4]_i_8_n_0 ),
        .I5(\axi_rdata[4]_i_9_n_0 ),
        .O(\axi_rdata[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[4]_i_20 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][4] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][4] ),
        .O(\axi_rdata[4]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[4]_i_21 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][4] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][4] ),
        .O(\axi_rdata[4]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[4]_i_22 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][4] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][4] ),
        .O(\axi_rdata[4]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[4]_i_23 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][4] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][4] ),
        .O(\axi_rdata[4]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[4]_i_24 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\displacements_reg_n_0_[2][4] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\displacements_reg_n_0_[3][4] ),
        .O(\axi_rdata[4]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[4]_i_25 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\currents_reg_n_0_[2][4] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\currents_reg_n_0_[3][4] ),
        .O(\axi_rdata[4]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[4]_i_27 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][4] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][4] ),
        .O(\axi_rdata[4]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[4]_i_28 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][4] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][4] ),
        .O(\axi_rdata[4]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[4]_i_29 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\velocitys_reg_n_0_[2][4] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\velocitys_reg_n_0_[3][4] ),
        .O(\axi_rdata[4]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[4]_i_30 
       (.I0(\Ki_reg_n_0_[1][4] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Ki_reg_n_0_[0][4] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[4]_i_37_n_0 ),
        .O(data1[4]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[4]_i_31 
       (.I0(\sp_reg_n_0_[1][4] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\sp_reg_n_0_[0][4] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[4]_i_38_n_0 ),
        .O(data3[4]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[4]_i_32 
       (.I0(\Kp_reg_n_0_[1][4] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kp_reg_n_0_[0][4] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[4]_i_39_n_0 ),
        .O(data0[4]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[4]_i_33 
       (.I0(\Kd_reg_n_0_[1][4] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kd_reg_n_0_[0][4] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[4]_i_40_n_0 ),
        .O(data2[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[4]_i_34 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][4] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][4] ),
        .O(\axi_rdata[4]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[4]_i_35 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][4] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][4] ),
        .O(\axi_rdata[4]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[4]_i_36 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [4]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [4]),
        .O(\axi_rdata[4]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[4]_i_37 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][4] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][4] ),
        .O(\axi_rdata[4]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[4]_i_38 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][4] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][4] ),
        .O(\axi_rdata[4]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[4]_i_39 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][4] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][4] ),
        .O(\axi_rdata[4]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h00FE00FF00FE0000)) 
    \axi_rdata[4]_i_4 
       (.I0(\axi_rdata[4]_i_13_n_0 ),
        .I1(\axi_rdata[4]_i_14_n_0 ),
        .I2(\axi_rdata[4]_i_15_n_0 ),
        .I3(axi_awaddr[8]),
        .I4(axi_awaddr[9]),
        .I5(\axi_rdata[4]_i_16_n_0 ),
        .O(\axi_rdata[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[4]_i_40 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][4] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][4] ),
        .O(\axi_rdata[4]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \axi_rdata[4]_i_5 
       (.I0(\axi_rdata[4]_i_17_n_0 ),
        .I1(\axi_rdata[4]_i_18_n_0 ),
        .I2(\axi_rdata[4]_i_19_n_0 ),
        .I3(axi_awaddr[10]),
        .I4(axi_awaddr[9]),
        .O(\axi_rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[4]_i_6 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[4]_i_20_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][4] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][4] ),
        .O(\axi_rdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[4]_i_7 
       (.I0(\axi_rdata[4]_i_21_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][4] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][4] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[4]_i_8 
       (.I0(\axi_rdata[4]_i_22_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][4] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][4] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[4]_i_9 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[4]_i_23_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][4] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][4] ),
        .O(\axi_rdata[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[5]_i_10 
       (.I0(\axi_rdata[5]_i_24_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][5] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][5] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[5]_i_11 
       (.I0(\axi_rdata[5]_i_25_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][5] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][5] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[5]_i_12 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[5]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][5] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][5] ),
        .O(\axi_rdata[5]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[5]_i_13 
       (.I0(\displacements_reg_n_0_[1][5] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\displacements_reg_n_0_[0][5] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[5]_i_27_n_0 ),
        .O(data13[5]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[5]_i_14 
       (.I0(\currents_reg_n_0_[1][5] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\currents_reg_n_0_[0][5] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[5]_i_28_n_0 ),
        .O(data12[5]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[5]_i_16 
       (.I0(\axi_rdata[5]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\deadBand_reg_n_0_[0][5] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\deadBand_reg_n_0_[1][5] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[5]_i_17 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[5]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][5] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][5] ),
        .O(\axi_rdata[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[5]_i_18 
       (.I0(\axi_rdata[5]_i_32_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\velocitys_reg_n_0_[0][5] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\velocitys_reg_n_0_[1][5] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[5]_i_19 
       (.I0(data1[5]),
        .I1(data3[5]),
        .I2(data0[5]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(data2[5]),
        .O(\axi_rdata[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[5]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[5]_i_6_n_0 ),
        .I3(\axi_rdata[5]_i_7_n_0 ),
        .I4(\axi_rdata[5]_i_8_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[5]_i_20 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [5]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [5]),
        .O(\axi_rdata[5]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[5]_i_21 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][5] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][5] ),
        .O(\axi_rdata[5]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[5]_i_22 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][5] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][5] ),
        .O(\axi_rdata[5]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[5]_i_23 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][5] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][5] ),
        .O(\axi_rdata[5]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[5]_i_24 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][5] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][5] ),
        .O(\axi_rdata[5]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[5]_i_25 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][5] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][5] ),
        .O(\axi_rdata[5]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[5]_i_26 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][5] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][5] ),
        .O(\axi_rdata[5]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[5]_i_27 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\displacements_reg_n_0_[2][5] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\displacements_reg_n_0_[3][5] ),
        .O(\axi_rdata[5]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[5]_i_28 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\currents_reg_n_0_[2][5] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\currents_reg_n_0_[3][5] ),
        .O(\axi_rdata[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[5]_i_3 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[5]_i_9_n_0 ),
        .I3(\axi_rdata[5]_i_10_n_0 ),
        .I4(\axi_rdata[5]_i_11_n_0 ),
        .I5(\axi_rdata[5]_i_12_n_0 ),
        .O(\axi_rdata[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[5]_i_30 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][5] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][5] ),
        .O(\axi_rdata[5]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[5]_i_31 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][5] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][5] ),
        .O(\axi_rdata[5]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[5]_i_32 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\velocitys_reg_n_0_[2][5] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\velocitys_reg_n_0_[3][5] ),
        .O(\axi_rdata[5]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[5]_i_33 
       (.I0(\Ki_reg_n_0_[1][5] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Ki_reg_n_0_[0][5] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[5]_i_37_n_0 ),
        .O(data1[5]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[5]_i_34 
       (.I0(\sp_reg_n_0_[1][5] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\sp_reg_n_0_[0][5] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[5]_i_38_n_0 ),
        .O(data3[5]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[5]_i_35 
       (.I0(\Kp_reg_n_0_[1][5] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kp_reg_n_0_[0][5] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[5]_i_39_n_0 ),
        .O(data0[5]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[5]_i_36 
       (.I0(\Kd_reg_n_0_[1][5] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kd_reg_n_0_[0][5] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[5]_i_40_n_0 ),
        .O(data2[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[5]_i_37 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][5] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][5] ),
        .O(\axi_rdata[5]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[5]_i_38 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][5] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][5] ),
        .O(\axi_rdata[5]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[5]_i_39 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][5] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][5] ),
        .O(\axi_rdata[5]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[5]_i_40 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][5] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][5] ),
        .O(\axi_rdata[5]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00FE00FF00FE0000)) 
    \axi_rdata[5]_i_5 
       (.I0(\axi_rdata[5]_i_16_n_0 ),
        .I1(\axi_rdata[5]_i_17_n_0 ),
        .I2(\axi_rdata[5]_i_18_n_0 ),
        .I3(axi_awaddr[8]),
        .I4(axi_awaddr[9]),
        .I5(\axi_rdata[5]_i_19_n_0 ),
        .O(\axi_rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[5]_i_6 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[5]_i_20_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [5]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [5]),
        .O(\axi_rdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[5]_i_7 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[5]_i_21_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][5] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][5] ),
        .O(\axi_rdata[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[5]_i_8 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[5]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][5] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][5] ),
        .O(\axi_rdata[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[5]_i_9 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[5]_i_23_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][5] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][5] ),
        .O(\axi_rdata[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[6]_i_10 
       (.I0(\axi_rdata[6]_i_24_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][6] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][6] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[6]_i_11 
       (.I0(\axi_rdata[6]_i_25_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][6] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][6] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[6]_i_12 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[6]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][6] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][6] ),
        .O(\axi_rdata[6]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[6]_i_13 
       (.I0(\displacements_reg_n_0_[1][6] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\displacements_reg_n_0_[0][6] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[6]_i_27_n_0 ),
        .O(data13[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[6]_i_14 
       (.I0(\currents_reg_n_0_[1][6] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\currents_reg_n_0_[0][6] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[6]_i_28_n_0 ),
        .O(data12[6]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[6]_i_16 
       (.I0(\axi_rdata[6]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\deadBand_reg_n_0_[0][6] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\deadBand_reg_n_0_[1][6] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[6]_i_17 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[6]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][6] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][6] ),
        .O(\axi_rdata[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[6]_i_18 
       (.I0(\axi_rdata[6]_i_32_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\velocitys_reg_n_0_[0][6] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\velocitys_reg_n_0_[1][6] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[6]_i_19 
       (.I0(data1[6]),
        .I1(data3[6]),
        .I2(data0[6]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(data2[6]),
        .O(\axi_rdata[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[6]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[6]_i_6_n_0 ),
        .I3(\axi_rdata[6]_i_7_n_0 ),
        .I4(\axi_rdata[6]_i_8_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[6]_i_20 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [6]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [6]),
        .O(\axi_rdata[6]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[6]_i_21 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][6] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][6] ),
        .O(\axi_rdata[6]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[6]_i_22 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][6] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][6] ),
        .O(\axi_rdata[6]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[6]_i_23 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][6] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][6] ),
        .O(\axi_rdata[6]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[6]_i_24 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][6] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][6] ),
        .O(\axi_rdata[6]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[6]_i_25 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][6] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][6] ),
        .O(\axi_rdata[6]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[6]_i_26 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][6] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][6] ),
        .O(\axi_rdata[6]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[6]_i_27 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\displacements_reg_n_0_[2][6] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\displacements_reg_n_0_[3][6] ),
        .O(\axi_rdata[6]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[6]_i_28 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\currents_reg_n_0_[2][6] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\currents_reg_n_0_[3][6] ),
        .O(\axi_rdata[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[6]_i_3 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[6]_i_9_n_0 ),
        .I3(\axi_rdata[6]_i_10_n_0 ),
        .I4(\axi_rdata[6]_i_11_n_0 ),
        .I5(\axi_rdata[6]_i_12_n_0 ),
        .O(\axi_rdata[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[6]_i_30 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][6] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][6] ),
        .O(\axi_rdata[6]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[6]_i_31 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][6] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][6] ),
        .O(\axi_rdata[6]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[6]_i_32 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\velocitys_reg_n_0_[2][6] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\velocitys_reg_n_0_[3][6] ),
        .O(\axi_rdata[6]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[6]_i_33 
       (.I0(\Ki_reg_n_0_[1][6] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Ki_reg_n_0_[0][6] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[6]_i_37_n_0 ),
        .O(data1[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[6]_i_34 
       (.I0(\sp_reg_n_0_[1][6] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\sp_reg_n_0_[0][6] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[6]_i_38_n_0 ),
        .O(data3[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[6]_i_35 
       (.I0(\Kp_reg_n_0_[1][6] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kp_reg_n_0_[0][6] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[6]_i_39_n_0 ),
        .O(data0[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[6]_i_36 
       (.I0(\Kd_reg_n_0_[1][6] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kd_reg_n_0_[0][6] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[6]_i_40_n_0 ),
        .O(data2[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[6]_i_37 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][6] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][6] ),
        .O(\axi_rdata[6]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[6]_i_38 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][6] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][6] ),
        .O(\axi_rdata[6]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[6]_i_39 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][6] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][6] ),
        .O(\axi_rdata[6]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[6]_i_40 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][6] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][6] ),
        .O(\axi_rdata[6]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00FE00FF00FE0000)) 
    \axi_rdata[6]_i_5 
       (.I0(\axi_rdata[6]_i_16_n_0 ),
        .I1(\axi_rdata[6]_i_17_n_0 ),
        .I2(\axi_rdata[6]_i_18_n_0 ),
        .I3(axi_awaddr[8]),
        .I4(axi_awaddr[9]),
        .I5(\axi_rdata[6]_i_19_n_0 ),
        .O(\axi_rdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[6]_i_6 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[6]_i_20_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [6]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [6]),
        .O(\axi_rdata[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[6]_i_7 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[6]_i_21_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][6] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][6] ),
        .O(\axi_rdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[6]_i_8 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[6]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][6] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][6] ),
        .O(\axi_rdata[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[6]_i_9 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[6]_i_23_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][6] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][6] ),
        .O(\axi_rdata[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[7]_i_10 
       (.I0(\axi_rdata[7]_i_24_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][7] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][7] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[7]_i_11 
       (.I0(\axi_rdata[7]_i_25_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][7] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][7] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[7]_i_12 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[7]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][7] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][7] ),
        .O(\axi_rdata[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[7]_i_13 
       (.I0(\displacements_reg_n_0_[1][7] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\displacements_reg_n_0_[0][7] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[7]_i_27_n_0 ),
        .O(data13[7]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[7]_i_14 
       (.I0(\currents_reg_n_0_[1][7] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\currents_reg_n_0_[0][7] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[7]_i_28_n_0 ),
        .O(data12[7]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[7]_i_16 
       (.I0(\axi_rdata[7]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\deadBand_reg_n_0_[0][7] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\deadBand_reg_n_0_[1][7] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[7]_i_17 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[7]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][7] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][7] ),
        .O(\axi_rdata[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[7]_i_18 
       (.I0(\axi_rdata[7]_i_32_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\velocitys_reg_n_0_[0][7] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\velocitys_reg_n_0_[1][7] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[7]_i_19 
       (.I0(data1[7]),
        .I1(data3[7]),
        .I2(data0[7]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(data2[7]),
        .O(\axi_rdata[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[7]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[7]_i_6_n_0 ),
        .I3(\axi_rdata[7]_i_7_n_0 ),
        .I4(\axi_rdata[7]_i_8_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[7]_i_20 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [7]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [7]),
        .O(\axi_rdata[7]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[7]_i_21 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][7] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][7] ),
        .O(\axi_rdata[7]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[7]_i_22 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][7] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][7] ),
        .O(\axi_rdata[7]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[7]_i_23 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][7] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][7] ),
        .O(\axi_rdata[7]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[7]_i_24 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][7] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][7] ),
        .O(\axi_rdata[7]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[7]_i_25 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][7] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][7] ),
        .O(\axi_rdata[7]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[7]_i_26 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][7] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][7] ),
        .O(\axi_rdata[7]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[7]_i_27 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\displacements_reg_n_0_[2][7] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\displacements_reg_n_0_[3][7] ),
        .O(\axi_rdata[7]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[7]_i_28 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\currents_reg_n_0_[2][7] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\currents_reg_n_0_[3][7] ),
        .O(\axi_rdata[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[7]_i_3 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[7]_i_9_n_0 ),
        .I3(\axi_rdata[7]_i_10_n_0 ),
        .I4(\axi_rdata[7]_i_11_n_0 ),
        .I5(\axi_rdata[7]_i_12_n_0 ),
        .O(\axi_rdata[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[7]_i_30 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][7] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][7] ),
        .O(\axi_rdata[7]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[7]_i_31 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][7] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][7] ),
        .O(\axi_rdata[7]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[7]_i_32 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\velocitys_reg_n_0_[2][7] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\velocitys_reg_n_0_[3][7] ),
        .O(\axi_rdata[7]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[7]_i_33 
       (.I0(\Ki_reg_n_0_[1][7] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Ki_reg_n_0_[0][7] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[7]_i_37_n_0 ),
        .O(data1[7]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[7]_i_34 
       (.I0(\sp_reg_n_0_[1][7] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\sp_reg_n_0_[0][7] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[7]_i_38_n_0 ),
        .O(data3[7]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[7]_i_35 
       (.I0(\Kp_reg_n_0_[1][7] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kp_reg_n_0_[0][7] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[7]_i_39_n_0 ),
        .O(data0[7]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[7]_i_36 
       (.I0(\Kd_reg_n_0_[1][7] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kd_reg_n_0_[0][7] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[7]_i_40_n_0 ),
        .O(data2[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[7]_i_37 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][7] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][7] ),
        .O(\axi_rdata[7]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[7]_i_38 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][7] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][7] ),
        .O(\axi_rdata[7]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[7]_i_39 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][7] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][7] ),
        .O(\axi_rdata[7]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[7]_i_40 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][7] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][7] ),
        .O(\axi_rdata[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00FE00FF00FE0000)) 
    \axi_rdata[7]_i_5 
       (.I0(\axi_rdata[7]_i_16_n_0 ),
        .I1(\axi_rdata[7]_i_17_n_0 ),
        .I2(\axi_rdata[7]_i_18_n_0 ),
        .I3(axi_awaddr[8]),
        .I4(axi_awaddr[9]),
        .I5(\axi_rdata[7]_i_19_n_0 ),
        .O(\axi_rdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[7]_i_6 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[7]_i_20_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [7]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [7]),
        .O(\axi_rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[7]_i_7 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[7]_i_21_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][7] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][7] ),
        .O(\axi_rdata[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[7]_i_8 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[7]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][7] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][7] ),
        .O(\axi_rdata[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[7]_i_9 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[7]_i_23_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][7] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][7] ),
        .O(\axi_rdata[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[8]_i_10 
       (.I0(\displacements_reg_n_0_[1][8] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\displacements_reg_n_0_[0][8] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[8]_i_24_n_0 ),
        .O(data13[8]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[8]_i_11 
       (.I0(\currents_reg_n_0_[1][8] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\currents_reg_n_0_[0][8] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[8]_i_25_n_0 ),
        .O(data12[8]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[8]_i_13 
       (.I0(\axi_rdata[8]_i_27_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\deadBand_reg_n_0_[0][8] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\deadBand_reg_n_0_[1][8] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[8]_i_14 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[8]_i_28_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][8] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][8] ),
        .O(\axi_rdata[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[8]_i_15 
       (.I0(\axi_rdata[8]_i_29_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\velocitys_reg_n_0_[0][8] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\velocitys_reg_n_0_[1][8] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[8]_i_16 
       (.I0(data1[8]),
        .I1(data3[8]),
        .I2(data0[8]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(data2[8]),
        .O(\axi_rdata[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[8]_i_17 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[8]_i_34_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][8] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][8] ),
        .O(\axi_rdata[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[8]_i_18 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[8]_i_35_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][8] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][8] ),
        .O(\axi_rdata[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[8]_i_19 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[8]_i_36_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [8]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [8]),
        .O(\axi_rdata[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[8]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[8]_i_6_n_0 ),
        .I3(\axi_rdata[8]_i_7_n_0 ),
        .I4(\axi_rdata[8]_i_8_n_0 ),
        .I5(\axi_rdata[8]_i_9_n_0 ),
        .O(\axi_rdata[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[8]_i_20 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][8] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][8] ),
        .O(\axi_rdata[8]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[8]_i_21 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][8] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][8] ),
        .O(\axi_rdata[8]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[8]_i_22 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][8] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][8] ),
        .O(\axi_rdata[8]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[8]_i_23 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][8] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][8] ),
        .O(\axi_rdata[8]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[8]_i_24 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\displacements_reg_n_0_[2][8] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\displacements_reg_n_0_[3][8] ),
        .O(\axi_rdata[8]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[8]_i_25 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\currents_reg_n_0_[2][8] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\currents_reg_n_0_[3][8] ),
        .O(\axi_rdata[8]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[8]_i_27 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][8] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][8] ),
        .O(\axi_rdata[8]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[8]_i_28 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][8] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][8] ),
        .O(\axi_rdata[8]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[8]_i_29 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\velocitys_reg_n_0_[2][8] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\velocitys_reg_n_0_[3][8] ),
        .O(\axi_rdata[8]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[8]_i_30 
       (.I0(\Ki_reg_n_0_[1][8] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Ki_reg_n_0_[0][8] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[8]_i_37_n_0 ),
        .O(data1[8]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[8]_i_31 
       (.I0(\sp_reg_n_0_[1][8] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\sp_reg_n_0_[0][8] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[8]_i_38_n_0 ),
        .O(data3[8]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[8]_i_32 
       (.I0(\Kp_reg_n_0_[1][8] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kp_reg_n_0_[0][8] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[8]_i_39_n_0 ),
        .O(data0[8]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[8]_i_33 
       (.I0(\Kd_reg_n_0_[1][8] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kd_reg_n_0_[0][8] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[8]_i_40_n_0 ),
        .O(data2[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[8]_i_34 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][8] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][8] ),
        .O(\axi_rdata[8]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[8]_i_35 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][8] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][8] ),
        .O(\axi_rdata[8]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[8]_i_36 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [8]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [8]),
        .O(\axi_rdata[8]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[8]_i_37 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][8] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][8] ),
        .O(\axi_rdata[8]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[8]_i_38 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][8] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][8] ),
        .O(\axi_rdata[8]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[8]_i_39 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][8] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][8] ),
        .O(\axi_rdata[8]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h00FE00FF00FE0000)) 
    \axi_rdata[8]_i_4 
       (.I0(\axi_rdata[8]_i_13_n_0 ),
        .I1(\axi_rdata[8]_i_14_n_0 ),
        .I2(\axi_rdata[8]_i_15_n_0 ),
        .I3(axi_awaddr[8]),
        .I4(axi_awaddr[9]),
        .I5(\axi_rdata[8]_i_16_n_0 ),
        .O(\axi_rdata[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[8]_i_40 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][8] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][8] ),
        .O(\axi_rdata[8]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \axi_rdata[8]_i_5 
       (.I0(\axi_rdata[8]_i_17_n_0 ),
        .I1(\axi_rdata[8]_i_18_n_0 ),
        .I2(\axi_rdata[8]_i_19_n_0 ),
        .I3(axi_awaddr[10]),
        .I4(axi_awaddr[9]),
        .O(\axi_rdata[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[8]_i_6 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[8]_i_20_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][8] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][8] ),
        .O(\axi_rdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[8]_i_7 
       (.I0(\axi_rdata[8]_i_21_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][8] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][8] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[8]_i_8 
       (.I0(\axi_rdata[8]_i_22_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][8] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][8] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[8]_i_9 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[8]_i_23_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][8] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][8] ),
        .O(\axi_rdata[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[9]_i_10 
       (.I0(\axi_rdata[9]_i_24_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\outputPosMax_reg_n_0_[0][9] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\outputPosMax_reg_n_0_[1][9] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[9]_i_11 
       (.I0(\axi_rdata[9]_i_25_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\IntegralNegMax_reg_n_0_[0][9] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\IntegralNegMax_reg_n_0_[1][9] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[9]_i_12 
       (.I0(\axi_rdata[31]_i_24_n_0 ),
        .I1(\axi_rdata[9]_i_26_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputNegMax_reg_n_0_[0][9] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputNegMax_reg_n_0_[1][9] ),
        .O(\axi_rdata[9]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[9]_i_13 
       (.I0(\displacements_reg_n_0_[1][9] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\displacements_reg_n_0_[0][9] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[9]_i_27_n_0 ),
        .O(data13[9]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[9]_i_14 
       (.I0(\currents_reg_n_0_[1][9] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\currents_reg_n_0_[0][9] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[9]_i_28_n_0 ),
        .O(data12[9]));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[9]_i_16 
       (.I0(\axi_rdata[9]_i_30_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\deadBand_reg_n_0_[0][9] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\deadBand_reg_n_0_[1][9] ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\axi_rdata[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[9]_i_17 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[9]_i_31_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\positions_reg_n_0_[0][9] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\positions_reg_n_0_[1][9] ),
        .O(\axi_rdata[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \axi_rdata[9]_i_18 
       (.I0(\axi_rdata[9]_i_32_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\velocitys_reg_n_0_[0][9] ),
        .I3(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I4(\velocitys_reg_n_0_[1][9] ),
        .I5(\sp[0][31]_i_2_n_0 ),
        .O(\axi_rdata[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \axi_rdata[9]_i_19 
       (.I0(data1[9]),
        .I1(data3[9]),
        .I2(data0[9]),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[7]),
        .I5(data2[9]),
        .O(\axi_rdata[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444440)) 
    \axi_rdata[9]_i_2 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[10]),
        .I2(\axi_rdata[9]_i_6_n_0 ),
        .I3(\axi_rdata[9]_i_7_n_0 ),
        .I4(\axi_rdata[9]_i_8_n_0 ),
        .I5(\axi_rdata[3]_i_2_n_0 ),
        .O(\axi_rdata[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[9]_i_20 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_encoder_multiplier_reg[2]_6 [9]),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_encoder_multiplier_reg[3]_7 [9]),
        .O(\axi_rdata[9]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[9]_i_21 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\outputShifter_reg_n_0_[2][9] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\outputShifter_reg_n_0_[3][9] ),
        .O(\axi_rdata[9]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[9]_i_22 
       (.I0(\outputShifter[2][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg_n_0_[2][9] ),
        .I2(\outputShifter[3][31]_i_2_n_0 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[3][9] ),
        .O(\axi_rdata[9]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[9]_i_23 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralPosMax_reg_n_0_[2][9] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralPosMax_reg_n_0_[3][9] ),
        .O(\axi_rdata[9]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[9]_i_24 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputPosMax_reg_n_0_[2][9] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputPosMax_reg_n_0_[3][9] ),
        .O(\axi_rdata[9]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[9]_i_25 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\IntegralNegMax_reg_n_0_[2][9] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\IntegralNegMax_reg_n_0_[3][9] ),
        .O(\axi_rdata[9]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[9]_i_26 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(\outputNegMax_reg_n_0_[2][9] ),
        .I2(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I3(\outputNegMax_reg_n_0_[3][9] ),
        .O(\axi_rdata[9]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[9]_i_27 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\displacements_reg_n_0_[2][9] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\displacements_reg_n_0_[3][9] ),
        .O(\axi_rdata[9]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[9]_i_28 
       (.I0(\axi_rdata[13]_i_37_n_0 ),
        .I1(\currents_reg_n_0_[2][9] ),
        .I2(\axi_rdata[13]_i_38_n_0 ),
        .I3(\currents_reg_n_0_[3][9] ),
        .O(\axi_rdata[9]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \axi_rdata[9]_i_3 
       (.I0(axi_awaddr[9]),
        .I1(axi_awaddr[8]),
        .I2(\axi_rdata[9]_i_9_n_0 ),
        .I3(\axi_rdata[9]_i_10_n_0 ),
        .I4(\axi_rdata[9]_i_11_n_0 ),
        .I5(\axi_rdata[9]_i_12_n_0 ),
        .O(\axi_rdata[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[9]_i_30 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\deadBand_reg_n_0_[2][9] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\deadBand_reg_n_0_[3][9] ),
        .O(\axi_rdata[9]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[9]_i_31 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\positions_reg_n_0_[2][9] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\positions_reg_n_0_[3][9] ),
        .O(\axi_rdata[9]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[9]_i_32 
       (.I0(\deadBand[2][31]_i_2_n_0 ),
        .I1(\velocitys_reg_n_0_[2][9] ),
        .I2(\deadBand[3][31]_i_2_n_0 ),
        .I3(\velocitys_reg_n_0_[3][9] ),
        .O(\axi_rdata[9]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[9]_i_33 
       (.I0(\Ki_reg_n_0_[1][9] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Ki_reg_n_0_[0][9] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[9]_i_37_n_0 ),
        .O(data1[9]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[9]_i_34 
       (.I0(\sp_reg_n_0_[1][9] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\sp_reg_n_0_[0][9] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[9]_i_38_n_0 ),
        .O(data3[9]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[9]_i_35 
       (.I0(\Kp_reg_n_0_[1][9] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kp_reg_n_0_[0][9] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[9]_i_39_n_0 ),
        .O(data0[9]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[9]_i_36 
       (.I0(\Kd_reg_n_0_[1][9] ),
        .I1(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I2(\Kd_reg_n_0_[0][9] ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I4(\axi_rdata[9]_i_40_n_0 ),
        .O(data2[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[9]_i_37 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Ki_reg_n_0_[2][9] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Ki_reg_n_0_[3][9] ),
        .O(\axi_rdata[9]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[9]_i_38 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\sp_reg_n_0_[2][9] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\sp_reg_n_0_[3][9] ),
        .O(\axi_rdata[9]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[9]_i_39 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kp_reg_n_0_[2][9] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kp_reg_n_0_[3][9] ),
        .O(\axi_rdata[9]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[9]_i_40 
       (.I0(\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .I1(\Kd_reg_n_0_[2][9] ),
        .I2(\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .I3(\Kd_reg_n_0_[3][9] ),
        .O(\axi_rdata[9]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00FE00FF00FE0000)) 
    \axi_rdata[9]_i_5 
       (.I0(\axi_rdata[9]_i_16_n_0 ),
        .I1(\axi_rdata[9]_i_17_n_0 ),
        .I2(\axi_rdata[9]_i_18_n_0 ),
        .I3(axi_awaddr[8]),
        .I4(axi_awaddr[9]),
        .I5(\axi_rdata[9]_i_19_n_0 ),
        .O(\axi_rdata[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[9]_i_6 
       (.I0(\axi_rdata[29]_i_11_n_0 ),
        .I1(\axi_rdata[9]_i_20_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_encoder_multiplier_reg[0]_4 [9]),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_encoder_multiplier_reg[1]_5 [9]),
        .O(\axi_rdata[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[9]_i_7 
       (.I0(\axi_rdata[29]_i_13_n_0 ),
        .I1(\axi_rdata[9]_i_21_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\outputShifter_reg_n_0_[0][9] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\outputShifter_reg_n_0_[1][9] ),
        .O(\axi_rdata[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[9]_i_8 
       (.I0(\axi_rdata[29]_i_15_n_0 ),
        .I1(\axi_rdata[9]_i_22_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\myo_brick_gear_box_ratio_reg_n_0_[0][9] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\myo_brick_gear_box_ratio_reg_n_0_[1][9] ),
        .O(\axi_rdata[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \axi_rdata[9]_i_9 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[9]_i_23_n_0 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I3(\IntegralPosMax_reg_n_0_[0][9] ),
        .I4(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I5(\IntegralPosMax_reg_n_0_[1][9] ),
        .O(\axi_rdata[9]_i_9_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\instantiate_pid_controllers[1].pid_controller_n_14 ),
        .Q(myocontrol_rdata[0]),
        .R(clear));
  FDRE \axi_rdata_reg[10] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\instantiate_pid_controllers[1].pid_controller_n_7 ),
        .Q(myocontrol_rdata[10]),
        .R(clear));
  FDRE \axi_rdata_reg[11] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\instantiate_pid_controllers[1].pid_controller_n_6 ),
        .Q(myocontrol_rdata[11]),
        .R(clear));
  FDRE \axi_rdata_reg[12] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\instantiate_pid_controllers[1].pid_controller_n_5 ),
        .Q(myocontrol_rdata[12]),
        .R(clear));
  FDRE \axi_rdata_reg[13] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\instantiate_pid_controllers[1].pid_controller_n_4 ),
        .Q(myocontrol_rdata[13]),
        .R(clear));
  FDRE \axi_rdata_reg[14] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\instantiate_pid_controllers[1].pid_controller_n_3 ),
        .Q(myocontrol_rdata[14]),
        .R(clear));
  FDRE \axi_rdata_reg[15] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\instantiate_pid_controllers[1].pid_controller_n_2 ),
        .Q(myocontrol_rdata[15]),
        .R(clear));
  FDRE \axi_rdata_reg[16] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\axi_rdata[16]_i_1_n_0 ),
        .Q(myocontrol_rdata[16]),
        .R(clear));
  FDRE \axi_rdata_reg[17] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\axi_rdata[17]_i_1_n_0 ),
        .Q(myocontrol_rdata[17]),
        .R(clear));
  FDRE \axi_rdata_reg[18] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\axi_rdata[18]_i_1_n_0 ),
        .Q(myocontrol_rdata[18]),
        .R(clear));
  FDRE \axi_rdata_reg[19] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\axi_rdata[19]_i_1_n_0 ),
        .Q(myocontrol_rdata[19]),
        .R(clear));
  FDRE \axi_rdata_reg[1] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\instantiate_pid_controllers[2].pid_controller_n_4 ),
        .Q(myocontrol_rdata[1]),
        .R(clear));
  FDRE \axi_rdata_reg[20] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\axi_rdata[20]_i_1_n_0 ),
        .Q(myocontrol_rdata[20]),
        .R(clear));
  FDRE \axi_rdata_reg[21] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\axi_rdata[21]_i_1_n_0 ),
        .Q(myocontrol_rdata[21]),
        .R(clear));
  FDRE \axi_rdata_reg[22] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\axi_rdata[22]_i_1_n_0 ),
        .Q(myocontrol_rdata[22]),
        .R(clear));
  FDRE \axi_rdata_reg[23] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\axi_rdata[23]_i_1_n_0 ),
        .Q(myocontrol_rdata[23]),
        .R(clear));
  FDRE \axi_rdata_reg[24] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\axi_rdata[24]_i_1_n_0 ),
        .Q(myocontrol_rdata[24]),
        .R(clear));
  FDRE \axi_rdata_reg[25] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\axi_rdata[25]_i_1_n_0 ),
        .Q(myocontrol_rdata[25]),
        .R(clear));
  FDRE \axi_rdata_reg[26] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\axi_rdata[26]_i_1_n_0 ),
        .Q(myocontrol_rdata[26]),
        .R(clear));
  FDRE \axi_rdata_reg[27] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\axi_rdata[27]_i_1_n_0 ),
        .Q(myocontrol_rdata[27]),
        .R(clear));
  FDRE \axi_rdata_reg[28] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\axi_rdata[28]_i_1_n_0 ),
        .Q(myocontrol_rdata[28]),
        .R(clear));
  FDRE \axi_rdata_reg[29] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\axi_rdata[29]_i_1_n_0 ),
        .Q(myocontrol_rdata[29]),
        .R(clear));
  FDRE \axi_rdata_reg[2] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\instantiate_pid_controllers[2].pid_controller_n_3 ),
        .Q(myocontrol_rdata[2]),
        .R(clear));
  FDRE \axi_rdata_reg[30] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\axi_rdata[30]_i_1_n_0 ),
        .Q(myocontrol_rdata[30]),
        .R(clear));
  FDRE \axi_rdata_reg[31] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\axi_rdata[31]_i_2_n_0 ),
        .Q(myocontrol_rdata[31]),
        .R(clear));
  FDRE \axi_rdata_reg[3] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\instantiate_pid_controllers[2].pid_controller_n_2 ),
        .Q(myocontrol_rdata[3]),
        .R(clear));
  FDRE \axi_rdata_reg[4] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\instantiate_pid_controllers[1].pid_controller_n_13 ),
        .Q(myocontrol_rdata[4]),
        .R(clear));
  FDRE \axi_rdata_reg[5] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\instantiate_pid_controllers[1].pid_controller_n_12 ),
        .Q(myocontrol_rdata[5]),
        .R(clear));
  FDRE \axi_rdata_reg[6] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\instantiate_pid_controllers[1].pid_controller_n_11 ),
        .Q(myocontrol_rdata[6]),
        .R(clear));
  FDRE \axi_rdata_reg[7] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\instantiate_pid_controllers[1].pid_controller_n_10 ),
        .Q(myocontrol_rdata[7]),
        .R(clear));
  FDRE \axi_rdata_reg[8] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\instantiate_pid_controllers[1].pid_controller_n_9 ),
        .Q(myocontrol_rdata[8]),
        .R(clear));
  FDRE \axi_rdata_reg[9] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_rden),
        .D(\instantiate_pid_controllers[1].pid_controller_n_8 ),
        .Q(myocontrol_rdata[9]),
        .R(clear));
  FDRE axi_rvalid_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(axi_rvalid_reg_0),
        .Q(myocontrol_rvalid),
        .R(clear));
  LUT4 #(
    .INIT(16'h4000)) 
    axi_wready_i_1
       (.I0(axi_wready_reg_0),
        .I1(aw_en_reg_0),
        .I2(myocontrol_awvalid),
        .I3(myocontrol_wvalid),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(clear));
  LUT4 #(
    .INIT(16'hBF80)) 
    \control_mode[0][0]_i_1 
       (.I0(myocontrol_wdata[0]),
        .I1(\control_mode[0][2]_i_2_n_0 ),
        .I2(\myo_brick_gear_box_ratio_reg[0]_8 ),
        .I3(\control_mode_reg_n_0_[0][0] ),
        .O(\control_mode[0][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \control_mode[0][1]_i_1 
       (.I0(myocontrol_wdata[1]),
        .I1(\control_mode[0][2]_i_2_n_0 ),
        .I2(\myo_brick_gear_box_ratio_reg[0]_8 ),
        .I3(\control_mode_reg_n_0_[0][1] ),
        .O(\control_mode[0][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \control_mode[0][2]_i_1 
       (.I0(myocontrol_wdata[2]),
        .I1(\control_mode[0][2]_i_2_n_0 ),
        .I2(\myo_brick_gear_box_ratio_reg[0]_8 ),
        .I3(\control_mode_reg_n_0_[0][2] ),
        .O(\control_mode[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \control_mode[0][2]_i_2 
       (.I0(axi_awaddr[6]),
        .I1(axi_awaddr[7]),
        .I2(axi_awaddr[9]),
        .I3(axi_awaddr[10]),
        .I4(axi_awaddr[8]),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_9 ),
        .O(\control_mode[0][2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \control_mode[1][0]_i_1 
       (.I0(myocontrol_wdata[0]),
        .I1(\control_mode[0][2]_i_2_n_0 ),
        .I2(\myo_brick_gear_box_ratio_reg[1]_11 ),
        .I3(\control_mode_reg_n_0_[1][0] ),
        .O(\control_mode[1][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \control_mode[1][1]_i_1 
       (.I0(myocontrol_wdata[1]),
        .I1(\control_mode[0][2]_i_2_n_0 ),
        .I2(\myo_brick_gear_box_ratio_reg[1]_11 ),
        .I3(\control_mode_reg_n_0_[1][1] ),
        .O(\control_mode[1][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \control_mode[1][2]_i_1 
       (.I0(myocontrol_wdata[2]),
        .I1(\control_mode[0][2]_i_2_n_0 ),
        .I2(\myo_brick_gear_box_ratio_reg[1]_11 ),
        .I3(\control_mode_reg_n_0_[1][2] ),
        .O(\control_mode[1][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \control_mode[2][0]_i_1 
       (.I0(myocontrol_wdata[0]),
        .I1(\control_mode[0][2]_i_2_n_0 ),
        .I2(\myo_brick_gear_box_ratio_reg[2]_10 ),
        .I3(\control_mode_reg_n_0_[2][0] ),
        .O(\control_mode[2][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \control_mode[2][1]_i_1 
       (.I0(myocontrol_wdata[1]),
        .I1(\control_mode[0][2]_i_2_n_0 ),
        .I2(\myo_brick_gear_box_ratio_reg[2]_10 ),
        .I3(\control_mode_reg_n_0_[2][1] ),
        .O(\control_mode[2][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \control_mode[2][2]_i_1 
       (.I0(myocontrol_wdata[2]),
        .I1(\control_mode[0][2]_i_2_n_0 ),
        .I2(\myo_brick_gear_box_ratio_reg[2]_10 ),
        .I3(\control_mode_reg_n_0_[2][2] ),
        .O(\control_mode[2][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \control_mode[3][0]_i_1 
       (.I0(myocontrol_wdata[0]),
        .I1(\control_mode[0][2]_i_2_n_0 ),
        .I2(\myo_brick_gear_box_ratio_reg[3]_9 ),
        .I3(\control_mode_reg_n_0_[3][0] ),
        .O(\control_mode[3][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \control_mode[3][1]_i_1 
       (.I0(myocontrol_wdata[1]),
        .I1(\control_mode[0][2]_i_2_n_0 ),
        .I2(\myo_brick_gear_box_ratio_reg[3]_9 ),
        .I3(\control_mode_reg_n_0_[3][1] ),
        .O(\control_mode[3][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \control_mode[3][2]_i_1 
       (.I0(myocontrol_wdata[2]),
        .I1(\control_mode[0][2]_i_2_n_0 ),
        .I2(\myo_brick_gear_box_ratio_reg[3]_9 ),
        .I3(\control_mode_reg_n_0_[3][2] ),
        .O(\control_mode[3][2]_i_1_n_0 ));
  FDRE \control_mode_reg[0][0] 
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(\control_mode[0][0]_i_1_n_0 ),
        .Q(\control_mode_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \control_mode_reg[0][1] 
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(\control_mode[0][1]_i_1_n_0 ),
        .Q(\control_mode_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \control_mode_reg[0][2] 
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(\control_mode[0][2]_i_1_n_0 ),
        .Q(\control_mode_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \control_mode_reg[1][0] 
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(\control_mode[1][0]_i_1_n_0 ),
        .Q(\control_mode_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \control_mode_reg[1][1] 
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(\control_mode[1][1]_i_1_n_0 ),
        .Q(\control_mode_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \control_mode_reg[1][2] 
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(\control_mode[1][2]_i_1_n_0 ),
        .Q(\control_mode_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \control_mode_reg[2][0] 
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(\control_mode[2][0]_i_1_n_0 ),
        .Q(\control_mode_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \control_mode_reg[2][1] 
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(\control_mode[2][1]_i_1_n_0 ),
        .Q(\control_mode_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \control_mode_reg[2][2] 
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(\control_mode[2][2]_i_1_n_0 ),
        .Q(\control_mode_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \control_mode_reg[3][0] 
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(\control_mode[3][0]_i_1_n_0 ),
        .Q(\control_mode_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \control_mode_reg[3][1] 
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(\control_mode[3][1]_i_1_n_0 ),
        .Q(\control_mode_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \control_mode_reg[3][2] 
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(\control_mode[3][2]_i_1_n_0 ),
        .Q(\control_mode_reg_n_0_[3][2] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[0]_i_4 
       (.I0(counter_reg[0]),
        .O(\counter[0]_i_4_n_0 ));
  FDRE \counter_reg[0] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[0]_i_3_n_7 ),
        .Q(counter_reg[0]),
        .R(spi_control_n_10));
  CARRY4 \counter_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\counter_reg[0]_i_3_n_0 ,\counter_reg[0]_i_3_n_1 ,\counter_reg[0]_i_3_n_2 ,\counter_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\counter_reg[0]_i_3_n_4 ,\counter_reg[0]_i_3_n_5 ,\counter_reg[0]_i_3_n_6 ,\counter_reg[0]_i_3_n_7 }),
        .S({counter_reg[3:1],\counter[0]_i_4_n_0 }));
  FDRE \counter_reg[10] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[8]_i_1_n_5 ),
        .Q(counter_reg[10]),
        .R(spi_control_n_10));
  FDRE \counter_reg[11] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[8]_i_1_n_4 ),
        .Q(counter_reg[11]),
        .R(spi_control_n_10));
  FDRE \counter_reg[12] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[12]_i_1_n_7 ),
        .Q(counter_reg[12]),
        .R(spi_control_n_10));
  CARRY4 \counter_reg[12]_i_1 
       (.CI(\counter_reg[8]_i_1_n_0 ),
        .CO({\counter_reg[12]_i_1_n_0 ,\counter_reg[12]_i_1_n_1 ,\counter_reg[12]_i_1_n_2 ,\counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[12]_i_1_n_4 ,\counter_reg[12]_i_1_n_5 ,\counter_reg[12]_i_1_n_6 ,\counter_reg[12]_i_1_n_7 }),
        .S(counter_reg[15:12]));
  FDRE \counter_reg[13] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[12]_i_1_n_6 ),
        .Q(counter_reg[13]),
        .R(spi_control_n_10));
  FDRE \counter_reg[14] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[12]_i_1_n_5 ),
        .Q(counter_reg[14]),
        .R(spi_control_n_10));
  FDRE \counter_reg[15] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[12]_i_1_n_4 ),
        .Q(counter_reg[15]),
        .R(spi_control_n_10));
  FDRE \counter_reg[16] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[16]_i_1_n_7 ),
        .Q(counter_reg[16]),
        .R(spi_control_n_10));
  CARRY4 \counter_reg[16]_i_1 
       (.CI(\counter_reg[12]_i_1_n_0 ),
        .CO({\counter_reg[16]_i_1_n_0 ,\counter_reg[16]_i_1_n_1 ,\counter_reg[16]_i_1_n_2 ,\counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[16]_i_1_n_4 ,\counter_reg[16]_i_1_n_5 ,\counter_reg[16]_i_1_n_6 ,\counter_reg[16]_i_1_n_7 }),
        .S(counter_reg[19:16]));
  FDRE \counter_reg[17] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[16]_i_1_n_6 ),
        .Q(counter_reg[17]),
        .R(spi_control_n_10));
  FDRE \counter_reg[18] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[16]_i_1_n_5 ),
        .Q(counter_reg[18]),
        .R(spi_control_n_10));
  FDRE \counter_reg[19] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[16]_i_1_n_4 ),
        .Q(counter_reg[19]),
        .R(spi_control_n_10));
  FDRE \counter_reg[1] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[0]_i_3_n_6 ),
        .Q(counter_reg[1]),
        .R(spi_control_n_10));
  FDRE \counter_reg[20] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[20]_i_1_n_7 ),
        .Q(counter_reg[20]),
        .R(spi_control_n_10));
  CARRY4 \counter_reg[20]_i_1 
       (.CI(\counter_reg[16]_i_1_n_0 ),
        .CO({\counter_reg[20]_i_1_n_0 ,\counter_reg[20]_i_1_n_1 ,\counter_reg[20]_i_1_n_2 ,\counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[20]_i_1_n_4 ,\counter_reg[20]_i_1_n_5 ,\counter_reg[20]_i_1_n_6 ,\counter_reg[20]_i_1_n_7 }),
        .S(counter_reg[23:20]));
  FDRE \counter_reg[21] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[20]_i_1_n_6 ),
        .Q(counter_reg[21]),
        .R(spi_control_n_10));
  FDRE \counter_reg[22] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[20]_i_1_n_5 ),
        .Q(counter_reg[22]),
        .R(spi_control_n_10));
  FDRE \counter_reg[23] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[20]_i_1_n_4 ),
        .Q(counter_reg[23]),
        .R(spi_control_n_10));
  FDRE \counter_reg[24] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[24]_i_1_n_7 ),
        .Q(counter_reg[24]),
        .R(spi_control_n_10));
  CARRY4 \counter_reg[24]_i_1 
       (.CI(\counter_reg[20]_i_1_n_0 ),
        .CO({\counter_reg[24]_i_1_n_0 ,\counter_reg[24]_i_1_n_1 ,\counter_reg[24]_i_1_n_2 ,\counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[24]_i_1_n_4 ,\counter_reg[24]_i_1_n_5 ,\counter_reg[24]_i_1_n_6 ,\counter_reg[24]_i_1_n_7 }),
        .S(counter_reg[27:24]));
  FDRE \counter_reg[25] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[24]_i_1_n_6 ),
        .Q(counter_reg[25]),
        .R(spi_control_n_10));
  FDRE \counter_reg[26] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[24]_i_1_n_5 ),
        .Q(counter_reg[26]),
        .R(spi_control_n_10));
  FDRE \counter_reg[27] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[24]_i_1_n_4 ),
        .Q(counter_reg[27]),
        .R(spi_control_n_10));
  FDRE \counter_reg[28] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[28]_i_1_n_7 ),
        .Q(counter_reg[28]),
        .R(spi_control_n_10));
  CARRY4 \counter_reg[28]_i_1 
       (.CI(\counter_reg[24]_i_1_n_0 ),
        .CO({\NLW_counter_reg[28]_i_1_CO_UNCONNECTED [3],\counter_reg[28]_i_1_n_1 ,\counter_reg[28]_i_1_n_2 ,\counter_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[28]_i_1_n_4 ,\counter_reg[28]_i_1_n_5 ,\counter_reg[28]_i_1_n_6 ,\counter_reg[28]_i_1_n_7 }),
        .S(counter_reg[31:28]));
  FDRE \counter_reg[29] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[28]_i_1_n_6 ),
        .Q(counter_reg[29]),
        .R(spi_control_n_10));
  FDRE \counter_reg[2] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[0]_i_3_n_5 ),
        .Q(counter_reg[2]),
        .R(spi_control_n_10));
  FDRE \counter_reg[30] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[28]_i_1_n_5 ),
        .Q(counter_reg[30]),
        .R(spi_control_n_10));
  FDRE \counter_reg[31] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[28]_i_1_n_4 ),
        .Q(counter_reg[31]),
        .R(spi_control_n_10));
  FDRE \counter_reg[3] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[0]_i_3_n_4 ),
        .Q(counter_reg[3]),
        .R(spi_control_n_10));
  FDRE \counter_reg[4] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[4]_i_1_n_7 ),
        .Q(counter_reg[4]),
        .R(spi_control_n_10));
  CARRY4 \counter_reg[4]_i_1 
       (.CI(\counter_reg[0]_i_3_n_0 ),
        .CO({\counter_reg[4]_i_1_n_0 ,\counter_reg[4]_i_1_n_1 ,\counter_reg[4]_i_1_n_2 ,\counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[4]_i_1_n_4 ,\counter_reg[4]_i_1_n_5 ,\counter_reg[4]_i_1_n_6 ,\counter_reg[4]_i_1_n_7 }),
        .S(counter_reg[7:4]));
  FDRE \counter_reg[5] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[4]_i_1_n_6 ),
        .Q(counter_reg[5]),
        .R(spi_control_n_10));
  FDRE \counter_reg[6] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[4]_i_1_n_5 ),
        .Q(counter_reg[6]),
        .R(spi_control_n_10));
  FDRE \counter_reg[7] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[4]_i_1_n_4 ),
        .Q(counter_reg[7]),
        .R(spi_control_n_10));
  FDRE \counter_reg[8] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[8]_i_1_n_7 ),
        .Q(counter_reg[8]),
        .R(spi_control_n_10));
  CARRY4 \counter_reg[8]_i_1 
       (.CI(\counter_reg[4]_i_1_n_0 ),
        .CO({\counter_reg[8]_i_1_n_0 ,\counter_reg[8]_i_1_n_1 ,\counter_reg[8]_i_1_n_2 ,\counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[8]_i_1_n_4 ,\counter_reg[8]_i_1_n_5 ,\counter_reg[8]_i_1_n_6 ,\counter_reg[8]_i_1_n_7 }),
        .S(counter_reg[11:8]));
  FDRE \counter_reg[9] 
       (.C(myocontrol_aclk),
        .CE(slv_reg_wren),
        .D(\counter_reg[8]_i_1_n_6 ),
        .Q(counter_reg[9]),
        .R(spi_control_n_10));
  FDRE \currents_reg[0][10] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(current[5]),
        .Q(\currents_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \currents_reg[0][11] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(current[4]),
        .Q(\currents_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \currents_reg[0][12] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(current[3]),
        .Q(\currents_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \currents_reg[0][13] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(current[2]),
        .Q(\currents_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \currents_reg[0][14] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(current[1]),
        .Q(\currents_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \currents_reg[0][15] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(current[0]),
        .Q(\currents_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \currents_reg[0][1] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(current[14]),
        .Q(\currents_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \currents_reg[0][2] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(current[13]),
        .Q(\currents_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \currents_reg[0][3] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(current[12]),
        .Q(\currents_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \currents_reg[0][4] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(current[11]),
        .Q(\currents_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \currents_reg[0][5] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(current[10]),
        .Q(\currents_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \currents_reg[0][6] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(current[9]),
        .Q(\currents_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \currents_reg[0][7] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(current[8]),
        .Q(\currents_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \currents_reg[0][8] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(current[7]),
        .Q(\currents_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \currents_reg[0][9] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(current[6]),
        .Q(\currents_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \currents_reg[1][10] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(current[5]),
        .Q(\currents_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \currents_reg[1][11] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(current[4]),
        .Q(\currents_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \currents_reg[1][12] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(current[3]),
        .Q(\currents_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \currents_reg[1][13] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(current[2]),
        .Q(\currents_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \currents_reg[1][14] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(current[1]),
        .Q(\currents_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \currents_reg[1][15] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(current[0]),
        .Q(\currents_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \currents_reg[1][1] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(current[14]),
        .Q(\currents_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \currents_reg[1][2] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(current[13]),
        .Q(\currents_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \currents_reg[1][3] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(current[12]),
        .Q(\currents_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \currents_reg[1][4] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(current[11]),
        .Q(\currents_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \currents_reg[1][5] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(current[10]),
        .Q(\currents_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \currents_reg[1][6] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(current[9]),
        .Q(\currents_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \currents_reg[1][7] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(current[8]),
        .Q(\currents_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \currents_reg[1][8] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(current[7]),
        .Q(\currents_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \currents_reg[1][9] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(current[6]),
        .Q(\currents_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE \currents_reg[2][10] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(current[5]),
        .Q(\currents_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE \currents_reg[2][11] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(current[4]),
        .Q(\currents_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE \currents_reg[2][12] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(current[3]),
        .Q(\currents_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE \currents_reg[2][13] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(current[2]),
        .Q(\currents_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE \currents_reg[2][14] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(current[1]),
        .Q(\currents_reg_n_0_[2][14] ),
        .R(1'b0));
  FDRE \currents_reg[2][15] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(current[0]),
        .Q(\currents_reg_n_0_[2][15] ),
        .R(1'b0));
  FDRE \currents_reg[2][1] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(current[14]),
        .Q(\currents_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \currents_reg[2][2] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(current[13]),
        .Q(\currents_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \currents_reg[2][3] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(current[12]),
        .Q(\currents_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \currents_reg[2][4] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(current[11]),
        .Q(\currents_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \currents_reg[2][5] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(current[10]),
        .Q(\currents_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \currents_reg[2][6] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(current[9]),
        .Q(\currents_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \currents_reg[2][7] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(current[8]),
        .Q(\currents_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \currents_reg[2][8] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(current[7]),
        .Q(\currents_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE \currents_reg[2][9] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(current[6]),
        .Q(\currents_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE \currents_reg[3][10] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(current[5]),
        .Q(\currents_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE \currents_reg[3][11] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(current[4]),
        .Q(\currents_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE \currents_reg[3][12] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(current[3]),
        .Q(\currents_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE \currents_reg[3][13] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(current[2]),
        .Q(\currents_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE \currents_reg[3][14] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(current[1]),
        .Q(\currents_reg_n_0_[3][14] ),
        .R(1'b0));
  FDRE \currents_reg[3][15] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(current[0]),
        .Q(\currents_reg_n_0_[3][15] ),
        .R(1'b0));
  FDRE \currents_reg[3][1] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(current[14]),
        .Q(\currents_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \currents_reg[3][2] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(current[13]),
        .Q(\currents_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \currents_reg[3][3] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(current[12]),
        .Q(\currents_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \currents_reg[3][4] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(current[11]),
        .Q(\currents_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \currents_reg[3][5] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(current[10]),
        .Q(\currents_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \currents_reg[3][6] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(current[9]),
        .Q(\currents_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \currents_reg[3][7] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(current[8]),
        .Q(\currents_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \currents_reg[3][8] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(current[7]),
        .Q(\currents_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \currents_reg[3][9] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(current[6]),
        .Q(\currents_reg_n_0_[3][9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \deadBand[0][31]_i_1 
       (.I0(\deadBand[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I4(axi_awaddr[4]),
        .I5(axi_awaddr[5]),
        .O(\deadBand[0][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \deadBand[0][31]_i_2 
       (.I0(axi_awaddr[7]),
        .I1(axi_awaddr[9]),
        .I2(axi_awaddr[6]),
        .I3(axi_awaddr[10]),
        .I4(axi_awaddr[8]),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_9 ),
        .O(\deadBand[0][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \deadBand[1][31]_i_1 
       (.I0(\deadBand[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .O(\deadBand[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \deadBand[2][31]_i_1 
       (.I0(\deadBand[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\deadBand[2][31]_i_2_n_0 ),
        .O(\deadBand[2][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \deadBand[2][31]_i_2 
       (.I0(axi_awaddr[3]),
        .I1(axi_awaddr[2]),
        .O(\deadBand[2][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \deadBand[3][31]_i_1 
       (.I0(\deadBand[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\deadBand[3][31]_i_2_n_0 ),
        .O(deadBand));
  LUT2 #(
    .INIT(4'h8)) 
    \deadBand[3][31]_i_2 
       (.I0(axi_awaddr[2]),
        .I1(axi_awaddr[3]),
        .O(\deadBand[3][31]_i_2_n_0 ));
  FDRE \deadBand_reg[0][0] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\deadBand_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][10] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\deadBand_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][11] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\deadBand_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][12] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\deadBand_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][13] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\deadBand_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][14] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\deadBand_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][15] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\deadBand_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][16] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\deadBand_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][17] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\deadBand_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][18] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\deadBand_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][19] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\deadBand_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][1] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\deadBand_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][20] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\deadBand_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][21] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\deadBand_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][22] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\deadBand_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][23] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\deadBand_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][24] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\deadBand_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][25] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\deadBand_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][26] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\deadBand_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][27] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\deadBand_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][28] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\deadBand_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][29] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\deadBand_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][2] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\deadBand_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][30] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\deadBand_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][31] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\deadBand_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][3] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\deadBand_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][4] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\deadBand_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][5] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\deadBand_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][6] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\deadBand_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][7] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\deadBand_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][8] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\deadBand_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \deadBand_reg[0][9] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\deadBand_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][0] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\deadBand_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][10] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\deadBand_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][11] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\deadBand_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][12] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\deadBand_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][13] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\deadBand_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][14] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\deadBand_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][15] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\deadBand_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][16] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\deadBand_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][17] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\deadBand_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][18] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\deadBand_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][19] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\deadBand_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][1] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\deadBand_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][20] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\deadBand_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][21] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\deadBand_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][22] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\deadBand_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][23] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\deadBand_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][24] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\deadBand_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][25] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\deadBand_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][26] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\deadBand_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][27] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\deadBand_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][28] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\deadBand_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][29] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\deadBand_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][2] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\deadBand_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][30] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\deadBand_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][31] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\deadBand_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][3] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\deadBand_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][4] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\deadBand_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][5] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\deadBand_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][6] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\deadBand_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][7] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\deadBand_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][8] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\deadBand_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \deadBand_reg[1][9] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\deadBand_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][0] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\deadBand_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][10] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\deadBand_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][11] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\deadBand_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][12] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\deadBand_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][13] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\deadBand_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][14] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\deadBand_reg_n_0_[2][14] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][15] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\deadBand_reg_n_0_[2][15] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][16] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\deadBand_reg_n_0_[2][16] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][17] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\deadBand_reg_n_0_[2][17] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][18] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\deadBand_reg_n_0_[2][18] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][19] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\deadBand_reg_n_0_[2][19] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][1] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\deadBand_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][20] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\deadBand_reg_n_0_[2][20] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][21] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\deadBand_reg_n_0_[2][21] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][22] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\deadBand_reg_n_0_[2][22] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][23] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\deadBand_reg_n_0_[2][23] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][24] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\deadBand_reg_n_0_[2][24] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][25] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\deadBand_reg_n_0_[2][25] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][26] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\deadBand_reg_n_0_[2][26] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][27] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\deadBand_reg_n_0_[2][27] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][28] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\deadBand_reg_n_0_[2][28] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][29] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\deadBand_reg_n_0_[2][29] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][2] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\deadBand_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][30] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\deadBand_reg_n_0_[2][30] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][31] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\deadBand_reg_n_0_[2][31] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][3] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\deadBand_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][4] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\deadBand_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][5] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\deadBand_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][6] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\deadBand_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][7] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\deadBand_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][8] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\deadBand_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE \deadBand_reg[2][9] 
       (.C(myocontrol_aclk),
        .CE(\deadBand[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\deadBand_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][0] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[0]),
        .Q(\deadBand_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][10] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[10]),
        .Q(\deadBand_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][11] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[11]),
        .Q(\deadBand_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][12] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[12]),
        .Q(\deadBand_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][13] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[13]),
        .Q(\deadBand_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][14] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[14]),
        .Q(\deadBand_reg_n_0_[3][14] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][15] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[15]),
        .Q(\deadBand_reg_n_0_[3][15] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][16] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[16]),
        .Q(\deadBand_reg_n_0_[3][16] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][17] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[17]),
        .Q(\deadBand_reg_n_0_[3][17] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][18] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[18]),
        .Q(\deadBand_reg_n_0_[3][18] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][19] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[19]),
        .Q(\deadBand_reg_n_0_[3][19] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][1] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[1]),
        .Q(\deadBand_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][20] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[20]),
        .Q(\deadBand_reg_n_0_[3][20] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][21] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[21]),
        .Q(\deadBand_reg_n_0_[3][21] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][22] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[22]),
        .Q(\deadBand_reg_n_0_[3][22] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][23] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[23]),
        .Q(\deadBand_reg_n_0_[3][23] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][24] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[24]),
        .Q(\deadBand_reg_n_0_[3][24] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][25] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[25]),
        .Q(\deadBand_reg_n_0_[3][25] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][26] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[26]),
        .Q(\deadBand_reg_n_0_[3][26] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][27] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[27]),
        .Q(\deadBand_reg_n_0_[3][27] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][28] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[28]),
        .Q(\deadBand_reg_n_0_[3][28] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][29] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[29]),
        .Q(\deadBand_reg_n_0_[3][29] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][2] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[2]),
        .Q(\deadBand_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][30] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[30]),
        .Q(\deadBand_reg_n_0_[3][30] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][31] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[31]),
        .Q(\deadBand_reg_n_0_[3][31] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][3] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[3]),
        .Q(\deadBand_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][4] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[4]),
        .Q(\deadBand_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][5] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[5]),
        .Q(\deadBand_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][6] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[6]),
        .Q(\deadBand_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][7] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[7]),
        .Q(\deadBand_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][8] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[8]),
        .Q(\deadBand_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \deadBand_reg[3][9] 
       (.C(myocontrol_aclk),
        .CE(deadBand),
        .D(myocontrol_wdata[9]),
        .Q(\deadBand_reg_n_0_[3][9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \delay_counter[0]_i_10 
       (.I0(motor[6]),
        .I1(motor[7]),
        .O(\delay_counter[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_100 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[0]_i_68_n_5 ),
        .O(\delay_counter[0]_i_100_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_101 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[0]_i_68_n_6 ),
        .O(\delay_counter[0]_i_101_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_102 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[0]_i_68_n_7 ),
        .O(\delay_counter[0]_i_102_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_103 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[0]_i_99_n_4 ),
        .O(\delay_counter[0]_i_103_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_105 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[0]_i_73_n_5 ),
        .O(\delay_counter[0]_i_105_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_106 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[0]_i_73_n_6 ),
        .O(\delay_counter[0]_i_106_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_107 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[0]_i_73_n_7 ),
        .O(\delay_counter[0]_i_107_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_108 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[0]_i_104_n_4 ),
        .O(\delay_counter[0]_i_108_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \delay_counter[0]_i_11 
       (.I0(\delay_counter[0]_i_19_n_0 ),
        .I1(delay_counter_reg[27]),
        .I2(delay_counter_reg[28]),
        .I3(delay_counter_reg[29]),
        .I4(delay_counter_reg[30]),
        .O(\delay_counter[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_110 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[0]_i_78_n_5 ),
        .O(\delay_counter[0]_i_110_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_111 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[0]_i_78_n_6 ),
        .O(\delay_counter[0]_i_111_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_112 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[0]_i_78_n_7 ),
        .O(\delay_counter[0]_i_112_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_113 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[0]_i_109_n_4 ),
        .O(\delay_counter[0]_i_113_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_115 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[4]_i_42_n_5 ),
        .O(\delay_counter[0]_i_115_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_116 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[4]_i_42_n_6 ),
        .O(\delay_counter[0]_i_116_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_117 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[4]_i_42_n_7 ),
        .O(\delay_counter[0]_i_117_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_118 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[0]_i_114_n_4 ),
        .O(\delay_counter[0]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \delay_counter[0]_i_12 
       (.I0(delay_counter_reg[18]),
        .I1(delay_counter_reg[17]),
        .I2(\delay_counter[0]_i_20_n_0 ),
        .I3(\delay_counter[0]_i_21_n_0 ),
        .I4(\delay_counter[0]_i_22_n_0 ),
        .I5(\delay_counter[0]_i_23_n_0 ),
        .O(\delay_counter[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_120 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[0]_i_67_n_5 ),
        .O(\delay_counter[0]_i_120_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_121 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[0]_i_67_n_6 ),
        .O(\delay_counter[0]_i_121_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_122 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[0]_i_67_n_7 ),
        .O(\delay_counter[0]_i_122_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_123 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[0]_i_98_n_4 ),
        .O(\delay_counter[0]_i_123_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_125 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[0]_i_83_n_5 ),
        .O(\delay_counter[0]_i_125_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_126 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[0]_i_83_n_6 ),
        .O(\delay_counter[0]_i_126_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_127 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[0]_i_83_n_7 ),
        .O(\delay_counter[0]_i_127_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_128 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[0]_i_119_n_4 ),
        .O(\delay_counter[0]_i_128_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \delay_counter[0]_i_13 
       (.I0(\delay_counter[0]_i_24_n_0 ),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\update_frequency_reg_n_0_[28] ),
        .I3(\update_frequency_reg_n_0_[29] ),
        .I4(\update_frequency_reg_n_0_[30] ),
        .O(\delay_counter[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_130 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[0]_i_88_n_4 ),
        .O(\delay_counter[0]_i_130_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_131 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[0]_i_88_n_5 ),
        .O(\delay_counter[0]_i_131_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_132 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[0]_i_88_n_6 ),
        .O(\delay_counter[0]_i_132_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_133 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[0]_i_88_n_7 ),
        .O(\delay_counter[0]_i_133_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_136 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[0]_i_99_n_5 ),
        .O(\delay_counter[0]_i_136_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_137 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[0]_i_99_n_6 ),
        .O(\delay_counter[0]_i_137_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_138 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[0]_i_99_n_7 ),
        .O(\delay_counter[0]_i_138_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_139 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[0]_i_135_n_4 ),
        .O(\delay_counter[0]_i_139_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \delay_counter[0]_i_14 
       (.I0(\update_frequency_reg_n_0_[18] ),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter[0]_i_25_n_0 ),
        .I3(\delay_counter[0]_i_26_n_0 ),
        .I4(\delay_counter[0]_i_27_n_0 ),
        .I5(\delay_counter[0]_i_28_n_0 ),
        .O(\delay_counter[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_141 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[0]_i_104_n_5 ),
        .O(\delay_counter[0]_i_141_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_142 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[0]_i_104_n_6 ),
        .O(\delay_counter[0]_i_142_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_143 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[0]_i_104_n_7 ),
        .O(\delay_counter[0]_i_143_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_144 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[0]_i_140_n_4 ),
        .O(\delay_counter[0]_i_144_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_146 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[0]_i_109_n_5 ),
        .O(\delay_counter[0]_i_146_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_147 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[0]_i_109_n_6 ),
        .O(\delay_counter[0]_i_147_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_148 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[0]_i_109_n_7 ),
        .O(\delay_counter[0]_i_148_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_149 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[0]_i_145_n_4 ),
        .O(\delay_counter[0]_i_149_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_151 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[0]_i_114_n_5 ),
        .O(\delay_counter[0]_i_151_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_152 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[0]_i_114_n_6 ),
        .O(\delay_counter[0]_i_152_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_153 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[0]_i_114_n_7 ),
        .O(\delay_counter[0]_i_153_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_154 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[0]_i_150_n_4 ),
        .O(\delay_counter[0]_i_154_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_156 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[4]_i_62_n_5 ),
        .O(\delay_counter[0]_i_156_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_157 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[4]_i_62_n_6 ),
        .O(\delay_counter[0]_i_157_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_158 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[4]_i_62_n_7 ),
        .O(\delay_counter[0]_i_158_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_159 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[0]_i_155_n_4 ),
        .O(\delay_counter[0]_i_159_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_161 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[0]_i_98_n_5 ),
        .O(\delay_counter[0]_i_161_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_162 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[0]_i_98_n_6 ),
        .O(\delay_counter[0]_i_162_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_163 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[0]_i_98_n_7 ),
        .O(\delay_counter[0]_i_163_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_164 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[0]_i_134_n_4 ),
        .O(\delay_counter[0]_i_164_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_166 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[0]_i_119_n_5 ),
        .O(\delay_counter[0]_i_166_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_167 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[0]_i_119_n_6 ),
        .O(\delay_counter[0]_i_167_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_168 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[0]_i_119_n_7 ),
        .O(\delay_counter[0]_i_168_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_169 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[0]_i_160_n_4 ),
        .O(\delay_counter[0]_i_169_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_171 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[0]_i_124_n_4 ),
        .O(\delay_counter[0]_i_171_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_172 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[0]_i_124_n_5 ),
        .O(\delay_counter[0]_i_172_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_173 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[0]_i_124_n_6 ),
        .O(\delay_counter[0]_i_173_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_174 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[0]_i_124_n_7 ),
        .O(\delay_counter[0]_i_174_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_177 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[0]_i_135_n_5 ),
        .O(\delay_counter[0]_i_177_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_178 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[0]_i_135_n_6 ),
        .O(\delay_counter[0]_i_178_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_179 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[0]_i_135_n_7 ),
        .O(\delay_counter[0]_i_179_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_180 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[0]_i_176_n_4 ),
        .O(\delay_counter[0]_i_180_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_182 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[0]_i_140_n_5 ),
        .O(\delay_counter[0]_i_182_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_183 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[0]_i_140_n_6 ),
        .O(\delay_counter[0]_i_183_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_184 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[0]_i_140_n_7 ),
        .O(\delay_counter[0]_i_184_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_185 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[0]_i_181_n_4 ),
        .O(\delay_counter[0]_i_185_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_187 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[0]_i_145_n_5 ),
        .O(\delay_counter[0]_i_187_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_188 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[0]_i_145_n_6 ),
        .O(\delay_counter[0]_i_188_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_189 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[0]_i_145_n_7 ),
        .O(\delay_counter[0]_i_189_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \delay_counter[0]_i_19 
       (.I0(delay_counter_reg[19]),
        .I1(delay_counter_reg[20]),
        .I2(delay_counter_reg[21]),
        .I3(delay_counter_reg[22]),
        .I4(delay_counter_reg[0]),
        .I5(delay_counter_reg[31]),
        .O(\delay_counter[0]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_190 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[0]_i_186_n_4 ),
        .O(\delay_counter[0]_i_190_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_192 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[0]_i_150_n_5 ),
        .O(\delay_counter[0]_i_192_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_193 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[0]_i_150_n_6 ),
        .O(\delay_counter[0]_i_193_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_194 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[0]_i_150_n_7 ),
        .O(\delay_counter[0]_i_194_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_195 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[0]_i_191_n_4 ),
        .O(\delay_counter[0]_i_195_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_197 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[0]_i_155_n_5 ),
        .O(\delay_counter[0]_i_197_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_198 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[0]_i_155_n_6 ),
        .O(\delay_counter[0]_i_198_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_199 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[0]_i_155_n_7 ),
        .O(\delay_counter[0]_i_199_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_counter[0]_i_20 
       (.I0(delay_counter_reg[8]),
        .I1(delay_counter_reg[7]),
        .I2(delay_counter_reg[6]),
        .I3(delay_counter_reg[5]),
        .O(\delay_counter[0]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_200 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[0]_i_196_n_4 ),
        .O(\delay_counter[0]_i_200_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_202 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[4]_i_82_n_5 ),
        .O(\delay_counter[0]_i_202_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_203 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[4]_i_82_n_6 ),
        .O(\delay_counter[0]_i_203_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_204 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[4]_i_82_n_7 ),
        .O(\delay_counter[0]_i_204_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_205 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[0]_i_201_n_4 ),
        .O(\delay_counter[0]_i_205_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_207 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[0]_i_134_n_5 ),
        .O(\delay_counter[0]_i_207_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_208 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[0]_i_134_n_6 ),
        .O(\delay_counter[0]_i_208_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_209 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[0]_i_134_n_7 ),
        .O(\delay_counter[0]_i_209_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_counter[0]_i_21 
       (.I0(delay_counter_reg[4]),
        .I1(delay_counter_reg[3]),
        .I2(delay_counter_reg[2]),
        .I3(delay_counter_reg[1]),
        .O(\delay_counter[0]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_210 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[0]_i_175_n_4 ),
        .O(\delay_counter[0]_i_210_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_212 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[0]_i_160_n_5 ),
        .O(\delay_counter[0]_i_212_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_213 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[0]_i_160_n_6 ),
        .O(\delay_counter[0]_i_213_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_214 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[0]_i_160_n_7 ),
        .O(\delay_counter[0]_i_214_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_215 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[0]_i_206_n_4 ),
        .O(\delay_counter[0]_i_215_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_217 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[0]_i_165_n_4 ),
        .O(\delay_counter[0]_i_217_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_218 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[0]_i_165_n_5 ),
        .O(\delay_counter[0]_i_218_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_219 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[0]_i_165_n_6 ),
        .O(\delay_counter[0]_i_219_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_counter[0]_i_22 
       (.I0(delay_counter_reg[16]),
        .I1(delay_counter_reg[15]),
        .I2(delay_counter_reg[14]),
        .I3(delay_counter_reg[13]),
        .O(\delay_counter[0]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_220 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[0]_i_165_n_7 ),
        .O(\delay_counter[0]_i_220_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_223 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[0]_i_176_n_5 ),
        .O(\delay_counter[0]_i_223_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_224 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[0]_i_176_n_6 ),
        .O(\delay_counter[0]_i_224_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_225 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[0]_i_176_n_7 ),
        .O(\delay_counter[0]_i_225_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_226 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[0]_i_222_n_4 ),
        .O(\delay_counter[0]_i_226_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_228 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[0]_i_181_n_5 ),
        .O(\delay_counter[0]_i_228_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_229 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[0]_i_181_n_6 ),
        .O(\delay_counter[0]_i_229_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_counter[0]_i_23 
       (.I0(delay_counter_reg[12]),
        .I1(delay_counter_reg[11]),
        .I2(delay_counter_reg[10]),
        .I3(delay_counter_reg[9]),
        .O(\delay_counter[0]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_230 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[0]_i_181_n_7 ),
        .O(\delay_counter[0]_i_230_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_231 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[0]_i_227_n_4 ),
        .O(\delay_counter[0]_i_231_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_233 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[0]_i_186_n_5 ),
        .O(\delay_counter[0]_i_233_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_234 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[0]_i_186_n_6 ),
        .O(\delay_counter[0]_i_234_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_235 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[0]_i_186_n_7 ),
        .O(\delay_counter[0]_i_235_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_236 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[0]_i_232_n_4 ),
        .O(\delay_counter[0]_i_236_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_238 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[0]_i_191_n_5 ),
        .O(\delay_counter[0]_i_238_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_239 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[0]_i_191_n_6 ),
        .O(\delay_counter[0]_i_239_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \delay_counter[0]_i_24 
       (.I0(\update_frequency_reg_n_0_[19] ),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\update_frequency_reg_n_0_[21] ),
        .I3(\update_frequency_reg_n_0_[22] ),
        .I4(\update_frequency_reg_n_0_[0] ),
        .I5(\update_frequency_reg_n_0_[31] ),
        .O(\delay_counter[0]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_240 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[0]_i_191_n_7 ),
        .O(\delay_counter[0]_i_240_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_241 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[0]_i_237_n_4 ),
        .O(\delay_counter[0]_i_241_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_243 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[0]_i_196_n_5 ),
        .O(\delay_counter[0]_i_243_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_244 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[0]_i_196_n_6 ),
        .O(\delay_counter[0]_i_244_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_245 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[0]_i_196_n_7 ),
        .O(\delay_counter[0]_i_245_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_246 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[0]_i_242_n_4 ),
        .O(\delay_counter[0]_i_246_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_248 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[0]_i_201_n_5 ),
        .O(\delay_counter[0]_i_248_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_249 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[0]_i_201_n_6 ),
        .O(\delay_counter[0]_i_249_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_counter[0]_i_25 
       (.I0(\update_frequency_reg_n_0_[8] ),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\update_frequency_reg_n_0_[6] ),
        .I3(\update_frequency_reg_n_0_[5] ),
        .O(\delay_counter[0]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_250 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[0]_i_201_n_7 ),
        .O(\delay_counter[0]_i_250_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_251 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[0]_i_247_n_4 ),
        .O(\delay_counter[0]_i_251_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_253 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[4]_i_102_n_5 ),
        .O(\delay_counter[0]_i_253_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_254 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[4]_i_102_n_6 ),
        .O(\delay_counter[0]_i_254_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_255 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[4]_i_102_n_7 ),
        .O(\delay_counter[0]_i_255_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_256 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[0]_i_252_n_4 ),
        .O(\delay_counter[0]_i_256_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_258 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[0]_i_175_n_5 ),
        .O(\delay_counter[0]_i_258_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_259 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[0]_i_175_n_6 ),
        .O(\delay_counter[0]_i_259_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_counter[0]_i_26 
       (.I0(\update_frequency_reg_n_0_[4] ),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\update_frequency_reg_n_0_[2] ),
        .I3(\update_frequency_reg_n_0_[1] ),
        .O(\delay_counter[0]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_260 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[0]_i_175_n_7 ),
        .O(\delay_counter[0]_i_260_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_261 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[0]_i_221_n_4 ),
        .O(\delay_counter[0]_i_261_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_263 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[0]_i_206_n_5 ),
        .O(\delay_counter[0]_i_263_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_264 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[0]_i_206_n_6 ),
        .O(\delay_counter[0]_i_264_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_265 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[0]_i_206_n_7 ),
        .O(\delay_counter[0]_i_265_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_266 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[0]_i_257_n_4 ),
        .O(\delay_counter[0]_i_266_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_268 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[0]_i_211_n_4 ),
        .O(\delay_counter[0]_i_268_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_269 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[0]_i_211_n_5 ),
        .O(\delay_counter[0]_i_269_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_counter[0]_i_27 
       (.I0(\update_frequency_reg_n_0_[16] ),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\update_frequency_reg_n_0_[14] ),
        .I3(\update_frequency_reg_n_0_[13] ),
        .O(\delay_counter[0]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_270 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[0]_i_211_n_6 ),
        .O(\delay_counter[0]_i_270_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_271 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[0]_i_211_n_7 ),
        .O(\delay_counter[0]_i_271_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_274 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[0]_i_222_n_5 ),
        .O(\delay_counter[0]_i_274_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_275 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[0]_i_222_n_6 ),
        .O(\delay_counter[0]_i_275_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_276 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[0]_i_222_n_7 ),
        .O(\delay_counter[0]_i_276_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_277 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[0]_i_273_n_4 ),
        .O(\delay_counter[0]_i_277_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_279 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[0]_i_227_n_5 ),
        .O(\delay_counter[0]_i_279_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_counter[0]_i_28 
       (.I0(\update_frequency_reg_n_0_[12] ),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\update_frequency_reg_n_0_[10] ),
        .I3(\update_frequency_reg_n_0_[9] ),
        .O(\delay_counter[0]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_280 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[0]_i_227_n_6 ),
        .O(\delay_counter[0]_i_280_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_281 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[0]_i_227_n_7 ),
        .O(\delay_counter[0]_i_281_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_282 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[0]_i_278_n_4 ),
        .O(\delay_counter[0]_i_282_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_284 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[0]_i_232_n_5 ),
        .O(\delay_counter[0]_i_284_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_285 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[0]_i_232_n_6 ),
        .O(\delay_counter[0]_i_285_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_286 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[0]_i_232_n_7 ),
        .O(\delay_counter[0]_i_286_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_287 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[0]_i_283_n_4 ),
        .O(\delay_counter[0]_i_287_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_289 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[0]_i_237_n_5 ),
        .O(\delay_counter[0]_i_289_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_290 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[0]_i_237_n_6 ),
        .O(\delay_counter[0]_i_290_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_291 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[0]_i_237_n_7 ),
        .O(\delay_counter[0]_i_291_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_292 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[0]_i_288_n_4 ),
        .O(\delay_counter[0]_i_292_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_294 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[0]_i_242_n_5 ),
        .O(\delay_counter[0]_i_294_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_295 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[0]_i_242_n_6 ),
        .O(\delay_counter[0]_i_295_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_296 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[0]_i_242_n_7 ),
        .O(\delay_counter[0]_i_296_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_297 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[0]_i_293_n_4 ),
        .O(\delay_counter[0]_i_297_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_299 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[0]_i_247_n_5 ),
        .O(\delay_counter[0]_i_299_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \delay_counter[0]_i_3 
       (.I0(\delay_counter[0]_i_10_n_0 ),
        .I1(motor[2]),
        .I2(motor[3]),
        .I3(motor[4]),
        .I4(motor[5]),
        .I5(\motor[5]_i_2_n_0 ),
        .O(motor1));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_300 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[0]_i_247_n_6 ),
        .O(\delay_counter[0]_i_300_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_301 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[0]_i_247_n_7 ),
        .O(\delay_counter[0]_i_301_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_302 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[0]_i_298_n_4 ),
        .O(\delay_counter[0]_i_302_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_304 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[0]_i_252_n_5 ),
        .O(\delay_counter[0]_i_304_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_305 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[0]_i_252_n_6 ),
        .O(\delay_counter[0]_i_305_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_306 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[0]_i_252_n_7 ),
        .O(\delay_counter[0]_i_306_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_307 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[0]_i_303_n_4 ),
        .O(\delay_counter[0]_i_307_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_309 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[4]_i_122_n_5 ),
        .O(\delay_counter[0]_i_309_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_31 
       (.I0(data[4]),
        .I1(\delay_counter_reg[4]_i_9_n_7 ),
        .O(\delay_counter[0]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_310 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[4]_i_122_n_6 ),
        .O(\delay_counter[0]_i_310_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_311 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[4]_i_122_n_7 ),
        .O(\delay_counter[0]_i_311_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_312 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[0]_i_308_n_4 ),
        .O(\delay_counter[0]_i_312_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_314 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[0]_i_221_n_5 ),
        .O(\delay_counter[0]_i_314_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_315 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[0]_i_221_n_6 ),
        .O(\delay_counter[0]_i_315_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_316 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[0]_i_221_n_7 ),
        .O(\delay_counter[0]_i_316_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_317 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[0]_i_272_n_4 ),
        .O(\delay_counter[0]_i_317_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_319 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[0]_i_257_n_5 ),
        .O(\delay_counter[0]_i_319_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_32 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[0]_i_30_n_4 ),
        .O(\delay_counter[0]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_320 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[0]_i_257_n_6 ),
        .O(\delay_counter[0]_i_320_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_321 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[0]_i_257_n_7 ),
        .O(\delay_counter[0]_i_321_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_322 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[0]_i_313_n_4 ),
        .O(\delay_counter[0]_i_322_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_324 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[0]_i_262_n_4 ),
        .O(\delay_counter[0]_i_324_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_325 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[0]_i_262_n_5 ),
        .O(\delay_counter[0]_i_325_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_326 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[0]_i_262_n_6 ),
        .O(\delay_counter[0]_i_326_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_327 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[0]_i_262_n_7 ),
        .O(\delay_counter[0]_i_327_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_328 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[4]),
        .O(\delay_counter[0]_i_328_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_329 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[0]_i_273_n_5 ),
        .O(\delay_counter[0]_i_329_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_330 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[0]_i_273_n_6 ),
        .O(\delay_counter[0]_i_330_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_331 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[4]),
        .O(\delay_counter[0]_i_331_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_332 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[5]),
        .O(\delay_counter[0]_i_332_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_333 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[0]_i_278_n_5 ),
        .O(\delay_counter[0]_i_333_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_334 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[0]_i_278_n_6 ),
        .O(\delay_counter[0]_i_334_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_335 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[5]),
        .O(\delay_counter[0]_i_335_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_336 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[6]),
        .O(\delay_counter[0]_i_336_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_337 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[0]_i_283_n_5 ),
        .O(\delay_counter[0]_i_337_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_338 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[0]_i_283_n_6 ),
        .O(\delay_counter[0]_i_338_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_339 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[6]),
        .O(\delay_counter[0]_i_339_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_34 
       (.I0(data[3]),
        .I1(\delay_counter_reg[0]_i_15_n_7 ),
        .O(\delay_counter[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_340 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[7]),
        .O(\delay_counter[0]_i_340_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_341 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[0]_i_288_n_5 ),
        .O(\delay_counter[0]_i_341_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_342 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[0]_i_288_n_6 ),
        .O(\delay_counter[0]_i_342_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_343 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[7]),
        .O(\delay_counter[0]_i_343_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_344 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[0]_i_293_n_5 ),
        .O(\delay_counter[0]_i_344_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_345 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[0]_i_293_n_6 ),
        .O(\delay_counter[0]_i_345_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_counter[0]_i_346 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[8]),
        .O(\delay_counter[0]_i_346_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_347 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[9]),
        .O(\delay_counter[0]_i_347_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_348 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[0]_i_298_n_5 ),
        .O(\delay_counter[0]_i_348_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_349 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[0]_i_298_n_6 ),
        .O(\delay_counter[0]_i_349_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_35 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[0]_i_29_n_4 ),
        .O(\delay_counter[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_350 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[9]),
        .O(\delay_counter[0]_i_350_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_351 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[10]),
        .O(\delay_counter[0]_i_351_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_352 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[0]_i_303_n_5 ),
        .O(\delay_counter[0]_i_352_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_353 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[0]_i_303_n_6 ),
        .O(\delay_counter[0]_i_353_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_354 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[10]),
        .O(\delay_counter[0]_i_354_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_355 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[11]),
        .O(\delay_counter[0]_i_355_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_356 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[0]_i_308_n_5 ),
        .O(\delay_counter[0]_i_356_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_357 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[0]_i_308_n_6 ),
        .O(\delay_counter[0]_i_357_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_358 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[11]),
        .O(\delay_counter[0]_i_358_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_359 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[12]),
        .O(\delay_counter[0]_i_359_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_360 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[4]_i_142_n_5 ),
        .O(\delay_counter[0]_i_360_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_361 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[4]_i_142_n_6 ),
        .O(\delay_counter[0]_i_361_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_362 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[12]),
        .O(\delay_counter[0]_i_362_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_363 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[3]),
        .O(\delay_counter[0]_i_363_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_364 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[0]_i_272_n_5 ),
        .O(\delay_counter[0]_i_364_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_365 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[0]_i_272_n_6 ),
        .O(\delay_counter[0]_i_365_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_366 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[3]),
        .O(\delay_counter[0]_i_366_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_367 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[2]),
        .O(\delay_counter[0]_i_367_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_368 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[0]_i_313_n_5 ),
        .O(\delay_counter[0]_i_368_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_369 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[0]_i_313_n_6 ),
        .O(\delay_counter[0]_i_369_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_37 
       (.I0(data[2]),
        .I1(\delay_counter_reg[0]_i_16_n_7 ),
        .O(\delay_counter[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_370 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[2]),
        .O(\delay_counter[0]_i_370_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_371 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[1]),
        .O(\delay_counter[0]_i_371_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_372 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[0]_i_318_n_4 ),
        .O(\delay_counter[0]_i_372_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_373 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[0]_i_318_n_5 ),
        .O(\delay_counter[0]_i_373_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_374 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[0]_i_318_n_6 ),
        .O(\delay_counter[0]_i_374_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_375 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[1]),
        .O(\delay_counter[0]_i_375_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_38 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[0]_i_33_n_4 ),
        .O(\delay_counter[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \delay_counter[0]_i_4 
       (.I0(\delay_counter[0]_i_11_n_0 ),
        .I1(\delay_counter[0]_i_12_n_0 ),
        .I2(delay_counter_reg[26]),
        .I3(delay_counter_reg[25]),
        .I4(delay_counter_reg[24]),
        .I5(delay_counter_reg[23]),
        .O(\delay_counter[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[0]_i_40 
       (.I0(data[1]),
        .I1(\delay_counter_reg[0]_i_17_n_7 ),
        .O(\delay_counter[0]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_43 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[0]_i_30_n_5 ),
        .O(\delay_counter[0]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_44 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[0]_i_30_n_6 ),
        .O(\delay_counter[0]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_45 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[0]_i_30_n_7 ),
        .O(\delay_counter[0]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_46 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[0]_i_42_n_4 ),
        .O(\delay_counter[0]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_48 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[4]_i_17_n_5 ),
        .O(\delay_counter[0]_i_48_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_49 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[4]_i_17_n_6 ),
        .O(\delay_counter[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \delay_counter[0]_i_5 
       (.I0(\delay_counter[0]_i_13_n_0 ),
        .I1(\delay_counter[0]_i_14_n_0 ),
        .I2(\update_frequency_reg_n_0_[26] ),
        .I3(\update_frequency_reg_n_0_[25] ),
        .I4(\update_frequency_reg_n_0_[24] ),
        .I5(\update_frequency_reg_n_0_[23] ),
        .O(\delay_counter[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_50 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[4]_i_17_n_7 ),
        .O(\delay_counter[0]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_51 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[0]_i_47_n_4 ),
        .O(\delay_counter[0]_i_51_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_53 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[0]_i_29_n_5 ),
        .O(\delay_counter[0]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_54 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[0]_i_29_n_6 ),
        .O(\delay_counter[0]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_55 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[0]_i_29_n_7 ),
        .O(\delay_counter[0]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_56 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[0]_i_41_n_4 ),
        .O(\delay_counter[0]_i_56_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_58 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[0]_i_33_n_5 ),
        .O(\delay_counter[0]_i_58_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_59 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[0]_i_33_n_6 ),
        .O(\delay_counter[0]_i_59_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[0]_i_6 
       (.I0(data[3]),
        .I1(delay_counter_reg[3]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_60 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[0]_i_33_n_7 ),
        .O(\delay_counter[0]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_61 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[0]_i_52_n_4 ),
        .O(\delay_counter[0]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_63 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[0]_i_36_n_4 ),
        .O(\delay_counter[0]_i_63_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_64 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[0]_i_36_n_5 ),
        .O(\delay_counter[0]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_65 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[0]_i_36_n_6 ),
        .O(\delay_counter[0]_i_65_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_66 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[0]_i_36_n_7 ),
        .O(\delay_counter[0]_i_66_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_69 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[0]_i_42_n_5 ),
        .O(\delay_counter[0]_i_69_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[0]_i_7 
       (.I0(data[2]),
        .I1(delay_counter_reg[2]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_70 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[0]_i_42_n_6 ),
        .O(\delay_counter[0]_i_70_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_71 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[0]_i_42_n_7 ),
        .O(\delay_counter[0]_i_71_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_72 
       (.I0(data[4]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[0]_i_68_n_4 ),
        .O(\delay_counter[0]_i_72_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_74 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[0]_i_47_n_5 ),
        .O(\delay_counter[0]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_75 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[0]_i_47_n_6 ),
        .O(\delay_counter[0]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_76 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[0]_i_47_n_7 ),
        .O(\delay_counter[0]_i_76_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_77 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[0]_i_73_n_4 ),
        .O(\delay_counter[0]_i_77_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_79 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[4]_i_33_n_5 ),
        .O(\delay_counter[0]_i_79_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[0]_i_8 
       (.I0(data[1]),
        .I1(delay_counter_reg[1]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_80 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[4]_i_33_n_6 ),
        .O(\delay_counter[0]_i_80_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_81 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[4]_i_33_n_7 ),
        .O(\delay_counter[0]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_82 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[0]_i_78_n_4 ),
        .O(\delay_counter[0]_i_82_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_84 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[0]_i_41_n_5 ),
        .O(\delay_counter[0]_i_84_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_85 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[0]_i_41_n_6 ),
        .O(\delay_counter[0]_i_85_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_86 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[0]_i_41_n_7 ),
        .O(\delay_counter[0]_i_86_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_87 
       (.I0(data[3]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[0]_i_67_n_4 ),
        .O(\delay_counter[0]_i_87_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_89 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[0]_i_52_n_5 ),
        .O(\delay_counter[0]_i_89_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[0]_i_9 
       (.I0(data[0]),
        .I1(delay_counter_reg[0]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_90 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[0]_i_52_n_6 ),
        .O(\delay_counter[0]_i_90_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_91 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[0]_i_52_n_7 ),
        .O(\delay_counter[0]_i_91_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_92 
       (.I0(data[2]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[0]_i_83_n_4 ),
        .O(\delay_counter[0]_i_92_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_94 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[0]_i_57_n_4 ),
        .O(\delay_counter[0]_i_94_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_95 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[0]_i_57_n_5 ),
        .O(\delay_counter[0]_i_95_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_96 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[0]_i_57_n_6 ),
        .O(\delay_counter[0]_i_96_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[0]_i_97 
       (.I0(data[1]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[0]_i_57_n_7 ),
        .O(\delay_counter[0]_i_97_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_100 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[16]_i_62_n_7 ),
        .O(\delay_counter[12]_i_100_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_101 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[12]_i_97_n_4 ),
        .O(\delay_counter[12]_i_101_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_103 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[12]_i_87_n_5 ),
        .O(\delay_counter[12]_i_103_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_104 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[12]_i_87_n_6 ),
        .O(\delay_counter[12]_i_104_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_105 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[12]_i_87_n_7 ),
        .O(\delay_counter[12]_i_105_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_106 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[12]_i_102_n_4 ),
        .O(\delay_counter[12]_i_106_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_108 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[12]_i_92_n_5 ),
        .O(\delay_counter[12]_i_108_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_109 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[12]_i_92_n_6 ),
        .O(\delay_counter[12]_i_109_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_110 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[12]_i_92_n_7 ),
        .O(\delay_counter[12]_i_110_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_111 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[12]_i_107_n_4 ),
        .O(\delay_counter[12]_i_111_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_113 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[12]_i_97_n_5 ),
        .O(\delay_counter[12]_i_113_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_114 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[12]_i_97_n_6 ),
        .O(\delay_counter[12]_i_114_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_115 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[12]_i_97_n_7 ),
        .O(\delay_counter[12]_i_115_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_116 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[12]_i_112_n_4 ),
        .O(\delay_counter[12]_i_116_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_118 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[16]_i_82_n_5 ),
        .O(\delay_counter[12]_i_118_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_119 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[16]_i_82_n_6 ),
        .O(\delay_counter[12]_i_119_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[12]_i_12 
       (.I0(data[16]),
        .I1(\delay_counter_reg[16]_i_9_n_7 ),
        .O(\delay_counter[12]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_120 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[16]_i_82_n_7 ),
        .O(\delay_counter[12]_i_120_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_121 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[12]_i_117_n_4 ),
        .O(\delay_counter[12]_i_121_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_123 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[12]_i_107_n_5 ),
        .O(\delay_counter[12]_i_123_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_124 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[12]_i_107_n_6 ),
        .O(\delay_counter[12]_i_124_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_125 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[12]_i_107_n_7 ),
        .O(\delay_counter[12]_i_125_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_126 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[12]_i_122_n_4 ),
        .O(\delay_counter[12]_i_126_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_128 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[12]_i_112_n_5 ),
        .O(\delay_counter[12]_i_128_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_129 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[12]_i_112_n_6 ),
        .O(\delay_counter[12]_i_129_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_13 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[12]_i_11_n_4 ),
        .O(\delay_counter[12]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_130 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[12]_i_112_n_7 ),
        .O(\delay_counter[12]_i_130_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_131 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[12]_i_127_n_4 ),
        .O(\delay_counter[12]_i_131_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_133 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[12]_i_117_n_5 ),
        .O(\delay_counter[12]_i_133_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_134 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[12]_i_117_n_6 ),
        .O(\delay_counter[12]_i_134_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_135 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[12]_i_117_n_7 ),
        .O(\delay_counter[12]_i_135_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_136 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[12]_i_132_n_4 ),
        .O(\delay_counter[12]_i_136_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_138 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[16]_i_102_n_5 ),
        .O(\delay_counter[12]_i_138_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_139 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[16]_i_102_n_6 ),
        .O(\delay_counter[12]_i_139_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_140 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[16]_i_102_n_7 ),
        .O(\delay_counter[12]_i_140_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_141 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[12]_i_137_n_4 ),
        .O(\delay_counter[12]_i_141_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_143 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[12]_i_127_n_5 ),
        .O(\delay_counter[12]_i_143_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_144 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[12]_i_127_n_6 ),
        .O(\delay_counter[12]_i_144_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_145 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[12]_i_127_n_7 ),
        .O(\delay_counter[12]_i_145_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_146 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[12]_i_142_n_4 ),
        .O(\delay_counter[12]_i_146_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_148 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[12]_i_132_n_5 ),
        .O(\delay_counter[12]_i_148_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_149 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[12]_i_132_n_6 ),
        .O(\delay_counter[12]_i_149_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[12]_i_15 
       (.I0(data[15]),
        .I1(\delay_counter_reg[12]_i_6_n_7 ),
        .O(\delay_counter[12]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_150 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[12]_i_132_n_7 ),
        .O(\delay_counter[12]_i_150_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_151 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[12]_i_147_n_4 ),
        .O(\delay_counter[12]_i_151_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_153 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[12]_i_137_n_5 ),
        .O(\delay_counter[12]_i_153_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_154 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[12]_i_137_n_6 ),
        .O(\delay_counter[12]_i_154_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_155 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[12]_i_137_n_7 ),
        .O(\delay_counter[12]_i_155_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_156 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[12]_i_152_n_4 ),
        .O(\delay_counter[12]_i_156_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_158 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[16]_i_122_n_5 ),
        .O(\delay_counter[12]_i_158_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_159 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[16]_i_122_n_6 ),
        .O(\delay_counter[12]_i_159_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_16 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[12]_i_10_n_4 ),
        .O(\delay_counter[12]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_160 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[16]_i_122_n_7 ),
        .O(\delay_counter[12]_i_160_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_161 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[12]_i_157_n_4 ),
        .O(\delay_counter[12]_i_161_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_162 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[12]_i_147_n_5 ),
        .O(\delay_counter[12]_i_162_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_163 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[12]_i_147_n_6 ),
        .O(\delay_counter[12]_i_163_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_counter[12]_i_164 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[21]),
        .O(\delay_counter[12]_i_164_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_165 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[12]_i_152_n_5 ),
        .O(\delay_counter[12]_i_165_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_166 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[12]_i_152_n_6 ),
        .O(\delay_counter[12]_i_166_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_counter[12]_i_167 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[22]),
        .O(\delay_counter[12]_i_167_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_168 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[12]_i_157_n_5 ),
        .O(\delay_counter[12]_i_168_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_169 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[12]_i_157_n_6 ),
        .O(\delay_counter[12]_i_169_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_counter[12]_i_170 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[23]),
        .O(\delay_counter[12]_i_170_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_171 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[16]_i_145_n_5 ),
        .O(\delay_counter[12]_i_171_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_172 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[16]_i_145_n_6 ),
        .O(\delay_counter[12]_i_172_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_counter[12]_i_173 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[24]),
        .O(\delay_counter[12]_i_173_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[12]_i_18 
       (.I0(data[14]),
        .I1(\delay_counter_reg[12]_i_7_n_7 ),
        .O(\delay_counter[12]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_19 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[12]_i_14_n_4 ),
        .O(\delay_counter[12]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[12]_i_2 
       (.I0(data[15]),
        .I1(delay_counter_reg[15]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[12]_i_20 
       (.I0(data[13]),
        .I1(\delay_counter_reg[12]_i_8_n_7 ),
        .O(\delay_counter[12]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_21 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[12]_i_17_n_4 ),
        .O(\delay_counter[12]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_24 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[12]_i_11_n_5 ),
        .O(\delay_counter[12]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_25 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[12]_i_11_n_6 ),
        .O(\delay_counter[12]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_26 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[12]_i_11_n_7 ),
        .O(\delay_counter[12]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_27 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[12]_i_23_n_4 ),
        .O(\delay_counter[12]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_29 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[16]_i_17_n_5 ),
        .O(\delay_counter[12]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[12]_i_3 
       (.I0(data[14]),
        .I1(delay_counter_reg[14]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_30 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[16]_i_17_n_6 ),
        .O(\delay_counter[12]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_31 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[16]_i_17_n_7 ),
        .O(\delay_counter[12]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_32 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[12]_i_28_n_4 ),
        .O(\delay_counter[12]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_34 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[12]_i_10_n_5 ),
        .O(\delay_counter[12]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_35 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[12]_i_10_n_6 ),
        .O(\delay_counter[12]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_36 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[12]_i_10_n_7 ),
        .O(\delay_counter[12]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_37 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[12]_i_22_n_4 ),
        .O(\delay_counter[12]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_38 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[12]_i_14_n_5 ),
        .O(\delay_counter[12]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_39 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[12]_i_14_n_6 ),
        .O(\delay_counter[12]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[12]_i_4 
       (.I0(data[13]),
        .I1(delay_counter_reg[13]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_40 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[12]_i_14_n_7 ),
        .O(\delay_counter[12]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_41 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[12]_i_33_n_4 ),
        .O(\delay_counter[12]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_44 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[12]_i_23_n_5 ),
        .O(\delay_counter[12]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_45 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[12]_i_23_n_6 ),
        .O(\delay_counter[12]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_46 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[12]_i_23_n_7 ),
        .O(\delay_counter[12]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_47 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[12]_i_43_n_4 ),
        .O(\delay_counter[12]_i_47_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_49 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[12]_i_28_n_5 ),
        .O(\delay_counter[12]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[12]_i_5 
       (.I0(data[12]),
        .I1(delay_counter_reg[12]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_50 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[12]_i_28_n_6 ),
        .O(\delay_counter[12]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_51 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[12]_i_28_n_7 ),
        .O(\delay_counter[12]_i_51_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_52 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[12]_i_48_n_4 ),
        .O(\delay_counter[12]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_54 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[16]_i_33_n_5 ),
        .O(\delay_counter[12]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_55 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[16]_i_33_n_6 ),
        .O(\delay_counter[12]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_56 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[16]_i_33_n_7 ),
        .O(\delay_counter[12]_i_56_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_57 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[12]_i_53_n_4 ),
        .O(\delay_counter[12]_i_57_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_58 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[12]_i_22_n_5 ),
        .O(\delay_counter[12]_i_58_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_59 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[12]_i_22_n_6 ),
        .O(\delay_counter[12]_i_59_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_60 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[12]_i_22_n_7 ),
        .O(\delay_counter[12]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_61 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[12]_i_42_n_4 ),
        .O(\delay_counter[12]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_63 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[12]_i_43_n_5 ),
        .O(\delay_counter[12]_i_63_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_64 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[12]_i_43_n_6 ),
        .O(\delay_counter[12]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_65 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[12]_i_43_n_7 ),
        .O(\delay_counter[12]_i_65_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_66 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[12]_i_62_n_4 ),
        .O(\delay_counter[12]_i_66_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_68 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[12]_i_48_n_5 ),
        .O(\delay_counter[12]_i_68_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_69 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[12]_i_48_n_6 ),
        .O(\delay_counter[12]_i_69_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_70 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[12]_i_48_n_7 ),
        .O(\delay_counter[12]_i_70_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_71 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[12]_i_67_n_4 ),
        .O(\delay_counter[12]_i_71_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_73 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[12]_i_53_n_5 ),
        .O(\delay_counter[12]_i_73_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_74 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[12]_i_53_n_6 ),
        .O(\delay_counter[12]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_75 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[12]_i_53_n_7 ),
        .O(\delay_counter[12]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_76 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[12]_i_72_n_4 ),
        .O(\delay_counter[12]_i_76_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_78 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[16]_i_42_n_5 ),
        .O(\delay_counter[12]_i_78_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_79 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[16]_i_42_n_6 ),
        .O(\delay_counter[12]_i_79_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_80 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[16]_i_42_n_7 ),
        .O(\delay_counter[12]_i_80_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_81 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[12]_i_77_n_4 ),
        .O(\delay_counter[12]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_83 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[12]_i_67_n_5 ),
        .O(\delay_counter[12]_i_83_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_84 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[12]_i_67_n_6 ),
        .O(\delay_counter[12]_i_84_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_85 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[12]_i_67_n_7 ),
        .O(\delay_counter[12]_i_85_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_86 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[12]_i_82_n_4 ),
        .O(\delay_counter[12]_i_86_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_88 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[12]_i_72_n_5 ),
        .O(\delay_counter[12]_i_88_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_89 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[12]_i_72_n_6 ),
        .O(\delay_counter[12]_i_89_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_90 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[12]_i_72_n_7 ),
        .O(\delay_counter[12]_i_90_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_91 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[12]_i_87_n_4 ),
        .O(\delay_counter[12]_i_91_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_93 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[12]_i_77_n_5 ),
        .O(\delay_counter[12]_i_93_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_94 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[12]_i_77_n_6 ),
        .O(\delay_counter[12]_i_94_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_95 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[12]_i_77_n_7 ),
        .O(\delay_counter[12]_i_95_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_96 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[12]_i_92_n_4 ),
        .O(\delay_counter[12]_i_96_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_98 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[16]_i_62_n_5 ),
        .O(\delay_counter[12]_i_98_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[12]_i_99 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[16]_i_62_n_6 ),
        .O(\delay_counter[12]_i_99_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_100 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[20]_i_65_n_7 ),
        .O(\delay_counter[16]_i_100_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_101 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[16]_i_97_n_4 ),
        .O(\delay_counter[16]_i_101_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_103 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[16]_i_87_n_5 ),
        .O(\delay_counter[16]_i_103_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_104 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[16]_i_87_n_6 ),
        .O(\delay_counter[16]_i_104_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_105 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[16]_i_87_n_7 ),
        .O(\delay_counter[16]_i_105_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_106 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[16]_i_102_n_4 ),
        .O(\delay_counter[16]_i_106_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_108 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[16]_i_92_n_5 ),
        .O(\delay_counter[16]_i_108_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_109 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[16]_i_92_n_6 ),
        .O(\delay_counter[16]_i_109_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_110 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[16]_i_92_n_7 ),
        .O(\delay_counter[16]_i_110_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_111 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[16]_i_107_n_4 ),
        .O(\delay_counter[16]_i_111_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_113 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[16]_i_97_n_5 ),
        .O(\delay_counter[16]_i_113_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_114 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[16]_i_97_n_6 ),
        .O(\delay_counter[16]_i_114_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_115 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[16]_i_97_n_7 ),
        .O(\delay_counter[16]_i_115_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_116 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[16]_i_112_n_4 ),
        .O(\delay_counter[16]_i_116_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_118 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[20]_i_83_n_6 ),
        .O(\delay_counter[16]_i_118_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_119 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[20]_i_83_n_7 ),
        .O(\delay_counter[16]_i_119_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[16]_i_12 
       (.I0(data[20]),
        .I1(\delay_counter_reg[20]_i_9_n_7 ),
        .O(\delay_counter[16]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_120 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[16]_i_117_n_4 ),
        .O(\delay_counter[16]_i_120_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_121 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[16]_i_117_n_5 ),
        .O(\delay_counter[16]_i_121_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_123 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[16]_i_107_n_5 ),
        .O(\delay_counter[16]_i_123_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_124 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[16]_i_107_n_6 ),
        .O(\delay_counter[16]_i_124_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_125 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[16]_i_107_n_7 ),
        .O(\delay_counter[16]_i_125_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_126 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[16]_i_122_n_4 ),
        .O(\delay_counter[16]_i_126_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_128 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[16]_i_112_n_5 ),
        .O(\delay_counter[16]_i_128_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_129 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[16]_i_112_n_6 ),
        .O(\delay_counter[16]_i_129_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_13 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[16]_i_11_n_4 ),
        .O(\delay_counter[16]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_130 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[16]_i_112_n_7 ),
        .O(\delay_counter[16]_i_130_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_131 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[16]_i_127_n_4 ),
        .O(\delay_counter[16]_i_131_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_133 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[16]_i_117_n_6 ),
        .O(\delay_counter[16]_i_133_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_134 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[16]_i_117_n_7 ),
        .O(\delay_counter[16]_i_134_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_135 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[16]_i_132_n_4 ),
        .O(\delay_counter[16]_i_135_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_136 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[16]_i_132_n_5 ),
        .O(\delay_counter[16]_i_136_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_137 
       (.I0(\update_frequency_reg_n_0_[11] ),
        .O(\delay_counter[16]_i_137_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_138 
       (.I0(\update_frequency_reg_n_0_[10] ),
        .O(\delay_counter[16]_i_138_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_139 
       (.I0(\update_frequency_reg_n_0_[9] ),
        .O(\delay_counter[16]_i_139_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_140 
       (.I0(\update_frequency_reg_n_0_[8] ),
        .O(\delay_counter[16]_i_140_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_141 
       (.I0(\update_frequency_reg_n_0_[11] ),
        .O(\delay_counter[16]_i_141_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_142 
       (.I0(\update_frequency_reg_n_0_[10] ),
        .O(\delay_counter[16]_i_142_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_143 
       (.I0(\update_frequency_reg_n_0_[9] ),
        .O(\delay_counter[16]_i_143_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_144 
       (.I0(\update_frequency_reg_n_0_[8] ),
        .O(\delay_counter[16]_i_144_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_146 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[16]_i_127_n_5 ),
        .O(\delay_counter[16]_i_146_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_147 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[16]_i_127_n_6 ),
        .O(\delay_counter[16]_i_147_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_148 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[16]_i_127_n_7 ),
        .O(\delay_counter[16]_i_148_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_149 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[16]_i_145_n_4 ),
        .O(\delay_counter[16]_i_149_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[16]_i_15 
       (.I0(data[19]),
        .I1(\delay_counter_reg[16]_i_6_n_7 ),
        .O(\delay_counter[16]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_151 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[16]_i_132_n_6 ),
        .O(\delay_counter[16]_i_151_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_152 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[16]_i_132_n_7 ),
        .O(\delay_counter[16]_i_152_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_153 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[16]_i_150_n_4 ),
        .O(\delay_counter[16]_i_153_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_154 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[16]_i_150_n_5 ),
        .O(\delay_counter[16]_i_154_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_155 
       (.I0(\update_frequency_reg_n_0_[7] ),
        .O(\delay_counter[16]_i_155_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_156 
       (.I0(\update_frequency_reg_n_0_[6] ),
        .O(\delay_counter[16]_i_156_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_157 
       (.I0(\update_frequency_reg_n_0_[5] ),
        .O(\delay_counter[16]_i_157_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_158 
       (.I0(\update_frequency_reg_n_0_[4] ),
        .O(\delay_counter[16]_i_158_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_159 
       (.I0(\update_frequency_reg_n_0_[7] ),
        .O(\delay_counter[16]_i_159_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_16 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[16]_i_10_n_4 ),
        .O(\delay_counter[16]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_160 
       (.I0(\update_frequency_reg_n_0_[6] ),
        .O(\delay_counter[16]_i_160_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_161 
       (.I0(\update_frequency_reg_n_0_[5] ),
        .O(\delay_counter[16]_i_161_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_162 
       (.I0(\update_frequency_reg_n_0_[4] ),
        .O(\delay_counter[16]_i_162_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[16]_i_163 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[25]),
        .O(\delay_counter[16]_i_163_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_164 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[16]_i_150_n_6 ),
        .O(\delay_counter[16]_i_164_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_165 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[16]_i_150_n_7 ),
        .O(\delay_counter[16]_i_165_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[16]_i_166 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[25]),
        .O(\delay_counter[16]_i_166_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_167 
       (.I0(\update_frequency_reg_n_0_[3] ),
        .O(\delay_counter[16]_i_167_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_168 
       (.I0(\update_frequency_reg_n_0_[2] ),
        .O(\delay_counter[16]_i_168_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_169 
       (.I0(\update_frequency_reg_n_0_[1] ),
        .O(\delay_counter[16]_i_169_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_170 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .O(\delay_counter[16]_i_170_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_171 
       (.I0(\update_frequency_reg_n_0_[3] ),
        .O(\delay_counter[16]_i_171_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_172 
       (.I0(\update_frequency_reg_n_0_[2] ),
        .O(\delay_counter[16]_i_172_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[16]_i_173 
       (.I0(\update_frequency_reg_n_0_[1] ),
        .O(\delay_counter[16]_i_173_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[16]_i_18 
       (.I0(data[18]),
        .I1(\delay_counter_reg[16]_i_7_n_7 ),
        .O(\delay_counter[16]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_19 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[16]_i_14_n_4 ),
        .O(\delay_counter[16]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[16]_i_2 
       (.I0(data[19]),
        .I1(delay_counter_reg[19]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[16]_i_20 
       (.I0(data[17]),
        .I1(\delay_counter_reg[16]_i_8_n_7 ),
        .O(\delay_counter[16]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_21 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[16]_i_17_n_4 ),
        .O(\delay_counter[16]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_24 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[16]_i_11_n_5 ),
        .O(\delay_counter[16]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_25 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[16]_i_11_n_6 ),
        .O(\delay_counter[16]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_26 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[16]_i_11_n_7 ),
        .O(\delay_counter[16]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_27 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[16]_i_23_n_4 ),
        .O(\delay_counter[16]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_29 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[20]_i_17_n_5 ),
        .O(\delay_counter[16]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[16]_i_3 
       (.I0(data[18]),
        .I1(delay_counter_reg[18]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_30 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[20]_i_17_n_6 ),
        .O(\delay_counter[16]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_31 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[20]_i_17_n_7 ),
        .O(\delay_counter[16]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_32 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[16]_i_28_n_4 ),
        .O(\delay_counter[16]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_34 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[16]_i_10_n_5 ),
        .O(\delay_counter[16]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_35 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[16]_i_10_n_6 ),
        .O(\delay_counter[16]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_36 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[16]_i_10_n_7 ),
        .O(\delay_counter[16]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_37 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[16]_i_22_n_4 ),
        .O(\delay_counter[16]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_38 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[16]_i_14_n_5 ),
        .O(\delay_counter[16]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_39 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[16]_i_14_n_6 ),
        .O(\delay_counter[16]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[16]_i_4 
       (.I0(data[17]),
        .I1(delay_counter_reg[17]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_40 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[16]_i_14_n_7 ),
        .O(\delay_counter[16]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_41 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[16]_i_33_n_4 ),
        .O(\delay_counter[16]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_44 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[16]_i_23_n_5 ),
        .O(\delay_counter[16]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_45 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[16]_i_23_n_6 ),
        .O(\delay_counter[16]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_46 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[16]_i_23_n_7 ),
        .O(\delay_counter[16]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_47 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[16]_i_43_n_4 ),
        .O(\delay_counter[16]_i_47_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_49 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[16]_i_28_n_5 ),
        .O(\delay_counter[16]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[16]_i_5 
       (.I0(data[16]),
        .I1(delay_counter_reg[16]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_50 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[16]_i_28_n_6 ),
        .O(\delay_counter[16]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_51 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[16]_i_28_n_7 ),
        .O(\delay_counter[16]_i_51_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_52 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[16]_i_48_n_4 ),
        .O(\delay_counter[16]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_54 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[20]_i_33_n_5 ),
        .O(\delay_counter[16]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_55 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[20]_i_33_n_6 ),
        .O(\delay_counter[16]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_56 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[20]_i_33_n_7 ),
        .O(\delay_counter[16]_i_56_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_57 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[16]_i_53_n_4 ),
        .O(\delay_counter[16]_i_57_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_58 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[16]_i_22_n_5 ),
        .O(\delay_counter[16]_i_58_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_59 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[16]_i_22_n_6 ),
        .O(\delay_counter[16]_i_59_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_60 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[16]_i_22_n_7 ),
        .O(\delay_counter[16]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_61 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[16]_i_42_n_4 ),
        .O(\delay_counter[16]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_63 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[16]_i_43_n_5 ),
        .O(\delay_counter[16]_i_63_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_64 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[16]_i_43_n_6 ),
        .O(\delay_counter[16]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_65 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[16]_i_43_n_7 ),
        .O(\delay_counter[16]_i_65_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_66 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[16]_i_62_n_4 ),
        .O(\delay_counter[16]_i_66_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_68 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[16]_i_48_n_5 ),
        .O(\delay_counter[16]_i_68_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_69 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[16]_i_48_n_6 ),
        .O(\delay_counter[16]_i_69_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_70 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[16]_i_48_n_7 ),
        .O(\delay_counter[16]_i_70_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_71 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[16]_i_67_n_4 ),
        .O(\delay_counter[16]_i_71_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_73 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[16]_i_53_n_5 ),
        .O(\delay_counter[16]_i_73_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_74 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[16]_i_53_n_6 ),
        .O(\delay_counter[16]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_75 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[16]_i_53_n_7 ),
        .O(\delay_counter[16]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_76 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[16]_i_72_n_4 ),
        .O(\delay_counter[16]_i_76_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_78 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[20]_i_42_n_5 ),
        .O(\delay_counter[16]_i_78_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_79 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[20]_i_42_n_6 ),
        .O(\delay_counter[16]_i_79_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_80 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[20]_i_42_n_7 ),
        .O(\delay_counter[16]_i_80_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_81 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[16]_i_77_n_4 ),
        .O(\delay_counter[16]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_83 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[16]_i_67_n_5 ),
        .O(\delay_counter[16]_i_83_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_84 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[16]_i_67_n_6 ),
        .O(\delay_counter[16]_i_84_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_85 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[16]_i_67_n_7 ),
        .O(\delay_counter[16]_i_85_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_86 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[16]_i_82_n_4 ),
        .O(\delay_counter[16]_i_86_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_88 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[16]_i_72_n_5 ),
        .O(\delay_counter[16]_i_88_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_89 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[16]_i_72_n_6 ),
        .O(\delay_counter[16]_i_89_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_90 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[16]_i_72_n_7 ),
        .O(\delay_counter[16]_i_90_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_91 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[16]_i_87_n_4 ),
        .O(\delay_counter[16]_i_91_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_93 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[16]_i_77_n_5 ),
        .O(\delay_counter[16]_i_93_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_94 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[16]_i_77_n_6 ),
        .O(\delay_counter[16]_i_94_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_95 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[16]_i_77_n_7 ),
        .O(\delay_counter[16]_i_95_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_96 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[16]_i_92_n_4 ),
        .O(\delay_counter[16]_i_96_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_98 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[20]_i_65_n_5 ),
        .O(\delay_counter[16]_i_98_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[16]_i_99 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[20]_i_65_n_6 ),
        .O(\delay_counter[16]_i_99_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_100 
       (.I0(\update_frequency_reg_n_0_[15] ),
        .O(\delay_counter[20]_i_100_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_101 
       (.I0(\update_frequency_reg_n_0_[14] ),
        .O(\delay_counter[20]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_102 
       (.I0(\update_frequency_reg_n_0_[13] ),
        .O(\delay_counter[20]_i_102_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_103 
       (.I0(\update_frequency_reg_n_0_[12] ),
        .O(\delay_counter[20]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[20]_i_12 
       (.I0(data[24]),
        .I1(\delay_counter_reg[24]_i_7_n_7 ),
        .O(\delay_counter[20]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_13 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[20]_i_11_n_4 ),
        .O(\delay_counter[20]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[20]_i_15 
       (.I0(data[23]),
        .I1(\delay_counter_reg[20]_i_6_n_7 ),
        .O(\delay_counter[20]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_16 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[20]_i_10_n_4 ),
        .O(\delay_counter[20]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[20]_i_18 
       (.I0(data[22]),
        .I1(\delay_counter_reg[20]_i_7_n_7 ),
        .O(\delay_counter[20]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_19 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[20]_i_14_n_4 ),
        .O(\delay_counter[20]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[20]_i_2 
       (.I0(data[23]),
        .I1(delay_counter_reg[23]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[20]_i_20 
       (.I0(data[21]),
        .I1(\delay_counter_reg[20]_i_8_n_7 ),
        .O(\delay_counter[20]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_21 
       (.I0(data[21]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[20]_i_17_n_4 ),
        .O(\delay_counter[20]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_24 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[20]_i_11_n_5 ),
        .O(\delay_counter[20]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_25 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[20]_i_11_n_6 ),
        .O(\delay_counter[20]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_26 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[20]_i_11_n_7 ),
        .O(\delay_counter[20]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_27 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[20]_i_23_n_4 ),
        .O(\delay_counter[20]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_29 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[24]_i_8_n_6 ),
        .O(\delay_counter[20]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[20]_i_3 
       (.I0(data[22]),
        .I1(delay_counter_reg[22]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_30 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[24]_i_8_n_7 ),
        .O(\delay_counter[20]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_31 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[20]_i_28_n_4 ),
        .O(\delay_counter[20]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_32 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[20]_i_28_n_5 ),
        .O(\delay_counter[20]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_34 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[20]_i_10_n_5 ),
        .O(\delay_counter[20]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_35 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[20]_i_10_n_6 ),
        .O(\delay_counter[20]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_36 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[20]_i_10_n_7 ),
        .O(\delay_counter[20]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_37 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[20]_i_22_n_4 ),
        .O(\delay_counter[20]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_38 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[20]_i_14_n_5 ),
        .O(\delay_counter[20]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_39 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[20]_i_14_n_6 ),
        .O(\delay_counter[20]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[20]_i_4 
       (.I0(data[21]),
        .I1(delay_counter_reg[21]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_40 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[20]_i_14_n_7 ),
        .O(\delay_counter[20]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_41 
       (.I0(data[22]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[20]_i_33_n_4 ),
        .O(\delay_counter[20]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_44 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[20]_i_23_n_5 ),
        .O(\delay_counter[20]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_45 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[20]_i_23_n_6 ),
        .O(\delay_counter[20]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_46 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[20]_i_23_n_7 ),
        .O(\delay_counter[20]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_47 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[20]_i_43_n_4 ),
        .O(\delay_counter[20]_i_47_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_49 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[20]_i_28_n_6 ),
        .O(\delay_counter[20]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[20]_i_5 
       (.I0(data[20]),
        .I1(delay_counter_reg[20]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[20]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_50 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[20]_i_28_n_7 ),
        .O(\delay_counter[20]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_51 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[20]_i_48_n_4 ),
        .O(\delay_counter[20]_i_51_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_52 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[20]_i_48_n_5 ),
        .O(\delay_counter[20]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_53 
       (.I0(\update_frequency_reg_n_0_[27] ),
        .O(\delay_counter[20]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_54 
       (.I0(\update_frequency_reg_n_0_[26] ),
        .O(\delay_counter[20]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_55 
       (.I0(\update_frequency_reg_n_0_[25] ),
        .O(\delay_counter[20]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_56 
       (.I0(\update_frequency_reg_n_0_[24] ),
        .O(\delay_counter[20]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_57 
       (.I0(\update_frequency_reg_n_0_[27] ),
        .O(\delay_counter[20]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_58 
       (.I0(\update_frequency_reg_n_0_[26] ),
        .O(\delay_counter[20]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_59 
       (.I0(\update_frequency_reg_n_0_[25] ),
        .O(\delay_counter[20]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_60 
       (.I0(\update_frequency_reg_n_0_[24] ),
        .O(\delay_counter[20]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_61 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[20]_i_22_n_5 ),
        .O(\delay_counter[20]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_62 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[20]_i_22_n_6 ),
        .O(\delay_counter[20]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_63 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[20]_i_22_n_7 ),
        .O(\delay_counter[20]_i_63_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_64 
       (.I0(data[23]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[20]_i_42_n_4 ),
        .O(\delay_counter[20]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_66 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[20]_i_43_n_5 ),
        .O(\delay_counter[20]_i_66_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_67 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[20]_i_43_n_6 ),
        .O(\delay_counter[20]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_68 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[20]_i_43_n_7 ),
        .O(\delay_counter[20]_i_68_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_69 
       (.I0(data[24]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[20]_i_65_n_4 ),
        .O(\delay_counter[20]_i_69_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_71 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[20]_i_48_n_6 ),
        .O(\delay_counter[20]_i_71_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_72 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[20]_i_48_n_7 ),
        .O(\delay_counter[20]_i_72_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_73 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[20]_i_70_n_4 ),
        .O(\delay_counter[20]_i_73_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_74 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[20]_i_70_n_5 ),
        .O(\delay_counter[20]_i_74_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_75 
       (.I0(\update_frequency_reg_n_0_[23] ),
        .O(\delay_counter[20]_i_75_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_76 
       (.I0(\update_frequency_reg_n_0_[22] ),
        .O(\delay_counter[20]_i_76_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_77 
       (.I0(\update_frequency_reg_n_0_[21] ),
        .O(\delay_counter[20]_i_77_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_78 
       (.I0(\update_frequency_reg_n_0_[20] ),
        .O(\delay_counter[20]_i_78_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_79 
       (.I0(\update_frequency_reg_n_0_[23] ),
        .O(\delay_counter[20]_i_79_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_80 
       (.I0(\update_frequency_reg_n_0_[22] ),
        .O(\delay_counter[20]_i_80_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_81 
       (.I0(\update_frequency_reg_n_0_[21] ),
        .O(\delay_counter[20]_i_81_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_82 
       (.I0(\update_frequency_reg_n_0_[20] ),
        .O(\delay_counter[20]_i_82_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_84 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[20]_i_70_n_6 ),
        .O(\delay_counter[20]_i_84_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_85 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[20]_i_70_n_7 ),
        .O(\delay_counter[20]_i_85_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_86 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[20]_i_83_n_4 ),
        .O(\delay_counter[20]_i_86_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[20]_i_87 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[20]_i_83_n_5 ),
        .O(\delay_counter[20]_i_87_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_88 
       (.I0(\update_frequency_reg_n_0_[19] ),
        .O(\delay_counter[20]_i_88_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_89 
       (.I0(\update_frequency_reg_n_0_[18] ),
        .O(\delay_counter[20]_i_89_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_90 
       (.I0(\update_frequency_reg_n_0_[17] ),
        .O(\delay_counter[20]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_91 
       (.I0(\update_frequency_reg_n_0_[16] ),
        .O(\delay_counter[20]_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_92 
       (.I0(\update_frequency_reg_n_0_[19] ),
        .O(\delay_counter[20]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_93 
       (.I0(\update_frequency_reg_n_0_[18] ),
        .O(\delay_counter[20]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_94 
       (.I0(\update_frequency_reg_n_0_[17] ),
        .O(\delay_counter[20]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_95 
       (.I0(\update_frequency_reg_n_0_[16] ),
        .O(\delay_counter[20]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_96 
       (.I0(\update_frequency_reg_n_0_[15] ),
        .O(\delay_counter[20]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_97 
       (.I0(\update_frequency_reg_n_0_[14] ),
        .O(\delay_counter[20]_i_97_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_98 
       (.I0(\update_frequency_reg_n_0_[13] ),
        .O(\delay_counter[20]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[20]_i_99 
       (.I0(\update_frequency_reg_n_0_[12] ),
        .O(\delay_counter[20]_i_99_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[24]_i_10 
       (.I0(data[25]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[24]_i_8_n_5 ),
        .O(\delay_counter[24]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[24]_i_11 
       (.I0(\update_frequency_reg_n_0_[31] ),
        .O(\delay_counter[24]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[24]_i_12 
       (.I0(\update_frequency_reg_n_0_[30] ),
        .O(\delay_counter[24]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[24]_i_13 
       (.I0(\update_frequency_reg_n_0_[29] ),
        .O(\delay_counter[24]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[24]_i_14 
       (.I0(\update_frequency_reg_n_0_[28] ),
        .O(\delay_counter[24]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[24]_i_15 
       (.I0(\update_frequency_reg_n_0_[31] ),
        .O(\delay_counter[24]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[24]_i_16 
       (.I0(\update_frequency_reg_n_0_[30] ),
        .O(\delay_counter[24]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[24]_i_17 
       (.I0(\update_frequency_reg_n_0_[29] ),
        .O(\delay_counter[24]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_counter[24]_i_18 
       (.I0(\update_frequency_reg_n_0_[28] ),
        .O(\delay_counter[24]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \delay_counter[24]_i_2 
       (.I0(delay_counter_reg[27]),
        .I1(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \delay_counter[24]_i_3 
       (.I0(delay_counter_reg[26]),
        .I1(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[24]_i_4 
       (.I0(data[25]),
        .I1(delay_counter_reg[25]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[24]_i_5 
       (.I0(data[24]),
        .I1(delay_counter_reg[24]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[24]_i_9 
       (.I0(data[25]),
        .I1(\delay_counter_reg[24]_i_8_n_4 ),
        .O(\delay_counter[24]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \delay_counter[28]_i_2 
       (.I0(delay_counter_reg[31]),
        .I1(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \delay_counter[28]_i_3 
       (.I0(delay_counter_reg[30]),
        .I1(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \delay_counter[28]_i_4 
       (.I0(delay_counter_reg[29]),
        .I1(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \delay_counter[28]_i_5 
       (.I0(delay_counter_reg[28]),
        .I1(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[28]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_100 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[8]_i_62_n_7 ),
        .O(\delay_counter[4]_i_100_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_101 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[4]_i_97_n_4 ),
        .O(\delay_counter[4]_i_101_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_103 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[4]_i_87_n_5 ),
        .O(\delay_counter[4]_i_103_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_104 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[4]_i_87_n_6 ),
        .O(\delay_counter[4]_i_104_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_105 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[4]_i_87_n_7 ),
        .O(\delay_counter[4]_i_105_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_106 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[4]_i_102_n_4 ),
        .O(\delay_counter[4]_i_106_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_108 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[4]_i_92_n_5 ),
        .O(\delay_counter[4]_i_108_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_109 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[4]_i_92_n_6 ),
        .O(\delay_counter[4]_i_109_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_110 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[4]_i_92_n_7 ),
        .O(\delay_counter[4]_i_110_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_111 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[4]_i_107_n_4 ),
        .O(\delay_counter[4]_i_111_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_113 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[4]_i_97_n_5 ),
        .O(\delay_counter[4]_i_113_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_114 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[4]_i_97_n_6 ),
        .O(\delay_counter[4]_i_114_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_115 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[4]_i_97_n_7 ),
        .O(\delay_counter[4]_i_115_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_116 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[4]_i_112_n_4 ),
        .O(\delay_counter[4]_i_116_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_118 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[8]_i_82_n_5 ),
        .O(\delay_counter[4]_i_118_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_119 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[8]_i_82_n_6 ),
        .O(\delay_counter[4]_i_119_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[4]_i_12 
       (.I0(data[8]),
        .I1(\delay_counter_reg[8]_i_9_n_7 ),
        .O(\delay_counter[4]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_120 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[8]_i_82_n_7 ),
        .O(\delay_counter[4]_i_120_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_121 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[4]_i_117_n_4 ),
        .O(\delay_counter[4]_i_121_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_123 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[4]_i_107_n_5 ),
        .O(\delay_counter[4]_i_123_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_124 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[4]_i_107_n_6 ),
        .O(\delay_counter[4]_i_124_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_125 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[4]_i_107_n_7 ),
        .O(\delay_counter[4]_i_125_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_126 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[4]_i_122_n_4 ),
        .O(\delay_counter[4]_i_126_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_128 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[4]_i_112_n_5 ),
        .O(\delay_counter[4]_i_128_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_129 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[4]_i_112_n_6 ),
        .O(\delay_counter[4]_i_129_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_13 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[4]_i_11_n_4 ),
        .O(\delay_counter[4]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_130 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[4]_i_112_n_7 ),
        .O(\delay_counter[4]_i_130_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_131 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[4]_i_127_n_4 ),
        .O(\delay_counter[4]_i_131_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_133 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[4]_i_117_n_5 ),
        .O(\delay_counter[4]_i_133_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_134 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[4]_i_117_n_6 ),
        .O(\delay_counter[4]_i_134_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_135 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[4]_i_117_n_7 ),
        .O(\delay_counter[4]_i_135_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_136 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[4]_i_132_n_4 ),
        .O(\delay_counter[4]_i_136_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_138 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[8]_i_102_n_5 ),
        .O(\delay_counter[4]_i_138_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_139 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[8]_i_102_n_6 ),
        .O(\delay_counter[4]_i_139_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_140 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[8]_i_102_n_7 ),
        .O(\delay_counter[4]_i_140_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_141 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[4]_i_137_n_4 ),
        .O(\delay_counter[4]_i_141_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_143 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[4]_i_127_n_5 ),
        .O(\delay_counter[4]_i_143_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_144 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[4]_i_127_n_6 ),
        .O(\delay_counter[4]_i_144_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_145 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[4]_i_127_n_7 ),
        .O(\delay_counter[4]_i_145_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_146 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[4]_i_142_n_4 ),
        .O(\delay_counter[4]_i_146_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_148 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[4]_i_132_n_5 ),
        .O(\delay_counter[4]_i_148_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_149 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[4]_i_132_n_6 ),
        .O(\delay_counter[4]_i_149_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[4]_i_15 
       (.I0(data[7]),
        .I1(\delay_counter_reg[4]_i_6_n_7 ),
        .O(\delay_counter[4]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_150 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[4]_i_132_n_7 ),
        .O(\delay_counter[4]_i_150_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_151 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[4]_i_147_n_4 ),
        .O(\delay_counter[4]_i_151_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_153 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[4]_i_137_n_5 ),
        .O(\delay_counter[4]_i_153_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_154 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[4]_i_137_n_6 ),
        .O(\delay_counter[4]_i_154_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_155 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[4]_i_137_n_7 ),
        .O(\delay_counter[4]_i_155_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_156 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[4]_i_152_n_4 ),
        .O(\delay_counter[4]_i_156_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_158 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[8]_i_122_n_5 ),
        .O(\delay_counter[4]_i_158_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_159 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[8]_i_122_n_6 ),
        .O(\delay_counter[4]_i_159_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_16 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[4]_i_10_n_4 ),
        .O(\delay_counter[4]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_160 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[8]_i_122_n_7 ),
        .O(\delay_counter[4]_i_160_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_161 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[4]_i_157_n_4 ),
        .O(\delay_counter[4]_i_161_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_162 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[4]_i_147_n_5 ),
        .O(\delay_counter[4]_i_162_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_163 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[4]_i_147_n_6 ),
        .O(\delay_counter[4]_i_163_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_counter[4]_i_164 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[13]),
        .O(\delay_counter[4]_i_164_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_165 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[4]_i_152_n_5 ),
        .O(\delay_counter[4]_i_165_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_166 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[4]_i_152_n_6 ),
        .O(\delay_counter[4]_i_166_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_counter[4]_i_167 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[14]),
        .O(\delay_counter[4]_i_167_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_168 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[4]_i_157_n_5 ),
        .O(\delay_counter[4]_i_168_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_169 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[4]_i_157_n_6 ),
        .O(\delay_counter[4]_i_169_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_counter[4]_i_170 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[15]),
        .O(\delay_counter[4]_i_170_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_171 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[8]_i_142_n_5 ),
        .O(\delay_counter[4]_i_171_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_172 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[8]_i_142_n_6 ),
        .O(\delay_counter[4]_i_172_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_counter[4]_i_173 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[16]),
        .O(\delay_counter[4]_i_173_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[4]_i_18 
       (.I0(data[6]),
        .I1(\delay_counter_reg[4]_i_7_n_7 ),
        .O(\delay_counter[4]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_19 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[4]_i_14_n_4 ),
        .O(\delay_counter[4]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[4]_i_2 
       (.I0(data[7]),
        .I1(delay_counter_reg[7]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[4]_i_20 
       (.I0(data[5]),
        .I1(\delay_counter_reg[4]_i_8_n_7 ),
        .O(\delay_counter[4]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_21 
       (.I0(data[5]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[4]_i_17_n_4 ),
        .O(\delay_counter[4]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_24 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[4]_i_11_n_5 ),
        .O(\delay_counter[4]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_25 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[4]_i_11_n_6 ),
        .O(\delay_counter[4]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_26 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[4]_i_11_n_7 ),
        .O(\delay_counter[4]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_27 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[4]_i_23_n_4 ),
        .O(\delay_counter[4]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_29 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[8]_i_17_n_5 ),
        .O(\delay_counter[4]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[4]_i_3 
       (.I0(data[6]),
        .I1(delay_counter_reg[6]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_30 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[8]_i_17_n_6 ),
        .O(\delay_counter[4]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_31 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[8]_i_17_n_7 ),
        .O(\delay_counter[4]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_32 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[4]_i_28_n_4 ),
        .O(\delay_counter[4]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_34 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[4]_i_10_n_5 ),
        .O(\delay_counter[4]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_35 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[4]_i_10_n_6 ),
        .O(\delay_counter[4]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_36 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[4]_i_10_n_7 ),
        .O(\delay_counter[4]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_37 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[4]_i_22_n_4 ),
        .O(\delay_counter[4]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_38 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[4]_i_14_n_5 ),
        .O(\delay_counter[4]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_39 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[4]_i_14_n_6 ),
        .O(\delay_counter[4]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[4]_i_4 
       (.I0(data[5]),
        .I1(delay_counter_reg[5]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_40 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[4]_i_14_n_7 ),
        .O(\delay_counter[4]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_41 
       (.I0(data[6]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[4]_i_33_n_4 ),
        .O(\delay_counter[4]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_44 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[4]_i_23_n_5 ),
        .O(\delay_counter[4]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_45 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[4]_i_23_n_6 ),
        .O(\delay_counter[4]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_46 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[4]_i_23_n_7 ),
        .O(\delay_counter[4]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_47 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[4]_i_43_n_4 ),
        .O(\delay_counter[4]_i_47_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_49 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[4]_i_28_n_5 ),
        .O(\delay_counter[4]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[4]_i_5 
       (.I0(data[4]),
        .I1(delay_counter_reg[4]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_50 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[4]_i_28_n_6 ),
        .O(\delay_counter[4]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_51 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[4]_i_28_n_7 ),
        .O(\delay_counter[4]_i_51_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_52 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[4]_i_48_n_4 ),
        .O(\delay_counter[4]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_54 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[8]_i_33_n_5 ),
        .O(\delay_counter[4]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_55 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[8]_i_33_n_6 ),
        .O(\delay_counter[4]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_56 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[8]_i_33_n_7 ),
        .O(\delay_counter[4]_i_56_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_57 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[4]_i_53_n_4 ),
        .O(\delay_counter[4]_i_57_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_58 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[4]_i_22_n_5 ),
        .O(\delay_counter[4]_i_58_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_59 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[4]_i_22_n_6 ),
        .O(\delay_counter[4]_i_59_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_60 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[4]_i_22_n_7 ),
        .O(\delay_counter[4]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_61 
       (.I0(data[7]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[4]_i_42_n_4 ),
        .O(\delay_counter[4]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_63 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[4]_i_43_n_5 ),
        .O(\delay_counter[4]_i_63_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_64 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[4]_i_43_n_6 ),
        .O(\delay_counter[4]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_65 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[4]_i_43_n_7 ),
        .O(\delay_counter[4]_i_65_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_66 
       (.I0(data[8]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[4]_i_62_n_4 ),
        .O(\delay_counter[4]_i_66_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_68 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[4]_i_48_n_5 ),
        .O(\delay_counter[4]_i_68_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_69 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[4]_i_48_n_6 ),
        .O(\delay_counter[4]_i_69_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_70 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[4]_i_48_n_7 ),
        .O(\delay_counter[4]_i_70_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_71 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[4]_i_67_n_4 ),
        .O(\delay_counter[4]_i_71_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_73 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[4]_i_53_n_5 ),
        .O(\delay_counter[4]_i_73_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_74 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[4]_i_53_n_6 ),
        .O(\delay_counter[4]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_75 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[4]_i_53_n_7 ),
        .O(\delay_counter[4]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_76 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[4]_i_72_n_4 ),
        .O(\delay_counter[4]_i_76_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_78 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[8]_i_42_n_5 ),
        .O(\delay_counter[4]_i_78_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_79 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[8]_i_42_n_6 ),
        .O(\delay_counter[4]_i_79_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_80 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[8]_i_42_n_7 ),
        .O(\delay_counter[4]_i_80_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_81 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[4]_i_77_n_4 ),
        .O(\delay_counter[4]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_83 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[4]_i_67_n_5 ),
        .O(\delay_counter[4]_i_83_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_84 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[4]_i_67_n_6 ),
        .O(\delay_counter[4]_i_84_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_85 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[4]_i_67_n_7 ),
        .O(\delay_counter[4]_i_85_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_86 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[4]_i_82_n_4 ),
        .O(\delay_counter[4]_i_86_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_88 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[4]_i_72_n_5 ),
        .O(\delay_counter[4]_i_88_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_89 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[4]_i_72_n_6 ),
        .O(\delay_counter[4]_i_89_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_90 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[4]_i_72_n_7 ),
        .O(\delay_counter[4]_i_90_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_91 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[4]_i_87_n_4 ),
        .O(\delay_counter[4]_i_91_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_93 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[4]_i_77_n_5 ),
        .O(\delay_counter[4]_i_93_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_94 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[4]_i_77_n_6 ),
        .O(\delay_counter[4]_i_94_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_95 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[4]_i_77_n_7 ),
        .O(\delay_counter[4]_i_95_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_96 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[4]_i_92_n_4 ),
        .O(\delay_counter[4]_i_96_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_98 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[8]_i_62_n_5 ),
        .O(\delay_counter[4]_i_98_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[4]_i_99 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[8]_i_62_n_6 ),
        .O(\delay_counter[4]_i_99_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_100 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[12]_i_62_n_7 ),
        .O(\delay_counter[8]_i_100_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_101 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[8]_i_97_n_4 ),
        .O(\delay_counter[8]_i_101_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_103 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[8]_i_87_n_5 ),
        .O(\delay_counter[8]_i_103_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_104 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[8]_i_87_n_6 ),
        .O(\delay_counter[8]_i_104_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_105 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[8]_i_87_n_7 ),
        .O(\delay_counter[8]_i_105_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_106 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[8]_i_102_n_4 ),
        .O(\delay_counter[8]_i_106_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_108 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[8]_i_92_n_5 ),
        .O(\delay_counter[8]_i_108_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_109 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[8]_i_92_n_6 ),
        .O(\delay_counter[8]_i_109_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_110 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[8]_i_92_n_7 ),
        .O(\delay_counter[8]_i_110_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_111 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[8]_i_107_n_4 ),
        .O(\delay_counter[8]_i_111_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_113 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[8]_i_97_n_5 ),
        .O(\delay_counter[8]_i_113_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_114 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[8]_i_97_n_6 ),
        .O(\delay_counter[8]_i_114_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_115 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[8]_i_97_n_7 ),
        .O(\delay_counter[8]_i_115_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_116 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[8]_i_112_n_4 ),
        .O(\delay_counter[8]_i_116_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_118 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[14] ),
        .I2(\delay_counter_reg[12]_i_82_n_5 ),
        .O(\delay_counter[8]_i_118_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_119 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[13] ),
        .I2(\delay_counter_reg[12]_i_82_n_6 ),
        .O(\delay_counter[8]_i_119_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[8]_i_12 
       (.I0(data[12]),
        .I1(\delay_counter_reg[12]_i_9_n_7 ),
        .O(\delay_counter[8]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_120 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[12] ),
        .I2(\delay_counter_reg[12]_i_82_n_7 ),
        .O(\delay_counter[8]_i_120_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_121 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[11] ),
        .I2(\delay_counter_reg[8]_i_117_n_4 ),
        .O(\delay_counter[8]_i_121_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_123 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[8]_i_107_n_5 ),
        .O(\delay_counter[8]_i_123_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_124 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[8]_i_107_n_6 ),
        .O(\delay_counter[8]_i_124_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_125 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[8]_i_107_n_7 ),
        .O(\delay_counter[8]_i_125_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_126 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[8]_i_122_n_4 ),
        .O(\delay_counter[8]_i_126_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_128 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[8]_i_112_n_5 ),
        .O(\delay_counter[8]_i_128_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_129 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[8]_i_112_n_6 ),
        .O(\delay_counter[8]_i_129_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_13 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[8]_i_11_n_4 ),
        .O(\delay_counter[8]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_130 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[8]_i_112_n_7 ),
        .O(\delay_counter[8]_i_130_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_131 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[8]_i_127_n_4 ),
        .O(\delay_counter[8]_i_131_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_133 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[8]_i_117_n_5 ),
        .O(\delay_counter[8]_i_133_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_134 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[8]_i_117_n_6 ),
        .O(\delay_counter[8]_i_134_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_135 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[8]_i_117_n_7 ),
        .O(\delay_counter[8]_i_135_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_136 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[8]_i_132_n_4 ),
        .O(\delay_counter[8]_i_136_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_138 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[10] ),
        .I2(\delay_counter_reg[12]_i_102_n_5 ),
        .O(\delay_counter[8]_i_138_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_139 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[9] ),
        .I2(\delay_counter_reg[12]_i_102_n_6 ),
        .O(\delay_counter[8]_i_139_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_140 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[8] ),
        .I2(\delay_counter_reg[12]_i_102_n_7 ),
        .O(\delay_counter[8]_i_140_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_141 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[7] ),
        .I2(\delay_counter_reg[8]_i_137_n_4 ),
        .O(\delay_counter[8]_i_141_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_143 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[8]_i_127_n_5 ),
        .O(\delay_counter[8]_i_143_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_144 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[8]_i_127_n_6 ),
        .O(\delay_counter[8]_i_144_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_145 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[8]_i_127_n_7 ),
        .O(\delay_counter[8]_i_145_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_146 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[8]_i_142_n_4 ),
        .O(\delay_counter[8]_i_146_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_148 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[8]_i_132_n_5 ),
        .O(\delay_counter[8]_i_148_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_149 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[8]_i_132_n_6 ),
        .O(\delay_counter[8]_i_149_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[8]_i_15 
       (.I0(data[11]),
        .I1(\delay_counter_reg[8]_i_6_n_7 ),
        .O(\delay_counter[8]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_150 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[8]_i_132_n_7 ),
        .O(\delay_counter[8]_i_150_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_151 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[8]_i_147_n_4 ),
        .O(\delay_counter[8]_i_151_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_153 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[8]_i_137_n_5 ),
        .O(\delay_counter[8]_i_153_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_154 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[8]_i_137_n_6 ),
        .O(\delay_counter[8]_i_154_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_155 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[8]_i_137_n_7 ),
        .O(\delay_counter[8]_i_155_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_156 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[8]_i_152_n_4 ),
        .O(\delay_counter[8]_i_156_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_158 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[6] ),
        .I2(\delay_counter_reg[12]_i_122_n_5 ),
        .O(\delay_counter[8]_i_158_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_159 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[5] ),
        .I2(\delay_counter_reg[12]_i_122_n_6 ),
        .O(\delay_counter[8]_i_159_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_16 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[8]_i_10_n_4 ),
        .O(\delay_counter[8]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_160 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[4] ),
        .I2(\delay_counter_reg[12]_i_122_n_7 ),
        .O(\delay_counter[8]_i_160_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_161 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[3] ),
        .I2(\delay_counter_reg[8]_i_157_n_4 ),
        .O(\delay_counter[8]_i_161_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[8]_i_162 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[17]),
        .O(\delay_counter[8]_i_162_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_163 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[8]_i_147_n_5 ),
        .O(\delay_counter[8]_i_163_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_164 
       (.I0(data[17]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[8]_i_147_n_6 ),
        .O(\delay_counter[8]_i_164_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[8]_i_165 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[17]),
        .O(\delay_counter[8]_i_165_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_166 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[8]_i_152_n_5 ),
        .O(\delay_counter[8]_i_166_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_167 
       (.I0(data[18]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[8]_i_152_n_6 ),
        .O(\delay_counter[8]_i_167_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_counter[8]_i_168 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[18]),
        .O(\delay_counter[8]_i_168_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[8]_i_169 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[19]),
        .O(\delay_counter[8]_i_169_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_170 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[8]_i_157_n_5 ),
        .O(\delay_counter[8]_i_170_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_171 
       (.I0(data[19]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[8]_i_157_n_6 ),
        .O(\delay_counter[8]_i_171_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[8]_i_172 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[19]),
        .O(\delay_counter[8]_i_172_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_173 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[2] ),
        .I2(\delay_counter_reg[12]_i_142_n_5 ),
        .O(\delay_counter[8]_i_173_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_174 
       (.I0(data[20]),
        .I1(\update_frequency_reg_n_0_[1] ),
        .I2(\delay_counter_reg[12]_i_142_n_6 ),
        .O(\delay_counter[8]_i_174_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_counter[8]_i_175 
       (.I0(\update_frequency_reg_n_0_[0] ),
        .I1(data[20]),
        .O(\delay_counter[8]_i_175_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[8]_i_18 
       (.I0(data[10]),
        .I1(\delay_counter_reg[8]_i_7_n_7 ),
        .O(\delay_counter[8]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_19 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[8]_i_14_n_4 ),
        .O(\delay_counter[8]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[8]_i_2 
       (.I0(data[11]),
        .I1(delay_counter_reg[11]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_counter[8]_i_20 
       (.I0(data[9]),
        .I1(\delay_counter_reg[8]_i_8_n_7 ),
        .O(\delay_counter[8]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_21 
       (.I0(data[9]),
        .I1(\update_frequency_reg_n_0_[31] ),
        .I2(\delay_counter_reg[8]_i_17_n_4 ),
        .O(\delay_counter[8]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_24 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[8]_i_11_n_5 ),
        .O(\delay_counter[8]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_25 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[8]_i_11_n_6 ),
        .O(\delay_counter[8]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_26 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[8]_i_11_n_7 ),
        .O(\delay_counter[8]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_27 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[8]_i_23_n_4 ),
        .O(\delay_counter[8]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_29 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[12]_i_17_n_5 ),
        .O(\delay_counter[8]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[8]_i_3 
       (.I0(data[10]),
        .I1(delay_counter_reg[10]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_30 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[12]_i_17_n_6 ),
        .O(\delay_counter[8]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_31 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[12]_i_17_n_7 ),
        .O(\delay_counter[8]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_32 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[8]_i_28_n_4 ),
        .O(\delay_counter[8]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_34 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[8]_i_10_n_5 ),
        .O(\delay_counter[8]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_35 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[8]_i_10_n_6 ),
        .O(\delay_counter[8]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_36 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[8]_i_10_n_7 ),
        .O(\delay_counter[8]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_37 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[8]_i_22_n_4 ),
        .O(\delay_counter[8]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_38 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[30] ),
        .I2(\delay_counter_reg[8]_i_14_n_5 ),
        .O(\delay_counter[8]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_39 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[29] ),
        .I2(\delay_counter_reg[8]_i_14_n_6 ),
        .O(\delay_counter[8]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[8]_i_4 
       (.I0(data[9]),
        .I1(delay_counter_reg[9]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_40 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[28] ),
        .I2(\delay_counter_reg[8]_i_14_n_7 ),
        .O(\delay_counter[8]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_41 
       (.I0(data[10]),
        .I1(\update_frequency_reg_n_0_[27] ),
        .I2(\delay_counter_reg[8]_i_33_n_4 ),
        .O(\delay_counter[8]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_44 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[8]_i_23_n_5 ),
        .O(\delay_counter[8]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_45 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[8]_i_23_n_6 ),
        .O(\delay_counter[8]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_46 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[8]_i_23_n_7 ),
        .O(\delay_counter[8]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_47 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[8]_i_43_n_4 ),
        .O(\delay_counter[8]_i_47_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_49 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[8]_i_28_n_5 ),
        .O(\delay_counter[8]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \delay_counter[8]_i_5 
       (.I0(data[8]),
        .I1(delay_counter_reg[8]),
        .I2(\delay_counter[0]_i_4_n_0 ),
        .O(\delay_counter[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_50 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[8]_i_28_n_6 ),
        .O(\delay_counter[8]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_51 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[8]_i_28_n_7 ),
        .O(\delay_counter[8]_i_51_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_52 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[8]_i_48_n_4 ),
        .O(\delay_counter[8]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_54 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[12]_i_33_n_5 ),
        .O(\delay_counter[8]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_55 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[12]_i_33_n_6 ),
        .O(\delay_counter[8]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_56 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[12]_i_33_n_7 ),
        .O(\delay_counter[8]_i_56_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_57 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[8]_i_53_n_4 ),
        .O(\delay_counter[8]_i_57_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_58 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[26] ),
        .I2(\delay_counter_reg[8]_i_22_n_5 ),
        .O(\delay_counter[8]_i_58_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_59 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[25] ),
        .I2(\delay_counter_reg[8]_i_22_n_6 ),
        .O(\delay_counter[8]_i_59_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_60 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[24] ),
        .I2(\delay_counter_reg[8]_i_22_n_7 ),
        .O(\delay_counter[8]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_61 
       (.I0(data[11]),
        .I1(\update_frequency_reg_n_0_[23] ),
        .I2(\delay_counter_reg[8]_i_42_n_4 ),
        .O(\delay_counter[8]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_63 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[8]_i_43_n_5 ),
        .O(\delay_counter[8]_i_63_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_64 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[8]_i_43_n_6 ),
        .O(\delay_counter[8]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_65 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[8]_i_43_n_7 ),
        .O(\delay_counter[8]_i_65_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_66 
       (.I0(data[12]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[8]_i_62_n_4 ),
        .O(\delay_counter[8]_i_66_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_68 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[8]_i_48_n_5 ),
        .O(\delay_counter[8]_i_68_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_69 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[8]_i_48_n_6 ),
        .O(\delay_counter[8]_i_69_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_70 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[8]_i_48_n_7 ),
        .O(\delay_counter[8]_i_70_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_71 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[8]_i_67_n_4 ),
        .O(\delay_counter[8]_i_71_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_73 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[8]_i_53_n_5 ),
        .O(\delay_counter[8]_i_73_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_74 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[8]_i_53_n_6 ),
        .O(\delay_counter[8]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_75 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[8]_i_53_n_7 ),
        .O(\delay_counter[8]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_76 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[8]_i_72_n_4 ),
        .O(\delay_counter[8]_i_76_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_78 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[22] ),
        .I2(\delay_counter_reg[12]_i_42_n_5 ),
        .O(\delay_counter[8]_i_78_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_79 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[21] ),
        .I2(\delay_counter_reg[12]_i_42_n_6 ),
        .O(\delay_counter[8]_i_79_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_80 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[20] ),
        .I2(\delay_counter_reg[12]_i_42_n_7 ),
        .O(\delay_counter[8]_i_80_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_81 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[19] ),
        .I2(\delay_counter_reg[8]_i_77_n_4 ),
        .O(\delay_counter[8]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_83 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[8]_i_67_n_5 ),
        .O(\delay_counter[8]_i_83_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_84 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[8]_i_67_n_6 ),
        .O(\delay_counter[8]_i_84_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_85 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[8]_i_67_n_7 ),
        .O(\delay_counter[8]_i_85_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_86 
       (.I0(data[13]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[8]_i_82_n_4 ),
        .O(\delay_counter[8]_i_86_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_88 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[8]_i_72_n_5 ),
        .O(\delay_counter[8]_i_88_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_89 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[8]_i_72_n_6 ),
        .O(\delay_counter[8]_i_89_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_90 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[8]_i_72_n_7 ),
        .O(\delay_counter[8]_i_90_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_91 
       (.I0(data[14]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[8]_i_87_n_4 ),
        .O(\delay_counter[8]_i_91_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_93 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[8]_i_77_n_5 ),
        .O(\delay_counter[8]_i_93_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_94 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[8]_i_77_n_6 ),
        .O(\delay_counter[8]_i_94_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_95 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[16] ),
        .I2(\delay_counter_reg[8]_i_77_n_7 ),
        .O(\delay_counter[8]_i_95_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_96 
       (.I0(data[15]),
        .I1(\update_frequency_reg_n_0_[15] ),
        .I2(\delay_counter_reg[8]_i_92_n_4 ),
        .O(\delay_counter[8]_i_96_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_98 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[18] ),
        .I2(\delay_counter_reg[12]_i_62_n_5 ),
        .O(\delay_counter[8]_i_98_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_counter[8]_i_99 
       (.I0(data[16]),
        .I1(\update_frequency_reg_n_0_[17] ),
        .I2(\delay_counter_reg[12]_i_62_n_6 ),
        .O(\delay_counter[8]_i_99_n_0 ));
  FDRE \delay_counter_reg[0] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[0]_i_2_n_7 ),
        .Q(delay_counter_reg[0]),
        .R(clear));
  CARRY4 \delay_counter_reg[0]_i_104 
       (.CI(\delay_counter_reg[0]_i_140_n_0 ),
        .CO({\delay_counter_reg[0]_i_104_n_0 ,\delay_counter_reg[0]_i_104_n_1 ,\delay_counter_reg[0]_i_104_n_2 ,\delay_counter_reg[0]_i_104_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_109_n_5 ,\delay_counter_reg[0]_i_109_n_6 ,\delay_counter_reg[0]_i_109_n_7 ,\delay_counter_reg[0]_i_145_n_4 }),
        .O({\delay_counter_reg[0]_i_104_n_4 ,\delay_counter_reg[0]_i_104_n_5 ,\delay_counter_reg[0]_i_104_n_6 ,\delay_counter_reg[0]_i_104_n_7 }),
        .S({\delay_counter[0]_i_146_n_0 ,\delay_counter[0]_i_147_n_0 ,\delay_counter[0]_i_148_n_0 ,\delay_counter[0]_i_149_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_109 
       (.CI(\delay_counter_reg[0]_i_145_n_0 ),
        .CO({\delay_counter_reg[0]_i_109_n_0 ,\delay_counter_reg[0]_i_109_n_1 ,\delay_counter_reg[0]_i_109_n_2 ,\delay_counter_reg[0]_i_109_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_114_n_5 ,\delay_counter_reg[0]_i_114_n_6 ,\delay_counter_reg[0]_i_114_n_7 ,\delay_counter_reg[0]_i_150_n_4 }),
        .O({\delay_counter_reg[0]_i_109_n_4 ,\delay_counter_reg[0]_i_109_n_5 ,\delay_counter_reg[0]_i_109_n_6 ,\delay_counter_reg[0]_i_109_n_7 }),
        .S({\delay_counter[0]_i_151_n_0 ,\delay_counter[0]_i_152_n_0 ,\delay_counter[0]_i_153_n_0 ,\delay_counter[0]_i_154_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_114 
       (.CI(\delay_counter_reg[0]_i_150_n_0 ),
        .CO({\delay_counter_reg[0]_i_114_n_0 ,\delay_counter_reg[0]_i_114_n_1 ,\delay_counter_reg[0]_i_114_n_2 ,\delay_counter_reg[0]_i_114_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_62_n_5 ,\delay_counter_reg[4]_i_62_n_6 ,\delay_counter_reg[4]_i_62_n_7 ,\delay_counter_reg[0]_i_155_n_4 }),
        .O({\delay_counter_reg[0]_i_114_n_4 ,\delay_counter_reg[0]_i_114_n_5 ,\delay_counter_reg[0]_i_114_n_6 ,\delay_counter_reg[0]_i_114_n_7 }),
        .S({\delay_counter[0]_i_156_n_0 ,\delay_counter[0]_i_157_n_0 ,\delay_counter[0]_i_158_n_0 ,\delay_counter[0]_i_159_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_119 
       (.CI(\delay_counter_reg[0]_i_160_n_0 ),
        .CO({\delay_counter_reg[0]_i_119_n_0 ,\delay_counter_reg[0]_i_119_n_1 ,\delay_counter_reg[0]_i_119_n_2 ,\delay_counter_reg[0]_i_119_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_98_n_5 ,\delay_counter_reg[0]_i_98_n_6 ,\delay_counter_reg[0]_i_98_n_7 ,\delay_counter_reg[0]_i_134_n_4 }),
        .O({\delay_counter_reg[0]_i_119_n_4 ,\delay_counter_reg[0]_i_119_n_5 ,\delay_counter_reg[0]_i_119_n_6 ,\delay_counter_reg[0]_i_119_n_7 }),
        .S({\delay_counter[0]_i_161_n_0 ,\delay_counter[0]_i_162_n_0 ,\delay_counter[0]_i_163_n_0 ,\delay_counter[0]_i_164_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_124 
       (.CI(\delay_counter_reg[0]_i_165_n_0 ),
        .CO({\delay_counter_reg[0]_i_124_n_0 ,\delay_counter_reg[0]_i_124_n_1 ,\delay_counter_reg[0]_i_124_n_2 ,\delay_counter_reg[0]_i_124_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_119_n_5 ,\delay_counter_reg[0]_i_119_n_6 ,\delay_counter_reg[0]_i_119_n_7 ,\delay_counter_reg[0]_i_160_n_4 }),
        .O({\delay_counter_reg[0]_i_124_n_4 ,\delay_counter_reg[0]_i_124_n_5 ,\delay_counter_reg[0]_i_124_n_6 ,\delay_counter_reg[0]_i_124_n_7 }),
        .S({\delay_counter[0]_i_166_n_0 ,\delay_counter[0]_i_167_n_0 ,\delay_counter[0]_i_168_n_0 ,\delay_counter[0]_i_169_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_129 
       (.CI(\delay_counter_reg[0]_i_170_n_0 ),
        .CO({\delay_counter_reg[0]_i_129_n_0 ,\delay_counter_reg[0]_i_129_n_1 ,\delay_counter_reg[0]_i_129_n_2 ,\delay_counter_reg[0]_i_129_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_124_n_4 ,\delay_counter_reg[0]_i_124_n_5 ,\delay_counter_reg[0]_i_124_n_6 ,\delay_counter_reg[0]_i_124_n_7 }),
        .O(\NLW_delay_counter_reg[0]_i_129_O_UNCONNECTED [3:0]),
        .S({\delay_counter[0]_i_171_n_0 ,\delay_counter[0]_i_172_n_0 ,\delay_counter[0]_i_173_n_0 ,\delay_counter[0]_i_174_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_134 
       (.CI(\delay_counter_reg[0]_i_175_n_0 ),
        .CO({\delay_counter_reg[0]_i_134_n_0 ,\delay_counter_reg[0]_i_134_n_1 ,\delay_counter_reg[0]_i_134_n_2 ,\delay_counter_reg[0]_i_134_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_135_n_5 ,\delay_counter_reg[0]_i_135_n_6 ,\delay_counter_reg[0]_i_135_n_7 ,\delay_counter_reg[0]_i_176_n_4 }),
        .O({\delay_counter_reg[0]_i_134_n_4 ,\delay_counter_reg[0]_i_134_n_5 ,\delay_counter_reg[0]_i_134_n_6 ,\delay_counter_reg[0]_i_134_n_7 }),
        .S({\delay_counter[0]_i_177_n_0 ,\delay_counter[0]_i_178_n_0 ,\delay_counter[0]_i_179_n_0 ,\delay_counter[0]_i_180_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_135 
       (.CI(\delay_counter_reg[0]_i_176_n_0 ),
        .CO({\delay_counter_reg[0]_i_135_n_0 ,\delay_counter_reg[0]_i_135_n_1 ,\delay_counter_reg[0]_i_135_n_2 ,\delay_counter_reg[0]_i_135_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_140_n_5 ,\delay_counter_reg[0]_i_140_n_6 ,\delay_counter_reg[0]_i_140_n_7 ,\delay_counter_reg[0]_i_181_n_4 }),
        .O({\delay_counter_reg[0]_i_135_n_4 ,\delay_counter_reg[0]_i_135_n_5 ,\delay_counter_reg[0]_i_135_n_6 ,\delay_counter_reg[0]_i_135_n_7 }),
        .S({\delay_counter[0]_i_182_n_0 ,\delay_counter[0]_i_183_n_0 ,\delay_counter[0]_i_184_n_0 ,\delay_counter[0]_i_185_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_140 
       (.CI(\delay_counter_reg[0]_i_181_n_0 ),
        .CO({\delay_counter_reg[0]_i_140_n_0 ,\delay_counter_reg[0]_i_140_n_1 ,\delay_counter_reg[0]_i_140_n_2 ,\delay_counter_reg[0]_i_140_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_145_n_5 ,\delay_counter_reg[0]_i_145_n_6 ,\delay_counter_reg[0]_i_145_n_7 ,\delay_counter_reg[0]_i_186_n_4 }),
        .O({\delay_counter_reg[0]_i_140_n_4 ,\delay_counter_reg[0]_i_140_n_5 ,\delay_counter_reg[0]_i_140_n_6 ,\delay_counter_reg[0]_i_140_n_7 }),
        .S({\delay_counter[0]_i_187_n_0 ,\delay_counter[0]_i_188_n_0 ,\delay_counter[0]_i_189_n_0 ,\delay_counter[0]_i_190_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_145 
       (.CI(\delay_counter_reg[0]_i_186_n_0 ),
        .CO({\delay_counter_reg[0]_i_145_n_0 ,\delay_counter_reg[0]_i_145_n_1 ,\delay_counter_reg[0]_i_145_n_2 ,\delay_counter_reg[0]_i_145_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_150_n_5 ,\delay_counter_reg[0]_i_150_n_6 ,\delay_counter_reg[0]_i_150_n_7 ,\delay_counter_reg[0]_i_191_n_4 }),
        .O({\delay_counter_reg[0]_i_145_n_4 ,\delay_counter_reg[0]_i_145_n_5 ,\delay_counter_reg[0]_i_145_n_6 ,\delay_counter_reg[0]_i_145_n_7 }),
        .S({\delay_counter[0]_i_192_n_0 ,\delay_counter[0]_i_193_n_0 ,\delay_counter[0]_i_194_n_0 ,\delay_counter[0]_i_195_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_15 
       (.CI(\delay_counter_reg[0]_i_29_n_0 ),
        .CO({\NLW_delay_counter_reg[0]_i_15_CO_UNCONNECTED [3:2],data[3],\delay_counter_reg[0]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[4],\delay_counter_reg[0]_i_30_n_4 }),
        .O({\NLW_delay_counter_reg[0]_i_15_O_UNCONNECTED [3:1],\delay_counter_reg[0]_i_15_n_7 }),
        .S({1'b0,1'b0,\delay_counter[0]_i_31_n_0 ,\delay_counter[0]_i_32_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_150 
       (.CI(\delay_counter_reg[0]_i_191_n_0 ),
        .CO({\delay_counter_reg[0]_i_150_n_0 ,\delay_counter_reg[0]_i_150_n_1 ,\delay_counter_reg[0]_i_150_n_2 ,\delay_counter_reg[0]_i_150_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_155_n_5 ,\delay_counter_reg[0]_i_155_n_6 ,\delay_counter_reg[0]_i_155_n_7 ,\delay_counter_reg[0]_i_196_n_4 }),
        .O({\delay_counter_reg[0]_i_150_n_4 ,\delay_counter_reg[0]_i_150_n_5 ,\delay_counter_reg[0]_i_150_n_6 ,\delay_counter_reg[0]_i_150_n_7 }),
        .S({\delay_counter[0]_i_197_n_0 ,\delay_counter[0]_i_198_n_0 ,\delay_counter[0]_i_199_n_0 ,\delay_counter[0]_i_200_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_155 
       (.CI(\delay_counter_reg[0]_i_196_n_0 ),
        .CO({\delay_counter_reg[0]_i_155_n_0 ,\delay_counter_reg[0]_i_155_n_1 ,\delay_counter_reg[0]_i_155_n_2 ,\delay_counter_reg[0]_i_155_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_82_n_5 ,\delay_counter_reg[4]_i_82_n_6 ,\delay_counter_reg[4]_i_82_n_7 ,\delay_counter_reg[0]_i_201_n_4 }),
        .O({\delay_counter_reg[0]_i_155_n_4 ,\delay_counter_reg[0]_i_155_n_5 ,\delay_counter_reg[0]_i_155_n_6 ,\delay_counter_reg[0]_i_155_n_7 }),
        .S({\delay_counter[0]_i_202_n_0 ,\delay_counter[0]_i_203_n_0 ,\delay_counter[0]_i_204_n_0 ,\delay_counter[0]_i_205_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_16 
       (.CI(\delay_counter_reg[0]_i_33_n_0 ),
        .CO({\NLW_delay_counter_reg[0]_i_16_CO_UNCONNECTED [3:2],data[2],\delay_counter_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[3],\delay_counter_reg[0]_i_29_n_4 }),
        .O({\NLW_delay_counter_reg[0]_i_16_O_UNCONNECTED [3:1],\delay_counter_reg[0]_i_16_n_7 }),
        .S({1'b0,1'b0,\delay_counter[0]_i_34_n_0 ,\delay_counter[0]_i_35_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_160 
       (.CI(\delay_counter_reg[0]_i_206_n_0 ),
        .CO({\delay_counter_reg[0]_i_160_n_0 ,\delay_counter_reg[0]_i_160_n_1 ,\delay_counter_reg[0]_i_160_n_2 ,\delay_counter_reg[0]_i_160_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_134_n_5 ,\delay_counter_reg[0]_i_134_n_6 ,\delay_counter_reg[0]_i_134_n_7 ,\delay_counter_reg[0]_i_175_n_4 }),
        .O({\delay_counter_reg[0]_i_160_n_4 ,\delay_counter_reg[0]_i_160_n_5 ,\delay_counter_reg[0]_i_160_n_6 ,\delay_counter_reg[0]_i_160_n_7 }),
        .S({\delay_counter[0]_i_207_n_0 ,\delay_counter[0]_i_208_n_0 ,\delay_counter[0]_i_209_n_0 ,\delay_counter[0]_i_210_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_165 
       (.CI(\delay_counter_reg[0]_i_211_n_0 ),
        .CO({\delay_counter_reg[0]_i_165_n_0 ,\delay_counter_reg[0]_i_165_n_1 ,\delay_counter_reg[0]_i_165_n_2 ,\delay_counter_reg[0]_i_165_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_160_n_5 ,\delay_counter_reg[0]_i_160_n_6 ,\delay_counter_reg[0]_i_160_n_7 ,\delay_counter_reg[0]_i_206_n_4 }),
        .O({\delay_counter_reg[0]_i_165_n_4 ,\delay_counter_reg[0]_i_165_n_5 ,\delay_counter_reg[0]_i_165_n_6 ,\delay_counter_reg[0]_i_165_n_7 }),
        .S({\delay_counter[0]_i_212_n_0 ,\delay_counter[0]_i_213_n_0 ,\delay_counter[0]_i_214_n_0 ,\delay_counter[0]_i_215_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_17 
       (.CI(\delay_counter_reg[0]_i_36_n_0 ),
        .CO({\NLW_delay_counter_reg[0]_i_17_CO_UNCONNECTED [3:2],data[1],\delay_counter_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[2],\delay_counter_reg[0]_i_33_n_4 }),
        .O({\NLW_delay_counter_reg[0]_i_17_O_UNCONNECTED [3:1],\delay_counter_reg[0]_i_17_n_7 }),
        .S({1'b0,1'b0,\delay_counter[0]_i_37_n_0 ,\delay_counter[0]_i_38_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_170 
       (.CI(\delay_counter_reg[0]_i_216_n_0 ),
        .CO({\delay_counter_reg[0]_i_170_n_0 ,\delay_counter_reg[0]_i_170_n_1 ,\delay_counter_reg[0]_i_170_n_2 ,\delay_counter_reg[0]_i_170_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_165_n_4 ,\delay_counter_reg[0]_i_165_n_5 ,\delay_counter_reg[0]_i_165_n_6 ,\delay_counter_reg[0]_i_165_n_7 }),
        .O(\NLW_delay_counter_reg[0]_i_170_O_UNCONNECTED [3:0]),
        .S({\delay_counter[0]_i_217_n_0 ,\delay_counter[0]_i_218_n_0 ,\delay_counter[0]_i_219_n_0 ,\delay_counter[0]_i_220_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_175 
       (.CI(\delay_counter_reg[0]_i_221_n_0 ),
        .CO({\delay_counter_reg[0]_i_175_n_0 ,\delay_counter_reg[0]_i_175_n_1 ,\delay_counter_reg[0]_i_175_n_2 ,\delay_counter_reg[0]_i_175_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_176_n_5 ,\delay_counter_reg[0]_i_176_n_6 ,\delay_counter_reg[0]_i_176_n_7 ,\delay_counter_reg[0]_i_222_n_4 }),
        .O({\delay_counter_reg[0]_i_175_n_4 ,\delay_counter_reg[0]_i_175_n_5 ,\delay_counter_reg[0]_i_175_n_6 ,\delay_counter_reg[0]_i_175_n_7 }),
        .S({\delay_counter[0]_i_223_n_0 ,\delay_counter[0]_i_224_n_0 ,\delay_counter[0]_i_225_n_0 ,\delay_counter[0]_i_226_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_176 
       (.CI(\delay_counter_reg[0]_i_222_n_0 ),
        .CO({\delay_counter_reg[0]_i_176_n_0 ,\delay_counter_reg[0]_i_176_n_1 ,\delay_counter_reg[0]_i_176_n_2 ,\delay_counter_reg[0]_i_176_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_181_n_5 ,\delay_counter_reg[0]_i_181_n_6 ,\delay_counter_reg[0]_i_181_n_7 ,\delay_counter_reg[0]_i_227_n_4 }),
        .O({\delay_counter_reg[0]_i_176_n_4 ,\delay_counter_reg[0]_i_176_n_5 ,\delay_counter_reg[0]_i_176_n_6 ,\delay_counter_reg[0]_i_176_n_7 }),
        .S({\delay_counter[0]_i_228_n_0 ,\delay_counter[0]_i_229_n_0 ,\delay_counter[0]_i_230_n_0 ,\delay_counter[0]_i_231_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_18 
       (.CI(\delay_counter_reg[0]_i_39_n_0 ),
        .CO({\NLW_delay_counter_reg[0]_i_18_CO_UNCONNECTED [3:1],data[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,data[1]}),
        .O(\NLW_delay_counter_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\delay_counter[0]_i_40_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_181 
       (.CI(\delay_counter_reg[0]_i_227_n_0 ),
        .CO({\delay_counter_reg[0]_i_181_n_0 ,\delay_counter_reg[0]_i_181_n_1 ,\delay_counter_reg[0]_i_181_n_2 ,\delay_counter_reg[0]_i_181_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_186_n_5 ,\delay_counter_reg[0]_i_186_n_6 ,\delay_counter_reg[0]_i_186_n_7 ,\delay_counter_reg[0]_i_232_n_4 }),
        .O({\delay_counter_reg[0]_i_181_n_4 ,\delay_counter_reg[0]_i_181_n_5 ,\delay_counter_reg[0]_i_181_n_6 ,\delay_counter_reg[0]_i_181_n_7 }),
        .S({\delay_counter[0]_i_233_n_0 ,\delay_counter[0]_i_234_n_0 ,\delay_counter[0]_i_235_n_0 ,\delay_counter[0]_i_236_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_186 
       (.CI(\delay_counter_reg[0]_i_232_n_0 ),
        .CO({\delay_counter_reg[0]_i_186_n_0 ,\delay_counter_reg[0]_i_186_n_1 ,\delay_counter_reg[0]_i_186_n_2 ,\delay_counter_reg[0]_i_186_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_191_n_5 ,\delay_counter_reg[0]_i_191_n_6 ,\delay_counter_reg[0]_i_191_n_7 ,\delay_counter_reg[0]_i_237_n_4 }),
        .O({\delay_counter_reg[0]_i_186_n_4 ,\delay_counter_reg[0]_i_186_n_5 ,\delay_counter_reg[0]_i_186_n_6 ,\delay_counter_reg[0]_i_186_n_7 }),
        .S({\delay_counter[0]_i_238_n_0 ,\delay_counter[0]_i_239_n_0 ,\delay_counter[0]_i_240_n_0 ,\delay_counter[0]_i_241_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_191 
       (.CI(\delay_counter_reg[0]_i_237_n_0 ),
        .CO({\delay_counter_reg[0]_i_191_n_0 ,\delay_counter_reg[0]_i_191_n_1 ,\delay_counter_reg[0]_i_191_n_2 ,\delay_counter_reg[0]_i_191_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_196_n_5 ,\delay_counter_reg[0]_i_196_n_6 ,\delay_counter_reg[0]_i_196_n_7 ,\delay_counter_reg[0]_i_242_n_4 }),
        .O({\delay_counter_reg[0]_i_191_n_4 ,\delay_counter_reg[0]_i_191_n_5 ,\delay_counter_reg[0]_i_191_n_6 ,\delay_counter_reg[0]_i_191_n_7 }),
        .S({\delay_counter[0]_i_243_n_0 ,\delay_counter[0]_i_244_n_0 ,\delay_counter[0]_i_245_n_0 ,\delay_counter[0]_i_246_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_196 
       (.CI(\delay_counter_reg[0]_i_242_n_0 ),
        .CO({\delay_counter_reg[0]_i_196_n_0 ,\delay_counter_reg[0]_i_196_n_1 ,\delay_counter_reg[0]_i_196_n_2 ,\delay_counter_reg[0]_i_196_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_201_n_5 ,\delay_counter_reg[0]_i_201_n_6 ,\delay_counter_reg[0]_i_201_n_7 ,\delay_counter_reg[0]_i_247_n_4 }),
        .O({\delay_counter_reg[0]_i_196_n_4 ,\delay_counter_reg[0]_i_196_n_5 ,\delay_counter_reg[0]_i_196_n_6 ,\delay_counter_reg[0]_i_196_n_7 }),
        .S({\delay_counter[0]_i_248_n_0 ,\delay_counter[0]_i_249_n_0 ,\delay_counter[0]_i_250_n_0 ,\delay_counter[0]_i_251_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\delay_counter_reg[0]_i_2_n_0 ,\delay_counter_reg[0]_i_2_n_1 ,\delay_counter_reg[0]_i_2_n_2 ,\delay_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 }),
        .O({\delay_counter_reg[0]_i_2_n_4 ,\delay_counter_reg[0]_i_2_n_5 ,\delay_counter_reg[0]_i_2_n_6 ,\delay_counter_reg[0]_i_2_n_7 }),
        .S({\delay_counter[0]_i_6_n_0 ,\delay_counter[0]_i_7_n_0 ,\delay_counter[0]_i_8_n_0 ,\delay_counter[0]_i_9_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_201 
       (.CI(\delay_counter_reg[0]_i_247_n_0 ),
        .CO({\delay_counter_reg[0]_i_201_n_0 ,\delay_counter_reg[0]_i_201_n_1 ,\delay_counter_reg[0]_i_201_n_2 ,\delay_counter_reg[0]_i_201_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_102_n_5 ,\delay_counter_reg[4]_i_102_n_6 ,\delay_counter_reg[4]_i_102_n_7 ,\delay_counter_reg[0]_i_252_n_4 }),
        .O({\delay_counter_reg[0]_i_201_n_4 ,\delay_counter_reg[0]_i_201_n_5 ,\delay_counter_reg[0]_i_201_n_6 ,\delay_counter_reg[0]_i_201_n_7 }),
        .S({\delay_counter[0]_i_253_n_0 ,\delay_counter[0]_i_254_n_0 ,\delay_counter[0]_i_255_n_0 ,\delay_counter[0]_i_256_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_206 
       (.CI(\delay_counter_reg[0]_i_257_n_0 ),
        .CO({\delay_counter_reg[0]_i_206_n_0 ,\delay_counter_reg[0]_i_206_n_1 ,\delay_counter_reg[0]_i_206_n_2 ,\delay_counter_reg[0]_i_206_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_175_n_5 ,\delay_counter_reg[0]_i_175_n_6 ,\delay_counter_reg[0]_i_175_n_7 ,\delay_counter_reg[0]_i_221_n_4 }),
        .O({\delay_counter_reg[0]_i_206_n_4 ,\delay_counter_reg[0]_i_206_n_5 ,\delay_counter_reg[0]_i_206_n_6 ,\delay_counter_reg[0]_i_206_n_7 }),
        .S({\delay_counter[0]_i_258_n_0 ,\delay_counter[0]_i_259_n_0 ,\delay_counter[0]_i_260_n_0 ,\delay_counter[0]_i_261_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_211 
       (.CI(\delay_counter_reg[0]_i_262_n_0 ),
        .CO({\delay_counter_reg[0]_i_211_n_0 ,\delay_counter_reg[0]_i_211_n_1 ,\delay_counter_reg[0]_i_211_n_2 ,\delay_counter_reg[0]_i_211_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_206_n_5 ,\delay_counter_reg[0]_i_206_n_6 ,\delay_counter_reg[0]_i_206_n_7 ,\delay_counter_reg[0]_i_257_n_4 }),
        .O({\delay_counter_reg[0]_i_211_n_4 ,\delay_counter_reg[0]_i_211_n_5 ,\delay_counter_reg[0]_i_211_n_6 ,\delay_counter_reg[0]_i_211_n_7 }),
        .S({\delay_counter[0]_i_263_n_0 ,\delay_counter[0]_i_264_n_0 ,\delay_counter[0]_i_265_n_0 ,\delay_counter[0]_i_266_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_216 
       (.CI(\delay_counter_reg[0]_i_267_n_0 ),
        .CO({\delay_counter_reg[0]_i_216_n_0 ,\delay_counter_reg[0]_i_216_n_1 ,\delay_counter_reg[0]_i_216_n_2 ,\delay_counter_reg[0]_i_216_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_211_n_4 ,\delay_counter_reg[0]_i_211_n_5 ,\delay_counter_reg[0]_i_211_n_6 ,\delay_counter_reg[0]_i_211_n_7 }),
        .O(\NLW_delay_counter_reg[0]_i_216_O_UNCONNECTED [3:0]),
        .S({\delay_counter[0]_i_268_n_0 ,\delay_counter[0]_i_269_n_0 ,\delay_counter[0]_i_270_n_0 ,\delay_counter[0]_i_271_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_221 
       (.CI(\delay_counter_reg[0]_i_272_n_0 ),
        .CO({\delay_counter_reg[0]_i_221_n_0 ,\delay_counter_reg[0]_i_221_n_1 ,\delay_counter_reg[0]_i_221_n_2 ,\delay_counter_reg[0]_i_221_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_222_n_5 ,\delay_counter_reg[0]_i_222_n_6 ,\delay_counter_reg[0]_i_222_n_7 ,\delay_counter_reg[0]_i_273_n_4 }),
        .O({\delay_counter_reg[0]_i_221_n_4 ,\delay_counter_reg[0]_i_221_n_5 ,\delay_counter_reg[0]_i_221_n_6 ,\delay_counter_reg[0]_i_221_n_7 }),
        .S({\delay_counter[0]_i_274_n_0 ,\delay_counter[0]_i_275_n_0 ,\delay_counter[0]_i_276_n_0 ,\delay_counter[0]_i_277_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_222 
       (.CI(\delay_counter_reg[0]_i_273_n_0 ),
        .CO({\delay_counter_reg[0]_i_222_n_0 ,\delay_counter_reg[0]_i_222_n_1 ,\delay_counter_reg[0]_i_222_n_2 ,\delay_counter_reg[0]_i_222_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_227_n_5 ,\delay_counter_reg[0]_i_227_n_6 ,\delay_counter_reg[0]_i_227_n_7 ,\delay_counter_reg[0]_i_278_n_4 }),
        .O({\delay_counter_reg[0]_i_222_n_4 ,\delay_counter_reg[0]_i_222_n_5 ,\delay_counter_reg[0]_i_222_n_6 ,\delay_counter_reg[0]_i_222_n_7 }),
        .S({\delay_counter[0]_i_279_n_0 ,\delay_counter[0]_i_280_n_0 ,\delay_counter[0]_i_281_n_0 ,\delay_counter[0]_i_282_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_227 
       (.CI(\delay_counter_reg[0]_i_278_n_0 ),
        .CO({\delay_counter_reg[0]_i_227_n_0 ,\delay_counter_reg[0]_i_227_n_1 ,\delay_counter_reg[0]_i_227_n_2 ,\delay_counter_reg[0]_i_227_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_232_n_5 ,\delay_counter_reg[0]_i_232_n_6 ,\delay_counter_reg[0]_i_232_n_7 ,\delay_counter_reg[0]_i_283_n_4 }),
        .O({\delay_counter_reg[0]_i_227_n_4 ,\delay_counter_reg[0]_i_227_n_5 ,\delay_counter_reg[0]_i_227_n_6 ,\delay_counter_reg[0]_i_227_n_7 }),
        .S({\delay_counter[0]_i_284_n_0 ,\delay_counter[0]_i_285_n_0 ,\delay_counter[0]_i_286_n_0 ,\delay_counter[0]_i_287_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_232 
       (.CI(\delay_counter_reg[0]_i_283_n_0 ),
        .CO({\delay_counter_reg[0]_i_232_n_0 ,\delay_counter_reg[0]_i_232_n_1 ,\delay_counter_reg[0]_i_232_n_2 ,\delay_counter_reg[0]_i_232_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_237_n_5 ,\delay_counter_reg[0]_i_237_n_6 ,\delay_counter_reg[0]_i_237_n_7 ,\delay_counter_reg[0]_i_288_n_4 }),
        .O({\delay_counter_reg[0]_i_232_n_4 ,\delay_counter_reg[0]_i_232_n_5 ,\delay_counter_reg[0]_i_232_n_6 ,\delay_counter_reg[0]_i_232_n_7 }),
        .S({\delay_counter[0]_i_289_n_0 ,\delay_counter[0]_i_290_n_0 ,\delay_counter[0]_i_291_n_0 ,\delay_counter[0]_i_292_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_237 
       (.CI(\delay_counter_reg[0]_i_288_n_0 ),
        .CO({\delay_counter_reg[0]_i_237_n_0 ,\delay_counter_reg[0]_i_237_n_1 ,\delay_counter_reg[0]_i_237_n_2 ,\delay_counter_reg[0]_i_237_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_242_n_5 ,\delay_counter_reg[0]_i_242_n_6 ,\delay_counter_reg[0]_i_242_n_7 ,\delay_counter_reg[0]_i_293_n_4 }),
        .O({\delay_counter_reg[0]_i_237_n_4 ,\delay_counter_reg[0]_i_237_n_5 ,\delay_counter_reg[0]_i_237_n_6 ,\delay_counter_reg[0]_i_237_n_7 }),
        .S({\delay_counter[0]_i_294_n_0 ,\delay_counter[0]_i_295_n_0 ,\delay_counter[0]_i_296_n_0 ,\delay_counter[0]_i_297_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_242 
       (.CI(\delay_counter_reg[0]_i_293_n_0 ),
        .CO({\delay_counter_reg[0]_i_242_n_0 ,\delay_counter_reg[0]_i_242_n_1 ,\delay_counter_reg[0]_i_242_n_2 ,\delay_counter_reg[0]_i_242_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_247_n_5 ,\delay_counter_reg[0]_i_247_n_6 ,\delay_counter_reg[0]_i_247_n_7 ,\delay_counter_reg[0]_i_298_n_4 }),
        .O({\delay_counter_reg[0]_i_242_n_4 ,\delay_counter_reg[0]_i_242_n_5 ,\delay_counter_reg[0]_i_242_n_6 ,\delay_counter_reg[0]_i_242_n_7 }),
        .S({\delay_counter[0]_i_299_n_0 ,\delay_counter[0]_i_300_n_0 ,\delay_counter[0]_i_301_n_0 ,\delay_counter[0]_i_302_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_247 
       (.CI(\delay_counter_reg[0]_i_298_n_0 ),
        .CO({\delay_counter_reg[0]_i_247_n_0 ,\delay_counter_reg[0]_i_247_n_1 ,\delay_counter_reg[0]_i_247_n_2 ,\delay_counter_reg[0]_i_247_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_252_n_5 ,\delay_counter_reg[0]_i_252_n_6 ,\delay_counter_reg[0]_i_252_n_7 ,\delay_counter_reg[0]_i_303_n_4 }),
        .O({\delay_counter_reg[0]_i_247_n_4 ,\delay_counter_reg[0]_i_247_n_5 ,\delay_counter_reg[0]_i_247_n_6 ,\delay_counter_reg[0]_i_247_n_7 }),
        .S({\delay_counter[0]_i_304_n_0 ,\delay_counter[0]_i_305_n_0 ,\delay_counter[0]_i_306_n_0 ,\delay_counter[0]_i_307_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_252 
       (.CI(\delay_counter_reg[0]_i_303_n_0 ),
        .CO({\delay_counter_reg[0]_i_252_n_0 ,\delay_counter_reg[0]_i_252_n_1 ,\delay_counter_reg[0]_i_252_n_2 ,\delay_counter_reg[0]_i_252_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_122_n_5 ,\delay_counter_reg[4]_i_122_n_6 ,\delay_counter_reg[4]_i_122_n_7 ,\delay_counter_reg[0]_i_308_n_4 }),
        .O({\delay_counter_reg[0]_i_252_n_4 ,\delay_counter_reg[0]_i_252_n_5 ,\delay_counter_reg[0]_i_252_n_6 ,\delay_counter_reg[0]_i_252_n_7 }),
        .S({\delay_counter[0]_i_309_n_0 ,\delay_counter[0]_i_310_n_0 ,\delay_counter[0]_i_311_n_0 ,\delay_counter[0]_i_312_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_257 
       (.CI(\delay_counter_reg[0]_i_313_n_0 ),
        .CO({\delay_counter_reg[0]_i_257_n_0 ,\delay_counter_reg[0]_i_257_n_1 ,\delay_counter_reg[0]_i_257_n_2 ,\delay_counter_reg[0]_i_257_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_221_n_5 ,\delay_counter_reg[0]_i_221_n_6 ,\delay_counter_reg[0]_i_221_n_7 ,\delay_counter_reg[0]_i_272_n_4 }),
        .O({\delay_counter_reg[0]_i_257_n_4 ,\delay_counter_reg[0]_i_257_n_5 ,\delay_counter_reg[0]_i_257_n_6 ,\delay_counter_reg[0]_i_257_n_7 }),
        .S({\delay_counter[0]_i_314_n_0 ,\delay_counter[0]_i_315_n_0 ,\delay_counter[0]_i_316_n_0 ,\delay_counter[0]_i_317_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_262 
       (.CI(\delay_counter_reg[0]_i_318_n_0 ),
        .CO({\delay_counter_reg[0]_i_262_n_0 ,\delay_counter_reg[0]_i_262_n_1 ,\delay_counter_reg[0]_i_262_n_2 ,\delay_counter_reg[0]_i_262_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_257_n_5 ,\delay_counter_reg[0]_i_257_n_6 ,\delay_counter_reg[0]_i_257_n_7 ,\delay_counter_reg[0]_i_313_n_4 }),
        .O({\delay_counter_reg[0]_i_262_n_4 ,\delay_counter_reg[0]_i_262_n_5 ,\delay_counter_reg[0]_i_262_n_6 ,\delay_counter_reg[0]_i_262_n_7 }),
        .S({\delay_counter[0]_i_319_n_0 ,\delay_counter[0]_i_320_n_0 ,\delay_counter[0]_i_321_n_0 ,\delay_counter[0]_i_322_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_267 
       (.CI(\delay_counter_reg[0]_i_323_n_0 ),
        .CO({\delay_counter_reg[0]_i_267_n_0 ,\delay_counter_reg[0]_i_267_n_1 ,\delay_counter_reg[0]_i_267_n_2 ,\delay_counter_reg[0]_i_267_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_262_n_4 ,\delay_counter_reg[0]_i_262_n_5 ,\delay_counter_reg[0]_i_262_n_6 ,\delay_counter_reg[0]_i_262_n_7 }),
        .O(\NLW_delay_counter_reg[0]_i_267_O_UNCONNECTED [3:0]),
        .S({\delay_counter[0]_i_324_n_0 ,\delay_counter[0]_i_325_n_0 ,\delay_counter[0]_i_326_n_0 ,\delay_counter[0]_i_327_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_272 
       (.CI(1'b0),
        .CO({\delay_counter_reg[0]_i_272_n_0 ,\delay_counter_reg[0]_i_272_n_1 ,\delay_counter_reg[0]_i_272_n_2 ,\delay_counter_reg[0]_i_272_n_3 }),
        .CYINIT(data[4]),
        .DI({\delay_counter_reg[0]_i_273_n_5 ,\delay_counter_reg[0]_i_273_n_6 ,\delay_counter[0]_i_328_n_0 ,1'b0}),
        .O({\delay_counter_reg[0]_i_272_n_4 ,\delay_counter_reg[0]_i_272_n_5 ,\delay_counter_reg[0]_i_272_n_6 ,\NLW_delay_counter_reg[0]_i_272_O_UNCONNECTED [0]}),
        .S({\delay_counter[0]_i_329_n_0 ,\delay_counter[0]_i_330_n_0 ,\delay_counter[0]_i_331_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[0]_i_273 
       (.CI(1'b0),
        .CO({\delay_counter_reg[0]_i_273_n_0 ,\delay_counter_reg[0]_i_273_n_1 ,\delay_counter_reg[0]_i_273_n_2 ,\delay_counter_reg[0]_i_273_n_3 }),
        .CYINIT(data[5]),
        .DI({\delay_counter_reg[0]_i_278_n_5 ,\delay_counter_reg[0]_i_278_n_6 ,\delay_counter[0]_i_332_n_0 ,1'b0}),
        .O({\delay_counter_reg[0]_i_273_n_4 ,\delay_counter_reg[0]_i_273_n_5 ,\delay_counter_reg[0]_i_273_n_6 ,\NLW_delay_counter_reg[0]_i_273_O_UNCONNECTED [0]}),
        .S({\delay_counter[0]_i_333_n_0 ,\delay_counter[0]_i_334_n_0 ,\delay_counter[0]_i_335_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[0]_i_278 
       (.CI(1'b0),
        .CO({\delay_counter_reg[0]_i_278_n_0 ,\delay_counter_reg[0]_i_278_n_1 ,\delay_counter_reg[0]_i_278_n_2 ,\delay_counter_reg[0]_i_278_n_3 }),
        .CYINIT(data[6]),
        .DI({\delay_counter_reg[0]_i_283_n_5 ,\delay_counter_reg[0]_i_283_n_6 ,\delay_counter[0]_i_336_n_0 ,1'b0}),
        .O({\delay_counter_reg[0]_i_278_n_4 ,\delay_counter_reg[0]_i_278_n_5 ,\delay_counter_reg[0]_i_278_n_6 ,\NLW_delay_counter_reg[0]_i_278_O_UNCONNECTED [0]}),
        .S({\delay_counter[0]_i_337_n_0 ,\delay_counter[0]_i_338_n_0 ,\delay_counter[0]_i_339_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[0]_i_283 
       (.CI(1'b0),
        .CO({\delay_counter_reg[0]_i_283_n_0 ,\delay_counter_reg[0]_i_283_n_1 ,\delay_counter_reg[0]_i_283_n_2 ,\delay_counter_reg[0]_i_283_n_3 }),
        .CYINIT(data[7]),
        .DI({\delay_counter_reg[0]_i_288_n_5 ,\delay_counter_reg[0]_i_288_n_6 ,\delay_counter[0]_i_340_n_0 ,1'b0}),
        .O({\delay_counter_reg[0]_i_283_n_4 ,\delay_counter_reg[0]_i_283_n_5 ,\delay_counter_reg[0]_i_283_n_6 ,\NLW_delay_counter_reg[0]_i_283_O_UNCONNECTED [0]}),
        .S({\delay_counter[0]_i_341_n_0 ,\delay_counter[0]_i_342_n_0 ,\delay_counter[0]_i_343_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[0]_i_288 
       (.CI(1'b0),
        .CO({\delay_counter_reg[0]_i_288_n_0 ,\delay_counter_reg[0]_i_288_n_1 ,\delay_counter_reg[0]_i_288_n_2 ,\delay_counter_reg[0]_i_288_n_3 }),
        .CYINIT(data[8]),
        .DI({\delay_counter_reg[0]_i_293_n_5 ,\delay_counter_reg[0]_i_293_n_6 ,1'b1,1'b0}),
        .O({\delay_counter_reg[0]_i_288_n_4 ,\delay_counter_reg[0]_i_288_n_5 ,\delay_counter_reg[0]_i_288_n_6 ,\NLW_delay_counter_reg[0]_i_288_O_UNCONNECTED [0]}),
        .S({\delay_counter[0]_i_344_n_0 ,\delay_counter[0]_i_345_n_0 ,\delay_counter[0]_i_346_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[0]_i_29 
       (.CI(\delay_counter_reg[0]_i_41_n_0 ),
        .CO({\delay_counter_reg[0]_i_29_n_0 ,\delay_counter_reg[0]_i_29_n_1 ,\delay_counter_reg[0]_i_29_n_2 ,\delay_counter_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_30_n_5 ,\delay_counter_reg[0]_i_30_n_6 ,\delay_counter_reg[0]_i_30_n_7 ,\delay_counter_reg[0]_i_42_n_4 }),
        .O({\delay_counter_reg[0]_i_29_n_4 ,\delay_counter_reg[0]_i_29_n_5 ,\delay_counter_reg[0]_i_29_n_6 ,\delay_counter_reg[0]_i_29_n_7 }),
        .S({\delay_counter[0]_i_43_n_0 ,\delay_counter[0]_i_44_n_0 ,\delay_counter[0]_i_45_n_0 ,\delay_counter[0]_i_46_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_293 
       (.CI(1'b0),
        .CO({\delay_counter_reg[0]_i_293_n_0 ,\delay_counter_reg[0]_i_293_n_1 ,\delay_counter_reg[0]_i_293_n_2 ,\delay_counter_reg[0]_i_293_n_3 }),
        .CYINIT(data[9]),
        .DI({\delay_counter_reg[0]_i_298_n_5 ,\delay_counter_reg[0]_i_298_n_6 ,\delay_counter[0]_i_347_n_0 ,1'b0}),
        .O({\delay_counter_reg[0]_i_293_n_4 ,\delay_counter_reg[0]_i_293_n_5 ,\delay_counter_reg[0]_i_293_n_6 ,\NLW_delay_counter_reg[0]_i_293_O_UNCONNECTED [0]}),
        .S({\delay_counter[0]_i_348_n_0 ,\delay_counter[0]_i_349_n_0 ,\delay_counter[0]_i_350_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[0]_i_298 
       (.CI(1'b0),
        .CO({\delay_counter_reg[0]_i_298_n_0 ,\delay_counter_reg[0]_i_298_n_1 ,\delay_counter_reg[0]_i_298_n_2 ,\delay_counter_reg[0]_i_298_n_3 }),
        .CYINIT(data[10]),
        .DI({\delay_counter_reg[0]_i_303_n_5 ,\delay_counter_reg[0]_i_303_n_6 ,\delay_counter[0]_i_351_n_0 ,1'b0}),
        .O({\delay_counter_reg[0]_i_298_n_4 ,\delay_counter_reg[0]_i_298_n_5 ,\delay_counter_reg[0]_i_298_n_6 ,\NLW_delay_counter_reg[0]_i_298_O_UNCONNECTED [0]}),
        .S({\delay_counter[0]_i_352_n_0 ,\delay_counter[0]_i_353_n_0 ,\delay_counter[0]_i_354_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[0]_i_30 
       (.CI(\delay_counter_reg[0]_i_42_n_0 ),
        .CO({\delay_counter_reg[0]_i_30_n_0 ,\delay_counter_reg[0]_i_30_n_1 ,\delay_counter_reg[0]_i_30_n_2 ,\delay_counter_reg[0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_17_n_5 ,\delay_counter_reg[4]_i_17_n_6 ,\delay_counter_reg[4]_i_17_n_7 ,\delay_counter_reg[0]_i_47_n_4 }),
        .O({\delay_counter_reg[0]_i_30_n_4 ,\delay_counter_reg[0]_i_30_n_5 ,\delay_counter_reg[0]_i_30_n_6 ,\delay_counter_reg[0]_i_30_n_7 }),
        .S({\delay_counter[0]_i_48_n_0 ,\delay_counter[0]_i_49_n_0 ,\delay_counter[0]_i_50_n_0 ,\delay_counter[0]_i_51_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_303 
       (.CI(1'b0),
        .CO({\delay_counter_reg[0]_i_303_n_0 ,\delay_counter_reg[0]_i_303_n_1 ,\delay_counter_reg[0]_i_303_n_2 ,\delay_counter_reg[0]_i_303_n_3 }),
        .CYINIT(data[11]),
        .DI({\delay_counter_reg[0]_i_308_n_5 ,\delay_counter_reg[0]_i_308_n_6 ,\delay_counter[0]_i_355_n_0 ,1'b0}),
        .O({\delay_counter_reg[0]_i_303_n_4 ,\delay_counter_reg[0]_i_303_n_5 ,\delay_counter_reg[0]_i_303_n_6 ,\NLW_delay_counter_reg[0]_i_303_O_UNCONNECTED [0]}),
        .S({\delay_counter[0]_i_356_n_0 ,\delay_counter[0]_i_357_n_0 ,\delay_counter[0]_i_358_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[0]_i_308 
       (.CI(1'b0),
        .CO({\delay_counter_reg[0]_i_308_n_0 ,\delay_counter_reg[0]_i_308_n_1 ,\delay_counter_reg[0]_i_308_n_2 ,\delay_counter_reg[0]_i_308_n_3 }),
        .CYINIT(data[12]),
        .DI({\delay_counter_reg[4]_i_142_n_5 ,\delay_counter_reg[4]_i_142_n_6 ,\delay_counter[0]_i_359_n_0 ,1'b0}),
        .O({\delay_counter_reg[0]_i_308_n_4 ,\delay_counter_reg[0]_i_308_n_5 ,\delay_counter_reg[0]_i_308_n_6 ,\NLW_delay_counter_reg[0]_i_308_O_UNCONNECTED [0]}),
        .S({\delay_counter[0]_i_360_n_0 ,\delay_counter[0]_i_361_n_0 ,\delay_counter[0]_i_362_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[0]_i_313 
       (.CI(1'b0),
        .CO({\delay_counter_reg[0]_i_313_n_0 ,\delay_counter_reg[0]_i_313_n_1 ,\delay_counter_reg[0]_i_313_n_2 ,\delay_counter_reg[0]_i_313_n_3 }),
        .CYINIT(data[3]),
        .DI({\delay_counter_reg[0]_i_272_n_5 ,\delay_counter_reg[0]_i_272_n_6 ,\delay_counter[0]_i_363_n_0 ,1'b0}),
        .O({\delay_counter_reg[0]_i_313_n_4 ,\delay_counter_reg[0]_i_313_n_5 ,\delay_counter_reg[0]_i_313_n_6 ,\NLW_delay_counter_reg[0]_i_313_O_UNCONNECTED [0]}),
        .S({\delay_counter[0]_i_364_n_0 ,\delay_counter[0]_i_365_n_0 ,\delay_counter[0]_i_366_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[0]_i_318 
       (.CI(1'b0),
        .CO({\delay_counter_reg[0]_i_318_n_0 ,\delay_counter_reg[0]_i_318_n_1 ,\delay_counter_reg[0]_i_318_n_2 ,\delay_counter_reg[0]_i_318_n_3 }),
        .CYINIT(data[2]),
        .DI({\delay_counter_reg[0]_i_313_n_5 ,\delay_counter_reg[0]_i_313_n_6 ,\delay_counter[0]_i_367_n_0 ,1'b0}),
        .O({\delay_counter_reg[0]_i_318_n_4 ,\delay_counter_reg[0]_i_318_n_5 ,\delay_counter_reg[0]_i_318_n_6 ,\NLW_delay_counter_reg[0]_i_318_O_UNCONNECTED [0]}),
        .S({\delay_counter[0]_i_368_n_0 ,\delay_counter[0]_i_369_n_0 ,\delay_counter[0]_i_370_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[0]_i_323 
       (.CI(1'b0),
        .CO({\delay_counter_reg[0]_i_323_n_0 ,\delay_counter_reg[0]_i_323_n_1 ,\delay_counter_reg[0]_i_323_n_2 ,\delay_counter_reg[0]_i_323_n_3 }),
        .CYINIT(data[1]),
        .DI({\delay_counter_reg[0]_i_318_n_4 ,\delay_counter_reg[0]_i_318_n_5 ,\delay_counter_reg[0]_i_318_n_6 ,\delay_counter[0]_i_371_n_0 }),
        .O(\NLW_delay_counter_reg[0]_i_323_O_UNCONNECTED [3:0]),
        .S({\delay_counter[0]_i_372_n_0 ,\delay_counter[0]_i_373_n_0 ,\delay_counter[0]_i_374_n_0 ,\delay_counter[0]_i_375_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_33 
       (.CI(\delay_counter_reg[0]_i_52_n_0 ),
        .CO({\delay_counter_reg[0]_i_33_n_0 ,\delay_counter_reg[0]_i_33_n_1 ,\delay_counter_reg[0]_i_33_n_2 ,\delay_counter_reg[0]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_29_n_5 ,\delay_counter_reg[0]_i_29_n_6 ,\delay_counter_reg[0]_i_29_n_7 ,\delay_counter_reg[0]_i_41_n_4 }),
        .O({\delay_counter_reg[0]_i_33_n_4 ,\delay_counter_reg[0]_i_33_n_5 ,\delay_counter_reg[0]_i_33_n_6 ,\delay_counter_reg[0]_i_33_n_7 }),
        .S({\delay_counter[0]_i_53_n_0 ,\delay_counter[0]_i_54_n_0 ,\delay_counter[0]_i_55_n_0 ,\delay_counter[0]_i_56_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_36 
       (.CI(\delay_counter_reg[0]_i_57_n_0 ),
        .CO({\delay_counter_reg[0]_i_36_n_0 ,\delay_counter_reg[0]_i_36_n_1 ,\delay_counter_reg[0]_i_36_n_2 ,\delay_counter_reg[0]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_33_n_5 ,\delay_counter_reg[0]_i_33_n_6 ,\delay_counter_reg[0]_i_33_n_7 ,\delay_counter_reg[0]_i_52_n_4 }),
        .O({\delay_counter_reg[0]_i_36_n_4 ,\delay_counter_reg[0]_i_36_n_5 ,\delay_counter_reg[0]_i_36_n_6 ,\delay_counter_reg[0]_i_36_n_7 }),
        .S({\delay_counter[0]_i_58_n_0 ,\delay_counter[0]_i_59_n_0 ,\delay_counter[0]_i_60_n_0 ,\delay_counter[0]_i_61_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_39 
       (.CI(\delay_counter_reg[0]_i_62_n_0 ),
        .CO({\delay_counter_reg[0]_i_39_n_0 ,\delay_counter_reg[0]_i_39_n_1 ,\delay_counter_reg[0]_i_39_n_2 ,\delay_counter_reg[0]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_36_n_4 ,\delay_counter_reg[0]_i_36_n_5 ,\delay_counter_reg[0]_i_36_n_6 ,\delay_counter_reg[0]_i_36_n_7 }),
        .O(\NLW_delay_counter_reg[0]_i_39_O_UNCONNECTED [3:0]),
        .S({\delay_counter[0]_i_63_n_0 ,\delay_counter[0]_i_64_n_0 ,\delay_counter[0]_i_65_n_0 ,\delay_counter[0]_i_66_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_41 
       (.CI(\delay_counter_reg[0]_i_67_n_0 ),
        .CO({\delay_counter_reg[0]_i_41_n_0 ,\delay_counter_reg[0]_i_41_n_1 ,\delay_counter_reg[0]_i_41_n_2 ,\delay_counter_reg[0]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_42_n_5 ,\delay_counter_reg[0]_i_42_n_6 ,\delay_counter_reg[0]_i_42_n_7 ,\delay_counter_reg[0]_i_68_n_4 }),
        .O({\delay_counter_reg[0]_i_41_n_4 ,\delay_counter_reg[0]_i_41_n_5 ,\delay_counter_reg[0]_i_41_n_6 ,\delay_counter_reg[0]_i_41_n_7 }),
        .S({\delay_counter[0]_i_69_n_0 ,\delay_counter[0]_i_70_n_0 ,\delay_counter[0]_i_71_n_0 ,\delay_counter[0]_i_72_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_42 
       (.CI(\delay_counter_reg[0]_i_68_n_0 ),
        .CO({\delay_counter_reg[0]_i_42_n_0 ,\delay_counter_reg[0]_i_42_n_1 ,\delay_counter_reg[0]_i_42_n_2 ,\delay_counter_reg[0]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_47_n_5 ,\delay_counter_reg[0]_i_47_n_6 ,\delay_counter_reg[0]_i_47_n_7 ,\delay_counter_reg[0]_i_73_n_4 }),
        .O({\delay_counter_reg[0]_i_42_n_4 ,\delay_counter_reg[0]_i_42_n_5 ,\delay_counter_reg[0]_i_42_n_6 ,\delay_counter_reg[0]_i_42_n_7 }),
        .S({\delay_counter[0]_i_74_n_0 ,\delay_counter[0]_i_75_n_0 ,\delay_counter[0]_i_76_n_0 ,\delay_counter[0]_i_77_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_47 
       (.CI(\delay_counter_reg[0]_i_73_n_0 ),
        .CO({\delay_counter_reg[0]_i_47_n_0 ,\delay_counter_reg[0]_i_47_n_1 ,\delay_counter_reg[0]_i_47_n_2 ,\delay_counter_reg[0]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_33_n_5 ,\delay_counter_reg[4]_i_33_n_6 ,\delay_counter_reg[4]_i_33_n_7 ,\delay_counter_reg[0]_i_78_n_4 }),
        .O({\delay_counter_reg[0]_i_47_n_4 ,\delay_counter_reg[0]_i_47_n_5 ,\delay_counter_reg[0]_i_47_n_6 ,\delay_counter_reg[0]_i_47_n_7 }),
        .S({\delay_counter[0]_i_79_n_0 ,\delay_counter[0]_i_80_n_0 ,\delay_counter[0]_i_81_n_0 ,\delay_counter[0]_i_82_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_52 
       (.CI(\delay_counter_reg[0]_i_83_n_0 ),
        .CO({\delay_counter_reg[0]_i_52_n_0 ,\delay_counter_reg[0]_i_52_n_1 ,\delay_counter_reg[0]_i_52_n_2 ,\delay_counter_reg[0]_i_52_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_41_n_5 ,\delay_counter_reg[0]_i_41_n_6 ,\delay_counter_reg[0]_i_41_n_7 ,\delay_counter_reg[0]_i_67_n_4 }),
        .O({\delay_counter_reg[0]_i_52_n_4 ,\delay_counter_reg[0]_i_52_n_5 ,\delay_counter_reg[0]_i_52_n_6 ,\delay_counter_reg[0]_i_52_n_7 }),
        .S({\delay_counter[0]_i_84_n_0 ,\delay_counter[0]_i_85_n_0 ,\delay_counter[0]_i_86_n_0 ,\delay_counter[0]_i_87_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_57 
       (.CI(\delay_counter_reg[0]_i_88_n_0 ),
        .CO({\delay_counter_reg[0]_i_57_n_0 ,\delay_counter_reg[0]_i_57_n_1 ,\delay_counter_reg[0]_i_57_n_2 ,\delay_counter_reg[0]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_52_n_5 ,\delay_counter_reg[0]_i_52_n_6 ,\delay_counter_reg[0]_i_52_n_7 ,\delay_counter_reg[0]_i_83_n_4 }),
        .O({\delay_counter_reg[0]_i_57_n_4 ,\delay_counter_reg[0]_i_57_n_5 ,\delay_counter_reg[0]_i_57_n_6 ,\delay_counter_reg[0]_i_57_n_7 }),
        .S({\delay_counter[0]_i_89_n_0 ,\delay_counter[0]_i_90_n_0 ,\delay_counter[0]_i_91_n_0 ,\delay_counter[0]_i_92_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_62 
       (.CI(\delay_counter_reg[0]_i_93_n_0 ),
        .CO({\delay_counter_reg[0]_i_62_n_0 ,\delay_counter_reg[0]_i_62_n_1 ,\delay_counter_reg[0]_i_62_n_2 ,\delay_counter_reg[0]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_57_n_4 ,\delay_counter_reg[0]_i_57_n_5 ,\delay_counter_reg[0]_i_57_n_6 ,\delay_counter_reg[0]_i_57_n_7 }),
        .O(\NLW_delay_counter_reg[0]_i_62_O_UNCONNECTED [3:0]),
        .S({\delay_counter[0]_i_94_n_0 ,\delay_counter[0]_i_95_n_0 ,\delay_counter[0]_i_96_n_0 ,\delay_counter[0]_i_97_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_67 
       (.CI(\delay_counter_reg[0]_i_98_n_0 ),
        .CO({\delay_counter_reg[0]_i_67_n_0 ,\delay_counter_reg[0]_i_67_n_1 ,\delay_counter_reg[0]_i_67_n_2 ,\delay_counter_reg[0]_i_67_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_68_n_5 ,\delay_counter_reg[0]_i_68_n_6 ,\delay_counter_reg[0]_i_68_n_7 ,\delay_counter_reg[0]_i_99_n_4 }),
        .O({\delay_counter_reg[0]_i_67_n_4 ,\delay_counter_reg[0]_i_67_n_5 ,\delay_counter_reg[0]_i_67_n_6 ,\delay_counter_reg[0]_i_67_n_7 }),
        .S({\delay_counter[0]_i_100_n_0 ,\delay_counter[0]_i_101_n_0 ,\delay_counter[0]_i_102_n_0 ,\delay_counter[0]_i_103_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_68 
       (.CI(\delay_counter_reg[0]_i_99_n_0 ),
        .CO({\delay_counter_reg[0]_i_68_n_0 ,\delay_counter_reg[0]_i_68_n_1 ,\delay_counter_reg[0]_i_68_n_2 ,\delay_counter_reg[0]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_73_n_5 ,\delay_counter_reg[0]_i_73_n_6 ,\delay_counter_reg[0]_i_73_n_7 ,\delay_counter_reg[0]_i_104_n_4 }),
        .O({\delay_counter_reg[0]_i_68_n_4 ,\delay_counter_reg[0]_i_68_n_5 ,\delay_counter_reg[0]_i_68_n_6 ,\delay_counter_reg[0]_i_68_n_7 }),
        .S({\delay_counter[0]_i_105_n_0 ,\delay_counter[0]_i_106_n_0 ,\delay_counter[0]_i_107_n_0 ,\delay_counter[0]_i_108_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_73 
       (.CI(\delay_counter_reg[0]_i_104_n_0 ),
        .CO({\delay_counter_reg[0]_i_73_n_0 ,\delay_counter_reg[0]_i_73_n_1 ,\delay_counter_reg[0]_i_73_n_2 ,\delay_counter_reg[0]_i_73_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_78_n_5 ,\delay_counter_reg[0]_i_78_n_6 ,\delay_counter_reg[0]_i_78_n_7 ,\delay_counter_reg[0]_i_109_n_4 }),
        .O({\delay_counter_reg[0]_i_73_n_4 ,\delay_counter_reg[0]_i_73_n_5 ,\delay_counter_reg[0]_i_73_n_6 ,\delay_counter_reg[0]_i_73_n_7 }),
        .S({\delay_counter[0]_i_110_n_0 ,\delay_counter[0]_i_111_n_0 ,\delay_counter[0]_i_112_n_0 ,\delay_counter[0]_i_113_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_78 
       (.CI(\delay_counter_reg[0]_i_109_n_0 ),
        .CO({\delay_counter_reg[0]_i_78_n_0 ,\delay_counter_reg[0]_i_78_n_1 ,\delay_counter_reg[0]_i_78_n_2 ,\delay_counter_reg[0]_i_78_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_42_n_5 ,\delay_counter_reg[4]_i_42_n_6 ,\delay_counter_reg[4]_i_42_n_7 ,\delay_counter_reg[0]_i_114_n_4 }),
        .O({\delay_counter_reg[0]_i_78_n_4 ,\delay_counter_reg[0]_i_78_n_5 ,\delay_counter_reg[0]_i_78_n_6 ,\delay_counter_reg[0]_i_78_n_7 }),
        .S({\delay_counter[0]_i_115_n_0 ,\delay_counter[0]_i_116_n_0 ,\delay_counter[0]_i_117_n_0 ,\delay_counter[0]_i_118_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_83 
       (.CI(\delay_counter_reg[0]_i_119_n_0 ),
        .CO({\delay_counter_reg[0]_i_83_n_0 ,\delay_counter_reg[0]_i_83_n_1 ,\delay_counter_reg[0]_i_83_n_2 ,\delay_counter_reg[0]_i_83_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_67_n_5 ,\delay_counter_reg[0]_i_67_n_6 ,\delay_counter_reg[0]_i_67_n_7 ,\delay_counter_reg[0]_i_98_n_4 }),
        .O({\delay_counter_reg[0]_i_83_n_4 ,\delay_counter_reg[0]_i_83_n_5 ,\delay_counter_reg[0]_i_83_n_6 ,\delay_counter_reg[0]_i_83_n_7 }),
        .S({\delay_counter[0]_i_120_n_0 ,\delay_counter[0]_i_121_n_0 ,\delay_counter[0]_i_122_n_0 ,\delay_counter[0]_i_123_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_88 
       (.CI(\delay_counter_reg[0]_i_124_n_0 ),
        .CO({\delay_counter_reg[0]_i_88_n_0 ,\delay_counter_reg[0]_i_88_n_1 ,\delay_counter_reg[0]_i_88_n_2 ,\delay_counter_reg[0]_i_88_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_83_n_5 ,\delay_counter_reg[0]_i_83_n_6 ,\delay_counter_reg[0]_i_83_n_7 ,\delay_counter_reg[0]_i_119_n_4 }),
        .O({\delay_counter_reg[0]_i_88_n_4 ,\delay_counter_reg[0]_i_88_n_5 ,\delay_counter_reg[0]_i_88_n_6 ,\delay_counter_reg[0]_i_88_n_7 }),
        .S({\delay_counter[0]_i_125_n_0 ,\delay_counter[0]_i_126_n_0 ,\delay_counter[0]_i_127_n_0 ,\delay_counter[0]_i_128_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_93 
       (.CI(\delay_counter_reg[0]_i_129_n_0 ),
        .CO({\delay_counter_reg[0]_i_93_n_0 ,\delay_counter_reg[0]_i_93_n_1 ,\delay_counter_reg[0]_i_93_n_2 ,\delay_counter_reg[0]_i_93_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_88_n_4 ,\delay_counter_reg[0]_i_88_n_5 ,\delay_counter_reg[0]_i_88_n_6 ,\delay_counter_reg[0]_i_88_n_7 }),
        .O(\NLW_delay_counter_reg[0]_i_93_O_UNCONNECTED [3:0]),
        .S({\delay_counter[0]_i_130_n_0 ,\delay_counter[0]_i_131_n_0 ,\delay_counter[0]_i_132_n_0 ,\delay_counter[0]_i_133_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_98 
       (.CI(\delay_counter_reg[0]_i_134_n_0 ),
        .CO({\delay_counter_reg[0]_i_98_n_0 ,\delay_counter_reg[0]_i_98_n_1 ,\delay_counter_reg[0]_i_98_n_2 ,\delay_counter_reg[0]_i_98_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_99_n_5 ,\delay_counter_reg[0]_i_99_n_6 ,\delay_counter_reg[0]_i_99_n_7 ,\delay_counter_reg[0]_i_135_n_4 }),
        .O({\delay_counter_reg[0]_i_98_n_4 ,\delay_counter_reg[0]_i_98_n_5 ,\delay_counter_reg[0]_i_98_n_6 ,\delay_counter_reg[0]_i_98_n_7 }),
        .S({\delay_counter[0]_i_136_n_0 ,\delay_counter[0]_i_137_n_0 ,\delay_counter[0]_i_138_n_0 ,\delay_counter[0]_i_139_n_0 }));
  CARRY4 \delay_counter_reg[0]_i_99 
       (.CI(\delay_counter_reg[0]_i_135_n_0 ),
        .CO({\delay_counter_reg[0]_i_99_n_0 ,\delay_counter_reg[0]_i_99_n_1 ,\delay_counter_reg[0]_i_99_n_2 ,\delay_counter_reg[0]_i_99_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[0]_i_104_n_5 ,\delay_counter_reg[0]_i_104_n_6 ,\delay_counter_reg[0]_i_104_n_7 ,\delay_counter_reg[0]_i_140_n_4 }),
        .O({\delay_counter_reg[0]_i_99_n_4 ,\delay_counter_reg[0]_i_99_n_5 ,\delay_counter_reg[0]_i_99_n_6 ,\delay_counter_reg[0]_i_99_n_7 }),
        .S({\delay_counter[0]_i_141_n_0 ,\delay_counter[0]_i_142_n_0 ,\delay_counter[0]_i_143_n_0 ,\delay_counter[0]_i_144_n_0 }));
  FDRE \delay_counter_reg[10] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[8]_i_1_n_5 ),
        .Q(delay_counter_reg[10]),
        .R(clear));
  FDRE \delay_counter_reg[11] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[8]_i_1_n_4 ),
        .Q(delay_counter_reg[11]),
        .R(clear));
  FDRE \delay_counter_reg[12] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[12]_i_1_n_7 ),
        .Q(delay_counter_reg[12]),
        .R(clear));
  CARRY4 \delay_counter_reg[12]_i_1 
       (.CI(\delay_counter_reg[8]_i_1_n_0 ),
        .CO({\delay_counter_reg[12]_i_1_n_0 ,\delay_counter_reg[12]_i_1_n_1 ,\delay_counter_reg[12]_i_1_n_2 ,\delay_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 }),
        .O({\delay_counter_reg[12]_i_1_n_4 ,\delay_counter_reg[12]_i_1_n_5 ,\delay_counter_reg[12]_i_1_n_6 ,\delay_counter_reg[12]_i_1_n_7 }),
        .S({\delay_counter[12]_i_2_n_0 ,\delay_counter[12]_i_3_n_0 ,\delay_counter[12]_i_4_n_0 ,\delay_counter[12]_i_5_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_10 
       (.CI(\delay_counter_reg[12]_i_22_n_0 ),
        .CO({\delay_counter_reg[12]_i_10_n_0 ,\delay_counter_reg[12]_i_10_n_1 ,\delay_counter_reg[12]_i_10_n_2 ,\delay_counter_reg[12]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_11_n_5 ,\delay_counter_reg[12]_i_11_n_6 ,\delay_counter_reg[12]_i_11_n_7 ,\delay_counter_reg[12]_i_23_n_4 }),
        .O({\delay_counter_reg[12]_i_10_n_4 ,\delay_counter_reg[12]_i_10_n_5 ,\delay_counter_reg[12]_i_10_n_6 ,\delay_counter_reg[12]_i_10_n_7 }),
        .S({\delay_counter[12]_i_24_n_0 ,\delay_counter[12]_i_25_n_0 ,\delay_counter[12]_i_26_n_0 ,\delay_counter[12]_i_27_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_102 
       (.CI(\delay_counter_reg[8]_i_137_n_0 ),
        .CO({\delay_counter_reg[12]_i_102_n_0 ,\delay_counter_reg[12]_i_102_n_1 ,\delay_counter_reg[12]_i_102_n_2 ,\delay_counter_reg[12]_i_102_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_107_n_5 ,\delay_counter_reg[12]_i_107_n_6 ,\delay_counter_reg[12]_i_107_n_7 ,\delay_counter_reg[12]_i_122_n_4 }),
        .O({\delay_counter_reg[12]_i_102_n_4 ,\delay_counter_reg[12]_i_102_n_5 ,\delay_counter_reg[12]_i_102_n_6 ,\delay_counter_reg[12]_i_102_n_7 }),
        .S({\delay_counter[12]_i_123_n_0 ,\delay_counter[12]_i_124_n_0 ,\delay_counter[12]_i_125_n_0 ,\delay_counter[12]_i_126_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_107 
       (.CI(\delay_counter_reg[12]_i_122_n_0 ),
        .CO({\delay_counter_reg[12]_i_107_n_0 ,\delay_counter_reg[12]_i_107_n_1 ,\delay_counter_reg[12]_i_107_n_2 ,\delay_counter_reg[12]_i_107_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_112_n_5 ,\delay_counter_reg[12]_i_112_n_6 ,\delay_counter_reg[12]_i_112_n_7 ,\delay_counter_reg[12]_i_127_n_4 }),
        .O({\delay_counter_reg[12]_i_107_n_4 ,\delay_counter_reg[12]_i_107_n_5 ,\delay_counter_reg[12]_i_107_n_6 ,\delay_counter_reg[12]_i_107_n_7 }),
        .S({\delay_counter[12]_i_128_n_0 ,\delay_counter[12]_i_129_n_0 ,\delay_counter[12]_i_130_n_0 ,\delay_counter[12]_i_131_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_11 
       (.CI(\delay_counter_reg[12]_i_23_n_0 ),
        .CO({\delay_counter_reg[12]_i_11_n_0 ,\delay_counter_reg[12]_i_11_n_1 ,\delay_counter_reg[12]_i_11_n_2 ,\delay_counter_reg[12]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_17_n_5 ,\delay_counter_reg[16]_i_17_n_6 ,\delay_counter_reg[16]_i_17_n_7 ,\delay_counter_reg[12]_i_28_n_4 }),
        .O({\delay_counter_reg[12]_i_11_n_4 ,\delay_counter_reg[12]_i_11_n_5 ,\delay_counter_reg[12]_i_11_n_6 ,\delay_counter_reg[12]_i_11_n_7 }),
        .S({\delay_counter[12]_i_29_n_0 ,\delay_counter[12]_i_30_n_0 ,\delay_counter[12]_i_31_n_0 ,\delay_counter[12]_i_32_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_112 
       (.CI(\delay_counter_reg[12]_i_127_n_0 ),
        .CO({\delay_counter_reg[12]_i_112_n_0 ,\delay_counter_reg[12]_i_112_n_1 ,\delay_counter_reg[12]_i_112_n_2 ,\delay_counter_reg[12]_i_112_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_117_n_5 ,\delay_counter_reg[12]_i_117_n_6 ,\delay_counter_reg[12]_i_117_n_7 ,\delay_counter_reg[12]_i_132_n_4 }),
        .O({\delay_counter_reg[12]_i_112_n_4 ,\delay_counter_reg[12]_i_112_n_5 ,\delay_counter_reg[12]_i_112_n_6 ,\delay_counter_reg[12]_i_112_n_7 }),
        .S({\delay_counter[12]_i_133_n_0 ,\delay_counter[12]_i_134_n_0 ,\delay_counter[12]_i_135_n_0 ,\delay_counter[12]_i_136_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_117 
       (.CI(\delay_counter_reg[12]_i_132_n_0 ),
        .CO({\delay_counter_reg[12]_i_117_n_0 ,\delay_counter_reg[12]_i_117_n_1 ,\delay_counter_reg[12]_i_117_n_2 ,\delay_counter_reg[12]_i_117_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_102_n_5 ,\delay_counter_reg[16]_i_102_n_6 ,\delay_counter_reg[16]_i_102_n_7 ,\delay_counter_reg[12]_i_137_n_4 }),
        .O({\delay_counter_reg[12]_i_117_n_4 ,\delay_counter_reg[12]_i_117_n_5 ,\delay_counter_reg[12]_i_117_n_6 ,\delay_counter_reg[12]_i_117_n_7 }),
        .S({\delay_counter[12]_i_138_n_0 ,\delay_counter[12]_i_139_n_0 ,\delay_counter[12]_i_140_n_0 ,\delay_counter[12]_i_141_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_122 
       (.CI(\delay_counter_reg[8]_i_157_n_0 ),
        .CO({\delay_counter_reg[12]_i_122_n_0 ,\delay_counter_reg[12]_i_122_n_1 ,\delay_counter_reg[12]_i_122_n_2 ,\delay_counter_reg[12]_i_122_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_127_n_5 ,\delay_counter_reg[12]_i_127_n_6 ,\delay_counter_reg[12]_i_127_n_7 ,\delay_counter_reg[12]_i_142_n_4 }),
        .O({\delay_counter_reg[12]_i_122_n_4 ,\delay_counter_reg[12]_i_122_n_5 ,\delay_counter_reg[12]_i_122_n_6 ,\delay_counter_reg[12]_i_122_n_7 }),
        .S({\delay_counter[12]_i_143_n_0 ,\delay_counter[12]_i_144_n_0 ,\delay_counter[12]_i_145_n_0 ,\delay_counter[12]_i_146_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_127 
       (.CI(\delay_counter_reg[12]_i_142_n_0 ),
        .CO({\delay_counter_reg[12]_i_127_n_0 ,\delay_counter_reg[12]_i_127_n_1 ,\delay_counter_reg[12]_i_127_n_2 ,\delay_counter_reg[12]_i_127_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_132_n_5 ,\delay_counter_reg[12]_i_132_n_6 ,\delay_counter_reg[12]_i_132_n_7 ,\delay_counter_reg[12]_i_147_n_4 }),
        .O({\delay_counter_reg[12]_i_127_n_4 ,\delay_counter_reg[12]_i_127_n_5 ,\delay_counter_reg[12]_i_127_n_6 ,\delay_counter_reg[12]_i_127_n_7 }),
        .S({\delay_counter[12]_i_148_n_0 ,\delay_counter[12]_i_149_n_0 ,\delay_counter[12]_i_150_n_0 ,\delay_counter[12]_i_151_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_132 
       (.CI(\delay_counter_reg[12]_i_147_n_0 ),
        .CO({\delay_counter_reg[12]_i_132_n_0 ,\delay_counter_reg[12]_i_132_n_1 ,\delay_counter_reg[12]_i_132_n_2 ,\delay_counter_reg[12]_i_132_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_137_n_5 ,\delay_counter_reg[12]_i_137_n_6 ,\delay_counter_reg[12]_i_137_n_7 ,\delay_counter_reg[12]_i_152_n_4 }),
        .O({\delay_counter_reg[12]_i_132_n_4 ,\delay_counter_reg[12]_i_132_n_5 ,\delay_counter_reg[12]_i_132_n_6 ,\delay_counter_reg[12]_i_132_n_7 }),
        .S({\delay_counter[12]_i_153_n_0 ,\delay_counter[12]_i_154_n_0 ,\delay_counter[12]_i_155_n_0 ,\delay_counter[12]_i_156_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_137 
       (.CI(\delay_counter_reg[12]_i_152_n_0 ),
        .CO({\delay_counter_reg[12]_i_137_n_0 ,\delay_counter_reg[12]_i_137_n_1 ,\delay_counter_reg[12]_i_137_n_2 ,\delay_counter_reg[12]_i_137_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_122_n_5 ,\delay_counter_reg[16]_i_122_n_6 ,\delay_counter_reg[16]_i_122_n_7 ,\delay_counter_reg[12]_i_157_n_4 }),
        .O({\delay_counter_reg[12]_i_137_n_4 ,\delay_counter_reg[12]_i_137_n_5 ,\delay_counter_reg[12]_i_137_n_6 ,\delay_counter_reg[12]_i_137_n_7 }),
        .S({\delay_counter[12]_i_158_n_0 ,\delay_counter[12]_i_159_n_0 ,\delay_counter[12]_i_160_n_0 ,\delay_counter[12]_i_161_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_14 
       (.CI(\delay_counter_reg[12]_i_33_n_0 ),
        .CO({\delay_counter_reg[12]_i_14_n_0 ,\delay_counter_reg[12]_i_14_n_1 ,\delay_counter_reg[12]_i_14_n_2 ,\delay_counter_reg[12]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_10_n_5 ,\delay_counter_reg[12]_i_10_n_6 ,\delay_counter_reg[12]_i_10_n_7 ,\delay_counter_reg[12]_i_22_n_4 }),
        .O({\delay_counter_reg[12]_i_14_n_4 ,\delay_counter_reg[12]_i_14_n_5 ,\delay_counter_reg[12]_i_14_n_6 ,\delay_counter_reg[12]_i_14_n_7 }),
        .S({\delay_counter[12]_i_34_n_0 ,\delay_counter[12]_i_35_n_0 ,\delay_counter[12]_i_36_n_0 ,\delay_counter[12]_i_37_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_142 
       (.CI(1'b0),
        .CO({\delay_counter_reg[12]_i_142_n_0 ,\delay_counter_reg[12]_i_142_n_1 ,\delay_counter_reg[12]_i_142_n_2 ,\delay_counter_reg[12]_i_142_n_3 }),
        .CYINIT(data[21]),
        .DI({\delay_counter_reg[12]_i_147_n_5 ,\delay_counter_reg[12]_i_147_n_6 ,1'b1,1'b0}),
        .O({\delay_counter_reg[12]_i_142_n_4 ,\delay_counter_reg[12]_i_142_n_5 ,\delay_counter_reg[12]_i_142_n_6 ,\NLW_delay_counter_reg[12]_i_142_O_UNCONNECTED [0]}),
        .S({\delay_counter[12]_i_162_n_0 ,\delay_counter[12]_i_163_n_0 ,\delay_counter[12]_i_164_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[12]_i_147 
       (.CI(1'b0),
        .CO({\delay_counter_reg[12]_i_147_n_0 ,\delay_counter_reg[12]_i_147_n_1 ,\delay_counter_reg[12]_i_147_n_2 ,\delay_counter_reg[12]_i_147_n_3 }),
        .CYINIT(data[22]),
        .DI({\delay_counter_reg[12]_i_152_n_5 ,\delay_counter_reg[12]_i_152_n_6 ,1'b1,1'b0}),
        .O({\delay_counter_reg[12]_i_147_n_4 ,\delay_counter_reg[12]_i_147_n_5 ,\delay_counter_reg[12]_i_147_n_6 ,\NLW_delay_counter_reg[12]_i_147_O_UNCONNECTED [0]}),
        .S({\delay_counter[12]_i_165_n_0 ,\delay_counter[12]_i_166_n_0 ,\delay_counter[12]_i_167_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[12]_i_152 
       (.CI(1'b0),
        .CO({\delay_counter_reg[12]_i_152_n_0 ,\delay_counter_reg[12]_i_152_n_1 ,\delay_counter_reg[12]_i_152_n_2 ,\delay_counter_reg[12]_i_152_n_3 }),
        .CYINIT(data[23]),
        .DI({\delay_counter_reg[12]_i_157_n_5 ,\delay_counter_reg[12]_i_157_n_6 ,1'b1,1'b0}),
        .O({\delay_counter_reg[12]_i_152_n_4 ,\delay_counter_reg[12]_i_152_n_5 ,\delay_counter_reg[12]_i_152_n_6 ,\NLW_delay_counter_reg[12]_i_152_O_UNCONNECTED [0]}),
        .S({\delay_counter[12]_i_168_n_0 ,\delay_counter[12]_i_169_n_0 ,\delay_counter[12]_i_170_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[12]_i_157 
       (.CI(1'b0),
        .CO({\delay_counter_reg[12]_i_157_n_0 ,\delay_counter_reg[12]_i_157_n_1 ,\delay_counter_reg[12]_i_157_n_2 ,\delay_counter_reg[12]_i_157_n_3 }),
        .CYINIT(data[24]),
        .DI({\delay_counter_reg[16]_i_145_n_5 ,\delay_counter_reg[16]_i_145_n_6 ,1'b1,1'b0}),
        .O({\delay_counter_reg[12]_i_157_n_4 ,\delay_counter_reg[12]_i_157_n_5 ,\delay_counter_reg[12]_i_157_n_6 ,\NLW_delay_counter_reg[12]_i_157_O_UNCONNECTED [0]}),
        .S({\delay_counter[12]_i_171_n_0 ,\delay_counter[12]_i_172_n_0 ,\delay_counter[12]_i_173_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[12]_i_17 
       (.CI(\delay_counter_reg[8]_i_28_n_0 ),
        .CO({\delay_counter_reg[12]_i_17_n_0 ,\delay_counter_reg[12]_i_17_n_1 ,\delay_counter_reg[12]_i_17_n_2 ,\delay_counter_reg[12]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_14_n_5 ,\delay_counter_reg[12]_i_14_n_6 ,\delay_counter_reg[12]_i_14_n_7 ,\delay_counter_reg[12]_i_33_n_4 }),
        .O({\delay_counter_reg[12]_i_17_n_4 ,\delay_counter_reg[12]_i_17_n_5 ,\delay_counter_reg[12]_i_17_n_6 ,\delay_counter_reg[12]_i_17_n_7 }),
        .S({\delay_counter[12]_i_38_n_0 ,\delay_counter[12]_i_39_n_0 ,\delay_counter[12]_i_40_n_0 ,\delay_counter[12]_i_41_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_22 
       (.CI(\delay_counter_reg[12]_i_42_n_0 ),
        .CO({\delay_counter_reg[12]_i_22_n_0 ,\delay_counter_reg[12]_i_22_n_1 ,\delay_counter_reg[12]_i_22_n_2 ,\delay_counter_reg[12]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_23_n_5 ,\delay_counter_reg[12]_i_23_n_6 ,\delay_counter_reg[12]_i_23_n_7 ,\delay_counter_reg[12]_i_43_n_4 }),
        .O({\delay_counter_reg[12]_i_22_n_4 ,\delay_counter_reg[12]_i_22_n_5 ,\delay_counter_reg[12]_i_22_n_6 ,\delay_counter_reg[12]_i_22_n_7 }),
        .S({\delay_counter[12]_i_44_n_0 ,\delay_counter[12]_i_45_n_0 ,\delay_counter[12]_i_46_n_0 ,\delay_counter[12]_i_47_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_23 
       (.CI(\delay_counter_reg[12]_i_43_n_0 ),
        .CO({\delay_counter_reg[12]_i_23_n_0 ,\delay_counter_reg[12]_i_23_n_1 ,\delay_counter_reg[12]_i_23_n_2 ,\delay_counter_reg[12]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_28_n_5 ,\delay_counter_reg[12]_i_28_n_6 ,\delay_counter_reg[12]_i_28_n_7 ,\delay_counter_reg[12]_i_48_n_4 }),
        .O({\delay_counter_reg[12]_i_23_n_4 ,\delay_counter_reg[12]_i_23_n_5 ,\delay_counter_reg[12]_i_23_n_6 ,\delay_counter_reg[12]_i_23_n_7 }),
        .S({\delay_counter[12]_i_49_n_0 ,\delay_counter[12]_i_50_n_0 ,\delay_counter[12]_i_51_n_0 ,\delay_counter[12]_i_52_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_28 
       (.CI(\delay_counter_reg[12]_i_48_n_0 ),
        .CO({\delay_counter_reg[12]_i_28_n_0 ,\delay_counter_reg[12]_i_28_n_1 ,\delay_counter_reg[12]_i_28_n_2 ,\delay_counter_reg[12]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_33_n_5 ,\delay_counter_reg[16]_i_33_n_6 ,\delay_counter_reg[16]_i_33_n_7 ,\delay_counter_reg[12]_i_53_n_4 }),
        .O({\delay_counter_reg[12]_i_28_n_4 ,\delay_counter_reg[12]_i_28_n_5 ,\delay_counter_reg[12]_i_28_n_6 ,\delay_counter_reg[12]_i_28_n_7 }),
        .S({\delay_counter[12]_i_54_n_0 ,\delay_counter[12]_i_55_n_0 ,\delay_counter[12]_i_56_n_0 ,\delay_counter[12]_i_57_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_33 
       (.CI(\delay_counter_reg[8]_i_53_n_0 ),
        .CO({\delay_counter_reg[12]_i_33_n_0 ,\delay_counter_reg[12]_i_33_n_1 ,\delay_counter_reg[12]_i_33_n_2 ,\delay_counter_reg[12]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_22_n_5 ,\delay_counter_reg[12]_i_22_n_6 ,\delay_counter_reg[12]_i_22_n_7 ,\delay_counter_reg[12]_i_42_n_4 }),
        .O({\delay_counter_reg[12]_i_33_n_4 ,\delay_counter_reg[12]_i_33_n_5 ,\delay_counter_reg[12]_i_33_n_6 ,\delay_counter_reg[12]_i_33_n_7 }),
        .S({\delay_counter[12]_i_58_n_0 ,\delay_counter[12]_i_59_n_0 ,\delay_counter[12]_i_60_n_0 ,\delay_counter[12]_i_61_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_42 
       (.CI(\delay_counter_reg[8]_i_77_n_0 ),
        .CO({\delay_counter_reg[12]_i_42_n_0 ,\delay_counter_reg[12]_i_42_n_1 ,\delay_counter_reg[12]_i_42_n_2 ,\delay_counter_reg[12]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_43_n_5 ,\delay_counter_reg[12]_i_43_n_6 ,\delay_counter_reg[12]_i_43_n_7 ,\delay_counter_reg[12]_i_62_n_4 }),
        .O({\delay_counter_reg[12]_i_42_n_4 ,\delay_counter_reg[12]_i_42_n_5 ,\delay_counter_reg[12]_i_42_n_6 ,\delay_counter_reg[12]_i_42_n_7 }),
        .S({\delay_counter[12]_i_63_n_0 ,\delay_counter[12]_i_64_n_0 ,\delay_counter[12]_i_65_n_0 ,\delay_counter[12]_i_66_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_43 
       (.CI(\delay_counter_reg[12]_i_62_n_0 ),
        .CO({\delay_counter_reg[12]_i_43_n_0 ,\delay_counter_reg[12]_i_43_n_1 ,\delay_counter_reg[12]_i_43_n_2 ,\delay_counter_reg[12]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_48_n_5 ,\delay_counter_reg[12]_i_48_n_6 ,\delay_counter_reg[12]_i_48_n_7 ,\delay_counter_reg[12]_i_67_n_4 }),
        .O({\delay_counter_reg[12]_i_43_n_4 ,\delay_counter_reg[12]_i_43_n_5 ,\delay_counter_reg[12]_i_43_n_6 ,\delay_counter_reg[12]_i_43_n_7 }),
        .S({\delay_counter[12]_i_68_n_0 ,\delay_counter[12]_i_69_n_0 ,\delay_counter[12]_i_70_n_0 ,\delay_counter[12]_i_71_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_48 
       (.CI(\delay_counter_reg[12]_i_67_n_0 ),
        .CO({\delay_counter_reg[12]_i_48_n_0 ,\delay_counter_reg[12]_i_48_n_1 ,\delay_counter_reg[12]_i_48_n_2 ,\delay_counter_reg[12]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_53_n_5 ,\delay_counter_reg[12]_i_53_n_6 ,\delay_counter_reg[12]_i_53_n_7 ,\delay_counter_reg[12]_i_72_n_4 }),
        .O({\delay_counter_reg[12]_i_48_n_4 ,\delay_counter_reg[12]_i_48_n_5 ,\delay_counter_reg[12]_i_48_n_6 ,\delay_counter_reg[12]_i_48_n_7 }),
        .S({\delay_counter[12]_i_73_n_0 ,\delay_counter[12]_i_74_n_0 ,\delay_counter[12]_i_75_n_0 ,\delay_counter[12]_i_76_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_53 
       (.CI(\delay_counter_reg[12]_i_72_n_0 ),
        .CO({\delay_counter_reg[12]_i_53_n_0 ,\delay_counter_reg[12]_i_53_n_1 ,\delay_counter_reg[12]_i_53_n_2 ,\delay_counter_reg[12]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_42_n_5 ,\delay_counter_reg[16]_i_42_n_6 ,\delay_counter_reg[16]_i_42_n_7 ,\delay_counter_reg[12]_i_77_n_4 }),
        .O({\delay_counter_reg[12]_i_53_n_4 ,\delay_counter_reg[12]_i_53_n_5 ,\delay_counter_reg[12]_i_53_n_6 ,\delay_counter_reg[12]_i_53_n_7 }),
        .S({\delay_counter[12]_i_78_n_0 ,\delay_counter[12]_i_79_n_0 ,\delay_counter[12]_i_80_n_0 ,\delay_counter[12]_i_81_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_6 
       (.CI(\delay_counter_reg[12]_i_10_n_0 ),
        .CO({\NLW_delay_counter_reg[12]_i_6_CO_UNCONNECTED [3:2],data[15],\delay_counter_reg[12]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[16],\delay_counter_reg[12]_i_11_n_4 }),
        .O({\NLW_delay_counter_reg[12]_i_6_O_UNCONNECTED [3:1],\delay_counter_reg[12]_i_6_n_7 }),
        .S({1'b0,1'b0,\delay_counter[12]_i_12_n_0 ,\delay_counter[12]_i_13_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_62 
       (.CI(\delay_counter_reg[8]_i_97_n_0 ),
        .CO({\delay_counter_reg[12]_i_62_n_0 ,\delay_counter_reg[12]_i_62_n_1 ,\delay_counter_reg[12]_i_62_n_2 ,\delay_counter_reg[12]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_67_n_5 ,\delay_counter_reg[12]_i_67_n_6 ,\delay_counter_reg[12]_i_67_n_7 ,\delay_counter_reg[12]_i_82_n_4 }),
        .O({\delay_counter_reg[12]_i_62_n_4 ,\delay_counter_reg[12]_i_62_n_5 ,\delay_counter_reg[12]_i_62_n_6 ,\delay_counter_reg[12]_i_62_n_7 }),
        .S({\delay_counter[12]_i_83_n_0 ,\delay_counter[12]_i_84_n_0 ,\delay_counter[12]_i_85_n_0 ,\delay_counter[12]_i_86_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_67 
       (.CI(\delay_counter_reg[12]_i_82_n_0 ),
        .CO({\delay_counter_reg[12]_i_67_n_0 ,\delay_counter_reg[12]_i_67_n_1 ,\delay_counter_reg[12]_i_67_n_2 ,\delay_counter_reg[12]_i_67_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_72_n_5 ,\delay_counter_reg[12]_i_72_n_6 ,\delay_counter_reg[12]_i_72_n_7 ,\delay_counter_reg[12]_i_87_n_4 }),
        .O({\delay_counter_reg[12]_i_67_n_4 ,\delay_counter_reg[12]_i_67_n_5 ,\delay_counter_reg[12]_i_67_n_6 ,\delay_counter_reg[12]_i_67_n_7 }),
        .S({\delay_counter[12]_i_88_n_0 ,\delay_counter[12]_i_89_n_0 ,\delay_counter[12]_i_90_n_0 ,\delay_counter[12]_i_91_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_7 
       (.CI(\delay_counter_reg[12]_i_14_n_0 ),
        .CO({\NLW_delay_counter_reg[12]_i_7_CO_UNCONNECTED [3:2],data[14],\delay_counter_reg[12]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[15],\delay_counter_reg[12]_i_10_n_4 }),
        .O({\NLW_delay_counter_reg[12]_i_7_O_UNCONNECTED [3:1],\delay_counter_reg[12]_i_7_n_7 }),
        .S({1'b0,1'b0,\delay_counter[12]_i_15_n_0 ,\delay_counter[12]_i_16_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_72 
       (.CI(\delay_counter_reg[12]_i_87_n_0 ),
        .CO({\delay_counter_reg[12]_i_72_n_0 ,\delay_counter_reg[12]_i_72_n_1 ,\delay_counter_reg[12]_i_72_n_2 ,\delay_counter_reg[12]_i_72_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_77_n_5 ,\delay_counter_reg[12]_i_77_n_6 ,\delay_counter_reg[12]_i_77_n_7 ,\delay_counter_reg[12]_i_92_n_4 }),
        .O({\delay_counter_reg[12]_i_72_n_4 ,\delay_counter_reg[12]_i_72_n_5 ,\delay_counter_reg[12]_i_72_n_6 ,\delay_counter_reg[12]_i_72_n_7 }),
        .S({\delay_counter[12]_i_93_n_0 ,\delay_counter[12]_i_94_n_0 ,\delay_counter[12]_i_95_n_0 ,\delay_counter[12]_i_96_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_77 
       (.CI(\delay_counter_reg[12]_i_92_n_0 ),
        .CO({\delay_counter_reg[12]_i_77_n_0 ,\delay_counter_reg[12]_i_77_n_1 ,\delay_counter_reg[12]_i_77_n_2 ,\delay_counter_reg[12]_i_77_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_62_n_5 ,\delay_counter_reg[16]_i_62_n_6 ,\delay_counter_reg[16]_i_62_n_7 ,\delay_counter_reg[12]_i_97_n_4 }),
        .O({\delay_counter_reg[12]_i_77_n_4 ,\delay_counter_reg[12]_i_77_n_5 ,\delay_counter_reg[12]_i_77_n_6 ,\delay_counter_reg[12]_i_77_n_7 }),
        .S({\delay_counter[12]_i_98_n_0 ,\delay_counter[12]_i_99_n_0 ,\delay_counter[12]_i_100_n_0 ,\delay_counter[12]_i_101_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_8 
       (.CI(\delay_counter_reg[12]_i_17_n_0 ),
        .CO({\NLW_delay_counter_reg[12]_i_8_CO_UNCONNECTED [3:2],data[13],\delay_counter_reg[12]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[14],\delay_counter_reg[12]_i_14_n_4 }),
        .O({\NLW_delay_counter_reg[12]_i_8_O_UNCONNECTED [3:1],\delay_counter_reg[12]_i_8_n_7 }),
        .S({1'b0,1'b0,\delay_counter[12]_i_18_n_0 ,\delay_counter[12]_i_19_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_82 
       (.CI(\delay_counter_reg[8]_i_117_n_0 ),
        .CO({\delay_counter_reg[12]_i_82_n_0 ,\delay_counter_reg[12]_i_82_n_1 ,\delay_counter_reg[12]_i_82_n_2 ,\delay_counter_reg[12]_i_82_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_87_n_5 ,\delay_counter_reg[12]_i_87_n_6 ,\delay_counter_reg[12]_i_87_n_7 ,\delay_counter_reg[12]_i_102_n_4 }),
        .O({\delay_counter_reg[12]_i_82_n_4 ,\delay_counter_reg[12]_i_82_n_5 ,\delay_counter_reg[12]_i_82_n_6 ,\delay_counter_reg[12]_i_82_n_7 }),
        .S({\delay_counter[12]_i_103_n_0 ,\delay_counter[12]_i_104_n_0 ,\delay_counter[12]_i_105_n_0 ,\delay_counter[12]_i_106_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_87 
       (.CI(\delay_counter_reg[12]_i_102_n_0 ),
        .CO({\delay_counter_reg[12]_i_87_n_0 ,\delay_counter_reg[12]_i_87_n_1 ,\delay_counter_reg[12]_i_87_n_2 ,\delay_counter_reg[12]_i_87_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_92_n_5 ,\delay_counter_reg[12]_i_92_n_6 ,\delay_counter_reg[12]_i_92_n_7 ,\delay_counter_reg[12]_i_107_n_4 }),
        .O({\delay_counter_reg[12]_i_87_n_4 ,\delay_counter_reg[12]_i_87_n_5 ,\delay_counter_reg[12]_i_87_n_6 ,\delay_counter_reg[12]_i_87_n_7 }),
        .S({\delay_counter[12]_i_108_n_0 ,\delay_counter[12]_i_109_n_0 ,\delay_counter[12]_i_110_n_0 ,\delay_counter[12]_i_111_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_9 
       (.CI(\delay_counter_reg[8]_i_11_n_0 ),
        .CO({\NLW_delay_counter_reg[12]_i_9_CO_UNCONNECTED [3:2],data[12],\delay_counter_reg[12]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[13],\delay_counter_reg[12]_i_17_n_4 }),
        .O({\NLW_delay_counter_reg[12]_i_9_O_UNCONNECTED [3:1],\delay_counter_reg[12]_i_9_n_7 }),
        .S({1'b0,1'b0,\delay_counter[12]_i_20_n_0 ,\delay_counter[12]_i_21_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_92 
       (.CI(\delay_counter_reg[12]_i_107_n_0 ),
        .CO({\delay_counter_reg[12]_i_92_n_0 ,\delay_counter_reg[12]_i_92_n_1 ,\delay_counter_reg[12]_i_92_n_2 ,\delay_counter_reg[12]_i_92_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_97_n_5 ,\delay_counter_reg[12]_i_97_n_6 ,\delay_counter_reg[12]_i_97_n_7 ,\delay_counter_reg[12]_i_112_n_4 }),
        .O({\delay_counter_reg[12]_i_92_n_4 ,\delay_counter_reg[12]_i_92_n_5 ,\delay_counter_reg[12]_i_92_n_6 ,\delay_counter_reg[12]_i_92_n_7 }),
        .S({\delay_counter[12]_i_113_n_0 ,\delay_counter[12]_i_114_n_0 ,\delay_counter[12]_i_115_n_0 ,\delay_counter[12]_i_116_n_0 }));
  CARRY4 \delay_counter_reg[12]_i_97 
       (.CI(\delay_counter_reg[12]_i_112_n_0 ),
        .CO({\delay_counter_reg[12]_i_97_n_0 ,\delay_counter_reg[12]_i_97_n_1 ,\delay_counter_reg[12]_i_97_n_2 ,\delay_counter_reg[12]_i_97_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_82_n_5 ,\delay_counter_reg[16]_i_82_n_6 ,\delay_counter_reg[16]_i_82_n_7 ,\delay_counter_reg[12]_i_117_n_4 }),
        .O({\delay_counter_reg[12]_i_97_n_4 ,\delay_counter_reg[12]_i_97_n_5 ,\delay_counter_reg[12]_i_97_n_6 ,\delay_counter_reg[12]_i_97_n_7 }),
        .S({\delay_counter[12]_i_118_n_0 ,\delay_counter[12]_i_119_n_0 ,\delay_counter[12]_i_120_n_0 ,\delay_counter[12]_i_121_n_0 }));
  FDRE \delay_counter_reg[13] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[12]_i_1_n_6 ),
        .Q(delay_counter_reg[13]),
        .R(clear));
  FDRE \delay_counter_reg[14] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[12]_i_1_n_5 ),
        .Q(delay_counter_reg[14]),
        .R(clear));
  FDRE \delay_counter_reg[15] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[12]_i_1_n_4 ),
        .Q(delay_counter_reg[15]),
        .R(clear));
  FDRE \delay_counter_reg[16] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[16]_i_1_n_7 ),
        .Q(delay_counter_reg[16]),
        .R(clear));
  CARRY4 \delay_counter_reg[16]_i_1 
       (.CI(\delay_counter_reg[12]_i_1_n_0 ),
        .CO({\delay_counter_reg[16]_i_1_n_0 ,\delay_counter_reg[16]_i_1_n_1 ,\delay_counter_reg[16]_i_1_n_2 ,\delay_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 }),
        .O({\delay_counter_reg[16]_i_1_n_4 ,\delay_counter_reg[16]_i_1_n_5 ,\delay_counter_reg[16]_i_1_n_6 ,\delay_counter_reg[16]_i_1_n_7 }),
        .S({\delay_counter[16]_i_2_n_0 ,\delay_counter[16]_i_3_n_0 ,\delay_counter[16]_i_4_n_0 ,\delay_counter[16]_i_5_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_10 
       (.CI(\delay_counter_reg[16]_i_22_n_0 ),
        .CO({\delay_counter_reg[16]_i_10_n_0 ,\delay_counter_reg[16]_i_10_n_1 ,\delay_counter_reg[16]_i_10_n_2 ,\delay_counter_reg[16]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_11_n_5 ,\delay_counter_reg[16]_i_11_n_6 ,\delay_counter_reg[16]_i_11_n_7 ,\delay_counter_reg[16]_i_23_n_4 }),
        .O({\delay_counter_reg[16]_i_10_n_4 ,\delay_counter_reg[16]_i_10_n_5 ,\delay_counter_reg[16]_i_10_n_6 ,\delay_counter_reg[16]_i_10_n_7 }),
        .S({\delay_counter[16]_i_24_n_0 ,\delay_counter[16]_i_25_n_0 ,\delay_counter[16]_i_26_n_0 ,\delay_counter[16]_i_27_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_102 
       (.CI(\delay_counter_reg[12]_i_137_n_0 ),
        .CO({\delay_counter_reg[16]_i_102_n_0 ,\delay_counter_reg[16]_i_102_n_1 ,\delay_counter_reg[16]_i_102_n_2 ,\delay_counter_reg[16]_i_102_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_107_n_5 ,\delay_counter_reg[16]_i_107_n_6 ,\delay_counter_reg[16]_i_107_n_7 ,\delay_counter_reg[16]_i_122_n_4 }),
        .O({\delay_counter_reg[16]_i_102_n_4 ,\delay_counter_reg[16]_i_102_n_5 ,\delay_counter_reg[16]_i_102_n_6 ,\delay_counter_reg[16]_i_102_n_7 }),
        .S({\delay_counter[16]_i_123_n_0 ,\delay_counter[16]_i_124_n_0 ,\delay_counter[16]_i_125_n_0 ,\delay_counter[16]_i_126_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_107 
       (.CI(\delay_counter_reg[16]_i_122_n_0 ),
        .CO({\delay_counter_reg[16]_i_107_n_0 ,\delay_counter_reg[16]_i_107_n_1 ,\delay_counter_reg[16]_i_107_n_2 ,\delay_counter_reg[16]_i_107_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_112_n_5 ,\delay_counter_reg[16]_i_112_n_6 ,\delay_counter_reg[16]_i_112_n_7 ,\delay_counter_reg[16]_i_127_n_4 }),
        .O({\delay_counter_reg[16]_i_107_n_4 ,\delay_counter_reg[16]_i_107_n_5 ,\delay_counter_reg[16]_i_107_n_6 ,\delay_counter_reg[16]_i_107_n_7 }),
        .S({\delay_counter[16]_i_128_n_0 ,\delay_counter[16]_i_129_n_0 ,\delay_counter[16]_i_130_n_0 ,\delay_counter[16]_i_131_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_11 
       (.CI(\delay_counter_reg[16]_i_23_n_0 ),
        .CO({\delay_counter_reg[16]_i_11_n_0 ,\delay_counter_reg[16]_i_11_n_1 ,\delay_counter_reg[16]_i_11_n_2 ,\delay_counter_reg[16]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[20]_i_17_n_5 ,\delay_counter_reg[20]_i_17_n_6 ,\delay_counter_reg[20]_i_17_n_7 ,\delay_counter_reg[16]_i_28_n_4 }),
        .O({\delay_counter_reg[16]_i_11_n_4 ,\delay_counter_reg[16]_i_11_n_5 ,\delay_counter_reg[16]_i_11_n_6 ,\delay_counter_reg[16]_i_11_n_7 }),
        .S({\delay_counter[16]_i_29_n_0 ,\delay_counter[16]_i_30_n_0 ,\delay_counter[16]_i_31_n_0 ,\delay_counter[16]_i_32_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_112 
       (.CI(\delay_counter_reg[16]_i_127_n_0 ),
        .CO({\delay_counter_reg[16]_i_112_n_0 ,\delay_counter_reg[16]_i_112_n_1 ,\delay_counter_reg[16]_i_112_n_2 ,\delay_counter_reg[16]_i_112_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_117_n_6 ,\delay_counter_reg[16]_i_117_n_7 ,\delay_counter_reg[16]_i_132_n_4 ,\delay_counter_reg[16]_i_132_n_5 }),
        .O({\delay_counter_reg[16]_i_112_n_4 ,\delay_counter_reg[16]_i_112_n_5 ,\delay_counter_reg[16]_i_112_n_6 ,\delay_counter_reg[16]_i_112_n_7 }),
        .S({\delay_counter[16]_i_133_n_0 ,\delay_counter[16]_i_134_n_0 ,\delay_counter[16]_i_135_n_0 ,\delay_counter[16]_i_136_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_117 
       (.CI(\delay_counter_reg[16]_i_132_n_0 ),
        .CO({\delay_counter_reg[16]_i_117_n_0 ,\delay_counter_reg[16]_i_117_n_1 ,\delay_counter_reg[16]_i_117_n_2 ,\delay_counter_reg[16]_i_117_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter[16]_i_137_n_0 ,\delay_counter[16]_i_138_n_0 ,\delay_counter[16]_i_139_n_0 ,\delay_counter[16]_i_140_n_0 }),
        .O({\delay_counter_reg[16]_i_117_n_4 ,\delay_counter_reg[16]_i_117_n_5 ,\delay_counter_reg[16]_i_117_n_6 ,\delay_counter_reg[16]_i_117_n_7 }),
        .S({\delay_counter[16]_i_141_n_0 ,\delay_counter[16]_i_142_n_0 ,\delay_counter[16]_i_143_n_0 ,\delay_counter[16]_i_144_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_122 
       (.CI(\delay_counter_reg[12]_i_157_n_0 ),
        .CO({\delay_counter_reg[16]_i_122_n_0 ,\delay_counter_reg[16]_i_122_n_1 ,\delay_counter_reg[16]_i_122_n_2 ,\delay_counter_reg[16]_i_122_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_127_n_5 ,\delay_counter_reg[16]_i_127_n_6 ,\delay_counter_reg[16]_i_127_n_7 ,\delay_counter_reg[16]_i_145_n_4 }),
        .O({\delay_counter_reg[16]_i_122_n_4 ,\delay_counter_reg[16]_i_122_n_5 ,\delay_counter_reg[16]_i_122_n_6 ,\delay_counter_reg[16]_i_122_n_7 }),
        .S({\delay_counter[16]_i_146_n_0 ,\delay_counter[16]_i_147_n_0 ,\delay_counter[16]_i_148_n_0 ,\delay_counter[16]_i_149_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_127 
       (.CI(\delay_counter_reg[16]_i_145_n_0 ),
        .CO({\delay_counter_reg[16]_i_127_n_0 ,\delay_counter_reg[16]_i_127_n_1 ,\delay_counter_reg[16]_i_127_n_2 ,\delay_counter_reg[16]_i_127_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_132_n_6 ,\delay_counter_reg[16]_i_132_n_7 ,\delay_counter_reg[16]_i_150_n_4 ,\delay_counter_reg[16]_i_150_n_5 }),
        .O({\delay_counter_reg[16]_i_127_n_4 ,\delay_counter_reg[16]_i_127_n_5 ,\delay_counter_reg[16]_i_127_n_6 ,\delay_counter_reg[16]_i_127_n_7 }),
        .S({\delay_counter[16]_i_151_n_0 ,\delay_counter[16]_i_152_n_0 ,\delay_counter[16]_i_153_n_0 ,\delay_counter[16]_i_154_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_132 
       (.CI(\delay_counter_reg[16]_i_150_n_0 ),
        .CO({\delay_counter_reg[16]_i_132_n_0 ,\delay_counter_reg[16]_i_132_n_1 ,\delay_counter_reg[16]_i_132_n_2 ,\delay_counter_reg[16]_i_132_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter[16]_i_155_n_0 ,\delay_counter[16]_i_156_n_0 ,\delay_counter[16]_i_157_n_0 ,\delay_counter[16]_i_158_n_0 }),
        .O({\delay_counter_reg[16]_i_132_n_4 ,\delay_counter_reg[16]_i_132_n_5 ,\delay_counter_reg[16]_i_132_n_6 ,\delay_counter_reg[16]_i_132_n_7 }),
        .S({\delay_counter[16]_i_159_n_0 ,\delay_counter[16]_i_160_n_0 ,\delay_counter[16]_i_161_n_0 ,\delay_counter[16]_i_162_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_14 
       (.CI(\delay_counter_reg[16]_i_33_n_0 ),
        .CO({\delay_counter_reg[16]_i_14_n_0 ,\delay_counter_reg[16]_i_14_n_1 ,\delay_counter_reg[16]_i_14_n_2 ,\delay_counter_reg[16]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_10_n_5 ,\delay_counter_reg[16]_i_10_n_6 ,\delay_counter_reg[16]_i_10_n_7 ,\delay_counter_reg[16]_i_22_n_4 }),
        .O({\delay_counter_reg[16]_i_14_n_4 ,\delay_counter_reg[16]_i_14_n_5 ,\delay_counter_reg[16]_i_14_n_6 ,\delay_counter_reg[16]_i_14_n_7 }),
        .S({\delay_counter[16]_i_34_n_0 ,\delay_counter[16]_i_35_n_0 ,\delay_counter[16]_i_36_n_0 ,\delay_counter[16]_i_37_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_145 
       (.CI(1'b0),
        .CO({\delay_counter_reg[16]_i_145_n_0 ,\delay_counter_reg[16]_i_145_n_1 ,\delay_counter_reg[16]_i_145_n_2 ,\delay_counter_reg[16]_i_145_n_3 }),
        .CYINIT(data[25]),
        .DI({\delay_counter_reg[16]_i_150_n_6 ,\delay_counter_reg[16]_i_150_n_7 ,\delay_counter[16]_i_163_n_0 ,1'b0}),
        .O({\delay_counter_reg[16]_i_145_n_4 ,\delay_counter_reg[16]_i_145_n_5 ,\delay_counter_reg[16]_i_145_n_6 ,\NLW_delay_counter_reg[16]_i_145_O_UNCONNECTED [0]}),
        .S({\delay_counter[16]_i_164_n_0 ,\delay_counter[16]_i_165_n_0 ,\delay_counter[16]_i_166_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[16]_i_150 
       (.CI(1'b0),
        .CO({\delay_counter_reg[16]_i_150_n_0 ,\delay_counter_reg[16]_i_150_n_1 ,\delay_counter_reg[16]_i_150_n_2 ,\delay_counter_reg[16]_i_150_n_3 }),
        .CYINIT(1'b1),
        .DI({\delay_counter[16]_i_167_n_0 ,\delay_counter[16]_i_168_n_0 ,\delay_counter[16]_i_169_n_0 ,\delay_counter[16]_i_170_n_0 }),
        .O({\delay_counter_reg[16]_i_150_n_4 ,\delay_counter_reg[16]_i_150_n_5 ,\delay_counter_reg[16]_i_150_n_6 ,\delay_counter_reg[16]_i_150_n_7 }),
        .S({\delay_counter[16]_i_171_n_0 ,\delay_counter[16]_i_172_n_0 ,\delay_counter[16]_i_173_n_0 ,\update_frequency_reg_n_0_[0] }));
  CARRY4 \delay_counter_reg[16]_i_17 
       (.CI(\delay_counter_reg[12]_i_28_n_0 ),
        .CO({\delay_counter_reg[16]_i_17_n_0 ,\delay_counter_reg[16]_i_17_n_1 ,\delay_counter_reg[16]_i_17_n_2 ,\delay_counter_reg[16]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_14_n_5 ,\delay_counter_reg[16]_i_14_n_6 ,\delay_counter_reg[16]_i_14_n_7 ,\delay_counter_reg[16]_i_33_n_4 }),
        .O({\delay_counter_reg[16]_i_17_n_4 ,\delay_counter_reg[16]_i_17_n_5 ,\delay_counter_reg[16]_i_17_n_6 ,\delay_counter_reg[16]_i_17_n_7 }),
        .S({\delay_counter[16]_i_38_n_0 ,\delay_counter[16]_i_39_n_0 ,\delay_counter[16]_i_40_n_0 ,\delay_counter[16]_i_41_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_22 
       (.CI(\delay_counter_reg[16]_i_42_n_0 ),
        .CO({\delay_counter_reg[16]_i_22_n_0 ,\delay_counter_reg[16]_i_22_n_1 ,\delay_counter_reg[16]_i_22_n_2 ,\delay_counter_reg[16]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_23_n_5 ,\delay_counter_reg[16]_i_23_n_6 ,\delay_counter_reg[16]_i_23_n_7 ,\delay_counter_reg[16]_i_43_n_4 }),
        .O({\delay_counter_reg[16]_i_22_n_4 ,\delay_counter_reg[16]_i_22_n_5 ,\delay_counter_reg[16]_i_22_n_6 ,\delay_counter_reg[16]_i_22_n_7 }),
        .S({\delay_counter[16]_i_44_n_0 ,\delay_counter[16]_i_45_n_0 ,\delay_counter[16]_i_46_n_0 ,\delay_counter[16]_i_47_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_23 
       (.CI(\delay_counter_reg[16]_i_43_n_0 ),
        .CO({\delay_counter_reg[16]_i_23_n_0 ,\delay_counter_reg[16]_i_23_n_1 ,\delay_counter_reg[16]_i_23_n_2 ,\delay_counter_reg[16]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_28_n_5 ,\delay_counter_reg[16]_i_28_n_6 ,\delay_counter_reg[16]_i_28_n_7 ,\delay_counter_reg[16]_i_48_n_4 }),
        .O({\delay_counter_reg[16]_i_23_n_4 ,\delay_counter_reg[16]_i_23_n_5 ,\delay_counter_reg[16]_i_23_n_6 ,\delay_counter_reg[16]_i_23_n_7 }),
        .S({\delay_counter[16]_i_49_n_0 ,\delay_counter[16]_i_50_n_0 ,\delay_counter[16]_i_51_n_0 ,\delay_counter[16]_i_52_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_28 
       (.CI(\delay_counter_reg[16]_i_48_n_0 ),
        .CO({\delay_counter_reg[16]_i_28_n_0 ,\delay_counter_reg[16]_i_28_n_1 ,\delay_counter_reg[16]_i_28_n_2 ,\delay_counter_reg[16]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[20]_i_33_n_5 ,\delay_counter_reg[20]_i_33_n_6 ,\delay_counter_reg[20]_i_33_n_7 ,\delay_counter_reg[16]_i_53_n_4 }),
        .O({\delay_counter_reg[16]_i_28_n_4 ,\delay_counter_reg[16]_i_28_n_5 ,\delay_counter_reg[16]_i_28_n_6 ,\delay_counter_reg[16]_i_28_n_7 }),
        .S({\delay_counter[16]_i_54_n_0 ,\delay_counter[16]_i_55_n_0 ,\delay_counter[16]_i_56_n_0 ,\delay_counter[16]_i_57_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_33 
       (.CI(\delay_counter_reg[12]_i_53_n_0 ),
        .CO({\delay_counter_reg[16]_i_33_n_0 ,\delay_counter_reg[16]_i_33_n_1 ,\delay_counter_reg[16]_i_33_n_2 ,\delay_counter_reg[16]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_22_n_5 ,\delay_counter_reg[16]_i_22_n_6 ,\delay_counter_reg[16]_i_22_n_7 ,\delay_counter_reg[16]_i_42_n_4 }),
        .O({\delay_counter_reg[16]_i_33_n_4 ,\delay_counter_reg[16]_i_33_n_5 ,\delay_counter_reg[16]_i_33_n_6 ,\delay_counter_reg[16]_i_33_n_7 }),
        .S({\delay_counter[16]_i_58_n_0 ,\delay_counter[16]_i_59_n_0 ,\delay_counter[16]_i_60_n_0 ,\delay_counter[16]_i_61_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_42 
       (.CI(\delay_counter_reg[12]_i_77_n_0 ),
        .CO({\delay_counter_reg[16]_i_42_n_0 ,\delay_counter_reg[16]_i_42_n_1 ,\delay_counter_reg[16]_i_42_n_2 ,\delay_counter_reg[16]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_43_n_5 ,\delay_counter_reg[16]_i_43_n_6 ,\delay_counter_reg[16]_i_43_n_7 ,\delay_counter_reg[16]_i_62_n_4 }),
        .O({\delay_counter_reg[16]_i_42_n_4 ,\delay_counter_reg[16]_i_42_n_5 ,\delay_counter_reg[16]_i_42_n_6 ,\delay_counter_reg[16]_i_42_n_7 }),
        .S({\delay_counter[16]_i_63_n_0 ,\delay_counter[16]_i_64_n_0 ,\delay_counter[16]_i_65_n_0 ,\delay_counter[16]_i_66_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_43 
       (.CI(\delay_counter_reg[16]_i_62_n_0 ),
        .CO({\delay_counter_reg[16]_i_43_n_0 ,\delay_counter_reg[16]_i_43_n_1 ,\delay_counter_reg[16]_i_43_n_2 ,\delay_counter_reg[16]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_48_n_5 ,\delay_counter_reg[16]_i_48_n_6 ,\delay_counter_reg[16]_i_48_n_7 ,\delay_counter_reg[16]_i_67_n_4 }),
        .O({\delay_counter_reg[16]_i_43_n_4 ,\delay_counter_reg[16]_i_43_n_5 ,\delay_counter_reg[16]_i_43_n_6 ,\delay_counter_reg[16]_i_43_n_7 }),
        .S({\delay_counter[16]_i_68_n_0 ,\delay_counter[16]_i_69_n_0 ,\delay_counter[16]_i_70_n_0 ,\delay_counter[16]_i_71_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_48 
       (.CI(\delay_counter_reg[16]_i_67_n_0 ),
        .CO({\delay_counter_reg[16]_i_48_n_0 ,\delay_counter_reg[16]_i_48_n_1 ,\delay_counter_reg[16]_i_48_n_2 ,\delay_counter_reg[16]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_53_n_5 ,\delay_counter_reg[16]_i_53_n_6 ,\delay_counter_reg[16]_i_53_n_7 ,\delay_counter_reg[16]_i_72_n_4 }),
        .O({\delay_counter_reg[16]_i_48_n_4 ,\delay_counter_reg[16]_i_48_n_5 ,\delay_counter_reg[16]_i_48_n_6 ,\delay_counter_reg[16]_i_48_n_7 }),
        .S({\delay_counter[16]_i_73_n_0 ,\delay_counter[16]_i_74_n_0 ,\delay_counter[16]_i_75_n_0 ,\delay_counter[16]_i_76_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_53 
       (.CI(\delay_counter_reg[16]_i_72_n_0 ),
        .CO({\delay_counter_reg[16]_i_53_n_0 ,\delay_counter_reg[16]_i_53_n_1 ,\delay_counter_reg[16]_i_53_n_2 ,\delay_counter_reg[16]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[20]_i_42_n_5 ,\delay_counter_reg[20]_i_42_n_6 ,\delay_counter_reg[20]_i_42_n_7 ,\delay_counter_reg[16]_i_77_n_4 }),
        .O({\delay_counter_reg[16]_i_53_n_4 ,\delay_counter_reg[16]_i_53_n_5 ,\delay_counter_reg[16]_i_53_n_6 ,\delay_counter_reg[16]_i_53_n_7 }),
        .S({\delay_counter[16]_i_78_n_0 ,\delay_counter[16]_i_79_n_0 ,\delay_counter[16]_i_80_n_0 ,\delay_counter[16]_i_81_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_6 
       (.CI(\delay_counter_reg[16]_i_10_n_0 ),
        .CO({\NLW_delay_counter_reg[16]_i_6_CO_UNCONNECTED [3:2],data[19],\delay_counter_reg[16]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[20],\delay_counter_reg[16]_i_11_n_4 }),
        .O({\NLW_delay_counter_reg[16]_i_6_O_UNCONNECTED [3:1],\delay_counter_reg[16]_i_6_n_7 }),
        .S({1'b0,1'b0,\delay_counter[16]_i_12_n_0 ,\delay_counter[16]_i_13_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_62 
       (.CI(\delay_counter_reg[12]_i_97_n_0 ),
        .CO({\delay_counter_reg[16]_i_62_n_0 ,\delay_counter_reg[16]_i_62_n_1 ,\delay_counter_reg[16]_i_62_n_2 ,\delay_counter_reg[16]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_67_n_5 ,\delay_counter_reg[16]_i_67_n_6 ,\delay_counter_reg[16]_i_67_n_7 ,\delay_counter_reg[16]_i_82_n_4 }),
        .O({\delay_counter_reg[16]_i_62_n_4 ,\delay_counter_reg[16]_i_62_n_5 ,\delay_counter_reg[16]_i_62_n_6 ,\delay_counter_reg[16]_i_62_n_7 }),
        .S({\delay_counter[16]_i_83_n_0 ,\delay_counter[16]_i_84_n_0 ,\delay_counter[16]_i_85_n_0 ,\delay_counter[16]_i_86_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_67 
       (.CI(\delay_counter_reg[16]_i_82_n_0 ),
        .CO({\delay_counter_reg[16]_i_67_n_0 ,\delay_counter_reg[16]_i_67_n_1 ,\delay_counter_reg[16]_i_67_n_2 ,\delay_counter_reg[16]_i_67_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_72_n_5 ,\delay_counter_reg[16]_i_72_n_6 ,\delay_counter_reg[16]_i_72_n_7 ,\delay_counter_reg[16]_i_87_n_4 }),
        .O({\delay_counter_reg[16]_i_67_n_4 ,\delay_counter_reg[16]_i_67_n_5 ,\delay_counter_reg[16]_i_67_n_6 ,\delay_counter_reg[16]_i_67_n_7 }),
        .S({\delay_counter[16]_i_88_n_0 ,\delay_counter[16]_i_89_n_0 ,\delay_counter[16]_i_90_n_0 ,\delay_counter[16]_i_91_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_7 
       (.CI(\delay_counter_reg[16]_i_14_n_0 ),
        .CO({\NLW_delay_counter_reg[16]_i_7_CO_UNCONNECTED [3:2],data[18],\delay_counter_reg[16]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[19],\delay_counter_reg[16]_i_10_n_4 }),
        .O({\NLW_delay_counter_reg[16]_i_7_O_UNCONNECTED [3:1],\delay_counter_reg[16]_i_7_n_7 }),
        .S({1'b0,1'b0,\delay_counter[16]_i_15_n_0 ,\delay_counter[16]_i_16_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_72 
       (.CI(\delay_counter_reg[16]_i_87_n_0 ),
        .CO({\delay_counter_reg[16]_i_72_n_0 ,\delay_counter_reg[16]_i_72_n_1 ,\delay_counter_reg[16]_i_72_n_2 ,\delay_counter_reg[16]_i_72_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_77_n_5 ,\delay_counter_reg[16]_i_77_n_6 ,\delay_counter_reg[16]_i_77_n_7 ,\delay_counter_reg[16]_i_92_n_4 }),
        .O({\delay_counter_reg[16]_i_72_n_4 ,\delay_counter_reg[16]_i_72_n_5 ,\delay_counter_reg[16]_i_72_n_6 ,\delay_counter_reg[16]_i_72_n_7 }),
        .S({\delay_counter[16]_i_93_n_0 ,\delay_counter[16]_i_94_n_0 ,\delay_counter[16]_i_95_n_0 ,\delay_counter[16]_i_96_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_77 
       (.CI(\delay_counter_reg[16]_i_92_n_0 ),
        .CO({\delay_counter_reg[16]_i_77_n_0 ,\delay_counter_reg[16]_i_77_n_1 ,\delay_counter_reg[16]_i_77_n_2 ,\delay_counter_reg[16]_i_77_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[20]_i_65_n_5 ,\delay_counter_reg[20]_i_65_n_6 ,\delay_counter_reg[20]_i_65_n_7 ,\delay_counter_reg[16]_i_97_n_4 }),
        .O({\delay_counter_reg[16]_i_77_n_4 ,\delay_counter_reg[16]_i_77_n_5 ,\delay_counter_reg[16]_i_77_n_6 ,\delay_counter_reg[16]_i_77_n_7 }),
        .S({\delay_counter[16]_i_98_n_0 ,\delay_counter[16]_i_99_n_0 ,\delay_counter[16]_i_100_n_0 ,\delay_counter[16]_i_101_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_8 
       (.CI(\delay_counter_reg[16]_i_17_n_0 ),
        .CO({\NLW_delay_counter_reg[16]_i_8_CO_UNCONNECTED [3:2],data[17],\delay_counter_reg[16]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[18],\delay_counter_reg[16]_i_14_n_4 }),
        .O({\NLW_delay_counter_reg[16]_i_8_O_UNCONNECTED [3:1],\delay_counter_reg[16]_i_8_n_7 }),
        .S({1'b0,1'b0,\delay_counter[16]_i_18_n_0 ,\delay_counter[16]_i_19_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_82 
       (.CI(\delay_counter_reg[12]_i_117_n_0 ),
        .CO({\delay_counter_reg[16]_i_82_n_0 ,\delay_counter_reg[16]_i_82_n_1 ,\delay_counter_reg[16]_i_82_n_2 ,\delay_counter_reg[16]_i_82_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_87_n_5 ,\delay_counter_reg[16]_i_87_n_6 ,\delay_counter_reg[16]_i_87_n_7 ,\delay_counter_reg[16]_i_102_n_4 }),
        .O({\delay_counter_reg[16]_i_82_n_4 ,\delay_counter_reg[16]_i_82_n_5 ,\delay_counter_reg[16]_i_82_n_6 ,\delay_counter_reg[16]_i_82_n_7 }),
        .S({\delay_counter[16]_i_103_n_0 ,\delay_counter[16]_i_104_n_0 ,\delay_counter[16]_i_105_n_0 ,\delay_counter[16]_i_106_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_87 
       (.CI(\delay_counter_reg[16]_i_102_n_0 ),
        .CO({\delay_counter_reg[16]_i_87_n_0 ,\delay_counter_reg[16]_i_87_n_1 ,\delay_counter_reg[16]_i_87_n_2 ,\delay_counter_reg[16]_i_87_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_92_n_5 ,\delay_counter_reg[16]_i_92_n_6 ,\delay_counter_reg[16]_i_92_n_7 ,\delay_counter_reg[16]_i_107_n_4 }),
        .O({\delay_counter_reg[16]_i_87_n_4 ,\delay_counter_reg[16]_i_87_n_5 ,\delay_counter_reg[16]_i_87_n_6 ,\delay_counter_reg[16]_i_87_n_7 }),
        .S({\delay_counter[16]_i_108_n_0 ,\delay_counter[16]_i_109_n_0 ,\delay_counter[16]_i_110_n_0 ,\delay_counter[16]_i_111_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_9 
       (.CI(\delay_counter_reg[12]_i_11_n_0 ),
        .CO({\NLW_delay_counter_reg[16]_i_9_CO_UNCONNECTED [3:2],data[16],\delay_counter_reg[16]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[17],\delay_counter_reg[16]_i_17_n_4 }),
        .O({\NLW_delay_counter_reg[16]_i_9_O_UNCONNECTED [3:1],\delay_counter_reg[16]_i_9_n_7 }),
        .S({1'b0,1'b0,\delay_counter[16]_i_20_n_0 ,\delay_counter[16]_i_21_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_92 
       (.CI(\delay_counter_reg[16]_i_107_n_0 ),
        .CO({\delay_counter_reg[16]_i_92_n_0 ,\delay_counter_reg[16]_i_92_n_1 ,\delay_counter_reg[16]_i_92_n_2 ,\delay_counter_reg[16]_i_92_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[16]_i_97_n_5 ,\delay_counter_reg[16]_i_97_n_6 ,\delay_counter_reg[16]_i_97_n_7 ,\delay_counter_reg[16]_i_112_n_4 }),
        .O({\delay_counter_reg[16]_i_92_n_4 ,\delay_counter_reg[16]_i_92_n_5 ,\delay_counter_reg[16]_i_92_n_6 ,\delay_counter_reg[16]_i_92_n_7 }),
        .S({\delay_counter[16]_i_113_n_0 ,\delay_counter[16]_i_114_n_0 ,\delay_counter[16]_i_115_n_0 ,\delay_counter[16]_i_116_n_0 }));
  CARRY4 \delay_counter_reg[16]_i_97 
       (.CI(\delay_counter_reg[16]_i_112_n_0 ),
        .CO({\delay_counter_reg[16]_i_97_n_0 ,\delay_counter_reg[16]_i_97_n_1 ,\delay_counter_reg[16]_i_97_n_2 ,\delay_counter_reg[16]_i_97_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[20]_i_83_n_6 ,\delay_counter_reg[20]_i_83_n_7 ,\delay_counter_reg[16]_i_117_n_4 ,\delay_counter_reg[16]_i_117_n_5 }),
        .O({\delay_counter_reg[16]_i_97_n_4 ,\delay_counter_reg[16]_i_97_n_5 ,\delay_counter_reg[16]_i_97_n_6 ,\delay_counter_reg[16]_i_97_n_7 }),
        .S({\delay_counter[16]_i_118_n_0 ,\delay_counter[16]_i_119_n_0 ,\delay_counter[16]_i_120_n_0 ,\delay_counter[16]_i_121_n_0 }));
  FDRE \delay_counter_reg[17] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[16]_i_1_n_6 ),
        .Q(delay_counter_reg[17]),
        .R(clear));
  FDRE \delay_counter_reg[18] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[16]_i_1_n_5 ),
        .Q(delay_counter_reg[18]),
        .R(clear));
  FDRE \delay_counter_reg[19] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[16]_i_1_n_4 ),
        .Q(delay_counter_reg[19]),
        .R(clear));
  FDRE \delay_counter_reg[1] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[0]_i_2_n_6 ),
        .Q(delay_counter_reg[1]),
        .R(clear));
  FDRE \delay_counter_reg[20] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[20]_i_1_n_7 ),
        .Q(delay_counter_reg[20]),
        .R(clear));
  CARRY4 \delay_counter_reg[20]_i_1 
       (.CI(\delay_counter_reg[16]_i_1_n_0 ),
        .CO({\delay_counter_reg[20]_i_1_n_0 ,\delay_counter_reg[20]_i_1_n_1 ,\delay_counter_reg[20]_i_1_n_2 ,\delay_counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 }),
        .O({\delay_counter_reg[20]_i_1_n_4 ,\delay_counter_reg[20]_i_1_n_5 ,\delay_counter_reg[20]_i_1_n_6 ,\delay_counter_reg[20]_i_1_n_7 }),
        .S({\delay_counter[20]_i_2_n_0 ,\delay_counter[20]_i_3_n_0 ,\delay_counter[20]_i_4_n_0 ,\delay_counter[20]_i_5_n_0 }));
  CARRY4 \delay_counter_reg[20]_i_10 
       (.CI(\delay_counter_reg[20]_i_22_n_0 ),
        .CO({\delay_counter_reg[20]_i_10_n_0 ,\delay_counter_reg[20]_i_10_n_1 ,\delay_counter_reg[20]_i_10_n_2 ,\delay_counter_reg[20]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[20]_i_11_n_5 ,\delay_counter_reg[20]_i_11_n_6 ,\delay_counter_reg[20]_i_11_n_7 ,\delay_counter_reg[20]_i_23_n_4 }),
        .O({\delay_counter_reg[20]_i_10_n_4 ,\delay_counter_reg[20]_i_10_n_5 ,\delay_counter_reg[20]_i_10_n_6 ,\delay_counter_reg[20]_i_10_n_7 }),
        .S({\delay_counter[20]_i_24_n_0 ,\delay_counter[20]_i_25_n_0 ,\delay_counter[20]_i_26_n_0 ,\delay_counter[20]_i_27_n_0 }));
  CARRY4 \delay_counter_reg[20]_i_11 
       (.CI(\delay_counter_reg[20]_i_23_n_0 ),
        .CO({\delay_counter_reg[20]_i_11_n_0 ,\delay_counter_reg[20]_i_11_n_1 ,\delay_counter_reg[20]_i_11_n_2 ,\delay_counter_reg[20]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[24]_i_8_n_6 ,\delay_counter_reg[24]_i_8_n_7 ,\delay_counter_reg[20]_i_28_n_4 ,\delay_counter_reg[20]_i_28_n_5 }),
        .O({\delay_counter_reg[20]_i_11_n_4 ,\delay_counter_reg[20]_i_11_n_5 ,\delay_counter_reg[20]_i_11_n_6 ,\delay_counter_reg[20]_i_11_n_7 }),
        .S({\delay_counter[20]_i_29_n_0 ,\delay_counter[20]_i_30_n_0 ,\delay_counter[20]_i_31_n_0 ,\delay_counter[20]_i_32_n_0 }));
  CARRY4 \delay_counter_reg[20]_i_14 
       (.CI(\delay_counter_reg[20]_i_33_n_0 ),
        .CO({\delay_counter_reg[20]_i_14_n_0 ,\delay_counter_reg[20]_i_14_n_1 ,\delay_counter_reg[20]_i_14_n_2 ,\delay_counter_reg[20]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[20]_i_10_n_5 ,\delay_counter_reg[20]_i_10_n_6 ,\delay_counter_reg[20]_i_10_n_7 ,\delay_counter_reg[20]_i_22_n_4 }),
        .O({\delay_counter_reg[20]_i_14_n_4 ,\delay_counter_reg[20]_i_14_n_5 ,\delay_counter_reg[20]_i_14_n_6 ,\delay_counter_reg[20]_i_14_n_7 }),
        .S({\delay_counter[20]_i_34_n_0 ,\delay_counter[20]_i_35_n_0 ,\delay_counter[20]_i_36_n_0 ,\delay_counter[20]_i_37_n_0 }));
  CARRY4 \delay_counter_reg[20]_i_17 
       (.CI(\delay_counter_reg[16]_i_28_n_0 ),
        .CO({\delay_counter_reg[20]_i_17_n_0 ,\delay_counter_reg[20]_i_17_n_1 ,\delay_counter_reg[20]_i_17_n_2 ,\delay_counter_reg[20]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[20]_i_14_n_5 ,\delay_counter_reg[20]_i_14_n_6 ,\delay_counter_reg[20]_i_14_n_7 ,\delay_counter_reg[20]_i_33_n_4 }),
        .O({\delay_counter_reg[20]_i_17_n_4 ,\delay_counter_reg[20]_i_17_n_5 ,\delay_counter_reg[20]_i_17_n_6 ,\delay_counter_reg[20]_i_17_n_7 }),
        .S({\delay_counter[20]_i_38_n_0 ,\delay_counter[20]_i_39_n_0 ,\delay_counter[20]_i_40_n_0 ,\delay_counter[20]_i_41_n_0 }));
  CARRY4 \delay_counter_reg[20]_i_22 
       (.CI(\delay_counter_reg[20]_i_42_n_0 ),
        .CO({\delay_counter_reg[20]_i_22_n_0 ,\delay_counter_reg[20]_i_22_n_1 ,\delay_counter_reg[20]_i_22_n_2 ,\delay_counter_reg[20]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[20]_i_23_n_5 ,\delay_counter_reg[20]_i_23_n_6 ,\delay_counter_reg[20]_i_23_n_7 ,\delay_counter_reg[20]_i_43_n_4 }),
        .O({\delay_counter_reg[20]_i_22_n_4 ,\delay_counter_reg[20]_i_22_n_5 ,\delay_counter_reg[20]_i_22_n_6 ,\delay_counter_reg[20]_i_22_n_7 }),
        .S({\delay_counter[20]_i_44_n_0 ,\delay_counter[20]_i_45_n_0 ,\delay_counter[20]_i_46_n_0 ,\delay_counter[20]_i_47_n_0 }));
  CARRY4 \delay_counter_reg[20]_i_23 
       (.CI(\delay_counter_reg[20]_i_43_n_0 ),
        .CO({\delay_counter_reg[20]_i_23_n_0 ,\delay_counter_reg[20]_i_23_n_1 ,\delay_counter_reg[20]_i_23_n_2 ,\delay_counter_reg[20]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[20]_i_28_n_6 ,\delay_counter_reg[20]_i_28_n_7 ,\delay_counter_reg[20]_i_48_n_4 ,\delay_counter_reg[20]_i_48_n_5 }),
        .O({\delay_counter_reg[20]_i_23_n_4 ,\delay_counter_reg[20]_i_23_n_5 ,\delay_counter_reg[20]_i_23_n_6 ,\delay_counter_reg[20]_i_23_n_7 }),
        .S({\delay_counter[20]_i_49_n_0 ,\delay_counter[20]_i_50_n_0 ,\delay_counter[20]_i_51_n_0 ,\delay_counter[20]_i_52_n_0 }));
  CARRY4 \delay_counter_reg[20]_i_28 
       (.CI(\delay_counter_reg[20]_i_48_n_0 ),
        .CO({\delay_counter_reg[20]_i_28_n_0 ,\delay_counter_reg[20]_i_28_n_1 ,\delay_counter_reg[20]_i_28_n_2 ,\delay_counter_reg[20]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter[20]_i_53_n_0 ,\delay_counter[20]_i_54_n_0 ,\delay_counter[20]_i_55_n_0 ,\delay_counter[20]_i_56_n_0 }),
        .O({\delay_counter_reg[20]_i_28_n_4 ,\delay_counter_reg[20]_i_28_n_5 ,\delay_counter_reg[20]_i_28_n_6 ,\delay_counter_reg[20]_i_28_n_7 }),
        .S({\delay_counter[20]_i_57_n_0 ,\delay_counter[20]_i_58_n_0 ,\delay_counter[20]_i_59_n_0 ,\delay_counter[20]_i_60_n_0 }));
  CARRY4 \delay_counter_reg[20]_i_33 
       (.CI(\delay_counter_reg[16]_i_53_n_0 ),
        .CO({\delay_counter_reg[20]_i_33_n_0 ,\delay_counter_reg[20]_i_33_n_1 ,\delay_counter_reg[20]_i_33_n_2 ,\delay_counter_reg[20]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[20]_i_22_n_5 ,\delay_counter_reg[20]_i_22_n_6 ,\delay_counter_reg[20]_i_22_n_7 ,\delay_counter_reg[20]_i_42_n_4 }),
        .O({\delay_counter_reg[20]_i_33_n_4 ,\delay_counter_reg[20]_i_33_n_5 ,\delay_counter_reg[20]_i_33_n_6 ,\delay_counter_reg[20]_i_33_n_7 }),
        .S({\delay_counter[20]_i_61_n_0 ,\delay_counter[20]_i_62_n_0 ,\delay_counter[20]_i_63_n_0 ,\delay_counter[20]_i_64_n_0 }));
  CARRY4 \delay_counter_reg[20]_i_42 
       (.CI(\delay_counter_reg[16]_i_77_n_0 ),
        .CO({\delay_counter_reg[20]_i_42_n_0 ,\delay_counter_reg[20]_i_42_n_1 ,\delay_counter_reg[20]_i_42_n_2 ,\delay_counter_reg[20]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[20]_i_43_n_5 ,\delay_counter_reg[20]_i_43_n_6 ,\delay_counter_reg[20]_i_43_n_7 ,\delay_counter_reg[20]_i_65_n_4 }),
        .O({\delay_counter_reg[20]_i_42_n_4 ,\delay_counter_reg[20]_i_42_n_5 ,\delay_counter_reg[20]_i_42_n_6 ,\delay_counter_reg[20]_i_42_n_7 }),
        .S({\delay_counter[20]_i_66_n_0 ,\delay_counter[20]_i_67_n_0 ,\delay_counter[20]_i_68_n_0 ,\delay_counter[20]_i_69_n_0 }));
  CARRY4 \delay_counter_reg[20]_i_43 
       (.CI(\delay_counter_reg[20]_i_65_n_0 ),
        .CO({\delay_counter_reg[20]_i_43_n_0 ,\delay_counter_reg[20]_i_43_n_1 ,\delay_counter_reg[20]_i_43_n_2 ,\delay_counter_reg[20]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[20]_i_48_n_6 ,\delay_counter_reg[20]_i_48_n_7 ,\delay_counter_reg[20]_i_70_n_4 ,\delay_counter_reg[20]_i_70_n_5 }),
        .O({\delay_counter_reg[20]_i_43_n_4 ,\delay_counter_reg[20]_i_43_n_5 ,\delay_counter_reg[20]_i_43_n_6 ,\delay_counter_reg[20]_i_43_n_7 }),
        .S({\delay_counter[20]_i_71_n_0 ,\delay_counter[20]_i_72_n_0 ,\delay_counter[20]_i_73_n_0 ,\delay_counter[20]_i_74_n_0 }));
  CARRY4 \delay_counter_reg[20]_i_48 
       (.CI(\delay_counter_reg[20]_i_70_n_0 ),
        .CO({\delay_counter_reg[20]_i_48_n_0 ,\delay_counter_reg[20]_i_48_n_1 ,\delay_counter_reg[20]_i_48_n_2 ,\delay_counter_reg[20]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter[20]_i_75_n_0 ,\delay_counter[20]_i_76_n_0 ,\delay_counter[20]_i_77_n_0 ,\delay_counter[20]_i_78_n_0 }),
        .O({\delay_counter_reg[20]_i_48_n_4 ,\delay_counter_reg[20]_i_48_n_5 ,\delay_counter_reg[20]_i_48_n_6 ,\delay_counter_reg[20]_i_48_n_7 }),
        .S({\delay_counter[20]_i_79_n_0 ,\delay_counter[20]_i_80_n_0 ,\delay_counter[20]_i_81_n_0 ,\delay_counter[20]_i_82_n_0 }));
  CARRY4 \delay_counter_reg[20]_i_6 
       (.CI(\delay_counter_reg[20]_i_10_n_0 ),
        .CO({\NLW_delay_counter_reg[20]_i_6_CO_UNCONNECTED [3:2],data[23],\delay_counter_reg[20]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[24],\delay_counter_reg[20]_i_11_n_4 }),
        .O({\NLW_delay_counter_reg[20]_i_6_O_UNCONNECTED [3:1],\delay_counter_reg[20]_i_6_n_7 }),
        .S({1'b0,1'b0,\delay_counter[20]_i_12_n_0 ,\delay_counter[20]_i_13_n_0 }));
  CARRY4 \delay_counter_reg[20]_i_65 
       (.CI(\delay_counter_reg[16]_i_97_n_0 ),
        .CO({\delay_counter_reg[20]_i_65_n_0 ,\delay_counter_reg[20]_i_65_n_1 ,\delay_counter_reg[20]_i_65_n_2 ,\delay_counter_reg[20]_i_65_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[20]_i_70_n_6 ,\delay_counter_reg[20]_i_70_n_7 ,\delay_counter_reg[20]_i_83_n_4 ,\delay_counter_reg[20]_i_83_n_5 }),
        .O({\delay_counter_reg[20]_i_65_n_4 ,\delay_counter_reg[20]_i_65_n_5 ,\delay_counter_reg[20]_i_65_n_6 ,\delay_counter_reg[20]_i_65_n_7 }),
        .S({\delay_counter[20]_i_84_n_0 ,\delay_counter[20]_i_85_n_0 ,\delay_counter[20]_i_86_n_0 ,\delay_counter[20]_i_87_n_0 }));
  CARRY4 \delay_counter_reg[20]_i_7 
       (.CI(\delay_counter_reg[20]_i_14_n_0 ),
        .CO({\NLW_delay_counter_reg[20]_i_7_CO_UNCONNECTED [3:2],data[22],\delay_counter_reg[20]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[23],\delay_counter_reg[20]_i_10_n_4 }),
        .O({\NLW_delay_counter_reg[20]_i_7_O_UNCONNECTED [3:1],\delay_counter_reg[20]_i_7_n_7 }),
        .S({1'b0,1'b0,\delay_counter[20]_i_15_n_0 ,\delay_counter[20]_i_16_n_0 }));
  CARRY4 \delay_counter_reg[20]_i_70 
       (.CI(\delay_counter_reg[20]_i_83_n_0 ),
        .CO({\delay_counter_reg[20]_i_70_n_0 ,\delay_counter_reg[20]_i_70_n_1 ,\delay_counter_reg[20]_i_70_n_2 ,\delay_counter_reg[20]_i_70_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter[20]_i_88_n_0 ,\delay_counter[20]_i_89_n_0 ,\delay_counter[20]_i_90_n_0 ,\delay_counter[20]_i_91_n_0 }),
        .O({\delay_counter_reg[20]_i_70_n_4 ,\delay_counter_reg[20]_i_70_n_5 ,\delay_counter_reg[20]_i_70_n_6 ,\delay_counter_reg[20]_i_70_n_7 }),
        .S({\delay_counter[20]_i_92_n_0 ,\delay_counter[20]_i_93_n_0 ,\delay_counter[20]_i_94_n_0 ,\delay_counter[20]_i_95_n_0 }));
  CARRY4 \delay_counter_reg[20]_i_8 
       (.CI(\delay_counter_reg[20]_i_17_n_0 ),
        .CO({\NLW_delay_counter_reg[20]_i_8_CO_UNCONNECTED [3:2],data[21],\delay_counter_reg[20]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[22],\delay_counter_reg[20]_i_14_n_4 }),
        .O({\NLW_delay_counter_reg[20]_i_8_O_UNCONNECTED [3:1],\delay_counter_reg[20]_i_8_n_7 }),
        .S({1'b0,1'b0,\delay_counter[20]_i_18_n_0 ,\delay_counter[20]_i_19_n_0 }));
  CARRY4 \delay_counter_reg[20]_i_83 
       (.CI(\delay_counter_reg[16]_i_117_n_0 ),
        .CO({\delay_counter_reg[20]_i_83_n_0 ,\delay_counter_reg[20]_i_83_n_1 ,\delay_counter_reg[20]_i_83_n_2 ,\delay_counter_reg[20]_i_83_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter[20]_i_96_n_0 ,\delay_counter[20]_i_97_n_0 ,\delay_counter[20]_i_98_n_0 ,\delay_counter[20]_i_99_n_0 }),
        .O({\delay_counter_reg[20]_i_83_n_4 ,\delay_counter_reg[20]_i_83_n_5 ,\delay_counter_reg[20]_i_83_n_6 ,\delay_counter_reg[20]_i_83_n_7 }),
        .S({\delay_counter[20]_i_100_n_0 ,\delay_counter[20]_i_101_n_0 ,\delay_counter[20]_i_102_n_0 ,\delay_counter[20]_i_103_n_0 }));
  CARRY4 \delay_counter_reg[20]_i_9 
       (.CI(\delay_counter_reg[16]_i_11_n_0 ),
        .CO({\NLW_delay_counter_reg[20]_i_9_CO_UNCONNECTED [3:2],data[20],\delay_counter_reg[20]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[21],\delay_counter_reg[20]_i_17_n_4 }),
        .O({\NLW_delay_counter_reg[20]_i_9_O_UNCONNECTED [3:1],\delay_counter_reg[20]_i_9_n_7 }),
        .S({1'b0,1'b0,\delay_counter[20]_i_20_n_0 ,\delay_counter[20]_i_21_n_0 }));
  FDRE \delay_counter_reg[21] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[20]_i_1_n_6 ),
        .Q(delay_counter_reg[21]),
        .R(clear));
  FDRE \delay_counter_reg[22] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[20]_i_1_n_5 ),
        .Q(delay_counter_reg[22]),
        .R(clear));
  FDRE \delay_counter_reg[23] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[20]_i_1_n_4 ),
        .Q(delay_counter_reg[23]),
        .R(clear));
  FDRE \delay_counter_reg[24] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[24]_i_1_n_7 ),
        .Q(delay_counter_reg[24]),
        .R(clear));
  CARRY4 \delay_counter_reg[24]_i_1 
       (.CI(\delay_counter_reg[20]_i_1_n_0 ),
        .CO({\delay_counter_reg[24]_i_1_n_0 ,\delay_counter_reg[24]_i_1_n_1 ,\delay_counter_reg[24]_i_1_n_2 ,\delay_counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 }),
        .O({\delay_counter_reg[24]_i_1_n_4 ,\delay_counter_reg[24]_i_1_n_5 ,\delay_counter_reg[24]_i_1_n_6 ,\delay_counter_reg[24]_i_1_n_7 }),
        .S({\delay_counter[24]_i_2_n_0 ,\delay_counter[24]_i_3_n_0 ,\delay_counter[24]_i_4_n_0 ,\delay_counter[24]_i_5_n_0 }));
  CARRY4 \delay_counter_reg[24]_i_6 
       (.CI(\delay_counter_reg[24]_i_8_n_0 ),
        .CO({\NLW_delay_counter_reg[24]_i_6_CO_UNCONNECTED [3:1],data[25]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_delay_counter_reg[24]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \delay_counter_reg[24]_i_7 
       (.CI(\delay_counter_reg[20]_i_11_n_0 ),
        .CO({\NLW_delay_counter_reg[24]_i_7_CO_UNCONNECTED [3:2],data[24],\delay_counter_reg[24]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[25],\delay_counter_reg[24]_i_8_n_5 }),
        .O({\NLW_delay_counter_reg[24]_i_7_O_UNCONNECTED [3:1],\delay_counter_reg[24]_i_7_n_7 }),
        .S({1'b0,1'b0,\delay_counter[24]_i_9_n_0 ,\delay_counter[24]_i_10_n_0 }));
  CARRY4 \delay_counter_reg[24]_i_8 
       (.CI(\delay_counter_reg[20]_i_28_n_0 ),
        .CO({\delay_counter_reg[24]_i_8_n_0 ,\delay_counter_reg[24]_i_8_n_1 ,\delay_counter_reg[24]_i_8_n_2 ,\delay_counter_reg[24]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter[24]_i_11_n_0 ,\delay_counter[24]_i_12_n_0 ,\delay_counter[24]_i_13_n_0 ,\delay_counter[24]_i_14_n_0 }),
        .O({\delay_counter_reg[24]_i_8_n_4 ,\delay_counter_reg[24]_i_8_n_5 ,\delay_counter_reg[24]_i_8_n_6 ,\delay_counter_reg[24]_i_8_n_7 }),
        .S({\delay_counter[24]_i_15_n_0 ,\delay_counter[24]_i_16_n_0 ,\delay_counter[24]_i_17_n_0 ,\delay_counter[24]_i_18_n_0 }));
  FDRE \delay_counter_reg[25] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[24]_i_1_n_6 ),
        .Q(delay_counter_reg[25]),
        .R(clear));
  FDRE \delay_counter_reg[26] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[24]_i_1_n_5 ),
        .Q(delay_counter_reg[26]),
        .R(clear));
  FDRE \delay_counter_reg[27] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[24]_i_1_n_4 ),
        .Q(delay_counter_reg[27]),
        .R(clear));
  FDRE \delay_counter_reg[28] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[28]_i_1_n_7 ),
        .Q(delay_counter_reg[28]),
        .R(clear));
  CARRY4 \delay_counter_reg[28]_i_1 
       (.CI(\delay_counter_reg[24]_i_1_n_0 ),
        .CO({\NLW_delay_counter_reg[28]_i_1_CO_UNCONNECTED [3],\delay_counter_reg[28]_i_1_n_1 ,\delay_counter_reg[28]_i_1_n_2 ,\delay_counter_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 }),
        .O({\delay_counter_reg[28]_i_1_n_4 ,\delay_counter_reg[28]_i_1_n_5 ,\delay_counter_reg[28]_i_1_n_6 ,\delay_counter_reg[28]_i_1_n_7 }),
        .S({\delay_counter[28]_i_2_n_0 ,\delay_counter[28]_i_3_n_0 ,\delay_counter[28]_i_4_n_0 ,\delay_counter[28]_i_5_n_0 }));
  FDRE \delay_counter_reg[29] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[28]_i_1_n_6 ),
        .Q(delay_counter_reg[29]),
        .R(clear));
  FDRE \delay_counter_reg[2] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[0]_i_2_n_5 ),
        .Q(delay_counter_reg[2]),
        .R(clear));
  FDRE \delay_counter_reg[30] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[28]_i_1_n_5 ),
        .Q(delay_counter_reg[30]),
        .R(clear));
  FDRE \delay_counter_reg[31] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[28]_i_1_n_4 ),
        .Q(delay_counter_reg[31]),
        .R(clear));
  FDRE \delay_counter_reg[3] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[0]_i_2_n_4 ),
        .Q(delay_counter_reg[3]),
        .R(clear));
  FDRE \delay_counter_reg[4] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[4]_i_1_n_7 ),
        .Q(delay_counter_reg[4]),
        .R(clear));
  CARRY4 \delay_counter_reg[4]_i_1 
       (.CI(\delay_counter_reg[0]_i_2_n_0 ),
        .CO({\delay_counter_reg[4]_i_1_n_0 ,\delay_counter_reg[4]_i_1_n_1 ,\delay_counter_reg[4]_i_1_n_2 ,\delay_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 }),
        .O({\delay_counter_reg[4]_i_1_n_4 ,\delay_counter_reg[4]_i_1_n_5 ,\delay_counter_reg[4]_i_1_n_6 ,\delay_counter_reg[4]_i_1_n_7 }),
        .S({\delay_counter[4]_i_2_n_0 ,\delay_counter[4]_i_3_n_0 ,\delay_counter[4]_i_4_n_0 ,\delay_counter[4]_i_5_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_10 
       (.CI(\delay_counter_reg[4]_i_22_n_0 ),
        .CO({\delay_counter_reg[4]_i_10_n_0 ,\delay_counter_reg[4]_i_10_n_1 ,\delay_counter_reg[4]_i_10_n_2 ,\delay_counter_reg[4]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_11_n_5 ,\delay_counter_reg[4]_i_11_n_6 ,\delay_counter_reg[4]_i_11_n_7 ,\delay_counter_reg[4]_i_23_n_4 }),
        .O({\delay_counter_reg[4]_i_10_n_4 ,\delay_counter_reg[4]_i_10_n_5 ,\delay_counter_reg[4]_i_10_n_6 ,\delay_counter_reg[4]_i_10_n_7 }),
        .S({\delay_counter[4]_i_24_n_0 ,\delay_counter[4]_i_25_n_0 ,\delay_counter[4]_i_26_n_0 ,\delay_counter[4]_i_27_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_102 
       (.CI(\delay_counter_reg[0]_i_252_n_0 ),
        .CO({\delay_counter_reg[4]_i_102_n_0 ,\delay_counter_reg[4]_i_102_n_1 ,\delay_counter_reg[4]_i_102_n_2 ,\delay_counter_reg[4]_i_102_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_107_n_5 ,\delay_counter_reg[4]_i_107_n_6 ,\delay_counter_reg[4]_i_107_n_7 ,\delay_counter_reg[4]_i_122_n_4 }),
        .O({\delay_counter_reg[4]_i_102_n_4 ,\delay_counter_reg[4]_i_102_n_5 ,\delay_counter_reg[4]_i_102_n_6 ,\delay_counter_reg[4]_i_102_n_7 }),
        .S({\delay_counter[4]_i_123_n_0 ,\delay_counter[4]_i_124_n_0 ,\delay_counter[4]_i_125_n_0 ,\delay_counter[4]_i_126_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_107 
       (.CI(\delay_counter_reg[4]_i_122_n_0 ),
        .CO({\delay_counter_reg[4]_i_107_n_0 ,\delay_counter_reg[4]_i_107_n_1 ,\delay_counter_reg[4]_i_107_n_2 ,\delay_counter_reg[4]_i_107_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_112_n_5 ,\delay_counter_reg[4]_i_112_n_6 ,\delay_counter_reg[4]_i_112_n_7 ,\delay_counter_reg[4]_i_127_n_4 }),
        .O({\delay_counter_reg[4]_i_107_n_4 ,\delay_counter_reg[4]_i_107_n_5 ,\delay_counter_reg[4]_i_107_n_6 ,\delay_counter_reg[4]_i_107_n_7 }),
        .S({\delay_counter[4]_i_128_n_0 ,\delay_counter[4]_i_129_n_0 ,\delay_counter[4]_i_130_n_0 ,\delay_counter[4]_i_131_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_11 
       (.CI(\delay_counter_reg[4]_i_23_n_0 ),
        .CO({\delay_counter_reg[4]_i_11_n_0 ,\delay_counter_reg[4]_i_11_n_1 ,\delay_counter_reg[4]_i_11_n_2 ,\delay_counter_reg[4]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_17_n_5 ,\delay_counter_reg[8]_i_17_n_6 ,\delay_counter_reg[8]_i_17_n_7 ,\delay_counter_reg[4]_i_28_n_4 }),
        .O({\delay_counter_reg[4]_i_11_n_4 ,\delay_counter_reg[4]_i_11_n_5 ,\delay_counter_reg[4]_i_11_n_6 ,\delay_counter_reg[4]_i_11_n_7 }),
        .S({\delay_counter[4]_i_29_n_0 ,\delay_counter[4]_i_30_n_0 ,\delay_counter[4]_i_31_n_0 ,\delay_counter[4]_i_32_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_112 
       (.CI(\delay_counter_reg[4]_i_127_n_0 ),
        .CO({\delay_counter_reg[4]_i_112_n_0 ,\delay_counter_reg[4]_i_112_n_1 ,\delay_counter_reg[4]_i_112_n_2 ,\delay_counter_reg[4]_i_112_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_117_n_5 ,\delay_counter_reg[4]_i_117_n_6 ,\delay_counter_reg[4]_i_117_n_7 ,\delay_counter_reg[4]_i_132_n_4 }),
        .O({\delay_counter_reg[4]_i_112_n_4 ,\delay_counter_reg[4]_i_112_n_5 ,\delay_counter_reg[4]_i_112_n_6 ,\delay_counter_reg[4]_i_112_n_7 }),
        .S({\delay_counter[4]_i_133_n_0 ,\delay_counter[4]_i_134_n_0 ,\delay_counter[4]_i_135_n_0 ,\delay_counter[4]_i_136_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_117 
       (.CI(\delay_counter_reg[4]_i_132_n_0 ),
        .CO({\delay_counter_reg[4]_i_117_n_0 ,\delay_counter_reg[4]_i_117_n_1 ,\delay_counter_reg[4]_i_117_n_2 ,\delay_counter_reg[4]_i_117_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_102_n_5 ,\delay_counter_reg[8]_i_102_n_6 ,\delay_counter_reg[8]_i_102_n_7 ,\delay_counter_reg[4]_i_137_n_4 }),
        .O({\delay_counter_reg[4]_i_117_n_4 ,\delay_counter_reg[4]_i_117_n_5 ,\delay_counter_reg[4]_i_117_n_6 ,\delay_counter_reg[4]_i_117_n_7 }),
        .S({\delay_counter[4]_i_138_n_0 ,\delay_counter[4]_i_139_n_0 ,\delay_counter[4]_i_140_n_0 ,\delay_counter[4]_i_141_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_122 
       (.CI(\delay_counter_reg[0]_i_308_n_0 ),
        .CO({\delay_counter_reg[4]_i_122_n_0 ,\delay_counter_reg[4]_i_122_n_1 ,\delay_counter_reg[4]_i_122_n_2 ,\delay_counter_reg[4]_i_122_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_127_n_5 ,\delay_counter_reg[4]_i_127_n_6 ,\delay_counter_reg[4]_i_127_n_7 ,\delay_counter_reg[4]_i_142_n_4 }),
        .O({\delay_counter_reg[4]_i_122_n_4 ,\delay_counter_reg[4]_i_122_n_5 ,\delay_counter_reg[4]_i_122_n_6 ,\delay_counter_reg[4]_i_122_n_7 }),
        .S({\delay_counter[4]_i_143_n_0 ,\delay_counter[4]_i_144_n_0 ,\delay_counter[4]_i_145_n_0 ,\delay_counter[4]_i_146_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_127 
       (.CI(\delay_counter_reg[4]_i_142_n_0 ),
        .CO({\delay_counter_reg[4]_i_127_n_0 ,\delay_counter_reg[4]_i_127_n_1 ,\delay_counter_reg[4]_i_127_n_2 ,\delay_counter_reg[4]_i_127_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_132_n_5 ,\delay_counter_reg[4]_i_132_n_6 ,\delay_counter_reg[4]_i_132_n_7 ,\delay_counter_reg[4]_i_147_n_4 }),
        .O({\delay_counter_reg[4]_i_127_n_4 ,\delay_counter_reg[4]_i_127_n_5 ,\delay_counter_reg[4]_i_127_n_6 ,\delay_counter_reg[4]_i_127_n_7 }),
        .S({\delay_counter[4]_i_148_n_0 ,\delay_counter[4]_i_149_n_0 ,\delay_counter[4]_i_150_n_0 ,\delay_counter[4]_i_151_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_132 
       (.CI(\delay_counter_reg[4]_i_147_n_0 ),
        .CO({\delay_counter_reg[4]_i_132_n_0 ,\delay_counter_reg[4]_i_132_n_1 ,\delay_counter_reg[4]_i_132_n_2 ,\delay_counter_reg[4]_i_132_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_137_n_5 ,\delay_counter_reg[4]_i_137_n_6 ,\delay_counter_reg[4]_i_137_n_7 ,\delay_counter_reg[4]_i_152_n_4 }),
        .O({\delay_counter_reg[4]_i_132_n_4 ,\delay_counter_reg[4]_i_132_n_5 ,\delay_counter_reg[4]_i_132_n_6 ,\delay_counter_reg[4]_i_132_n_7 }),
        .S({\delay_counter[4]_i_153_n_0 ,\delay_counter[4]_i_154_n_0 ,\delay_counter[4]_i_155_n_0 ,\delay_counter[4]_i_156_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_137 
       (.CI(\delay_counter_reg[4]_i_152_n_0 ),
        .CO({\delay_counter_reg[4]_i_137_n_0 ,\delay_counter_reg[4]_i_137_n_1 ,\delay_counter_reg[4]_i_137_n_2 ,\delay_counter_reg[4]_i_137_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_122_n_5 ,\delay_counter_reg[8]_i_122_n_6 ,\delay_counter_reg[8]_i_122_n_7 ,\delay_counter_reg[4]_i_157_n_4 }),
        .O({\delay_counter_reg[4]_i_137_n_4 ,\delay_counter_reg[4]_i_137_n_5 ,\delay_counter_reg[4]_i_137_n_6 ,\delay_counter_reg[4]_i_137_n_7 }),
        .S({\delay_counter[4]_i_158_n_0 ,\delay_counter[4]_i_159_n_0 ,\delay_counter[4]_i_160_n_0 ,\delay_counter[4]_i_161_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_14 
       (.CI(\delay_counter_reg[4]_i_33_n_0 ),
        .CO({\delay_counter_reg[4]_i_14_n_0 ,\delay_counter_reg[4]_i_14_n_1 ,\delay_counter_reg[4]_i_14_n_2 ,\delay_counter_reg[4]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_10_n_5 ,\delay_counter_reg[4]_i_10_n_6 ,\delay_counter_reg[4]_i_10_n_7 ,\delay_counter_reg[4]_i_22_n_4 }),
        .O({\delay_counter_reg[4]_i_14_n_4 ,\delay_counter_reg[4]_i_14_n_5 ,\delay_counter_reg[4]_i_14_n_6 ,\delay_counter_reg[4]_i_14_n_7 }),
        .S({\delay_counter[4]_i_34_n_0 ,\delay_counter[4]_i_35_n_0 ,\delay_counter[4]_i_36_n_0 ,\delay_counter[4]_i_37_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_142 
       (.CI(1'b0),
        .CO({\delay_counter_reg[4]_i_142_n_0 ,\delay_counter_reg[4]_i_142_n_1 ,\delay_counter_reg[4]_i_142_n_2 ,\delay_counter_reg[4]_i_142_n_3 }),
        .CYINIT(data[13]),
        .DI({\delay_counter_reg[4]_i_147_n_5 ,\delay_counter_reg[4]_i_147_n_6 ,1'b1,1'b0}),
        .O({\delay_counter_reg[4]_i_142_n_4 ,\delay_counter_reg[4]_i_142_n_5 ,\delay_counter_reg[4]_i_142_n_6 ,\NLW_delay_counter_reg[4]_i_142_O_UNCONNECTED [0]}),
        .S({\delay_counter[4]_i_162_n_0 ,\delay_counter[4]_i_163_n_0 ,\delay_counter[4]_i_164_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[4]_i_147 
       (.CI(1'b0),
        .CO({\delay_counter_reg[4]_i_147_n_0 ,\delay_counter_reg[4]_i_147_n_1 ,\delay_counter_reg[4]_i_147_n_2 ,\delay_counter_reg[4]_i_147_n_3 }),
        .CYINIT(data[14]),
        .DI({\delay_counter_reg[4]_i_152_n_5 ,\delay_counter_reg[4]_i_152_n_6 ,1'b1,1'b0}),
        .O({\delay_counter_reg[4]_i_147_n_4 ,\delay_counter_reg[4]_i_147_n_5 ,\delay_counter_reg[4]_i_147_n_6 ,\NLW_delay_counter_reg[4]_i_147_O_UNCONNECTED [0]}),
        .S({\delay_counter[4]_i_165_n_0 ,\delay_counter[4]_i_166_n_0 ,\delay_counter[4]_i_167_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[4]_i_152 
       (.CI(1'b0),
        .CO({\delay_counter_reg[4]_i_152_n_0 ,\delay_counter_reg[4]_i_152_n_1 ,\delay_counter_reg[4]_i_152_n_2 ,\delay_counter_reg[4]_i_152_n_3 }),
        .CYINIT(data[15]),
        .DI({\delay_counter_reg[4]_i_157_n_5 ,\delay_counter_reg[4]_i_157_n_6 ,1'b1,1'b0}),
        .O({\delay_counter_reg[4]_i_152_n_4 ,\delay_counter_reg[4]_i_152_n_5 ,\delay_counter_reg[4]_i_152_n_6 ,\NLW_delay_counter_reg[4]_i_152_O_UNCONNECTED [0]}),
        .S({\delay_counter[4]_i_168_n_0 ,\delay_counter[4]_i_169_n_0 ,\delay_counter[4]_i_170_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[4]_i_157 
       (.CI(1'b0),
        .CO({\delay_counter_reg[4]_i_157_n_0 ,\delay_counter_reg[4]_i_157_n_1 ,\delay_counter_reg[4]_i_157_n_2 ,\delay_counter_reg[4]_i_157_n_3 }),
        .CYINIT(data[16]),
        .DI({\delay_counter_reg[8]_i_142_n_5 ,\delay_counter_reg[8]_i_142_n_6 ,1'b1,1'b0}),
        .O({\delay_counter_reg[4]_i_157_n_4 ,\delay_counter_reg[4]_i_157_n_5 ,\delay_counter_reg[4]_i_157_n_6 ,\NLW_delay_counter_reg[4]_i_157_O_UNCONNECTED [0]}),
        .S({\delay_counter[4]_i_171_n_0 ,\delay_counter[4]_i_172_n_0 ,\delay_counter[4]_i_173_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[4]_i_17 
       (.CI(\delay_counter_reg[0]_i_47_n_0 ),
        .CO({\delay_counter_reg[4]_i_17_n_0 ,\delay_counter_reg[4]_i_17_n_1 ,\delay_counter_reg[4]_i_17_n_2 ,\delay_counter_reg[4]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_14_n_5 ,\delay_counter_reg[4]_i_14_n_6 ,\delay_counter_reg[4]_i_14_n_7 ,\delay_counter_reg[4]_i_33_n_4 }),
        .O({\delay_counter_reg[4]_i_17_n_4 ,\delay_counter_reg[4]_i_17_n_5 ,\delay_counter_reg[4]_i_17_n_6 ,\delay_counter_reg[4]_i_17_n_7 }),
        .S({\delay_counter[4]_i_38_n_0 ,\delay_counter[4]_i_39_n_0 ,\delay_counter[4]_i_40_n_0 ,\delay_counter[4]_i_41_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_22 
       (.CI(\delay_counter_reg[4]_i_42_n_0 ),
        .CO({\delay_counter_reg[4]_i_22_n_0 ,\delay_counter_reg[4]_i_22_n_1 ,\delay_counter_reg[4]_i_22_n_2 ,\delay_counter_reg[4]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_23_n_5 ,\delay_counter_reg[4]_i_23_n_6 ,\delay_counter_reg[4]_i_23_n_7 ,\delay_counter_reg[4]_i_43_n_4 }),
        .O({\delay_counter_reg[4]_i_22_n_4 ,\delay_counter_reg[4]_i_22_n_5 ,\delay_counter_reg[4]_i_22_n_6 ,\delay_counter_reg[4]_i_22_n_7 }),
        .S({\delay_counter[4]_i_44_n_0 ,\delay_counter[4]_i_45_n_0 ,\delay_counter[4]_i_46_n_0 ,\delay_counter[4]_i_47_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_23 
       (.CI(\delay_counter_reg[4]_i_43_n_0 ),
        .CO({\delay_counter_reg[4]_i_23_n_0 ,\delay_counter_reg[4]_i_23_n_1 ,\delay_counter_reg[4]_i_23_n_2 ,\delay_counter_reg[4]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_28_n_5 ,\delay_counter_reg[4]_i_28_n_6 ,\delay_counter_reg[4]_i_28_n_7 ,\delay_counter_reg[4]_i_48_n_4 }),
        .O({\delay_counter_reg[4]_i_23_n_4 ,\delay_counter_reg[4]_i_23_n_5 ,\delay_counter_reg[4]_i_23_n_6 ,\delay_counter_reg[4]_i_23_n_7 }),
        .S({\delay_counter[4]_i_49_n_0 ,\delay_counter[4]_i_50_n_0 ,\delay_counter[4]_i_51_n_0 ,\delay_counter[4]_i_52_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_28 
       (.CI(\delay_counter_reg[4]_i_48_n_0 ),
        .CO({\delay_counter_reg[4]_i_28_n_0 ,\delay_counter_reg[4]_i_28_n_1 ,\delay_counter_reg[4]_i_28_n_2 ,\delay_counter_reg[4]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_33_n_5 ,\delay_counter_reg[8]_i_33_n_6 ,\delay_counter_reg[8]_i_33_n_7 ,\delay_counter_reg[4]_i_53_n_4 }),
        .O({\delay_counter_reg[4]_i_28_n_4 ,\delay_counter_reg[4]_i_28_n_5 ,\delay_counter_reg[4]_i_28_n_6 ,\delay_counter_reg[4]_i_28_n_7 }),
        .S({\delay_counter[4]_i_54_n_0 ,\delay_counter[4]_i_55_n_0 ,\delay_counter[4]_i_56_n_0 ,\delay_counter[4]_i_57_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_33 
       (.CI(\delay_counter_reg[0]_i_78_n_0 ),
        .CO({\delay_counter_reg[4]_i_33_n_0 ,\delay_counter_reg[4]_i_33_n_1 ,\delay_counter_reg[4]_i_33_n_2 ,\delay_counter_reg[4]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_22_n_5 ,\delay_counter_reg[4]_i_22_n_6 ,\delay_counter_reg[4]_i_22_n_7 ,\delay_counter_reg[4]_i_42_n_4 }),
        .O({\delay_counter_reg[4]_i_33_n_4 ,\delay_counter_reg[4]_i_33_n_5 ,\delay_counter_reg[4]_i_33_n_6 ,\delay_counter_reg[4]_i_33_n_7 }),
        .S({\delay_counter[4]_i_58_n_0 ,\delay_counter[4]_i_59_n_0 ,\delay_counter[4]_i_60_n_0 ,\delay_counter[4]_i_61_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_42 
       (.CI(\delay_counter_reg[0]_i_114_n_0 ),
        .CO({\delay_counter_reg[4]_i_42_n_0 ,\delay_counter_reg[4]_i_42_n_1 ,\delay_counter_reg[4]_i_42_n_2 ,\delay_counter_reg[4]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_43_n_5 ,\delay_counter_reg[4]_i_43_n_6 ,\delay_counter_reg[4]_i_43_n_7 ,\delay_counter_reg[4]_i_62_n_4 }),
        .O({\delay_counter_reg[4]_i_42_n_4 ,\delay_counter_reg[4]_i_42_n_5 ,\delay_counter_reg[4]_i_42_n_6 ,\delay_counter_reg[4]_i_42_n_7 }),
        .S({\delay_counter[4]_i_63_n_0 ,\delay_counter[4]_i_64_n_0 ,\delay_counter[4]_i_65_n_0 ,\delay_counter[4]_i_66_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_43 
       (.CI(\delay_counter_reg[4]_i_62_n_0 ),
        .CO({\delay_counter_reg[4]_i_43_n_0 ,\delay_counter_reg[4]_i_43_n_1 ,\delay_counter_reg[4]_i_43_n_2 ,\delay_counter_reg[4]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_48_n_5 ,\delay_counter_reg[4]_i_48_n_6 ,\delay_counter_reg[4]_i_48_n_7 ,\delay_counter_reg[4]_i_67_n_4 }),
        .O({\delay_counter_reg[4]_i_43_n_4 ,\delay_counter_reg[4]_i_43_n_5 ,\delay_counter_reg[4]_i_43_n_6 ,\delay_counter_reg[4]_i_43_n_7 }),
        .S({\delay_counter[4]_i_68_n_0 ,\delay_counter[4]_i_69_n_0 ,\delay_counter[4]_i_70_n_0 ,\delay_counter[4]_i_71_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_48 
       (.CI(\delay_counter_reg[4]_i_67_n_0 ),
        .CO({\delay_counter_reg[4]_i_48_n_0 ,\delay_counter_reg[4]_i_48_n_1 ,\delay_counter_reg[4]_i_48_n_2 ,\delay_counter_reg[4]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_53_n_5 ,\delay_counter_reg[4]_i_53_n_6 ,\delay_counter_reg[4]_i_53_n_7 ,\delay_counter_reg[4]_i_72_n_4 }),
        .O({\delay_counter_reg[4]_i_48_n_4 ,\delay_counter_reg[4]_i_48_n_5 ,\delay_counter_reg[4]_i_48_n_6 ,\delay_counter_reg[4]_i_48_n_7 }),
        .S({\delay_counter[4]_i_73_n_0 ,\delay_counter[4]_i_74_n_0 ,\delay_counter[4]_i_75_n_0 ,\delay_counter[4]_i_76_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_53 
       (.CI(\delay_counter_reg[4]_i_72_n_0 ),
        .CO({\delay_counter_reg[4]_i_53_n_0 ,\delay_counter_reg[4]_i_53_n_1 ,\delay_counter_reg[4]_i_53_n_2 ,\delay_counter_reg[4]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_42_n_5 ,\delay_counter_reg[8]_i_42_n_6 ,\delay_counter_reg[8]_i_42_n_7 ,\delay_counter_reg[4]_i_77_n_4 }),
        .O({\delay_counter_reg[4]_i_53_n_4 ,\delay_counter_reg[4]_i_53_n_5 ,\delay_counter_reg[4]_i_53_n_6 ,\delay_counter_reg[4]_i_53_n_7 }),
        .S({\delay_counter[4]_i_78_n_0 ,\delay_counter[4]_i_79_n_0 ,\delay_counter[4]_i_80_n_0 ,\delay_counter[4]_i_81_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_6 
       (.CI(\delay_counter_reg[4]_i_10_n_0 ),
        .CO({\NLW_delay_counter_reg[4]_i_6_CO_UNCONNECTED [3:2],data[7],\delay_counter_reg[4]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[8],\delay_counter_reg[4]_i_11_n_4 }),
        .O({\NLW_delay_counter_reg[4]_i_6_O_UNCONNECTED [3:1],\delay_counter_reg[4]_i_6_n_7 }),
        .S({1'b0,1'b0,\delay_counter[4]_i_12_n_0 ,\delay_counter[4]_i_13_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_62 
       (.CI(\delay_counter_reg[0]_i_155_n_0 ),
        .CO({\delay_counter_reg[4]_i_62_n_0 ,\delay_counter_reg[4]_i_62_n_1 ,\delay_counter_reg[4]_i_62_n_2 ,\delay_counter_reg[4]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_67_n_5 ,\delay_counter_reg[4]_i_67_n_6 ,\delay_counter_reg[4]_i_67_n_7 ,\delay_counter_reg[4]_i_82_n_4 }),
        .O({\delay_counter_reg[4]_i_62_n_4 ,\delay_counter_reg[4]_i_62_n_5 ,\delay_counter_reg[4]_i_62_n_6 ,\delay_counter_reg[4]_i_62_n_7 }),
        .S({\delay_counter[4]_i_83_n_0 ,\delay_counter[4]_i_84_n_0 ,\delay_counter[4]_i_85_n_0 ,\delay_counter[4]_i_86_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_67 
       (.CI(\delay_counter_reg[4]_i_82_n_0 ),
        .CO({\delay_counter_reg[4]_i_67_n_0 ,\delay_counter_reg[4]_i_67_n_1 ,\delay_counter_reg[4]_i_67_n_2 ,\delay_counter_reg[4]_i_67_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_72_n_5 ,\delay_counter_reg[4]_i_72_n_6 ,\delay_counter_reg[4]_i_72_n_7 ,\delay_counter_reg[4]_i_87_n_4 }),
        .O({\delay_counter_reg[4]_i_67_n_4 ,\delay_counter_reg[4]_i_67_n_5 ,\delay_counter_reg[4]_i_67_n_6 ,\delay_counter_reg[4]_i_67_n_7 }),
        .S({\delay_counter[4]_i_88_n_0 ,\delay_counter[4]_i_89_n_0 ,\delay_counter[4]_i_90_n_0 ,\delay_counter[4]_i_91_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_7 
       (.CI(\delay_counter_reg[4]_i_14_n_0 ),
        .CO({\NLW_delay_counter_reg[4]_i_7_CO_UNCONNECTED [3:2],data[6],\delay_counter_reg[4]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[7],\delay_counter_reg[4]_i_10_n_4 }),
        .O({\NLW_delay_counter_reg[4]_i_7_O_UNCONNECTED [3:1],\delay_counter_reg[4]_i_7_n_7 }),
        .S({1'b0,1'b0,\delay_counter[4]_i_15_n_0 ,\delay_counter[4]_i_16_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_72 
       (.CI(\delay_counter_reg[4]_i_87_n_0 ),
        .CO({\delay_counter_reg[4]_i_72_n_0 ,\delay_counter_reg[4]_i_72_n_1 ,\delay_counter_reg[4]_i_72_n_2 ,\delay_counter_reg[4]_i_72_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_77_n_5 ,\delay_counter_reg[4]_i_77_n_6 ,\delay_counter_reg[4]_i_77_n_7 ,\delay_counter_reg[4]_i_92_n_4 }),
        .O({\delay_counter_reg[4]_i_72_n_4 ,\delay_counter_reg[4]_i_72_n_5 ,\delay_counter_reg[4]_i_72_n_6 ,\delay_counter_reg[4]_i_72_n_7 }),
        .S({\delay_counter[4]_i_93_n_0 ,\delay_counter[4]_i_94_n_0 ,\delay_counter[4]_i_95_n_0 ,\delay_counter[4]_i_96_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_77 
       (.CI(\delay_counter_reg[4]_i_92_n_0 ),
        .CO({\delay_counter_reg[4]_i_77_n_0 ,\delay_counter_reg[4]_i_77_n_1 ,\delay_counter_reg[4]_i_77_n_2 ,\delay_counter_reg[4]_i_77_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_62_n_5 ,\delay_counter_reg[8]_i_62_n_6 ,\delay_counter_reg[8]_i_62_n_7 ,\delay_counter_reg[4]_i_97_n_4 }),
        .O({\delay_counter_reg[4]_i_77_n_4 ,\delay_counter_reg[4]_i_77_n_5 ,\delay_counter_reg[4]_i_77_n_6 ,\delay_counter_reg[4]_i_77_n_7 }),
        .S({\delay_counter[4]_i_98_n_0 ,\delay_counter[4]_i_99_n_0 ,\delay_counter[4]_i_100_n_0 ,\delay_counter[4]_i_101_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_8 
       (.CI(\delay_counter_reg[4]_i_17_n_0 ),
        .CO({\NLW_delay_counter_reg[4]_i_8_CO_UNCONNECTED [3:2],data[5],\delay_counter_reg[4]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[6],\delay_counter_reg[4]_i_14_n_4 }),
        .O({\NLW_delay_counter_reg[4]_i_8_O_UNCONNECTED [3:1],\delay_counter_reg[4]_i_8_n_7 }),
        .S({1'b0,1'b0,\delay_counter[4]_i_18_n_0 ,\delay_counter[4]_i_19_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_82 
       (.CI(\delay_counter_reg[0]_i_201_n_0 ),
        .CO({\delay_counter_reg[4]_i_82_n_0 ,\delay_counter_reg[4]_i_82_n_1 ,\delay_counter_reg[4]_i_82_n_2 ,\delay_counter_reg[4]_i_82_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_87_n_5 ,\delay_counter_reg[4]_i_87_n_6 ,\delay_counter_reg[4]_i_87_n_7 ,\delay_counter_reg[4]_i_102_n_4 }),
        .O({\delay_counter_reg[4]_i_82_n_4 ,\delay_counter_reg[4]_i_82_n_5 ,\delay_counter_reg[4]_i_82_n_6 ,\delay_counter_reg[4]_i_82_n_7 }),
        .S({\delay_counter[4]_i_103_n_0 ,\delay_counter[4]_i_104_n_0 ,\delay_counter[4]_i_105_n_0 ,\delay_counter[4]_i_106_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_87 
       (.CI(\delay_counter_reg[4]_i_102_n_0 ),
        .CO({\delay_counter_reg[4]_i_87_n_0 ,\delay_counter_reg[4]_i_87_n_1 ,\delay_counter_reg[4]_i_87_n_2 ,\delay_counter_reg[4]_i_87_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_92_n_5 ,\delay_counter_reg[4]_i_92_n_6 ,\delay_counter_reg[4]_i_92_n_7 ,\delay_counter_reg[4]_i_107_n_4 }),
        .O({\delay_counter_reg[4]_i_87_n_4 ,\delay_counter_reg[4]_i_87_n_5 ,\delay_counter_reg[4]_i_87_n_6 ,\delay_counter_reg[4]_i_87_n_7 }),
        .S({\delay_counter[4]_i_108_n_0 ,\delay_counter[4]_i_109_n_0 ,\delay_counter[4]_i_110_n_0 ,\delay_counter[4]_i_111_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_9 
       (.CI(\delay_counter_reg[0]_i_30_n_0 ),
        .CO({\NLW_delay_counter_reg[4]_i_9_CO_UNCONNECTED [3:2],data[4],\delay_counter_reg[4]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[5],\delay_counter_reg[4]_i_17_n_4 }),
        .O({\NLW_delay_counter_reg[4]_i_9_O_UNCONNECTED [3:1],\delay_counter_reg[4]_i_9_n_7 }),
        .S({1'b0,1'b0,\delay_counter[4]_i_20_n_0 ,\delay_counter[4]_i_21_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_92 
       (.CI(\delay_counter_reg[4]_i_107_n_0 ),
        .CO({\delay_counter_reg[4]_i_92_n_0 ,\delay_counter_reg[4]_i_92_n_1 ,\delay_counter_reg[4]_i_92_n_2 ,\delay_counter_reg[4]_i_92_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[4]_i_97_n_5 ,\delay_counter_reg[4]_i_97_n_6 ,\delay_counter_reg[4]_i_97_n_7 ,\delay_counter_reg[4]_i_112_n_4 }),
        .O({\delay_counter_reg[4]_i_92_n_4 ,\delay_counter_reg[4]_i_92_n_5 ,\delay_counter_reg[4]_i_92_n_6 ,\delay_counter_reg[4]_i_92_n_7 }),
        .S({\delay_counter[4]_i_113_n_0 ,\delay_counter[4]_i_114_n_0 ,\delay_counter[4]_i_115_n_0 ,\delay_counter[4]_i_116_n_0 }));
  CARRY4 \delay_counter_reg[4]_i_97 
       (.CI(\delay_counter_reg[4]_i_112_n_0 ),
        .CO({\delay_counter_reg[4]_i_97_n_0 ,\delay_counter_reg[4]_i_97_n_1 ,\delay_counter_reg[4]_i_97_n_2 ,\delay_counter_reg[4]_i_97_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_82_n_5 ,\delay_counter_reg[8]_i_82_n_6 ,\delay_counter_reg[8]_i_82_n_7 ,\delay_counter_reg[4]_i_117_n_4 }),
        .O({\delay_counter_reg[4]_i_97_n_4 ,\delay_counter_reg[4]_i_97_n_5 ,\delay_counter_reg[4]_i_97_n_6 ,\delay_counter_reg[4]_i_97_n_7 }),
        .S({\delay_counter[4]_i_118_n_0 ,\delay_counter[4]_i_119_n_0 ,\delay_counter[4]_i_120_n_0 ,\delay_counter[4]_i_121_n_0 }));
  FDRE \delay_counter_reg[5] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[4]_i_1_n_6 ),
        .Q(delay_counter_reg[5]),
        .R(clear));
  FDRE \delay_counter_reg[6] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[4]_i_1_n_5 ),
        .Q(delay_counter_reg[6]),
        .R(clear));
  FDRE \delay_counter_reg[7] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[4]_i_1_n_4 ),
        .Q(delay_counter_reg[7]),
        .R(clear));
  FDRE \delay_counter_reg[8] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[8]_i_1_n_7 ),
        .Q(delay_counter_reg[8]),
        .R(clear));
  CARRY4 \delay_counter_reg[8]_i_1 
       (.CI(\delay_counter_reg[4]_i_1_n_0 ),
        .CO({\delay_counter_reg[8]_i_1_n_0 ,\delay_counter_reg[8]_i_1_n_1 ,\delay_counter_reg[8]_i_1_n_2 ,\delay_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 ,\delay_counter[0]_i_4_n_0 }),
        .O({\delay_counter_reg[8]_i_1_n_4 ,\delay_counter_reg[8]_i_1_n_5 ,\delay_counter_reg[8]_i_1_n_6 ,\delay_counter_reg[8]_i_1_n_7 }),
        .S({\delay_counter[8]_i_2_n_0 ,\delay_counter[8]_i_3_n_0 ,\delay_counter[8]_i_4_n_0 ,\delay_counter[8]_i_5_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_10 
       (.CI(\delay_counter_reg[8]_i_22_n_0 ),
        .CO({\delay_counter_reg[8]_i_10_n_0 ,\delay_counter_reg[8]_i_10_n_1 ,\delay_counter_reg[8]_i_10_n_2 ,\delay_counter_reg[8]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_11_n_5 ,\delay_counter_reg[8]_i_11_n_6 ,\delay_counter_reg[8]_i_11_n_7 ,\delay_counter_reg[8]_i_23_n_4 }),
        .O({\delay_counter_reg[8]_i_10_n_4 ,\delay_counter_reg[8]_i_10_n_5 ,\delay_counter_reg[8]_i_10_n_6 ,\delay_counter_reg[8]_i_10_n_7 }),
        .S({\delay_counter[8]_i_24_n_0 ,\delay_counter[8]_i_25_n_0 ,\delay_counter[8]_i_26_n_0 ,\delay_counter[8]_i_27_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_102 
       (.CI(\delay_counter_reg[4]_i_137_n_0 ),
        .CO({\delay_counter_reg[8]_i_102_n_0 ,\delay_counter_reg[8]_i_102_n_1 ,\delay_counter_reg[8]_i_102_n_2 ,\delay_counter_reg[8]_i_102_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_107_n_5 ,\delay_counter_reg[8]_i_107_n_6 ,\delay_counter_reg[8]_i_107_n_7 ,\delay_counter_reg[8]_i_122_n_4 }),
        .O({\delay_counter_reg[8]_i_102_n_4 ,\delay_counter_reg[8]_i_102_n_5 ,\delay_counter_reg[8]_i_102_n_6 ,\delay_counter_reg[8]_i_102_n_7 }),
        .S({\delay_counter[8]_i_123_n_0 ,\delay_counter[8]_i_124_n_0 ,\delay_counter[8]_i_125_n_0 ,\delay_counter[8]_i_126_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_107 
       (.CI(\delay_counter_reg[8]_i_122_n_0 ),
        .CO({\delay_counter_reg[8]_i_107_n_0 ,\delay_counter_reg[8]_i_107_n_1 ,\delay_counter_reg[8]_i_107_n_2 ,\delay_counter_reg[8]_i_107_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_112_n_5 ,\delay_counter_reg[8]_i_112_n_6 ,\delay_counter_reg[8]_i_112_n_7 ,\delay_counter_reg[8]_i_127_n_4 }),
        .O({\delay_counter_reg[8]_i_107_n_4 ,\delay_counter_reg[8]_i_107_n_5 ,\delay_counter_reg[8]_i_107_n_6 ,\delay_counter_reg[8]_i_107_n_7 }),
        .S({\delay_counter[8]_i_128_n_0 ,\delay_counter[8]_i_129_n_0 ,\delay_counter[8]_i_130_n_0 ,\delay_counter[8]_i_131_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_11 
       (.CI(\delay_counter_reg[8]_i_23_n_0 ),
        .CO({\delay_counter_reg[8]_i_11_n_0 ,\delay_counter_reg[8]_i_11_n_1 ,\delay_counter_reg[8]_i_11_n_2 ,\delay_counter_reg[8]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_17_n_5 ,\delay_counter_reg[12]_i_17_n_6 ,\delay_counter_reg[12]_i_17_n_7 ,\delay_counter_reg[8]_i_28_n_4 }),
        .O({\delay_counter_reg[8]_i_11_n_4 ,\delay_counter_reg[8]_i_11_n_5 ,\delay_counter_reg[8]_i_11_n_6 ,\delay_counter_reg[8]_i_11_n_7 }),
        .S({\delay_counter[8]_i_29_n_0 ,\delay_counter[8]_i_30_n_0 ,\delay_counter[8]_i_31_n_0 ,\delay_counter[8]_i_32_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_112 
       (.CI(\delay_counter_reg[8]_i_127_n_0 ),
        .CO({\delay_counter_reg[8]_i_112_n_0 ,\delay_counter_reg[8]_i_112_n_1 ,\delay_counter_reg[8]_i_112_n_2 ,\delay_counter_reg[8]_i_112_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_117_n_5 ,\delay_counter_reg[8]_i_117_n_6 ,\delay_counter_reg[8]_i_117_n_7 ,\delay_counter_reg[8]_i_132_n_4 }),
        .O({\delay_counter_reg[8]_i_112_n_4 ,\delay_counter_reg[8]_i_112_n_5 ,\delay_counter_reg[8]_i_112_n_6 ,\delay_counter_reg[8]_i_112_n_7 }),
        .S({\delay_counter[8]_i_133_n_0 ,\delay_counter[8]_i_134_n_0 ,\delay_counter[8]_i_135_n_0 ,\delay_counter[8]_i_136_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_117 
       (.CI(\delay_counter_reg[8]_i_132_n_0 ),
        .CO({\delay_counter_reg[8]_i_117_n_0 ,\delay_counter_reg[8]_i_117_n_1 ,\delay_counter_reg[8]_i_117_n_2 ,\delay_counter_reg[8]_i_117_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_102_n_5 ,\delay_counter_reg[12]_i_102_n_6 ,\delay_counter_reg[12]_i_102_n_7 ,\delay_counter_reg[8]_i_137_n_4 }),
        .O({\delay_counter_reg[8]_i_117_n_4 ,\delay_counter_reg[8]_i_117_n_5 ,\delay_counter_reg[8]_i_117_n_6 ,\delay_counter_reg[8]_i_117_n_7 }),
        .S({\delay_counter[8]_i_138_n_0 ,\delay_counter[8]_i_139_n_0 ,\delay_counter[8]_i_140_n_0 ,\delay_counter[8]_i_141_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_122 
       (.CI(\delay_counter_reg[4]_i_157_n_0 ),
        .CO({\delay_counter_reg[8]_i_122_n_0 ,\delay_counter_reg[8]_i_122_n_1 ,\delay_counter_reg[8]_i_122_n_2 ,\delay_counter_reg[8]_i_122_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_127_n_5 ,\delay_counter_reg[8]_i_127_n_6 ,\delay_counter_reg[8]_i_127_n_7 ,\delay_counter_reg[8]_i_142_n_4 }),
        .O({\delay_counter_reg[8]_i_122_n_4 ,\delay_counter_reg[8]_i_122_n_5 ,\delay_counter_reg[8]_i_122_n_6 ,\delay_counter_reg[8]_i_122_n_7 }),
        .S({\delay_counter[8]_i_143_n_0 ,\delay_counter[8]_i_144_n_0 ,\delay_counter[8]_i_145_n_0 ,\delay_counter[8]_i_146_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_127 
       (.CI(\delay_counter_reg[8]_i_142_n_0 ),
        .CO({\delay_counter_reg[8]_i_127_n_0 ,\delay_counter_reg[8]_i_127_n_1 ,\delay_counter_reg[8]_i_127_n_2 ,\delay_counter_reg[8]_i_127_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_132_n_5 ,\delay_counter_reg[8]_i_132_n_6 ,\delay_counter_reg[8]_i_132_n_7 ,\delay_counter_reg[8]_i_147_n_4 }),
        .O({\delay_counter_reg[8]_i_127_n_4 ,\delay_counter_reg[8]_i_127_n_5 ,\delay_counter_reg[8]_i_127_n_6 ,\delay_counter_reg[8]_i_127_n_7 }),
        .S({\delay_counter[8]_i_148_n_0 ,\delay_counter[8]_i_149_n_0 ,\delay_counter[8]_i_150_n_0 ,\delay_counter[8]_i_151_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_132 
       (.CI(\delay_counter_reg[8]_i_147_n_0 ),
        .CO({\delay_counter_reg[8]_i_132_n_0 ,\delay_counter_reg[8]_i_132_n_1 ,\delay_counter_reg[8]_i_132_n_2 ,\delay_counter_reg[8]_i_132_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_137_n_5 ,\delay_counter_reg[8]_i_137_n_6 ,\delay_counter_reg[8]_i_137_n_7 ,\delay_counter_reg[8]_i_152_n_4 }),
        .O({\delay_counter_reg[8]_i_132_n_4 ,\delay_counter_reg[8]_i_132_n_5 ,\delay_counter_reg[8]_i_132_n_6 ,\delay_counter_reg[8]_i_132_n_7 }),
        .S({\delay_counter[8]_i_153_n_0 ,\delay_counter[8]_i_154_n_0 ,\delay_counter[8]_i_155_n_0 ,\delay_counter[8]_i_156_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_137 
       (.CI(\delay_counter_reg[8]_i_152_n_0 ),
        .CO({\delay_counter_reg[8]_i_137_n_0 ,\delay_counter_reg[8]_i_137_n_1 ,\delay_counter_reg[8]_i_137_n_2 ,\delay_counter_reg[8]_i_137_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_122_n_5 ,\delay_counter_reg[12]_i_122_n_6 ,\delay_counter_reg[12]_i_122_n_7 ,\delay_counter_reg[8]_i_157_n_4 }),
        .O({\delay_counter_reg[8]_i_137_n_4 ,\delay_counter_reg[8]_i_137_n_5 ,\delay_counter_reg[8]_i_137_n_6 ,\delay_counter_reg[8]_i_137_n_7 }),
        .S({\delay_counter[8]_i_158_n_0 ,\delay_counter[8]_i_159_n_0 ,\delay_counter[8]_i_160_n_0 ,\delay_counter[8]_i_161_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_14 
       (.CI(\delay_counter_reg[8]_i_33_n_0 ),
        .CO({\delay_counter_reg[8]_i_14_n_0 ,\delay_counter_reg[8]_i_14_n_1 ,\delay_counter_reg[8]_i_14_n_2 ,\delay_counter_reg[8]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_10_n_5 ,\delay_counter_reg[8]_i_10_n_6 ,\delay_counter_reg[8]_i_10_n_7 ,\delay_counter_reg[8]_i_22_n_4 }),
        .O({\delay_counter_reg[8]_i_14_n_4 ,\delay_counter_reg[8]_i_14_n_5 ,\delay_counter_reg[8]_i_14_n_6 ,\delay_counter_reg[8]_i_14_n_7 }),
        .S({\delay_counter[8]_i_34_n_0 ,\delay_counter[8]_i_35_n_0 ,\delay_counter[8]_i_36_n_0 ,\delay_counter[8]_i_37_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_142 
       (.CI(1'b0),
        .CO({\delay_counter_reg[8]_i_142_n_0 ,\delay_counter_reg[8]_i_142_n_1 ,\delay_counter_reg[8]_i_142_n_2 ,\delay_counter_reg[8]_i_142_n_3 }),
        .CYINIT(data[17]),
        .DI({\delay_counter_reg[8]_i_147_n_5 ,\delay_counter_reg[8]_i_147_n_6 ,\delay_counter[8]_i_162_n_0 ,1'b0}),
        .O({\delay_counter_reg[8]_i_142_n_4 ,\delay_counter_reg[8]_i_142_n_5 ,\delay_counter_reg[8]_i_142_n_6 ,\NLW_delay_counter_reg[8]_i_142_O_UNCONNECTED [0]}),
        .S({\delay_counter[8]_i_163_n_0 ,\delay_counter[8]_i_164_n_0 ,\delay_counter[8]_i_165_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[8]_i_147 
       (.CI(1'b0),
        .CO({\delay_counter_reg[8]_i_147_n_0 ,\delay_counter_reg[8]_i_147_n_1 ,\delay_counter_reg[8]_i_147_n_2 ,\delay_counter_reg[8]_i_147_n_3 }),
        .CYINIT(data[18]),
        .DI({\delay_counter_reg[8]_i_152_n_5 ,\delay_counter_reg[8]_i_152_n_6 ,1'b1,1'b0}),
        .O({\delay_counter_reg[8]_i_147_n_4 ,\delay_counter_reg[8]_i_147_n_5 ,\delay_counter_reg[8]_i_147_n_6 ,\NLW_delay_counter_reg[8]_i_147_O_UNCONNECTED [0]}),
        .S({\delay_counter[8]_i_166_n_0 ,\delay_counter[8]_i_167_n_0 ,\delay_counter[8]_i_168_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[8]_i_152 
       (.CI(1'b0),
        .CO({\delay_counter_reg[8]_i_152_n_0 ,\delay_counter_reg[8]_i_152_n_1 ,\delay_counter_reg[8]_i_152_n_2 ,\delay_counter_reg[8]_i_152_n_3 }),
        .CYINIT(data[19]),
        .DI({\delay_counter_reg[8]_i_157_n_5 ,\delay_counter_reg[8]_i_157_n_6 ,\delay_counter[8]_i_169_n_0 ,1'b0}),
        .O({\delay_counter_reg[8]_i_152_n_4 ,\delay_counter_reg[8]_i_152_n_5 ,\delay_counter_reg[8]_i_152_n_6 ,\NLW_delay_counter_reg[8]_i_152_O_UNCONNECTED [0]}),
        .S({\delay_counter[8]_i_170_n_0 ,\delay_counter[8]_i_171_n_0 ,\delay_counter[8]_i_172_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[8]_i_157 
       (.CI(1'b0),
        .CO({\delay_counter_reg[8]_i_157_n_0 ,\delay_counter_reg[8]_i_157_n_1 ,\delay_counter_reg[8]_i_157_n_2 ,\delay_counter_reg[8]_i_157_n_3 }),
        .CYINIT(data[20]),
        .DI({\delay_counter_reg[12]_i_142_n_5 ,\delay_counter_reg[12]_i_142_n_6 ,1'b1,1'b0}),
        .O({\delay_counter_reg[8]_i_157_n_4 ,\delay_counter_reg[8]_i_157_n_5 ,\delay_counter_reg[8]_i_157_n_6 ,\NLW_delay_counter_reg[8]_i_157_O_UNCONNECTED [0]}),
        .S({\delay_counter[8]_i_173_n_0 ,\delay_counter[8]_i_174_n_0 ,\delay_counter[8]_i_175_n_0 ,1'b1}));
  CARRY4 \delay_counter_reg[8]_i_17 
       (.CI(\delay_counter_reg[4]_i_28_n_0 ),
        .CO({\delay_counter_reg[8]_i_17_n_0 ,\delay_counter_reg[8]_i_17_n_1 ,\delay_counter_reg[8]_i_17_n_2 ,\delay_counter_reg[8]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_14_n_5 ,\delay_counter_reg[8]_i_14_n_6 ,\delay_counter_reg[8]_i_14_n_7 ,\delay_counter_reg[8]_i_33_n_4 }),
        .O({\delay_counter_reg[8]_i_17_n_4 ,\delay_counter_reg[8]_i_17_n_5 ,\delay_counter_reg[8]_i_17_n_6 ,\delay_counter_reg[8]_i_17_n_7 }),
        .S({\delay_counter[8]_i_38_n_0 ,\delay_counter[8]_i_39_n_0 ,\delay_counter[8]_i_40_n_0 ,\delay_counter[8]_i_41_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_22 
       (.CI(\delay_counter_reg[8]_i_42_n_0 ),
        .CO({\delay_counter_reg[8]_i_22_n_0 ,\delay_counter_reg[8]_i_22_n_1 ,\delay_counter_reg[8]_i_22_n_2 ,\delay_counter_reg[8]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_23_n_5 ,\delay_counter_reg[8]_i_23_n_6 ,\delay_counter_reg[8]_i_23_n_7 ,\delay_counter_reg[8]_i_43_n_4 }),
        .O({\delay_counter_reg[8]_i_22_n_4 ,\delay_counter_reg[8]_i_22_n_5 ,\delay_counter_reg[8]_i_22_n_6 ,\delay_counter_reg[8]_i_22_n_7 }),
        .S({\delay_counter[8]_i_44_n_0 ,\delay_counter[8]_i_45_n_0 ,\delay_counter[8]_i_46_n_0 ,\delay_counter[8]_i_47_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_23 
       (.CI(\delay_counter_reg[8]_i_43_n_0 ),
        .CO({\delay_counter_reg[8]_i_23_n_0 ,\delay_counter_reg[8]_i_23_n_1 ,\delay_counter_reg[8]_i_23_n_2 ,\delay_counter_reg[8]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_28_n_5 ,\delay_counter_reg[8]_i_28_n_6 ,\delay_counter_reg[8]_i_28_n_7 ,\delay_counter_reg[8]_i_48_n_4 }),
        .O({\delay_counter_reg[8]_i_23_n_4 ,\delay_counter_reg[8]_i_23_n_5 ,\delay_counter_reg[8]_i_23_n_6 ,\delay_counter_reg[8]_i_23_n_7 }),
        .S({\delay_counter[8]_i_49_n_0 ,\delay_counter[8]_i_50_n_0 ,\delay_counter[8]_i_51_n_0 ,\delay_counter[8]_i_52_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_28 
       (.CI(\delay_counter_reg[8]_i_48_n_0 ),
        .CO({\delay_counter_reg[8]_i_28_n_0 ,\delay_counter_reg[8]_i_28_n_1 ,\delay_counter_reg[8]_i_28_n_2 ,\delay_counter_reg[8]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_33_n_5 ,\delay_counter_reg[12]_i_33_n_6 ,\delay_counter_reg[12]_i_33_n_7 ,\delay_counter_reg[8]_i_53_n_4 }),
        .O({\delay_counter_reg[8]_i_28_n_4 ,\delay_counter_reg[8]_i_28_n_5 ,\delay_counter_reg[8]_i_28_n_6 ,\delay_counter_reg[8]_i_28_n_7 }),
        .S({\delay_counter[8]_i_54_n_0 ,\delay_counter[8]_i_55_n_0 ,\delay_counter[8]_i_56_n_0 ,\delay_counter[8]_i_57_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_33 
       (.CI(\delay_counter_reg[4]_i_53_n_0 ),
        .CO({\delay_counter_reg[8]_i_33_n_0 ,\delay_counter_reg[8]_i_33_n_1 ,\delay_counter_reg[8]_i_33_n_2 ,\delay_counter_reg[8]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_22_n_5 ,\delay_counter_reg[8]_i_22_n_6 ,\delay_counter_reg[8]_i_22_n_7 ,\delay_counter_reg[8]_i_42_n_4 }),
        .O({\delay_counter_reg[8]_i_33_n_4 ,\delay_counter_reg[8]_i_33_n_5 ,\delay_counter_reg[8]_i_33_n_6 ,\delay_counter_reg[8]_i_33_n_7 }),
        .S({\delay_counter[8]_i_58_n_0 ,\delay_counter[8]_i_59_n_0 ,\delay_counter[8]_i_60_n_0 ,\delay_counter[8]_i_61_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_42 
       (.CI(\delay_counter_reg[4]_i_77_n_0 ),
        .CO({\delay_counter_reg[8]_i_42_n_0 ,\delay_counter_reg[8]_i_42_n_1 ,\delay_counter_reg[8]_i_42_n_2 ,\delay_counter_reg[8]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_43_n_5 ,\delay_counter_reg[8]_i_43_n_6 ,\delay_counter_reg[8]_i_43_n_7 ,\delay_counter_reg[8]_i_62_n_4 }),
        .O({\delay_counter_reg[8]_i_42_n_4 ,\delay_counter_reg[8]_i_42_n_5 ,\delay_counter_reg[8]_i_42_n_6 ,\delay_counter_reg[8]_i_42_n_7 }),
        .S({\delay_counter[8]_i_63_n_0 ,\delay_counter[8]_i_64_n_0 ,\delay_counter[8]_i_65_n_0 ,\delay_counter[8]_i_66_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_43 
       (.CI(\delay_counter_reg[8]_i_62_n_0 ),
        .CO({\delay_counter_reg[8]_i_43_n_0 ,\delay_counter_reg[8]_i_43_n_1 ,\delay_counter_reg[8]_i_43_n_2 ,\delay_counter_reg[8]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_48_n_5 ,\delay_counter_reg[8]_i_48_n_6 ,\delay_counter_reg[8]_i_48_n_7 ,\delay_counter_reg[8]_i_67_n_4 }),
        .O({\delay_counter_reg[8]_i_43_n_4 ,\delay_counter_reg[8]_i_43_n_5 ,\delay_counter_reg[8]_i_43_n_6 ,\delay_counter_reg[8]_i_43_n_7 }),
        .S({\delay_counter[8]_i_68_n_0 ,\delay_counter[8]_i_69_n_0 ,\delay_counter[8]_i_70_n_0 ,\delay_counter[8]_i_71_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_48 
       (.CI(\delay_counter_reg[8]_i_67_n_0 ),
        .CO({\delay_counter_reg[8]_i_48_n_0 ,\delay_counter_reg[8]_i_48_n_1 ,\delay_counter_reg[8]_i_48_n_2 ,\delay_counter_reg[8]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_53_n_5 ,\delay_counter_reg[8]_i_53_n_6 ,\delay_counter_reg[8]_i_53_n_7 ,\delay_counter_reg[8]_i_72_n_4 }),
        .O({\delay_counter_reg[8]_i_48_n_4 ,\delay_counter_reg[8]_i_48_n_5 ,\delay_counter_reg[8]_i_48_n_6 ,\delay_counter_reg[8]_i_48_n_7 }),
        .S({\delay_counter[8]_i_73_n_0 ,\delay_counter[8]_i_74_n_0 ,\delay_counter[8]_i_75_n_0 ,\delay_counter[8]_i_76_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_53 
       (.CI(\delay_counter_reg[8]_i_72_n_0 ),
        .CO({\delay_counter_reg[8]_i_53_n_0 ,\delay_counter_reg[8]_i_53_n_1 ,\delay_counter_reg[8]_i_53_n_2 ,\delay_counter_reg[8]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_42_n_5 ,\delay_counter_reg[12]_i_42_n_6 ,\delay_counter_reg[12]_i_42_n_7 ,\delay_counter_reg[8]_i_77_n_4 }),
        .O({\delay_counter_reg[8]_i_53_n_4 ,\delay_counter_reg[8]_i_53_n_5 ,\delay_counter_reg[8]_i_53_n_6 ,\delay_counter_reg[8]_i_53_n_7 }),
        .S({\delay_counter[8]_i_78_n_0 ,\delay_counter[8]_i_79_n_0 ,\delay_counter[8]_i_80_n_0 ,\delay_counter[8]_i_81_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_6 
       (.CI(\delay_counter_reg[8]_i_10_n_0 ),
        .CO({\NLW_delay_counter_reg[8]_i_6_CO_UNCONNECTED [3:2],data[11],\delay_counter_reg[8]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[12],\delay_counter_reg[8]_i_11_n_4 }),
        .O({\NLW_delay_counter_reg[8]_i_6_O_UNCONNECTED [3:1],\delay_counter_reg[8]_i_6_n_7 }),
        .S({1'b0,1'b0,\delay_counter[8]_i_12_n_0 ,\delay_counter[8]_i_13_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_62 
       (.CI(\delay_counter_reg[4]_i_97_n_0 ),
        .CO({\delay_counter_reg[8]_i_62_n_0 ,\delay_counter_reg[8]_i_62_n_1 ,\delay_counter_reg[8]_i_62_n_2 ,\delay_counter_reg[8]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_67_n_5 ,\delay_counter_reg[8]_i_67_n_6 ,\delay_counter_reg[8]_i_67_n_7 ,\delay_counter_reg[8]_i_82_n_4 }),
        .O({\delay_counter_reg[8]_i_62_n_4 ,\delay_counter_reg[8]_i_62_n_5 ,\delay_counter_reg[8]_i_62_n_6 ,\delay_counter_reg[8]_i_62_n_7 }),
        .S({\delay_counter[8]_i_83_n_0 ,\delay_counter[8]_i_84_n_0 ,\delay_counter[8]_i_85_n_0 ,\delay_counter[8]_i_86_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_67 
       (.CI(\delay_counter_reg[8]_i_82_n_0 ),
        .CO({\delay_counter_reg[8]_i_67_n_0 ,\delay_counter_reg[8]_i_67_n_1 ,\delay_counter_reg[8]_i_67_n_2 ,\delay_counter_reg[8]_i_67_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_72_n_5 ,\delay_counter_reg[8]_i_72_n_6 ,\delay_counter_reg[8]_i_72_n_7 ,\delay_counter_reg[8]_i_87_n_4 }),
        .O({\delay_counter_reg[8]_i_67_n_4 ,\delay_counter_reg[8]_i_67_n_5 ,\delay_counter_reg[8]_i_67_n_6 ,\delay_counter_reg[8]_i_67_n_7 }),
        .S({\delay_counter[8]_i_88_n_0 ,\delay_counter[8]_i_89_n_0 ,\delay_counter[8]_i_90_n_0 ,\delay_counter[8]_i_91_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_7 
       (.CI(\delay_counter_reg[8]_i_14_n_0 ),
        .CO({\NLW_delay_counter_reg[8]_i_7_CO_UNCONNECTED [3:2],data[10],\delay_counter_reg[8]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[11],\delay_counter_reg[8]_i_10_n_4 }),
        .O({\NLW_delay_counter_reg[8]_i_7_O_UNCONNECTED [3:1],\delay_counter_reg[8]_i_7_n_7 }),
        .S({1'b0,1'b0,\delay_counter[8]_i_15_n_0 ,\delay_counter[8]_i_16_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_72 
       (.CI(\delay_counter_reg[8]_i_87_n_0 ),
        .CO({\delay_counter_reg[8]_i_72_n_0 ,\delay_counter_reg[8]_i_72_n_1 ,\delay_counter_reg[8]_i_72_n_2 ,\delay_counter_reg[8]_i_72_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_77_n_5 ,\delay_counter_reg[8]_i_77_n_6 ,\delay_counter_reg[8]_i_77_n_7 ,\delay_counter_reg[8]_i_92_n_4 }),
        .O({\delay_counter_reg[8]_i_72_n_4 ,\delay_counter_reg[8]_i_72_n_5 ,\delay_counter_reg[8]_i_72_n_6 ,\delay_counter_reg[8]_i_72_n_7 }),
        .S({\delay_counter[8]_i_93_n_0 ,\delay_counter[8]_i_94_n_0 ,\delay_counter[8]_i_95_n_0 ,\delay_counter[8]_i_96_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_77 
       (.CI(\delay_counter_reg[8]_i_92_n_0 ),
        .CO({\delay_counter_reg[8]_i_77_n_0 ,\delay_counter_reg[8]_i_77_n_1 ,\delay_counter_reg[8]_i_77_n_2 ,\delay_counter_reg[8]_i_77_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_62_n_5 ,\delay_counter_reg[12]_i_62_n_6 ,\delay_counter_reg[12]_i_62_n_7 ,\delay_counter_reg[8]_i_97_n_4 }),
        .O({\delay_counter_reg[8]_i_77_n_4 ,\delay_counter_reg[8]_i_77_n_5 ,\delay_counter_reg[8]_i_77_n_6 ,\delay_counter_reg[8]_i_77_n_7 }),
        .S({\delay_counter[8]_i_98_n_0 ,\delay_counter[8]_i_99_n_0 ,\delay_counter[8]_i_100_n_0 ,\delay_counter[8]_i_101_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_8 
       (.CI(\delay_counter_reg[8]_i_17_n_0 ),
        .CO({\NLW_delay_counter_reg[8]_i_8_CO_UNCONNECTED [3:2],data[9],\delay_counter_reg[8]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[10],\delay_counter_reg[8]_i_14_n_4 }),
        .O({\NLW_delay_counter_reg[8]_i_8_O_UNCONNECTED [3:1],\delay_counter_reg[8]_i_8_n_7 }),
        .S({1'b0,1'b0,\delay_counter[8]_i_18_n_0 ,\delay_counter[8]_i_19_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_82 
       (.CI(\delay_counter_reg[4]_i_117_n_0 ),
        .CO({\delay_counter_reg[8]_i_82_n_0 ,\delay_counter_reg[8]_i_82_n_1 ,\delay_counter_reg[8]_i_82_n_2 ,\delay_counter_reg[8]_i_82_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_87_n_5 ,\delay_counter_reg[8]_i_87_n_6 ,\delay_counter_reg[8]_i_87_n_7 ,\delay_counter_reg[8]_i_102_n_4 }),
        .O({\delay_counter_reg[8]_i_82_n_4 ,\delay_counter_reg[8]_i_82_n_5 ,\delay_counter_reg[8]_i_82_n_6 ,\delay_counter_reg[8]_i_82_n_7 }),
        .S({\delay_counter[8]_i_103_n_0 ,\delay_counter[8]_i_104_n_0 ,\delay_counter[8]_i_105_n_0 ,\delay_counter[8]_i_106_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_87 
       (.CI(\delay_counter_reg[8]_i_102_n_0 ),
        .CO({\delay_counter_reg[8]_i_87_n_0 ,\delay_counter_reg[8]_i_87_n_1 ,\delay_counter_reg[8]_i_87_n_2 ,\delay_counter_reg[8]_i_87_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_92_n_5 ,\delay_counter_reg[8]_i_92_n_6 ,\delay_counter_reg[8]_i_92_n_7 ,\delay_counter_reg[8]_i_107_n_4 }),
        .O({\delay_counter_reg[8]_i_87_n_4 ,\delay_counter_reg[8]_i_87_n_5 ,\delay_counter_reg[8]_i_87_n_6 ,\delay_counter_reg[8]_i_87_n_7 }),
        .S({\delay_counter[8]_i_108_n_0 ,\delay_counter[8]_i_109_n_0 ,\delay_counter[8]_i_110_n_0 ,\delay_counter[8]_i_111_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_9 
       (.CI(\delay_counter_reg[4]_i_11_n_0 ),
        .CO({\NLW_delay_counter_reg[8]_i_9_CO_UNCONNECTED [3:2],data[8],\delay_counter_reg[8]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,data[9],\delay_counter_reg[8]_i_17_n_4 }),
        .O({\NLW_delay_counter_reg[8]_i_9_O_UNCONNECTED [3:1],\delay_counter_reg[8]_i_9_n_7 }),
        .S({1'b0,1'b0,\delay_counter[8]_i_20_n_0 ,\delay_counter[8]_i_21_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_92 
       (.CI(\delay_counter_reg[8]_i_107_n_0 ),
        .CO({\delay_counter_reg[8]_i_92_n_0 ,\delay_counter_reg[8]_i_92_n_1 ,\delay_counter_reg[8]_i_92_n_2 ,\delay_counter_reg[8]_i_92_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[8]_i_97_n_5 ,\delay_counter_reg[8]_i_97_n_6 ,\delay_counter_reg[8]_i_97_n_7 ,\delay_counter_reg[8]_i_112_n_4 }),
        .O({\delay_counter_reg[8]_i_92_n_4 ,\delay_counter_reg[8]_i_92_n_5 ,\delay_counter_reg[8]_i_92_n_6 ,\delay_counter_reg[8]_i_92_n_7 }),
        .S({\delay_counter[8]_i_113_n_0 ,\delay_counter[8]_i_114_n_0 ,\delay_counter[8]_i_115_n_0 ,\delay_counter[8]_i_116_n_0 }));
  CARRY4 \delay_counter_reg[8]_i_97 
       (.CI(\delay_counter_reg[8]_i_112_n_0 ),
        .CO({\delay_counter_reg[8]_i_97_n_0 ,\delay_counter_reg[8]_i_97_n_1 ,\delay_counter_reg[8]_i_97_n_2 ,\delay_counter_reg[8]_i_97_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_counter_reg[12]_i_82_n_5 ,\delay_counter_reg[12]_i_82_n_6 ,\delay_counter_reg[12]_i_82_n_7 ,\delay_counter_reg[8]_i_117_n_4 }),
        .O({\delay_counter_reg[8]_i_97_n_4 ,\delay_counter_reg[8]_i_97_n_5 ,\delay_counter_reg[8]_i_97_n_6 ,\delay_counter_reg[8]_i_97_n_7 }),
        .S({\delay_counter[8]_i_118_n_0 ,\delay_counter[8]_i_119_n_0 ,\delay_counter[8]_i_120_n_0 ,\delay_counter[8]_i_121_n_0 }));
  FDRE \delay_counter_reg[9] 
       (.C(myocontrol_aclk),
        .CE(delay_counter),
        .D(\delay_counter_reg[8]_i_1_n_6 ),
        .Q(delay_counter_reg[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h3050305F3F503F5F)) 
    \displacements[0][31]_i_2 
       (.I0(\myo_brick_reg_n_0_[1] ),
        .I1(\myo_brick_reg_n_0_[3] ),
        .I2(motor[0]),
        .I3(motor[1]),
        .I4(\myo_brick_reg_n_0_[0] ),
        .I5(\myo_brick_reg_n_0_[2] ),
        .O(\displacements[0][31]_i_2_n_0 ));
  FDRE \displacements_reg[0][0] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(displacement[1]),
        .Q(\displacements_reg_n_0_[0][0] ),
        .R(spi_control_n_8));
  FDRE \displacements_reg[0][10] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(displacement[11]),
        .Q(\displacements_reg_n_0_[0][10] ),
        .R(spi_control_n_8));
  FDRE \displacements_reg[0][11] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(displacement[12]),
        .Q(\displacements_reg_n_0_[0][11] ),
        .R(spi_control_n_8));
  FDRE \displacements_reg[0][12] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(displacement[13]),
        .Q(\displacements_reg_n_0_[0][12] ),
        .R(spi_control_n_8));
  FDRE \displacements_reg[0][13] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(displacement[14]),
        .Q(\displacements_reg_n_0_[0][13] ),
        .R(spi_control_n_8));
  FDRE \displacements_reg[0][1] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(displacement[2]),
        .Q(\displacements_reg_n_0_[0][1] ),
        .R(spi_control_n_8));
  FDRE \displacements_reg[0][2] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(displacement[3]),
        .Q(\displacements_reg_n_0_[0][2] ),
        .R(spi_control_n_8));
  FDRE \displacements_reg[0][31] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(displacement[15]),
        .Q(\displacements_reg_n_0_[0][31] ),
        .R(spi_control_n_8));
  FDRE \displacements_reg[0][3] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(displacement[4]),
        .Q(\displacements_reg_n_0_[0][3] ),
        .R(spi_control_n_8));
  FDRE \displacements_reg[0][4] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(displacement[5]),
        .Q(\displacements_reg_n_0_[0][4] ),
        .R(spi_control_n_8));
  FDRE \displacements_reg[0][5] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(displacement[6]),
        .Q(\displacements_reg_n_0_[0][5] ),
        .R(spi_control_n_8));
  FDRE \displacements_reg[0][6] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(displacement[7]),
        .Q(\displacements_reg_n_0_[0][6] ),
        .R(spi_control_n_8));
  FDRE \displacements_reg[0][7] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(displacement[8]),
        .Q(\displacements_reg_n_0_[0][7] ),
        .R(spi_control_n_8));
  FDRE \displacements_reg[0][8] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(displacement[9]),
        .Q(\displacements_reg_n_0_[0][8] ),
        .R(spi_control_n_8));
  FDRE \displacements_reg[0][9] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(displacement[10]),
        .Q(\displacements_reg_n_0_[0][9] ),
        .R(spi_control_n_8));
  FDRE \displacements_reg[1][0] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(displacement[1]),
        .Q(\displacements_reg_n_0_[1][0] ),
        .R(spi_control_n_7));
  FDRE \displacements_reg[1][10] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(displacement[11]),
        .Q(\displacements_reg_n_0_[1][10] ),
        .R(spi_control_n_7));
  FDRE \displacements_reg[1][11] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(displacement[12]),
        .Q(\displacements_reg_n_0_[1][11] ),
        .R(spi_control_n_7));
  FDRE \displacements_reg[1][12] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(displacement[13]),
        .Q(\displacements_reg_n_0_[1][12] ),
        .R(spi_control_n_7));
  FDRE \displacements_reg[1][13] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(displacement[14]),
        .Q(\displacements_reg_n_0_[1][13] ),
        .R(spi_control_n_7));
  FDRE \displacements_reg[1][1] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(displacement[2]),
        .Q(\displacements_reg_n_0_[1][1] ),
        .R(spi_control_n_7));
  FDRE \displacements_reg[1][2] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(displacement[3]),
        .Q(\displacements_reg_n_0_[1][2] ),
        .R(spi_control_n_7));
  FDRE \displacements_reg[1][31] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(displacement[15]),
        .Q(\displacements_reg_n_0_[1][31] ),
        .R(spi_control_n_7));
  FDRE \displacements_reg[1][3] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(displacement[4]),
        .Q(\displacements_reg_n_0_[1][3] ),
        .R(spi_control_n_7));
  FDRE \displacements_reg[1][4] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(displacement[5]),
        .Q(\displacements_reg_n_0_[1][4] ),
        .R(spi_control_n_7));
  FDRE \displacements_reg[1][5] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(displacement[6]),
        .Q(\displacements_reg_n_0_[1][5] ),
        .R(spi_control_n_7));
  FDRE \displacements_reg[1][6] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(displacement[7]),
        .Q(\displacements_reg_n_0_[1][6] ),
        .R(spi_control_n_7));
  FDRE \displacements_reg[1][7] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(displacement[8]),
        .Q(\displacements_reg_n_0_[1][7] ),
        .R(spi_control_n_7));
  FDRE \displacements_reg[1][8] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(displacement[9]),
        .Q(\displacements_reg_n_0_[1][8] ),
        .R(spi_control_n_7));
  FDRE \displacements_reg[1][9] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(displacement[10]),
        .Q(\displacements_reg_n_0_[1][9] ),
        .R(spi_control_n_7));
  FDRE \displacements_reg[2][0] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(displacement[1]),
        .Q(\displacements_reg_n_0_[2][0] ),
        .R(spi_control_n_6));
  FDRE \displacements_reg[2][10] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(displacement[11]),
        .Q(\displacements_reg_n_0_[2][10] ),
        .R(spi_control_n_6));
  FDRE \displacements_reg[2][11] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(displacement[12]),
        .Q(\displacements_reg_n_0_[2][11] ),
        .R(spi_control_n_6));
  FDRE \displacements_reg[2][12] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(displacement[13]),
        .Q(\displacements_reg_n_0_[2][12] ),
        .R(spi_control_n_6));
  FDRE \displacements_reg[2][13] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(displacement[14]),
        .Q(\displacements_reg_n_0_[2][13] ),
        .R(spi_control_n_6));
  FDRE \displacements_reg[2][1] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(displacement[2]),
        .Q(\displacements_reg_n_0_[2][1] ),
        .R(spi_control_n_6));
  FDRE \displacements_reg[2][2] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(displacement[3]),
        .Q(\displacements_reg_n_0_[2][2] ),
        .R(spi_control_n_6));
  FDRE \displacements_reg[2][31] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(displacement[15]),
        .Q(\displacements_reg_n_0_[2][31] ),
        .R(spi_control_n_6));
  FDRE \displacements_reg[2][3] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(displacement[4]),
        .Q(\displacements_reg_n_0_[2][3] ),
        .R(spi_control_n_6));
  FDRE \displacements_reg[2][4] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(displacement[5]),
        .Q(\displacements_reg_n_0_[2][4] ),
        .R(spi_control_n_6));
  FDRE \displacements_reg[2][5] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(displacement[6]),
        .Q(\displacements_reg_n_0_[2][5] ),
        .R(spi_control_n_6));
  FDRE \displacements_reg[2][6] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(displacement[7]),
        .Q(\displacements_reg_n_0_[2][6] ),
        .R(spi_control_n_6));
  FDRE \displacements_reg[2][7] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(displacement[8]),
        .Q(\displacements_reg_n_0_[2][7] ),
        .R(spi_control_n_6));
  FDRE \displacements_reg[2][8] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(displacement[9]),
        .Q(\displacements_reg_n_0_[2][8] ),
        .R(spi_control_n_6));
  FDRE \displacements_reg[2][9] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(displacement[10]),
        .Q(\displacements_reg_n_0_[2][9] ),
        .R(spi_control_n_6));
  FDRE \displacements_reg[3][0] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(displacement[1]),
        .Q(\displacements_reg_n_0_[3][0] ),
        .R(spi_control_n_5));
  FDRE \displacements_reg[3][10] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(displacement[11]),
        .Q(\displacements_reg_n_0_[3][10] ),
        .R(spi_control_n_5));
  FDRE \displacements_reg[3][11] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(displacement[12]),
        .Q(\displacements_reg_n_0_[3][11] ),
        .R(spi_control_n_5));
  FDRE \displacements_reg[3][12] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(displacement[13]),
        .Q(\displacements_reg_n_0_[3][12] ),
        .R(spi_control_n_5));
  FDRE \displacements_reg[3][13] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(displacement[14]),
        .Q(\displacements_reg_n_0_[3][13] ),
        .R(spi_control_n_5));
  FDRE \displacements_reg[3][1] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(displacement[2]),
        .Q(\displacements_reg_n_0_[3][1] ),
        .R(spi_control_n_5));
  FDRE \displacements_reg[3][2] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(displacement[3]),
        .Q(\displacements_reg_n_0_[3][2] ),
        .R(spi_control_n_5));
  FDRE \displacements_reg[3][31] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(displacement[15]),
        .Q(\displacements_reg_n_0_[3][31] ),
        .R(spi_control_n_5));
  FDRE \displacements_reg[3][3] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(displacement[4]),
        .Q(\displacements_reg_n_0_[3][3] ),
        .R(spi_control_n_5));
  FDRE \displacements_reg[3][4] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(displacement[5]),
        .Q(\displacements_reg_n_0_[3][4] ),
        .R(spi_control_n_5));
  FDRE \displacements_reg[3][5] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(displacement[6]),
        .Q(\displacements_reg_n_0_[3][5] ),
        .R(spi_control_n_5));
  FDRE \displacements_reg[3][6] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(displacement[7]),
        .Q(\displacements_reg_n_0_[3][6] ),
        .R(spi_control_n_5));
  FDRE \displacements_reg[3][7] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(displacement[8]),
        .Q(\displacements_reg_n_0_[3][7] ),
        .R(spi_control_n_5));
  FDRE \displacements_reg[3][8] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(displacement[9]),
        .Q(\displacements_reg_n_0_[3][8] ),
        .R(spi_control_n_5));
  FDRE \displacements_reg[3][9] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(displacement[10]),
        .Q(\displacements_reg_n_0_[3][9] ),
        .R(spi_control_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PIDController \instantiate_pid_controllers[0].pid_controller 
       (.CO(err1),
        .O({\lastError_reg[31]_i_29_n_6 ,\lastError_reg[31]_i_29_n_7 }),
        .Q({\pid_update_reg_n_0_[7] ,\pid_update_reg_n_0_[2] ,\pid_update_reg_n_0_[1] ,\pid_update_reg_n_0_[0] }),
        .\axi_awaddr_reg[10] (\instantiate_pid_controllers[0].pid_controller_n_9 ),
        .\axi_awaddr_reg[2] (\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .\axi_awaddr_reg[4] (\instantiate_pid_controllers[0].pid_controller_n_0 ),
        .\axi_awaddr_reg[4]_0 (\instantiate_pid_controllers[0].pid_controller_n_1 ),
        .\axi_awaddr_reg[7] (\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .\axi_awaddr_reg[8] (\instantiate_pid_controllers[0].pid_controller_n_5 ),
        .\axi_awaddr_reg[8]_0 (\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .\axi_awaddr_reg[8]_1 (\instantiate_pid_controllers[0].pid_controller_n_10 ),
        .axi_awready_reg(slv_reg_wren),
        .\counter_reg[0] (axi_awready_reg_0),
        .\counter_reg[0]_0 (axi_wready_reg_0),
        .\deadBand_reg[0][27] (\instantiate_pid_controllers[0].pid_controller_n_2 ),
        .\lastError_reg[0]_0 (\control_mode_reg_n_0_[0][0] ),
        .\lastError_reg[0]_1 (\control_mode_reg_n_0_[0][2] ),
        .\lastError_reg[0]_2 (\control_mode_reg_n_0_[0][1] ),
        .\lastError_reg[11]_i_3_0 ({\lastError_reg[11]_i_17_n_4 ,\lastError_reg[11]_i_17_n_5 ,\lastError_reg[11]_i_17_n_6 ,\lastError_reg[11]_i_17_n_7 }),
        .\lastError_reg[11]_i_4_0 (\displacements_reg_n_0_[0][11] ),
        .\lastError_reg[11]_i_4_1 (\displacements_reg_n_0_[0][10] ),
        .\lastError_reg[11]_i_4_2 (\displacements_reg_n_0_[0][9] ),
        .\lastError_reg[11]_i_4_3 (\displacements_reg_n_0_[0][8] ),
        .\lastError_reg[15]_i_4_0 (\displacements_reg_n_0_[0][31] ),
        .\lastError_reg[15]_i_4_1 (\displacements_reg_n_0_[0][13] ),
        .\lastError_reg[15]_i_4_2 (\displacements_reg_n_0_[0][12] ),
        .\lastError_reg[27]_i_3_0 (\lastError_reg[31]_i_29_n_1 ),
        .\lastError_reg[3]_i_3_0 ({\lastError_reg[3]_i_17_n_4 ,\lastError_reg[3]_i_17_n_5 ,\lastError_reg[3]_i_17_n_6 ,\lastError_reg[3]_i_17_n_7 }),
        .\lastError_reg[3]_i_4_0 (\displacements_reg_n_0_[0][3] ),
        .\lastError_reg[3]_i_4_1 (\displacements_reg_n_0_[0][2] ),
        .\lastError_reg[3]_i_4_2 (\displacements_reg_n_0_[0][1] ),
        .\lastError_reg[3]_i_4_3 (\displacements_reg_n_0_[0][0] ),
        .\lastError_reg[7]_i_3_0 ({\lastError_reg[7]_i_17_n_4 ,\lastError_reg[7]_i_17_n_5 ,\lastError_reg[7]_i_17_n_6 ,\lastError_reg[7]_i_17_n_7 }),
        .\lastError_reg[7]_i_4_0 (\displacements_reg_n_0_[0][7] ),
        .\lastError_reg[7]_i_4_1 (\displacements_reg_n_0_[0][6] ),
        .\lastError_reg[7]_i_4_2 (\displacements_reg_n_0_[0][5] ),
        .\lastError_reg[7]_i_4_3 (\displacements_reg_n_0_[0][4] ),
        .myocontrol_aclk(myocontrol_aclk),
        .myocontrol_aresetn(myocontrol_aresetn),
        .myocontrol_awvalid(myocontrol_awvalid),
        .myocontrol_wdata(myocontrol_wdata),
        .myocontrol_wvalid(myocontrol_wvalid),
        .p_1_in(p_1_in),
        .\pwmRef[15]_i_27_0 ({\sp_reg_n_0_[0][31] ,\sp_reg_n_0_[0][30] ,\sp_reg_n_0_[0][29] ,\sp_reg_n_0_[0][28] ,\sp_reg_n_0_[0][27] ,\sp_reg_n_0_[0][26] ,\sp_reg_n_0_[0][25] ,\sp_reg_n_0_[0][24] ,\sp_reg_n_0_[0][23] ,\sp_reg_n_0_[0][22] ,\sp_reg_n_0_[0][21] ,\sp_reg_n_0_[0][20] ,\sp_reg_n_0_[0][19] ,\sp_reg_n_0_[0][18] ,\sp_reg_n_0_[0][17] ,\sp_reg_n_0_[0][16] ,\sp_reg_n_0_[0][15] ,\sp_reg_n_0_[0][14] ,\sp_reg_n_0_[0][13] ,\sp_reg_n_0_[0][12] ,\sp_reg_n_0_[0][11] ,\sp_reg_n_0_[0][10] ,\sp_reg_n_0_[0][9] ,\sp_reg_n_0_[0][8] ,\sp_reg_n_0_[0][7] ,\sp_reg_n_0_[0][6] ,\sp_reg_n_0_[0][5] ,\sp_reg_n_0_[0][4] ,\sp_reg_n_0_[0][3] ,\sp_reg_n_0_[0][2] ,\sp_reg_n_0_[0][1] ,\sp_reg_n_0_[0][0] }),
        .\pwmRef[15]_i_50_0 ({\outputShifter_reg_n_0_[0][31] ,\outputShifter_reg_n_0_[0][30] ,\outputShifter_reg_n_0_[0][29] ,\outputShifter_reg_n_0_[0][28] ,\outputShifter_reg_n_0_[0][27] ,\outputShifter_reg_n_0_[0][26] ,\outputShifter_reg_n_0_[0][25] ,\outputShifter_reg_n_0_[0][24] ,\outputShifter_reg_n_0_[0][23] ,\outputShifter_reg_n_0_[0][22] ,\outputShifter_reg_n_0_[0][21] ,\outputShifter_reg_n_0_[0][20] ,\outputShifter_reg_n_0_[0][19] ,\outputShifter_reg_n_0_[0][18] ,\outputShifter_reg_n_0_[0][17] ,\outputShifter_reg_n_0_[0][16] ,\outputShifter_reg_n_0_[0][15] ,\outputShifter_reg_n_0_[0][14] ,\outputShifter_reg_n_0_[0][13] ,\outputShifter_reg_n_0_[0][12] ,\outputShifter_reg_n_0_[0][11] ,\outputShifter_reg_n_0_[0][10] ,\outputShifter_reg_n_0_[0][9] ,\outputShifter_reg_n_0_[0][8] ,\outputShifter_reg_n_0_[0][7] ,\outputShifter_reg_n_0_[0][6] ,\outputShifter_reg_n_0_[0][5] ,\outputShifter_reg_n_0_[0][4] ,\outputShifter_reg_n_0_[0][3] ,\outputShifter_reg_n_0_[0][2] ,\outputShifter_reg_n_0_[0][1] ,\outputShifter_reg_n_0_[0][0] }),
        .\pwmRef_reg[15]_0 ({\pwmRefs[0]_0 [0],\pwmRefs[0]_0 [1],\pwmRefs[0]_0 [2],\pwmRefs[0]_0 [3],\pwmRefs[0]_0 [4],\pwmRefs[0]_0 [5],\pwmRefs[0]_0 [6],\pwmRefs[0]_0 [7],\pwmRefs[0]_0 [8],\pwmRefs[0]_0 [9],\pwmRefs[0]_0 [10],\pwmRefs[0]_0 [11],\pwmRefs[0]_0 [12],\pwmRefs[0]_0 [13],\pwmRefs[0]_0 [14],\pwmRefs[0]_0 [15]}),
        .\pwmRef_reg[15]_i_3_0 ({\outputPosMax_reg_n_0_[0][31] ,\outputPosMax_reg_n_0_[0][30] ,\outputPosMax_reg_n_0_[0][29] ,\outputPosMax_reg_n_0_[0][28] ,\outputPosMax_reg_n_0_[0][27] ,\outputPosMax_reg_n_0_[0][26] ,\outputPosMax_reg_n_0_[0][25] ,\outputPosMax_reg_n_0_[0][24] ,\outputPosMax_reg_n_0_[0][23] ,\outputPosMax_reg_n_0_[0][22] ,\outputPosMax_reg_n_0_[0][21] ,\outputPosMax_reg_n_0_[0][20] ,\outputPosMax_reg_n_0_[0][19] ,\outputPosMax_reg_n_0_[0][18] ,\outputPosMax_reg_n_0_[0][17] ,\outputPosMax_reg_n_0_[0][16] ,\outputPosMax_reg_n_0_[0][15] ,\outputPosMax_reg_n_0_[0][14] ,\outputPosMax_reg_n_0_[0][13] ,\outputPosMax_reg_n_0_[0][12] ,\outputPosMax_reg_n_0_[0][11] ,\outputPosMax_reg_n_0_[0][10] ,\outputPosMax_reg_n_0_[0][9] ,\outputPosMax_reg_n_0_[0][8] ,\outputPosMax_reg_n_0_[0][7] ,\outputPosMax_reg_n_0_[0][6] ,\outputPosMax_reg_n_0_[0][5] ,\outputPosMax_reg_n_0_[0][4] ,\outputPosMax_reg_n_0_[0][3] ,\outputPosMax_reg_n_0_[0][2] ,\outputPosMax_reg_n_0_[0][1] ,\outputPosMax_reg_n_0_[0][0] }),
        .\pwmRef_reg[15]_i_48_0 (result3),
        .\pwmRef_reg[15]_i_49_0 ({\deadBand_reg_n_0_[0][31] ,\deadBand_reg_n_0_[0][30] ,\deadBand_reg_n_0_[0][29] ,\deadBand_reg_n_0_[0][28] ,\deadBand_reg_n_0_[0][27] ,\deadBand_reg_n_0_[0][26] ,\deadBand_reg_n_0_[0][25] ,\deadBand_reg_n_0_[0][24] ,\deadBand_reg_n_0_[0][23] ,\deadBand_reg_n_0_[0][22] ,\deadBand_reg_n_0_[0][21] ,\deadBand_reg_n_0_[0][20] ,\deadBand_reg_n_0_[0][19] ,\deadBand_reg_n_0_[0][18] ,\deadBand_reg_n_0_[0][17] ,\deadBand_reg_n_0_[0][16] ,\deadBand_reg_n_0_[0][15] ,\deadBand_reg_n_0_[0][14] ,\deadBand_reg_n_0_[0][13] ,\deadBand_reg_n_0_[0][12] ,\deadBand_reg_n_0_[0][11] ,\deadBand_reg_n_0_[0][10] ,\deadBand_reg_n_0_[0][9] ,\deadBand_reg_n_0_[0][8] ,\deadBand_reg_n_0_[0][7] ,\deadBand_reg_n_0_[0][6] ,\deadBand_reg_n_0_[0][5] ,\deadBand_reg_n_0_[0][4] ,\deadBand_reg_n_0_[0][3] ,\deadBand_reg_n_0_[0][2] ,\deadBand_reg_n_0_[0][1] ,\deadBand_reg_n_0_[0][0] }),
        .\pwmRef_reg[15]_i_6_0 ({\outputNegMax_reg_n_0_[0][31] ,\outputNegMax_reg_n_0_[0][30] ,\outputNegMax_reg_n_0_[0][29] ,\outputNegMax_reg_n_0_[0][28] ,\outputNegMax_reg_n_0_[0][27] ,\outputNegMax_reg_n_0_[0][26] ,\outputNegMax_reg_n_0_[0][25] ,\outputNegMax_reg_n_0_[0][24] ,\outputNegMax_reg_n_0_[0][23] ,\outputNegMax_reg_n_0_[0][22] ,\outputNegMax_reg_n_0_[0][21] ,\outputNegMax_reg_n_0_[0][20] ,\outputNegMax_reg_n_0_[0][19] ,\outputNegMax_reg_n_0_[0][18] ,\outputNegMax_reg_n_0_[0][17] ,\outputNegMax_reg_n_0_[0][16] ,\outputNegMax_reg_n_0_[0][15] ,\outputNegMax_reg_n_0_[0][14] ,\outputNegMax_reg_n_0_[0][13] ,\outputNegMax_reg_n_0_[0][12] ,\outputNegMax_reg_n_0_[0][11] ,\outputNegMax_reg_n_0_[0][10] ,\outputNegMax_reg_n_0_[0][9] ,\outputNegMax_reg_n_0_[0][8] ,\outputNegMax_reg_n_0_[0][7] ,\outputNegMax_reg_n_0_[0][6] ,\outputNegMax_reg_n_0_[0][5] ,\outputNegMax_reg_n_0_[0][4] ,\outputNegMax_reg_n_0_[0][3] ,\outputNegMax_reg_n_0_[0][2] ,\outputNegMax_reg_n_0_[0][1] ,\outputNegMax_reg_n_0_[0][0] }),
        .result3_0(axi_awaddr),
        .result3__3_0(\myo_brick_reg_n_0_[0] ),
        .result3__4_0(err00_in),
        .result3__4_1(err0),
        .\sp_reg[0][27] (\instantiate_pid_controllers[0].pid_controller_n_3 ),
        .\sp_reg[0][27]_0 (\instantiate_pid_controllers[0].pid_controller_n_4 ),
        .update_controller_prev_reg_0(update_controller_reg_0),
        .update_controller_prev_reg_1(update_controller_prev_i_2_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PIDController_0 \instantiate_pid_controllers[1].pid_controller 
       (.CO(err1_1),
        .D({\instantiate_pid_controllers[1].pid_controller_n_2 ,\instantiate_pid_controllers[1].pid_controller_n_3 ,\instantiate_pid_controllers[1].pid_controller_n_4 ,\instantiate_pid_controllers[1].pid_controller_n_5 ,\instantiate_pid_controllers[1].pid_controller_n_6 ,\instantiate_pid_controllers[1].pid_controller_n_7 ,\instantiate_pid_controllers[1].pid_controller_n_8 ,\instantiate_pid_controllers[1].pid_controller_n_9 ,\instantiate_pid_controllers[1].pid_controller_n_10 ,\instantiate_pid_controllers[1].pid_controller_n_11 ,\instantiate_pid_controllers[1].pid_controller_n_12 ,\instantiate_pid_controllers[1].pid_controller_n_13 ,\instantiate_pid_controllers[1].pid_controller_n_14 }),
        .O({\lastError_reg[31]_i_29__0_n_6 ,\lastError_reg[31]_i_29__0_n_7 }),
        .Q({\sp_reg_n_0_[1][31] ,\sp_reg_n_0_[1][30] ,\sp_reg_n_0_[1][29] ,\sp_reg_n_0_[1][28] ,\sp_reg_n_0_[1][27] ,\sp_reg_n_0_[1][26] ,\sp_reg_n_0_[1][25] ,\sp_reg_n_0_[1][24] ,\sp_reg_n_0_[1][23] ,\sp_reg_n_0_[1][22] ,\sp_reg_n_0_[1][21] ,\sp_reg_n_0_[1][20] ,\sp_reg_n_0_[1][19] ,\sp_reg_n_0_[1][18] ,\sp_reg_n_0_[1][17] ,\sp_reg_n_0_[1][16] ,\sp_reg_n_0_[1][15] ,\sp_reg_n_0_[1][14] ,\sp_reg_n_0_[1][13] ,\sp_reg_n_0_[1][12] ,\sp_reg_n_0_[1][11] ,\sp_reg_n_0_[1][10] ,\sp_reg_n_0_[1][9] ,\sp_reg_n_0_[1][8] ,\sp_reg_n_0_[1][7] ,\sp_reg_n_0_[1][6] ,\sp_reg_n_0_[1][5] ,\sp_reg_n_0_[1][4] ,\sp_reg_n_0_[1][3] ,\sp_reg_n_0_[1][2] ,\sp_reg_n_0_[1][1] ,\sp_reg_n_0_[1][0] }),
        .\Word_reg[1] ({\pwmRefs[3]_3 [1],\pwmRefs[3]_3 [2],\pwmRefs[3]_3 [3],\pwmRefs[3]_3 [4],\pwmRefs[3]_3 [5],\pwmRefs[3]_3 [6],\pwmRefs[3]_3 [7],\pwmRefs[3]_3 [8],\pwmRefs[3]_3 [9],\pwmRefs[3]_3 [10],\pwmRefs[3]_3 [11],\pwmRefs[3]_3 [12],\pwmRefs[3]_3 [13],\pwmRefs[3]_3 [14],\pwmRefs[3]_3 [15]}),
        .\Word_reg[1]_0 ({\pwmRefs[2]_2 [1],\pwmRefs[2]_2 [2],\pwmRefs[2]_2 [3],\pwmRefs[2]_2 [4],\pwmRefs[2]_2 [5],\pwmRefs[2]_2 [6],\pwmRefs[2]_2 [7],\pwmRefs[2]_2 [8],\pwmRefs[2]_2 [9],\pwmRefs[2]_2 [10],\pwmRefs[2]_2 [11],\pwmRefs[2]_2 [12],\pwmRefs[2]_2 [13],\pwmRefs[2]_2 [14],\pwmRefs[2]_2 [15]}),
        .\axi_awaddr_reg[2] (\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .\axi_awaddr_reg[4] (\instantiate_pid_controllers[1].pid_controller_n_0 ),
        .\axi_awaddr_reg[4]_0 (\instantiate_pid_controllers[1].pid_controller_n_1 ),
        .\axi_rdata[0]_i_11_0 (\instantiate_pid_controllers[2].pid_controller_n_9 ),
        .\axi_rdata[10]_i_4_0 (\instantiate_pid_controllers[2].pid_controller_n_31 ),
        .\axi_rdata[11]_i_4_0 (\instantiate_pid_controllers[2].pid_controller_n_32 ),
        .\axi_rdata[12]_i_4_0 (\instantiate_pid_controllers[2].pid_controller_n_33 ),
        .\axi_rdata[13]_i_4_0 (\instantiate_pid_controllers[2].pid_controller_n_34 ),
        .\axi_rdata[14]_i_3_0 (\instantiate_pid_controllers[2].pid_controller_n_35 ),
        .\axi_rdata[15]_i_5_0 ({\pwmRefs[0]_0 [0],\pwmRefs[0]_0 [1],\pwmRefs[0]_0 [2],\pwmRefs[0]_0 [3],\pwmRefs[0]_0 [4],\pwmRefs[0]_0 [5],\pwmRefs[0]_0 [6],\pwmRefs[0]_0 [7],\pwmRefs[0]_0 [8],\pwmRefs[0]_0 [9],\pwmRefs[0]_0 [10],\pwmRefs[0]_0 [11],\pwmRefs[0]_0 [12],\pwmRefs[0]_0 [13],\pwmRefs[0]_0 [14],\pwmRefs[0]_0 [15]}),
        .\axi_rdata[15]_i_5_1 (\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .\axi_rdata[15]_i_5_2 (\instantiate_pid_controllers[2].pid_controller_n_36 ),
        .\axi_rdata[4]_i_3_0 (\instantiate_pid_controllers[2].pid_controller_n_25 ),
        .\axi_rdata[5]_i_4_0 (\instantiate_pid_controllers[2].pid_controller_n_26 ),
        .\axi_rdata[6]_i_4_0 (\instantiate_pid_controllers[2].pid_controller_n_27 ),
        .\axi_rdata[7]_i_4_0 (\instantiate_pid_controllers[2].pid_controller_n_28 ),
        .\axi_rdata[8]_i_3_0 (\instantiate_pid_controllers[2].pid_controller_n_29 ),
        .\axi_rdata[9]_i_4_0 (\instantiate_pid_controllers[2].pid_controller_n_30 ),
        .\axi_rdata_reg[0] (\axi_rdata[3]_i_2_n_0 ),
        .\axi_rdata_reg[0]_0 (\axi_rdata[0]_i_2_n_0 ),
        .\axi_rdata_reg[0]_1 (\axi_rdata[0]_i_3_n_0 ),
        .\axi_rdata_reg[0]_2 (\axi_rdata[29]_i_3_n_0 ),
        .\axi_rdata_reg[0]_3 (\axi_rdata[0]_i_8_n_0 ),
        .\axi_rdata_reg[0]_4 (\axi_rdata[0]_i_9_n_0 ),
        .\axi_rdata_reg[0]_5 (\axi_rdata[0]_i_10_n_0 ),
        .\axi_rdata_reg[10] (\axi_rdata[10]_i_2_n_0 ),
        .\axi_rdata_reg[10]_0 (\axi_rdata[10]_i_3_n_0 ),
        .\axi_rdata_reg[10]_1 (\axi_rdata[10]_i_5_n_0 ),
        .\axi_rdata_reg[11] (\axi_rdata[11]_i_2_n_0 ),
        .\axi_rdata_reg[11]_0 (\axi_rdata[11]_i_3_n_0 ),
        .\axi_rdata_reg[11]_1 (\axi_rdata[11]_i_5_n_0 ),
        .\axi_rdata_reg[12] (\axi_rdata[12]_i_2_n_0 ),
        .\axi_rdata_reg[12]_0 (\axi_rdata[12]_i_3_n_0 ),
        .\axi_rdata_reg[12]_1 (\axi_rdata[12]_i_5_n_0 ),
        .\axi_rdata_reg[13] (\axi_rdata[13]_i_2_n_0 ),
        .\axi_rdata_reg[13]_0 (\axi_rdata[13]_i_3_n_0 ),
        .\axi_rdata_reg[13]_1 (\axi_rdata[13]_i_5_n_0 ),
        .\axi_rdata_reg[14] (\axi_rdata[14]_i_2_n_0 ),
        .\axi_rdata_reg[14]_0 (\axi_rdata[14]_i_4_n_0 ),
        .\axi_rdata_reg[14]_1 (\axi_rdata[14]_i_5_n_0 ),
        .\axi_rdata_reg[15] (axi_awaddr),
        .\axi_rdata_reg[15]_0 ({actual_update_frequency[15:4],actual_update_frequency[0]}),
        .\axi_rdata_reg[15]_1 (\axi_rdata[15]_i_2_n_0 ),
        .\axi_rdata_reg[15]_2 (\axi_rdata[15]_i_3_n_0 ),
        .\axi_rdata_reg[15]_3 (\axi_rdata[15]_i_4_n_0 ),
        .\axi_rdata_reg[15]_4 (\axi_rdata[15]_i_6_n_0 ),
        .\axi_rdata_reg[4] (\axi_rdata[4]_i_2_n_0 ),
        .\axi_rdata_reg[4]_0 (\axi_rdata[4]_i_4_n_0 ),
        .\axi_rdata_reg[4]_1 (\axi_rdata[4]_i_5_n_0 ),
        .\axi_rdata_reg[5] (\axi_rdata[5]_i_2_n_0 ),
        .\axi_rdata_reg[5]_0 (\axi_rdata[5]_i_3_n_0 ),
        .\axi_rdata_reg[5]_1 (\axi_rdata[5]_i_5_n_0 ),
        .\axi_rdata_reg[6] (\axi_rdata[6]_i_2_n_0 ),
        .\axi_rdata_reg[6]_0 (\axi_rdata[6]_i_3_n_0 ),
        .\axi_rdata_reg[6]_1 (\axi_rdata[6]_i_5_n_0 ),
        .\axi_rdata_reg[7] (\axi_rdata[7]_i_2_n_0 ),
        .\axi_rdata_reg[7]_0 (\axi_rdata[7]_i_3_n_0 ),
        .\axi_rdata_reg[7]_1 (\axi_rdata[7]_i_5_n_0 ),
        .\axi_rdata_reg[8] (\axi_rdata[8]_i_2_n_0 ),
        .\axi_rdata_reg[8]_0 (\axi_rdata[8]_i_4_n_0 ),
        .\axi_rdata_reg[8]_1 (\axi_rdata[8]_i_5_n_0 ),
        .\axi_rdata_reg[9] (\axi_rdata[9]_i_2_n_0 ),
        .\axi_rdata_reg[9]_0 (\axi_rdata[9]_i_3_n_0 ),
        .\axi_rdata_reg[9]_1 (\axi_rdata[9]_i_5_n_0 ),
        .data12(data12),
        .data13({data13[31],data13[13:4],data13[0]}),
        .\deadBand_reg[1][27] (\instantiate_pid_controllers[1].pid_controller_n_15 ),
        .\lastError_reg[0]_0 (\control_mode_reg_n_0_[1][0] ),
        .\lastError_reg[0]_1 (\control_mode_reg_n_0_[1][2] ),
        .\lastError_reg[0]_2 (\control_mode_reg_n_0_[1][1] ),
        .\lastError_reg[11]_i_3__0_0 ({\lastError_reg[11]_i_17__0_n_4 ,\lastError_reg[11]_i_17__0_n_5 ,\lastError_reg[11]_i_17__0_n_6 ,\lastError_reg[11]_i_17__0_n_7 }),
        .\lastError_reg[11]_i_4__0_0 (\displacements_reg_n_0_[1][11] ),
        .\lastError_reg[11]_i_4__0_1 (\displacements_reg_n_0_[1][10] ),
        .\lastError_reg[11]_i_4__0_2 (\displacements_reg_n_0_[1][9] ),
        .\lastError_reg[11]_i_4__0_3 (\displacements_reg_n_0_[1][8] ),
        .\lastError_reg[15]_i_4__0_0 (\displacements_reg_n_0_[1][31] ),
        .\lastError_reg[15]_i_4__0_1 (\displacements_reg_n_0_[1][13] ),
        .\lastError_reg[15]_i_4__0_2 (\displacements_reg_n_0_[1][12] ),
        .\lastError_reg[27]_i_3__0_0 (\lastError_reg[31]_i_29__0_n_1 ),
        .\lastError_reg[3]_i_3__0_0 ({\lastError_reg[3]_i_17__0_n_4 ,\lastError_reg[3]_i_17__0_n_5 ,\lastError_reg[3]_i_17__0_n_6 ,\lastError_reg[3]_i_17__0_n_7 }),
        .\lastError_reg[3]_i_4__0_0 (\displacements_reg_n_0_[1][3] ),
        .\lastError_reg[3]_i_4__0_1 (\displacements_reg_n_0_[1][2] ),
        .\lastError_reg[3]_i_4__0_2 (\displacements_reg_n_0_[1][1] ),
        .\lastError_reg[3]_i_4__0_3 (\displacements_reg_n_0_[1][0] ),
        .\lastError_reg[7]_i_3__0_0 ({\lastError_reg[7]_i_17__0_n_4 ,\lastError_reg[7]_i_17__0_n_5 ,\lastError_reg[7]_i_17__0_n_6 ,\lastError_reg[7]_i_17__0_n_7 }),
        .\lastError_reg[7]_i_4__0_0 (\displacements_reg_n_0_[1][7] ),
        .\lastError_reg[7]_i_4__0_1 (\displacements_reg_n_0_[1][6] ),
        .\lastError_reg[7]_i_4__0_2 (\displacements_reg_n_0_[1][5] ),
        .\lastError_reg[7]_i_4__0_3 (\displacements_reg_n_0_[1][4] ),
        .motor(motor[1:0]),
        .myocontrol_aclk(myocontrol_aclk),
        .myocontrol_wdata(myocontrol_wdata),
        .p_1_in(p_1_in_4),
        .p_5_in(p_5_in),
        .pwmRef({pwmRef[1],pwmRef[2],pwmRef[3],pwmRef[4],pwmRef[5],pwmRef[6],pwmRef[7],pwmRef[8],pwmRef[9],pwmRef[10],pwmRef[11],pwmRef[12],pwmRef[13],pwmRef[14],pwmRef[15]}),
        .\pwmRef[15]_i_50__0_0 ({\outputShifter_reg_n_0_[1][31] ,\outputShifter_reg_n_0_[1][30] ,\outputShifter_reg_n_0_[1][29] ,\outputShifter_reg_n_0_[1][28] ,\outputShifter_reg_n_0_[1][27] ,\outputShifter_reg_n_0_[1][26] ,\outputShifter_reg_n_0_[1][25] ,\outputShifter_reg_n_0_[1][24] ,\outputShifter_reg_n_0_[1][23] ,\outputShifter_reg_n_0_[1][22] ,\outputShifter_reg_n_0_[1][21] ,\outputShifter_reg_n_0_[1][20] ,\outputShifter_reg_n_0_[1][19] ,\outputShifter_reg_n_0_[1][18] ,\outputShifter_reg_n_0_[1][17] ,\outputShifter_reg_n_0_[1][16] ,\outputShifter_reg_n_0_[1][15] ,\outputShifter_reg_n_0_[1][14] ,\outputShifter_reg_n_0_[1][13] ,\outputShifter_reg_n_0_[1][12] ,\outputShifter_reg_n_0_[1][11] ,\outputShifter_reg_n_0_[1][10] ,\outputShifter_reg_n_0_[1][9] ,\outputShifter_reg_n_0_[1][8] ,\outputShifter_reg_n_0_[1][7] ,\outputShifter_reg_n_0_[1][6] ,\outputShifter_reg_n_0_[1][5] ,\outputShifter_reg_n_0_[1][4] ,\outputShifter_reg_n_0_[1][3] ,\outputShifter_reg_n_0_[1][2] ,\outputShifter_reg_n_0_[1][1] ,\outputShifter_reg_n_0_[1][0] }),
        .\pwmRef_reg[15]_i_3__0_0 ({\outputPosMax_reg_n_0_[1][31] ,\outputPosMax_reg_n_0_[1][30] ,\outputPosMax_reg_n_0_[1][29] ,\outputPosMax_reg_n_0_[1][28] ,\outputPosMax_reg_n_0_[1][27] ,\outputPosMax_reg_n_0_[1][26] ,\outputPosMax_reg_n_0_[1][25] ,\outputPosMax_reg_n_0_[1][24] ,\outputPosMax_reg_n_0_[1][23] ,\outputPosMax_reg_n_0_[1][22] ,\outputPosMax_reg_n_0_[1][21] ,\outputPosMax_reg_n_0_[1][20] ,\outputPosMax_reg_n_0_[1][19] ,\outputPosMax_reg_n_0_[1][18] ,\outputPosMax_reg_n_0_[1][17] ,\outputPosMax_reg_n_0_[1][16] ,\outputPosMax_reg_n_0_[1][15] ,\outputPosMax_reg_n_0_[1][14] ,\outputPosMax_reg_n_0_[1][13] ,\outputPosMax_reg_n_0_[1][12] ,\outputPosMax_reg_n_0_[1][11] ,\outputPosMax_reg_n_0_[1][10] ,\outputPosMax_reg_n_0_[1][9] ,\outputPosMax_reg_n_0_[1][8] ,\outputPosMax_reg_n_0_[1][7] ,\outputPosMax_reg_n_0_[1][6] ,\outputPosMax_reg_n_0_[1][5] ,\outputPosMax_reg_n_0_[1][4] ,\outputPosMax_reg_n_0_[1][3] ,\outputPosMax_reg_n_0_[1][2] ,\outputPosMax_reg_n_0_[1][1] ,\outputPosMax_reg_n_0_[1][0] }),
        .\pwmRef_reg[15]_i_48__0_0 (result3_0),
        .\pwmRef_reg[15]_i_49__0_0 ({\deadBand_reg_n_0_[1][31] ,\deadBand_reg_n_0_[1][30] ,\deadBand_reg_n_0_[1][29] ,\deadBand_reg_n_0_[1][28] ,\deadBand_reg_n_0_[1][27] ,\deadBand_reg_n_0_[1][26] ,\deadBand_reg_n_0_[1][25] ,\deadBand_reg_n_0_[1][24] ,\deadBand_reg_n_0_[1][23] ,\deadBand_reg_n_0_[1][22] ,\deadBand_reg_n_0_[1][21] ,\deadBand_reg_n_0_[1][20] ,\deadBand_reg_n_0_[1][19] ,\deadBand_reg_n_0_[1][18] ,\deadBand_reg_n_0_[1][17] ,\deadBand_reg_n_0_[1][16] ,\deadBand_reg_n_0_[1][15] ,\deadBand_reg_n_0_[1][14] ,\deadBand_reg_n_0_[1][13] ,\deadBand_reg_n_0_[1][12] ,\deadBand_reg_n_0_[1][11] ,\deadBand_reg_n_0_[1][10] ,\deadBand_reg_n_0_[1][9] ,\deadBand_reg_n_0_[1][8] ,\deadBand_reg_n_0_[1][7] ,\deadBand_reg_n_0_[1][6] ,\deadBand_reg_n_0_[1][5] ,\deadBand_reg_n_0_[1][4] ,\deadBand_reg_n_0_[1][3] ,\deadBand_reg_n_0_[1][2] ,\deadBand_reg_n_0_[1][1] ,\deadBand_reg_n_0_[1][0] }),
        .\pwmRef_reg[15]_i_6__0_0 ({\outputNegMax_reg_n_0_[1][31] ,\outputNegMax_reg_n_0_[1][30] ,\outputNegMax_reg_n_0_[1][29] ,\outputNegMax_reg_n_0_[1][28] ,\outputNegMax_reg_n_0_[1][27] ,\outputNegMax_reg_n_0_[1][26] ,\outputNegMax_reg_n_0_[1][25] ,\outputNegMax_reg_n_0_[1][24] ,\outputNegMax_reg_n_0_[1][23] ,\outputNegMax_reg_n_0_[1][22] ,\outputNegMax_reg_n_0_[1][21] ,\outputNegMax_reg_n_0_[1][20] ,\outputNegMax_reg_n_0_[1][19] ,\outputNegMax_reg_n_0_[1][18] ,\outputNegMax_reg_n_0_[1][17] ,\outputNegMax_reg_n_0_[1][16] ,\outputNegMax_reg_n_0_[1][15] ,\outputNegMax_reg_n_0_[1][14] ,\outputNegMax_reg_n_0_[1][13] ,\outputNegMax_reg_n_0_[1][12] ,\outputNegMax_reg_n_0_[1][11] ,\outputNegMax_reg_n_0_[1][10] ,\outputNegMax_reg_n_0_[1][9] ,\outputNegMax_reg_n_0_[1][8] ,\outputNegMax_reg_n_0_[1][7] ,\outputNegMax_reg_n_0_[1][6] ,\outputNegMax_reg_n_0_[1][5] ,\outputNegMax_reg_n_0_[1][4] ,\outputNegMax_reg_n_0_[1][3] ,\outputNegMax_reg_n_0_[1][2] ,\outputNegMax_reg_n_0_[1][1] ,\outputNegMax_reg_n_0_[1][0] }),
        .\pwmRef_reg[3]_0 ({\pwmRefs[1]_1 [12],\pwmRefs[1]_1 [13],\pwmRefs[1]_1 [14]}),
        .result3_0(\instantiate_pid_controllers[0].pid_controller_n_5 ),
        .result3_1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .result3_2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .result3__2_0(\instantiate_pid_controllers[0].pid_controller_n_10 ),
        .result3__3_0(\myo_brick_reg_n_0_[1] ),
        .result3__4_0(err00_in_3),
        .result3__4_1(err0_2),
        .\sp_reg[1][27] (\instantiate_pid_controllers[1].pid_controller_n_16 ),
        .\sp_reg[1][27]_0 (\instantiate_pid_controllers[1].pid_controller_n_17 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PIDController_1 \instantiate_pid_controllers[2].pid_controller 
       (.CO(err1_6),
        .D({\instantiate_pid_controllers[2].pid_controller_n_2 ,\instantiate_pid_controllers[2].pid_controller_n_3 ,\instantiate_pid_controllers[2].pid_controller_n_4 }),
        .O({\lastError_reg[31]_i_29__1_n_6 ,\lastError_reg[31]_i_29__1_n_7 }),
        .Q({\pid_update_reg_n_0_[7] ,\pid_update_reg_n_0_[2] ,\pid_update_reg_n_0_[1] ,\pid_update_reg_n_0_[0] }),
        .\axi_awaddr_reg[3] (\instantiate_pid_controllers[2].pid_controller_n_8 ),
        .\axi_awaddr_reg[4] (\instantiate_pid_controllers[2].pid_controller_n_0 ),
        .\axi_awaddr_reg[4]_0 (\instantiate_pid_controllers[2].pid_controller_n_1 ),
        .\axi_rdata[0]_i_25 (\outputShifter[2][31]_i_2_n_0 ),
        .\axi_rdata[0]_i_25_0 (\outputShifter[3][31]_i_2_n_0 ),
        .\axi_rdata[13]_i_15 (\axi_rdata[13]_i_37_n_0 ),
        .\axi_rdata[13]_i_15_0 (\axi_rdata[13]_i_38_n_0 ),
        .\axi_rdata[15]_i_16 ({\pwmRefs[3]_3 [0],\pwmRefs[3]_3 [1],\pwmRefs[3]_3 [2],\pwmRefs[3]_3 [3],\pwmRefs[3]_3 [4],\pwmRefs[3]_3 [5],\pwmRefs[3]_3 [6],\pwmRefs[3]_3 [7],\pwmRefs[3]_3 [8],\pwmRefs[3]_3 [9],\pwmRefs[3]_3 [10],\pwmRefs[3]_3 [11],\pwmRefs[3]_3 [12],\pwmRefs[3]_3 [13],\pwmRefs[3]_3 [14],\pwmRefs[3]_3 [15]}),
        .\axi_rdata[15]_i_16_0 (\deadBand[2][31]_i_2_n_0 ),
        .\axi_rdata[15]_i_16_1 (\deadBand[3][31]_i_2_n_0 ),
        .\axi_rdata[1]_i_3_0 (\axi_rdata[1]_i_22_n_0 ),
        .\axi_rdata[1]_i_3_1 (\axi_rdata[1]_i_23_n_0 ),
        .\axi_rdata[2]_i_3_0 (\axi_rdata[2]_i_22_n_0 ),
        .\axi_rdata[2]_i_3_1 (\axi_rdata[2]_i_23_n_0 ),
        .\axi_rdata[3]_i_11_0 (\axi_rdata[3]_i_9_n_0 ),
        .\axi_rdata[3]_i_11_1 (\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .\axi_rdata[3]_i_11_2 ({\pwmRefs[0]_0 [12],\pwmRefs[0]_0 [13],\pwmRefs[0]_0 [14]}),
        .\axi_rdata[3]_i_11_3 (\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .\axi_rdata[3]_i_11_4 ({\pwmRefs[1]_1 [12],\pwmRefs[1]_1 [13],\pwmRefs[1]_1 [14]}),
        .\axi_rdata[3]_i_24_0 (\IntegralPosMax[2][31]_i_2_n_0 ),
        .\axi_rdata[3]_i_24_1 (\IntegralPosMax[3][31]_i_2_n_0 ),
        .\axi_rdata[3]_i_4_0 (\axi_rdata[15]_i_4_n_0 ),
        .\axi_rdata[3]_i_4_1 (\sp[0][31]_i_2_n_0 ),
        .\axi_rdata[3]_i_4_2 (actual_update_frequency[3:1]),
        .\axi_rdata[3]_i_4_3 (\axi_rdata[3]_i_25_n_0 ),
        .\axi_rdata[3]_i_4_4 (\axi_rdata[3]_i_26_n_0 ),
        .\axi_rdata_reg[1] (\axi_rdata[1]_i_2_n_0 ),
        .\axi_rdata_reg[1]_0 (\axi_rdata[1]_i_4_n_0 ),
        .\axi_rdata_reg[1]_1 (\axi_rdata[1]_i_9_n_0 ),
        .\axi_rdata_reg[1]_2 (\axi_rdata[1]_i_10_n_0 ),
        .\axi_rdata_reg[1]_3 (\axi_rdata[1]_i_11_n_0 ),
        .\axi_rdata_reg[1]_4 (\axi_rdata[1]_i_12_n_0 ),
        .\axi_rdata_reg[1]_5 (\axi_rdata[3]_i_16_n_0 ),
        .\axi_rdata_reg[2] (\axi_rdata[2]_i_2_n_0 ),
        .\axi_rdata_reg[2]_0 (\axi_rdata[2]_i_4_n_0 ),
        .\axi_rdata_reg[2]_1 (\axi_rdata[2]_i_9_n_0 ),
        .\axi_rdata_reg[2]_2 (\axi_rdata[2]_i_10_n_0 ),
        .\axi_rdata_reg[2]_3 (\axi_rdata[2]_i_11_n_0 ),
        .\axi_rdata_reg[2]_4 (\axi_rdata[2]_i_12_n_0 ),
        .\axi_rdata_reg[3] ({axi_awaddr[10],axi_awaddr[5:2]}),
        .\axi_rdata_reg[3]_0 (\axi_rdata[3]_i_2_n_0 ),
        .\axi_rdata_reg[3]_1 (\axi_rdata[3]_i_3_n_0 ),
        .\axi_rdata_reg[3]_2 (\axi_rdata[29]_i_3_n_0 ),
        .\axi_rdata_reg[3]_3 (\axi_rdata[3]_i_5_n_0 ),
        .\axi_rdata_reg[3]_4 (\axi_rdata[3]_i_12_n_0 ),
        .\axi_rdata_reg[3]_5 (\axi_rdata[3]_i_13_n_0 ),
        .\axi_rdata_reg[3]_6 (\axi_rdata[3]_i_14_n_0 ),
        .\axi_rdata_reg[3]_7 (\axi_rdata[3]_i_15_n_0 ),
        .\deadBand_reg[2][27] (\instantiate_pid_controllers[2].pid_controller_n_5 ),
        .\lastError_reg[0]_0 (\control_mode_reg_n_0_[2][0] ),
        .\lastError_reg[0]_1 (\control_mode_reg_n_0_[2][2] ),
        .\lastError_reg[0]_2 (\control_mode_reg_n_0_[2][1] ),
        .\lastError_reg[11]_i_3__1_0 ({\lastError_reg[11]_i_17__1_n_4 ,\lastError_reg[11]_i_17__1_n_5 ,\lastError_reg[11]_i_17__1_n_6 ,\lastError_reg[11]_i_17__1_n_7 }),
        .\lastError_reg[11]_i_4__1_0 (\displacements_reg_n_0_[2][11] ),
        .\lastError_reg[11]_i_4__1_1 (\displacements_reg_n_0_[2][10] ),
        .\lastError_reg[11]_i_4__1_2 (\displacements_reg_n_0_[2][9] ),
        .\lastError_reg[11]_i_4__1_3 (\displacements_reg_n_0_[2][8] ),
        .\lastError_reg[15]_i_4__1_0 (\displacements_reg_n_0_[2][31] ),
        .\lastError_reg[15]_i_4__1_1 (\displacements_reg_n_0_[2][13] ),
        .\lastError_reg[15]_i_4__1_2 (\displacements_reg_n_0_[2][12] ),
        .\lastError_reg[27]_i_3__1_0 (\lastError_reg[31]_i_29__1_n_1 ),
        .\lastError_reg[3]_i_3__1_0 ({\lastError_reg[3]_i_17__1_n_4 ,\lastError_reg[3]_i_17__1_n_5 ,\lastError_reg[3]_i_17__1_n_6 ,\lastError_reg[3]_i_17__1_n_7 }),
        .\lastError_reg[3]_i_4__1_0 (\displacements_reg_n_0_[2][3] ),
        .\lastError_reg[3]_i_4__1_1 (\displacements_reg_n_0_[2][2] ),
        .\lastError_reg[3]_i_4__1_2 (\displacements_reg_n_0_[2][1] ),
        .\lastError_reg[3]_i_4__1_3 (\displacements_reg_n_0_[2][0] ),
        .\lastError_reg[7]_i_3__1_0 ({\lastError_reg[7]_i_17__1_n_4 ,\lastError_reg[7]_i_17__1_n_5 ,\lastError_reg[7]_i_17__1_n_6 ,\lastError_reg[7]_i_17__1_n_7 }),
        .\lastError_reg[7]_i_4__1_0 (\displacements_reg_n_0_[2][7] ),
        .\lastError_reg[7]_i_4__1_1 (\displacements_reg_n_0_[2][6] ),
        .\lastError_reg[7]_i_4__1_2 (\displacements_reg_n_0_[2][5] ),
        .\lastError_reg[7]_i_4__1_3 (\displacements_reg_n_0_[2][4] ),
        .myocontrol_aclk(myocontrol_aclk),
        .myocontrol_wdata(myocontrol_wdata),
        .p_1_in(p_1_in_9),
        .\pwmRef[15]_i_27__1_0 ({\sp_reg_n_0_[2][31] ,\sp_reg_n_0_[2][30] ,\sp_reg_n_0_[2][29] ,\sp_reg_n_0_[2][28] ,\sp_reg_n_0_[2][27] ,\sp_reg_n_0_[2][26] ,\sp_reg_n_0_[2][25] ,\sp_reg_n_0_[2][24] ,\sp_reg_n_0_[2][23] ,\sp_reg_n_0_[2][22] ,\sp_reg_n_0_[2][21] ,\sp_reg_n_0_[2][20] ,\sp_reg_n_0_[2][19] ,\sp_reg_n_0_[2][18] ,\sp_reg_n_0_[2][17] ,\sp_reg_n_0_[2][16] ,\sp_reg_n_0_[2][15] ,\sp_reg_n_0_[2][14] ,\sp_reg_n_0_[2][13] ,\sp_reg_n_0_[2][12] ,\sp_reg_n_0_[2][11] ,\sp_reg_n_0_[2][10] ,\sp_reg_n_0_[2][9] ,\sp_reg_n_0_[2][8] ,\sp_reg_n_0_[2][7] ,\sp_reg_n_0_[2][6] ,\sp_reg_n_0_[2][5] ,\sp_reg_n_0_[2][4] ,\sp_reg_n_0_[2][3] ,\sp_reg_n_0_[2][2] ,\sp_reg_n_0_[2][1] ,\sp_reg_n_0_[2][0] }),
        .\pwmRef[15]_i_50__1_0 ({\outputShifter_reg_n_0_[2][31] ,\outputShifter_reg_n_0_[2][30] ,\outputShifter_reg_n_0_[2][29] ,\outputShifter_reg_n_0_[2][28] ,\outputShifter_reg_n_0_[2][27] ,\outputShifter_reg_n_0_[2][26] ,\outputShifter_reg_n_0_[2][25] ,\outputShifter_reg_n_0_[2][24] ,\outputShifter_reg_n_0_[2][23] ,\outputShifter_reg_n_0_[2][22] ,\outputShifter_reg_n_0_[2][21] ,\outputShifter_reg_n_0_[2][20] ,\outputShifter_reg_n_0_[2][19] ,\outputShifter_reg_n_0_[2][18] ,\outputShifter_reg_n_0_[2][17] ,\outputShifter_reg_n_0_[2][16] ,\outputShifter_reg_n_0_[2][15] ,\outputShifter_reg_n_0_[2][14] ,\outputShifter_reg_n_0_[2][13] ,\outputShifter_reg_n_0_[2][12] ,\outputShifter_reg_n_0_[2][11] ,\outputShifter_reg_n_0_[2][10] ,\outputShifter_reg_n_0_[2][9] ,\outputShifter_reg_n_0_[2][8] ,\outputShifter_reg_n_0_[2][7] ,\outputShifter_reg_n_0_[2][6] ,\outputShifter_reg_n_0_[2][5] ,\outputShifter_reg_n_0_[2][4] ,\outputShifter_reg_n_0_[2][3] ,\outputShifter_reg_n_0_[2][2] ,\outputShifter_reg_n_0_[2][1] ,\outputShifter_reg_n_0_[2][0] }),
        .\pwmRef_reg[0]_0 (\instantiate_pid_controllers[2].pid_controller_n_9 ),
        .\pwmRef_reg[10]_0 (\instantiate_pid_controllers[2].pid_controller_n_31 ),
        .\pwmRef_reg[11]_0 (\instantiate_pid_controllers[2].pid_controller_n_32 ),
        .\pwmRef_reg[12]_0 (\instantiate_pid_controllers[2].pid_controller_n_33 ),
        .\pwmRef_reg[13]_0 (\instantiate_pid_controllers[2].pid_controller_n_34 ),
        .\pwmRef_reg[14]_0 ({\pwmRefs[2]_2 [1],\pwmRefs[2]_2 [2],\pwmRefs[2]_2 [3],\pwmRefs[2]_2 [4],\pwmRefs[2]_2 [5],\pwmRefs[2]_2 [6],\pwmRefs[2]_2 [7],\pwmRefs[2]_2 [8],\pwmRefs[2]_2 [9],\pwmRefs[2]_2 [10],\pwmRefs[2]_2 [11],\pwmRefs[2]_2 [12],\pwmRefs[2]_2 [13],\pwmRefs[2]_2 [14],\pwmRefs[2]_2 [15]}),
        .\pwmRef_reg[14]_1 (\instantiate_pid_controllers[2].pid_controller_n_35 ),
        .\pwmRef_reg[15]_0 (\instantiate_pid_controllers[2].pid_controller_n_36 ),
        .\pwmRef_reg[15]_i_3__1_0 ({\outputPosMax_reg_n_0_[2][31] ,\outputPosMax_reg_n_0_[2][30] ,\outputPosMax_reg_n_0_[2][29] ,\outputPosMax_reg_n_0_[2][28] ,\outputPosMax_reg_n_0_[2][27] ,\outputPosMax_reg_n_0_[2][26] ,\outputPosMax_reg_n_0_[2][25] ,\outputPosMax_reg_n_0_[2][24] ,\outputPosMax_reg_n_0_[2][23] ,\outputPosMax_reg_n_0_[2][22] ,\outputPosMax_reg_n_0_[2][21] ,\outputPosMax_reg_n_0_[2][20] ,\outputPosMax_reg_n_0_[2][19] ,\outputPosMax_reg_n_0_[2][18] ,\outputPosMax_reg_n_0_[2][17] ,\outputPosMax_reg_n_0_[2][16] ,\outputPosMax_reg_n_0_[2][15] ,\outputPosMax_reg_n_0_[2][14] ,\outputPosMax_reg_n_0_[2][13] ,\outputPosMax_reg_n_0_[2][12] ,\outputPosMax_reg_n_0_[2][11] ,\outputPosMax_reg_n_0_[2][10] ,\outputPosMax_reg_n_0_[2][9] ,\outputPosMax_reg_n_0_[2][8] ,\outputPosMax_reg_n_0_[2][7] ,\outputPosMax_reg_n_0_[2][6] ,\outputPosMax_reg_n_0_[2][5] ,\outputPosMax_reg_n_0_[2][4] ,\outputPosMax_reg_n_0_[2][3] ,\outputPosMax_reg_n_0_[2][2] ,\outputPosMax_reg_n_0_[2][1] ,\outputPosMax_reg_n_0_[2][0] }),
        .\pwmRef_reg[15]_i_48__1_0 (result3_5),
        .\pwmRef_reg[15]_i_49__1_0 ({\deadBand_reg_n_0_[2][31] ,\deadBand_reg_n_0_[2][30] ,\deadBand_reg_n_0_[2][29] ,\deadBand_reg_n_0_[2][28] ,\deadBand_reg_n_0_[2][27] ,\deadBand_reg_n_0_[2][26] ,\deadBand_reg_n_0_[2][25] ,\deadBand_reg_n_0_[2][24] ,\deadBand_reg_n_0_[2][23] ,\deadBand_reg_n_0_[2][22] ,\deadBand_reg_n_0_[2][21] ,\deadBand_reg_n_0_[2][20] ,\deadBand_reg_n_0_[2][19] ,\deadBand_reg_n_0_[2][18] ,\deadBand_reg_n_0_[2][17] ,\deadBand_reg_n_0_[2][16] ,\deadBand_reg_n_0_[2][15] ,\deadBand_reg_n_0_[2][14] ,\deadBand_reg_n_0_[2][13] ,\deadBand_reg_n_0_[2][12] ,\deadBand_reg_n_0_[2][11] ,\deadBand_reg_n_0_[2][10] ,\deadBand_reg_n_0_[2][9] ,\deadBand_reg_n_0_[2][8] ,\deadBand_reg_n_0_[2][7] ,\deadBand_reg_n_0_[2][6] ,\deadBand_reg_n_0_[2][5] ,\deadBand_reg_n_0_[2][4] ,\deadBand_reg_n_0_[2][3] ,\deadBand_reg_n_0_[2][2] ,\deadBand_reg_n_0_[2][1] ,\deadBand_reg_n_0_[2][0] }),
        .\pwmRef_reg[15]_i_6__1_0 ({\outputNegMax_reg_n_0_[2][31] ,\outputNegMax_reg_n_0_[2][30] ,\outputNegMax_reg_n_0_[2][29] ,\outputNegMax_reg_n_0_[2][28] ,\outputNegMax_reg_n_0_[2][27] ,\outputNegMax_reg_n_0_[2][26] ,\outputNegMax_reg_n_0_[2][25] ,\outputNegMax_reg_n_0_[2][24] ,\outputNegMax_reg_n_0_[2][23] ,\outputNegMax_reg_n_0_[2][22] ,\outputNegMax_reg_n_0_[2][21] ,\outputNegMax_reg_n_0_[2][20] ,\outputNegMax_reg_n_0_[2][19] ,\outputNegMax_reg_n_0_[2][18] ,\outputNegMax_reg_n_0_[2][17] ,\outputNegMax_reg_n_0_[2][16] ,\outputNegMax_reg_n_0_[2][15] ,\outputNegMax_reg_n_0_[2][14] ,\outputNegMax_reg_n_0_[2][13] ,\outputNegMax_reg_n_0_[2][12] ,\outputNegMax_reg_n_0_[2][11] ,\outputNegMax_reg_n_0_[2][10] ,\outputNegMax_reg_n_0_[2][9] ,\outputNegMax_reg_n_0_[2][8] ,\outputNegMax_reg_n_0_[2][7] ,\outputNegMax_reg_n_0_[2][6] ,\outputNegMax_reg_n_0_[2][5] ,\outputNegMax_reg_n_0_[2][4] ,\outputNegMax_reg_n_0_[2][3] ,\outputNegMax_reg_n_0_[2][2] ,\outputNegMax_reg_n_0_[2][1] ,\outputNegMax_reg_n_0_[2][0] }),
        .\pwmRef_reg[4]_0 (\instantiate_pid_controllers[2].pid_controller_n_25 ),
        .\pwmRef_reg[5]_0 (\instantiate_pid_controllers[2].pid_controller_n_26 ),
        .\pwmRef_reg[6]_0 (\instantiate_pid_controllers[2].pid_controller_n_27 ),
        .\pwmRef_reg[7]_0 (\instantiate_pid_controllers[2].pid_controller_n_28 ),
        .\pwmRef_reg[8]_0 (\instantiate_pid_controllers[2].pid_controller_n_29 ),
        .\pwmRef_reg[9]_0 (\instantiate_pid_controllers[2].pid_controller_n_30 ),
        .result3_0(\instantiate_pid_controllers[0].pid_controller_n_5 ),
        .result3_1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .result3_2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .result3__2_0(\instantiate_pid_controllers[0].pid_controller_n_10 ),
        .result3__3_0(\myo_brick_reg_n_0_[2] ),
        .result3__4_0(err00_in_8),
        .result3__4_1(err0_7),
        .\sp_reg[2][27] (\instantiate_pid_controllers[2].pid_controller_n_6 ),
        .\sp_reg[2][27]_0 (\instantiate_pid_controllers[2].pid_controller_n_7 ),
        .update_controller_prev_reg_0(update_controller_reg_0),
        .update_controller_prev_reg_1(update_controller_prev_i_2_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PIDController_2 \instantiate_pid_controllers[3].pid_controller 
       (.CO(err1_11),
        .Kd(Kd),
        .Kp(Kp),
        .O({\lastError_reg[31]_i_29__2_n_6 ,\lastError_reg[31]_i_29__2_n_7 }),
        .Q({\sp_reg_n_0_[3][31] ,\sp_reg_n_0_[3][30] ,\sp_reg_n_0_[3][29] ,\sp_reg_n_0_[3][28] ,\sp_reg_n_0_[3][27] ,\sp_reg_n_0_[3][26] ,\sp_reg_n_0_[3][25] ,\sp_reg_n_0_[3][24] ,\sp_reg_n_0_[3][23] ,\sp_reg_n_0_[3][22] ,\sp_reg_n_0_[3][21] ,\sp_reg_n_0_[3][20] ,\sp_reg_n_0_[3][19] ,\sp_reg_n_0_[3][18] ,\sp_reg_n_0_[3][17] ,\sp_reg_n_0_[3][16] ,\sp_reg_n_0_[3][15] ,\sp_reg_n_0_[3][14] ,\sp_reg_n_0_[3][13] ,\sp_reg_n_0_[3][12] ,\sp_reg_n_0_[3][11] ,\sp_reg_n_0_[3][10] ,\sp_reg_n_0_[3][9] ,\sp_reg_n_0_[3][8] ,\sp_reg_n_0_[3][7] ,\sp_reg_n_0_[3][6] ,\sp_reg_n_0_[3][5] ,\sp_reg_n_0_[3][4] ,\sp_reg_n_0_[3][3] ,\sp_reg_n_0_[3][2] ,\sp_reg_n_0_[3][1] ,\sp_reg_n_0_[3][0] }),
        .\axi_awaddr_reg[2] (\instantiate_pid_controllers[3].pid_controller_n_5 ),
        .\deadBand_reg[3][27] (\instantiate_pid_controllers[3].pid_controller_n_2 ),
        .\lastError_reg[0]_0 (\control_mode_reg_n_0_[3][0] ),
        .\lastError_reg[0]_1 (\control_mode_reg_n_0_[3][2] ),
        .\lastError_reg[0]_2 (\control_mode_reg_n_0_[3][1] ),
        .\lastError_reg[11]_i_3__2_0 ({\lastError_reg[11]_i_17__2_n_4 ,\lastError_reg[11]_i_17__2_n_5 ,\lastError_reg[11]_i_17__2_n_6 ,\lastError_reg[11]_i_17__2_n_7 }),
        .\lastError_reg[11]_i_4__2_0 (\displacements_reg_n_0_[3][11] ),
        .\lastError_reg[11]_i_4__2_1 (\displacements_reg_n_0_[3][10] ),
        .\lastError_reg[11]_i_4__2_2 (\displacements_reg_n_0_[3][9] ),
        .\lastError_reg[11]_i_4__2_3 (\displacements_reg_n_0_[3][8] ),
        .\lastError_reg[15]_i_4__2_0 (\displacements_reg_n_0_[3][31] ),
        .\lastError_reg[15]_i_4__2_1 (\displacements_reg_n_0_[3][13] ),
        .\lastError_reg[15]_i_4__2_2 (\displacements_reg_n_0_[3][12] ),
        .\lastError_reg[27]_i_3__2_0 (\lastError_reg[31]_i_29__2_n_1 ),
        .\lastError_reg[3]_i_3__2_0 ({\lastError_reg[3]_i_17__2_n_4 ,\lastError_reg[3]_i_17__2_n_5 ,\lastError_reg[3]_i_17__2_n_6 ,\lastError_reg[3]_i_17__2_n_7 }),
        .\lastError_reg[3]_i_4__2_0 (\displacements_reg_n_0_[3][3] ),
        .\lastError_reg[3]_i_4__2_1 (\displacements_reg_n_0_[3][2] ),
        .\lastError_reg[3]_i_4__2_2 (\displacements_reg_n_0_[3][1] ),
        .\lastError_reg[3]_i_4__2_3 (\displacements_reg_n_0_[3][0] ),
        .\lastError_reg[7]_i_3__2_0 ({\lastError_reg[7]_i_17__2_n_4 ,\lastError_reg[7]_i_17__2_n_5 ,\lastError_reg[7]_i_17__2_n_6 ,\lastError_reg[7]_i_17__2_n_7 }),
        .\lastError_reg[7]_i_4__2_0 (\displacements_reg_n_0_[3][7] ),
        .\lastError_reg[7]_i_4__2_1 (\displacements_reg_n_0_[3][6] ),
        .\lastError_reg[7]_i_4__2_2 (\displacements_reg_n_0_[3][5] ),
        .\lastError_reg[7]_i_4__2_3 (\displacements_reg_n_0_[3][4] ),
        .myocontrol_aclk(myocontrol_aclk),
        .myocontrol_wdata(myocontrol_wdata),
        .p_1_in(p_1_in_14),
        .p_1_in__0(p_1_in__0),
        .\pwmRef[15]_i_50__2_0 ({\outputShifter_reg_n_0_[3][31] ,\outputShifter_reg_n_0_[3][30] ,\outputShifter_reg_n_0_[3][29] ,\outputShifter_reg_n_0_[3][28] ,\outputShifter_reg_n_0_[3][27] ,\outputShifter_reg_n_0_[3][26] ,\outputShifter_reg_n_0_[3][25] ,\outputShifter_reg_n_0_[3][24] ,\outputShifter_reg_n_0_[3][23] ,\outputShifter_reg_n_0_[3][22] ,\outputShifter_reg_n_0_[3][21] ,\outputShifter_reg_n_0_[3][20] ,\outputShifter_reg_n_0_[3][19] ,\outputShifter_reg_n_0_[3][18] ,\outputShifter_reg_n_0_[3][17] ,\outputShifter_reg_n_0_[3][16] ,\outputShifter_reg_n_0_[3][15] ,\outputShifter_reg_n_0_[3][14] ,\outputShifter_reg_n_0_[3][13] ,\outputShifter_reg_n_0_[3][12] ,\outputShifter_reg_n_0_[3][11] ,\outputShifter_reg_n_0_[3][10] ,\outputShifter_reg_n_0_[3][9] ,\outputShifter_reg_n_0_[3][8] ,\outputShifter_reg_n_0_[3][7] ,\outputShifter_reg_n_0_[3][6] ,\outputShifter_reg_n_0_[3][5] ,\outputShifter_reg_n_0_[3][4] ,\outputShifter_reg_n_0_[3][3] ,\outputShifter_reg_n_0_[3][2] ,\outputShifter_reg_n_0_[3][1] ,\outputShifter_reg_n_0_[3][0] }),
        .\pwmRef_reg[15]_0 ({\pwmRefs[3]_3 [0],\pwmRefs[3]_3 [1],\pwmRefs[3]_3 [2],\pwmRefs[3]_3 [3],\pwmRefs[3]_3 [4],\pwmRefs[3]_3 [5],\pwmRefs[3]_3 [6],\pwmRefs[3]_3 [7],\pwmRefs[3]_3 [8],\pwmRefs[3]_3 [9],\pwmRefs[3]_3 [10],\pwmRefs[3]_3 [11],\pwmRefs[3]_3 [12],\pwmRefs[3]_3 [13],\pwmRefs[3]_3 [14],\pwmRefs[3]_3 [15]}),
        .\pwmRef_reg[15]_i_3__2_0 ({\outputPosMax_reg_n_0_[3][31] ,\outputPosMax_reg_n_0_[3][30] ,\outputPosMax_reg_n_0_[3][29] ,\outputPosMax_reg_n_0_[3][28] ,\outputPosMax_reg_n_0_[3][27] ,\outputPosMax_reg_n_0_[3][26] ,\outputPosMax_reg_n_0_[3][25] ,\outputPosMax_reg_n_0_[3][24] ,\outputPosMax_reg_n_0_[3][23] ,\outputPosMax_reg_n_0_[3][22] ,\outputPosMax_reg_n_0_[3][21] ,\outputPosMax_reg_n_0_[3][20] ,\outputPosMax_reg_n_0_[3][19] ,\outputPosMax_reg_n_0_[3][18] ,\outputPosMax_reg_n_0_[3][17] ,\outputPosMax_reg_n_0_[3][16] ,\outputPosMax_reg_n_0_[3][15] ,\outputPosMax_reg_n_0_[3][14] ,\outputPosMax_reg_n_0_[3][13] ,\outputPosMax_reg_n_0_[3][12] ,\outputPosMax_reg_n_0_[3][11] ,\outputPosMax_reg_n_0_[3][10] ,\outputPosMax_reg_n_0_[3][9] ,\outputPosMax_reg_n_0_[3][8] ,\outputPosMax_reg_n_0_[3][7] ,\outputPosMax_reg_n_0_[3][6] ,\outputPosMax_reg_n_0_[3][5] ,\outputPosMax_reg_n_0_[3][4] ,\outputPosMax_reg_n_0_[3][3] ,\outputPosMax_reg_n_0_[3][2] ,\outputPosMax_reg_n_0_[3][1] ,\outputPosMax_reg_n_0_[3][0] }),
        .\pwmRef_reg[15]_i_48__2_0 (result3_10),
        .\pwmRef_reg[15]_i_49__2_0 ({\deadBand_reg_n_0_[3][31] ,\deadBand_reg_n_0_[3][30] ,\deadBand_reg_n_0_[3][29] ,\deadBand_reg_n_0_[3][28] ,\deadBand_reg_n_0_[3][27] ,\deadBand_reg_n_0_[3][26] ,\deadBand_reg_n_0_[3][25] ,\deadBand_reg_n_0_[3][24] ,\deadBand_reg_n_0_[3][23] ,\deadBand_reg_n_0_[3][22] ,\deadBand_reg_n_0_[3][21] ,\deadBand_reg_n_0_[3][20] ,\deadBand_reg_n_0_[3][19] ,\deadBand_reg_n_0_[3][18] ,\deadBand_reg_n_0_[3][17] ,\deadBand_reg_n_0_[3][16] ,\deadBand_reg_n_0_[3][15] ,\deadBand_reg_n_0_[3][14] ,\deadBand_reg_n_0_[3][13] ,\deadBand_reg_n_0_[3][12] ,\deadBand_reg_n_0_[3][11] ,\deadBand_reg_n_0_[3][10] ,\deadBand_reg_n_0_[3][9] ,\deadBand_reg_n_0_[3][8] ,\deadBand_reg_n_0_[3][7] ,\deadBand_reg_n_0_[3][6] ,\deadBand_reg_n_0_[3][5] ,\deadBand_reg_n_0_[3][4] ,\deadBand_reg_n_0_[3][3] ,\deadBand_reg_n_0_[3][2] ,\deadBand_reg_n_0_[3][1] ,\deadBand_reg_n_0_[3][0] }),
        .\pwmRef_reg[15]_i_6__2_0 ({\outputNegMax_reg_n_0_[3][31] ,\outputNegMax_reg_n_0_[3][30] ,\outputNegMax_reg_n_0_[3][29] ,\outputNegMax_reg_n_0_[3][28] ,\outputNegMax_reg_n_0_[3][27] ,\outputNegMax_reg_n_0_[3][26] ,\outputNegMax_reg_n_0_[3][25] ,\outputNegMax_reg_n_0_[3][24] ,\outputNegMax_reg_n_0_[3][23] ,\outputNegMax_reg_n_0_[3][22] ,\outputNegMax_reg_n_0_[3][21] ,\outputNegMax_reg_n_0_[3][20] ,\outputNegMax_reg_n_0_[3][19] ,\outputNegMax_reg_n_0_[3][18] ,\outputNegMax_reg_n_0_[3][17] ,\outputNegMax_reg_n_0_[3][16] ,\outputNegMax_reg_n_0_[3][15] ,\outputNegMax_reg_n_0_[3][14] ,\outputNegMax_reg_n_0_[3][13] ,\outputNegMax_reg_n_0_[3][12] ,\outputNegMax_reg_n_0_[3][11] ,\outputNegMax_reg_n_0_[3][10] ,\outputNegMax_reg_n_0_[3][9] ,\outputNegMax_reg_n_0_[3][8] ,\outputNegMax_reg_n_0_[3][7] ,\outputNegMax_reg_n_0_[3][6] ,\outputNegMax_reg_n_0_[3][5] ,\outputNegMax_reg_n_0_[3][4] ,\outputNegMax_reg_n_0_[3][3] ,\outputNegMax_reg_n_0_[3][2] ,\outputNegMax_reg_n_0_[3][1] ,\outputNegMax_reg_n_0_[3][0] }),
        .result3_0(\instantiate_pid_controllers[0].pid_controller_n_5 ),
        .result3_1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .result3_2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .result3_3(axi_awaddr[5:2]),
        .result3__2_0(\instantiate_pid_controllers[0].pid_controller_n_10 ),
        .result3__3_0(\myo_brick_reg_n_0_[3] ),
        .result3__4_0(err00_in_13),
        .result3__4_1(err0_12),
        .\sp_reg[3][27] (\instantiate_pid_controllers[3].pid_controller_n_3 ),
        .\sp_reg[3][27]_0 (\instantiate_pid_controllers[3].pid_controller_n_4 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[11]_i_18 
       (.I0(\displacements_reg_n_0_[0][11] ),
        .I1(\displacements_reg_n_0_[0][31] ),
        .O(\lastError[11]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[11]_i_18__0 
       (.I0(\displacements_reg_n_0_[1][11] ),
        .I1(\displacements_reg_n_0_[1][31] ),
        .O(\lastError[11]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[11]_i_18__1 
       (.I0(\displacements_reg_n_0_[2][11] ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .O(\lastError[11]_i_18__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[11]_i_18__2 
       (.I0(\displacements_reg_n_0_[3][11] ),
        .I1(\displacements_reg_n_0_[3][31] ),
        .O(\lastError[11]_i_18__2_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[11]_i_19 
       (.I0(\displacements_reg_n_0_[0][10] ),
        .I1(\displacements_reg_n_0_[0][31] ),
        .O(\lastError[11]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[11]_i_19__0 
       (.I0(\displacements_reg_n_0_[1][10] ),
        .I1(\displacements_reg_n_0_[1][31] ),
        .O(\lastError[11]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[11]_i_19__1 
       (.I0(\displacements_reg_n_0_[2][10] ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .O(\lastError[11]_i_19__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[11]_i_19__2 
       (.I0(\displacements_reg_n_0_[3][10] ),
        .I1(\displacements_reg_n_0_[3][31] ),
        .O(\lastError[11]_i_19__2_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[11]_i_20 
       (.I0(\displacements_reg_n_0_[0][9] ),
        .I1(\displacements_reg_n_0_[0][31] ),
        .O(\lastError[11]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[11]_i_20__0 
       (.I0(\displacements_reg_n_0_[1][9] ),
        .I1(\displacements_reg_n_0_[1][31] ),
        .O(\lastError[11]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[11]_i_20__1 
       (.I0(\displacements_reg_n_0_[2][9] ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .O(\lastError[11]_i_20__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[11]_i_20__2 
       (.I0(\displacements_reg_n_0_[3][9] ),
        .I1(\displacements_reg_n_0_[3][31] ),
        .O(\lastError[11]_i_20__2_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[11]_i_21 
       (.I0(\displacements_reg_n_0_[0][8] ),
        .I1(\displacements_reg_n_0_[0][31] ),
        .O(\lastError[11]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[11]_i_21__0 
       (.I0(\displacements_reg_n_0_[1][8] ),
        .I1(\displacements_reg_n_0_[1][31] ),
        .O(\lastError[11]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[11]_i_21__1 
       (.I0(\displacements_reg_n_0_[2][8] ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .O(\lastError[11]_i_21__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[11]_i_21__2 
       (.I0(\displacements_reg_n_0_[3][8] ),
        .I1(\displacements_reg_n_0_[3][31] ),
        .O(\lastError[11]_i_21__2_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[11]_i_5 
       (.I0(\control_mode_reg_n_0_[0][2] ),
        .I1(\currents_reg_n_0_[0][11] ),
        .I2(\velocitys_reg_n_0_[0][11] ),
        .I3(\positions_reg_n_0_[0][11] ),
        .I4(\control_mode_reg_n_0_[0][0] ),
        .I5(\sp_reg_n_0_[0][11] ),
        .O(\lastError[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[11]_i_5__0 
       (.I0(\control_mode_reg_n_0_[1][2] ),
        .I1(\currents_reg_n_0_[1][11] ),
        .I2(\velocitys_reg_n_0_[1][11] ),
        .I3(\positions_reg_n_0_[1][11] ),
        .I4(\control_mode_reg_n_0_[1][0] ),
        .I5(\sp_reg_n_0_[1][11] ),
        .O(\lastError[11]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[11]_i_5__1 
       (.I0(\control_mode_reg_n_0_[2][2] ),
        .I1(\currents_reg_n_0_[2][11] ),
        .I2(\velocitys_reg_n_0_[2][11] ),
        .I3(\positions_reg_n_0_[2][11] ),
        .I4(\control_mode_reg_n_0_[2][0] ),
        .I5(\sp_reg_n_0_[2][11] ),
        .O(\lastError[11]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[11]_i_5__2 
       (.I0(\control_mode_reg_n_0_[3][2] ),
        .I1(\currents_reg_n_0_[3][11] ),
        .I2(\velocitys_reg_n_0_[3][11] ),
        .I3(\positions_reg_n_0_[3][11] ),
        .I4(\control_mode_reg_n_0_[3][0] ),
        .I5(\sp_reg_n_0_[3][11] ),
        .O(\lastError[11]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[11]_i_6 
       (.I0(\control_mode_reg_n_0_[0][2] ),
        .I1(\currents_reg_n_0_[0][10] ),
        .I2(\velocitys_reg_n_0_[0][10] ),
        .I3(\positions_reg_n_0_[0][10] ),
        .I4(\control_mode_reg_n_0_[0][0] ),
        .I5(\sp_reg_n_0_[0][10] ),
        .O(\lastError[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[11]_i_6__0 
       (.I0(\control_mode_reg_n_0_[1][2] ),
        .I1(\currents_reg_n_0_[1][10] ),
        .I2(\velocitys_reg_n_0_[1][10] ),
        .I3(\positions_reg_n_0_[1][10] ),
        .I4(\control_mode_reg_n_0_[1][0] ),
        .I5(\sp_reg_n_0_[1][10] ),
        .O(\lastError[11]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[11]_i_6__1 
       (.I0(\control_mode_reg_n_0_[2][2] ),
        .I1(\currents_reg_n_0_[2][10] ),
        .I2(\velocitys_reg_n_0_[2][10] ),
        .I3(\positions_reg_n_0_[2][10] ),
        .I4(\control_mode_reg_n_0_[2][0] ),
        .I5(\sp_reg_n_0_[2][10] ),
        .O(\lastError[11]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[11]_i_6__2 
       (.I0(\control_mode_reg_n_0_[3][2] ),
        .I1(\currents_reg_n_0_[3][10] ),
        .I2(\velocitys_reg_n_0_[3][10] ),
        .I3(\positions_reg_n_0_[3][10] ),
        .I4(\control_mode_reg_n_0_[3][0] ),
        .I5(\sp_reg_n_0_[3][10] ),
        .O(\lastError[11]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[11]_i_7 
       (.I0(\control_mode_reg_n_0_[0][2] ),
        .I1(\currents_reg_n_0_[0][9] ),
        .I2(\velocitys_reg_n_0_[0][9] ),
        .I3(\positions_reg_n_0_[0][9] ),
        .I4(\control_mode_reg_n_0_[0][0] ),
        .I5(\sp_reg_n_0_[0][9] ),
        .O(\lastError[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[11]_i_7__0 
       (.I0(\control_mode_reg_n_0_[1][2] ),
        .I1(\currents_reg_n_0_[1][9] ),
        .I2(\velocitys_reg_n_0_[1][9] ),
        .I3(\positions_reg_n_0_[1][9] ),
        .I4(\control_mode_reg_n_0_[1][0] ),
        .I5(\sp_reg_n_0_[1][9] ),
        .O(\lastError[11]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[11]_i_7__1 
       (.I0(\control_mode_reg_n_0_[2][2] ),
        .I1(\currents_reg_n_0_[2][9] ),
        .I2(\velocitys_reg_n_0_[2][9] ),
        .I3(\positions_reg_n_0_[2][9] ),
        .I4(\control_mode_reg_n_0_[2][0] ),
        .I5(\sp_reg_n_0_[2][9] ),
        .O(\lastError[11]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[11]_i_7__2 
       (.I0(\control_mode_reg_n_0_[3][2] ),
        .I1(\currents_reg_n_0_[3][9] ),
        .I2(\velocitys_reg_n_0_[3][9] ),
        .I3(\positions_reg_n_0_[3][9] ),
        .I4(\control_mode_reg_n_0_[3][0] ),
        .I5(\sp_reg_n_0_[3][9] ),
        .O(\lastError[11]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[11]_i_8 
       (.I0(\control_mode_reg_n_0_[0][2] ),
        .I1(\currents_reg_n_0_[0][8] ),
        .I2(\velocitys_reg_n_0_[0][8] ),
        .I3(\positions_reg_n_0_[0][8] ),
        .I4(\control_mode_reg_n_0_[0][0] ),
        .I5(\sp_reg_n_0_[0][8] ),
        .O(\lastError[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[11]_i_8__0 
       (.I0(\control_mode_reg_n_0_[1][2] ),
        .I1(\currents_reg_n_0_[1][8] ),
        .I2(\velocitys_reg_n_0_[1][8] ),
        .I3(\positions_reg_n_0_[1][8] ),
        .I4(\control_mode_reg_n_0_[1][0] ),
        .I5(\sp_reg_n_0_[1][8] ),
        .O(\lastError[11]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[11]_i_8__1 
       (.I0(\control_mode_reg_n_0_[2][2] ),
        .I1(\currents_reg_n_0_[2][8] ),
        .I2(\velocitys_reg_n_0_[2][8] ),
        .I3(\positions_reg_n_0_[2][8] ),
        .I4(\control_mode_reg_n_0_[2][0] ),
        .I5(\sp_reg_n_0_[2][8] ),
        .O(\lastError[11]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[11]_i_8__2 
       (.I0(\control_mode_reg_n_0_[3][2] ),
        .I1(\currents_reg_n_0_[3][8] ),
        .I2(\velocitys_reg_n_0_[3][8] ),
        .I3(\positions_reg_n_0_[3][8] ),
        .I4(\control_mode_reg_n_0_[3][0] ),
        .I5(\sp_reg_n_0_[3][8] ),
        .O(\lastError[11]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[15]_i_5 
       (.I0(\velocitys_reg_n_0_[0][15] ),
        .I1(\control_mode_reg_n_0_[0][0] ),
        .I2(\control_mode_reg_n_0_[0][2] ),
        .I3(\currents_reg_n_0_[0][15] ),
        .I4(\positions_reg_n_0_[0][15] ),
        .I5(\sp_reg_n_0_[0][15] ),
        .O(\lastError[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[15]_i_5__0 
       (.I0(\velocitys_reg_n_0_[1][15] ),
        .I1(\control_mode_reg_n_0_[1][0] ),
        .I2(\control_mode_reg_n_0_[1][2] ),
        .I3(\currents_reg_n_0_[1][15] ),
        .I4(\positions_reg_n_0_[1][15] ),
        .I5(\sp_reg_n_0_[1][15] ),
        .O(\lastError[15]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[15]_i_5__1 
       (.I0(\velocitys_reg_n_0_[2][15] ),
        .I1(\control_mode_reg_n_0_[2][0] ),
        .I2(\control_mode_reg_n_0_[2][2] ),
        .I3(\currents_reg_n_0_[2][15] ),
        .I4(\positions_reg_n_0_[2][15] ),
        .I5(\sp_reg_n_0_[2][15] ),
        .O(\lastError[15]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[15]_i_5__2 
       (.I0(\velocitys_reg_n_0_[3][15] ),
        .I1(\control_mode_reg_n_0_[3][0] ),
        .I2(\control_mode_reg_n_0_[3][2] ),
        .I3(\currents_reg_n_0_[3][15] ),
        .I4(\positions_reg_n_0_[3][15] ),
        .I5(\sp_reg_n_0_[3][15] ),
        .O(\lastError[15]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[15]_i_6 
       (.I0(\control_mode_reg_n_0_[0][2] ),
        .I1(\currents_reg_n_0_[0][14] ),
        .I2(\velocitys_reg_n_0_[0][14] ),
        .I3(\positions_reg_n_0_[0][14] ),
        .I4(\control_mode_reg_n_0_[0][0] ),
        .I5(\sp_reg_n_0_[0][14] ),
        .O(\lastError[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[15]_i_6__0 
       (.I0(\control_mode_reg_n_0_[1][2] ),
        .I1(\currents_reg_n_0_[1][14] ),
        .I2(\velocitys_reg_n_0_[1][14] ),
        .I3(\positions_reg_n_0_[1][14] ),
        .I4(\control_mode_reg_n_0_[1][0] ),
        .I5(\sp_reg_n_0_[1][14] ),
        .O(\lastError[15]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[15]_i_6__1 
       (.I0(\control_mode_reg_n_0_[2][2] ),
        .I1(\currents_reg_n_0_[2][14] ),
        .I2(\velocitys_reg_n_0_[2][14] ),
        .I3(\positions_reg_n_0_[2][14] ),
        .I4(\control_mode_reg_n_0_[2][0] ),
        .I5(\sp_reg_n_0_[2][14] ),
        .O(\lastError[15]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[15]_i_6__2 
       (.I0(\control_mode_reg_n_0_[3][2] ),
        .I1(\currents_reg_n_0_[3][14] ),
        .I2(\velocitys_reg_n_0_[3][14] ),
        .I3(\positions_reg_n_0_[3][14] ),
        .I4(\control_mode_reg_n_0_[3][0] ),
        .I5(\sp_reg_n_0_[3][14] ),
        .O(\lastError[15]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[15]_i_7 
       (.I0(\control_mode_reg_n_0_[0][2] ),
        .I1(\currents_reg_n_0_[0][13] ),
        .I2(\velocitys_reg_n_0_[0][13] ),
        .I3(\positions_reg_n_0_[0][13] ),
        .I4(\control_mode_reg_n_0_[0][0] ),
        .I5(\sp_reg_n_0_[0][13] ),
        .O(\lastError[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[15]_i_7__0 
       (.I0(\control_mode_reg_n_0_[1][2] ),
        .I1(\currents_reg_n_0_[1][13] ),
        .I2(\velocitys_reg_n_0_[1][13] ),
        .I3(\positions_reg_n_0_[1][13] ),
        .I4(\control_mode_reg_n_0_[1][0] ),
        .I5(\sp_reg_n_0_[1][13] ),
        .O(\lastError[15]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[15]_i_7__1 
       (.I0(\control_mode_reg_n_0_[2][2] ),
        .I1(\currents_reg_n_0_[2][13] ),
        .I2(\velocitys_reg_n_0_[2][13] ),
        .I3(\positions_reg_n_0_[2][13] ),
        .I4(\control_mode_reg_n_0_[2][0] ),
        .I5(\sp_reg_n_0_[2][13] ),
        .O(\lastError[15]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[15]_i_7__2 
       (.I0(\control_mode_reg_n_0_[3][2] ),
        .I1(\currents_reg_n_0_[3][13] ),
        .I2(\velocitys_reg_n_0_[3][13] ),
        .I3(\positions_reg_n_0_[3][13] ),
        .I4(\control_mode_reg_n_0_[3][0] ),
        .I5(\sp_reg_n_0_[3][13] ),
        .O(\lastError[15]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[15]_i_8 
       (.I0(\control_mode_reg_n_0_[0][2] ),
        .I1(\currents_reg_n_0_[0][12] ),
        .I2(\velocitys_reg_n_0_[0][12] ),
        .I3(\positions_reg_n_0_[0][12] ),
        .I4(\control_mode_reg_n_0_[0][0] ),
        .I5(\sp_reg_n_0_[0][12] ),
        .O(\lastError[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[15]_i_8__0 
       (.I0(\control_mode_reg_n_0_[1][2] ),
        .I1(\currents_reg_n_0_[1][12] ),
        .I2(\velocitys_reg_n_0_[1][12] ),
        .I3(\positions_reg_n_0_[1][12] ),
        .I4(\control_mode_reg_n_0_[1][0] ),
        .I5(\sp_reg_n_0_[1][12] ),
        .O(\lastError[15]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[15]_i_8__1 
       (.I0(\control_mode_reg_n_0_[2][2] ),
        .I1(\currents_reg_n_0_[2][12] ),
        .I2(\velocitys_reg_n_0_[2][12] ),
        .I3(\positions_reg_n_0_[2][12] ),
        .I4(\control_mode_reg_n_0_[2][0] ),
        .I5(\sp_reg_n_0_[2][12] ),
        .O(\lastError[15]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[15]_i_8__2 
       (.I0(\control_mode_reg_n_0_[3][2] ),
        .I1(\currents_reg_n_0_[3][12] ),
        .I2(\velocitys_reg_n_0_[3][12] ),
        .I3(\positions_reg_n_0_[3][12] ),
        .I4(\control_mode_reg_n_0_[3][0] ),
        .I5(\sp_reg_n_0_[3][12] ),
        .O(\lastError[15]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[19]_i_5 
       (.I0(\velocitys_reg_n_0_[0][15] ),
        .I1(\control_mode_reg_n_0_[0][0] ),
        .I2(\control_mode_reg_n_0_[0][2] ),
        .I3(\currents_reg_n_0_[0][15] ),
        .I4(\positions_reg_n_0_[0][19] ),
        .I5(\sp_reg_n_0_[0][19] ),
        .O(\lastError[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[19]_i_5__0 
       (.I0(\velocitys_reg_n_0_[1][15] ),
        .I1(\control_mode_reg_n_0_[1][0] ),
        .I2(\control_mode_reg_n_0_[1][2] ),
        .I3(\currents_reg_n_0_[1][15] ),
        .I4(\positions_reg_n_0_[1][19] ),
        .I5(\sp_reg_n_0_[1][19] ),
        .O(\lastError[19]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[19]_i_5__1 
       (.I0(\velocitys_reg_n_0_[2][15] ),
        .I1(\control_mode_reg_n_0_[2][0] ),
        .I2(\control_mode_reg_n_0_[2][2] ),
        .I3(\currents_reg_n_0_[2][15] ),
        .I4(\positions_reg_n_0_[2][19] ),
        .I5(\sp_reg_n_0_[2][19] ),
        .O(\lastError[19]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[19]_i_5__2 
       (.I0(\velocitys_reg_n_0_[3][15] ),
        .I1(\control_mode_reg_n_0_[3][0] ),
        .I2(\control_mode_reg_n_0_[3][2] ),
        .I3(\currents_reg_n_0_[3][15] ),
        .I4(\positions_reg_n_0_[3][19] ),
        .I5(\sp_reg_n_0_[3][19] ),
        .O(\lastError[19]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[19]_i_6 
       (.I0(\velocitys_reg_n_0_[0][15] ),
        .I1(\control_mode_reg_n_0_[0][0] ),
        .I2(\control_mode_reg_n_0_[0][2] ),
        .I3(\currents_reg_n_0_[0][15] ),
        .I4(\positions_reg_n_0_[0][18] ),
        .I5(\sp_reg_n_0_[0][18] ),
        .O(\lastError[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[19]_i_6__0 
       (.I0(\velocitys_reg_n_0_[1][15] ),
        .I1(\control_mode_reg_n_0_[1][0] ),
        .I2(\control_mode_reg_n_0_[1][2] ),
        .I3(\currents_reg_n_0_[1][15] ),
        .I4(\positions_reg_n_0_[1][18] ),
        .I5(\sp_reg_n_0_[1][18] ),
        .O(\lastError[19]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[19]_i_6__1 
       (.I0(\velocitys_reg_n_0_[2][15] ),
        .I1(\control_mode_reg_n_0_[2][0] ),
        .I2(\control_mode_reg_n_0_[2][2] ),
        .I3(\currents_reg_n_0_[2][15] ),
        .I4(\positions_reg_n_0_[2][18] ),
        .I5(\sp_reg_n_0_[2][18] ),
        .O(\lastError[19]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[19]_i_6__2 
       (.I0(\velocitys_reg_n_0_[3][15] ),
        .I1(\control_mode_reg_n_0_[3][0] ),
        .I2(\control_mode_reg_n_0_[3][2] ),
        .I3(\currents_reg_n_0_[3][15] ),
        .I4(\positions_reg_n_0_[3][18] ),
        .I5(\sp_reg_n_0_[3][18] ),
        .O(\lastError[19]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[19]_i_7 
       (.I0(\velocitys_reg_n_0_[0][15] ),
        .I1(\control_mode_reg_n_0_[0][0] ),
        .I2(\control_mode_reg_n_0_[0][2] ),
        .I3(\currents_reg_n_0_[0][15] ),
        .I4(\positions_reg_n_0_[0][17] ),
        .I5(\sp_reg_n_0_[0][17] ),
        .O(\lastError[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[19]_i_7__0 
       (.I0(\velocitys_reg_n_0_[1][15] ),
        .I1(\control_mode_reg_n_0_[1][0] ),
        .I2(\control_mode_reg_n_0_[1][2] ),
        .I3(\currents_reg_n_0_[1][15] ),
        .I4(\positions_reg_n_0_[1][17] ),
        .I5(\sp_reg_n_0_[1][17] ),
        .O(\lastError[19]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[19]_i_7__1 
       (.I0(\velocitys_reg_n_0_[2][15] ),
        .I1(\control_mode_reg_n_0_[2][0] ),
        .I2(\control_mode_reg_n_0_[2][2] ),
        .I3(\currents_reg_n_0_[2][15] ),
        .I4(\positions_reg_n_0_[2][17] ),
        .I5(\sp_reg_n_0_[2][17] ),
        .O(\lastError[19]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[19]_i_7__2 
       (.I0(\velocitys_reg_n_0_[3][15] ),
        .I1(\control_mode_reg_n_0_[3][0] ),
        .I2(\control_mode_reg_n_0_[3][2] ),
        .I3(\currents_reg_n_0_[3][15] ),
        .I4(\positions_reg_n_0_[3][17] ),
        .I5(\sp_reg_n_0_[3][17] ),
        .O(\lastError[19]_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'hEC2013DF)) 
    \lastError[19]_i_8 
       (.I0(\velocitys_reg_n_0_[0][15] ),
        .I1(\control_mode_reg_n_0_[0][2] ),
        .I2(\control_mode_reg_n_0_[0][0] ),
        .I3(\currents_reg_n_0_[0][15] ),
        .I4(\sp_reg_n_0_[0][16] ),
        .O(\lastError[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hEC2013DF)) 
    \lastError[19]_i_8__0 
       (.I0(\velocitys_reg_n_0_[1][15] ),
        .I1(\control_mode_reg_n_0_[1][2] ),
        .I2(\control_mode_reg_n_0_[1][0] ),
        .I3(\currents_reg_n_0_[1][15] ),
        .I4(\sp_reg_n_0_[1][16] ),
        .O(\lastError[19]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hEC2013DF)) 
    \lastError[19]_i_8__1 
       (.I0(\velocitys_reg_n_0_[2][15] ),
        .I1(\control_mode_reg_n_0_[2][2] ),
        .I2(\control_mode_reg_n_0_[2][0] ),
        .I3(\currents_reg_n_0_[2][15] ),
        .I4(\sp_reg_n_0_[2][16] ),
        .O(\lastError[19]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'hEC2013DF)) 
    \lastError[19]_i_8__2 
       (.I0(\velocitys_reg_n_0_[3][15] ),
        .I1(\control_mode_reg_n_0_[3][2] ),
        .I2(\control_mode_reg_n_0_[3][0] ),
        .I3(\currents_reg_n_0_[3][15] ),
        .I4(\sp_reg_n_0_[3][16] ),
        .O(\lastError[19]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[23]_i_5 
       (.I0(\velocitys_reg_n_0_[0][15] ),
        .I1(\control_mode_reg_n_0_[0][0] ),
        .I2(\control_mode_reg_n_0_[0][2] ),
        .I3(\currents_reg_n_0_[0][15] ),
        .I4(\positions_reg_n_0_[0][23] ),
        .I5(\sp_reg_n_0_[0][23] ),
        .O(\lastError[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[23]_i_5__0 
       (.I0(\velocitys_reg_n_0_[1][15] ),
        .I1(\control_mode_reg_n_0_[1][0] ),
        .I2(\control_mode_reg_n_0_[1][2] ),
        .I3(\currents_reg_n_0_[1][15] ),
        .I4(\positions_reg_n_0_[1][23] ),
        .I5(\sp_reg_n_0_[1][23] ),
        .O(\lastError[23]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[23]_i_5__1 
       (.I0(\velocitys_reg_n_0_[2][15] ),
        .I1(\control_mode_reg_n_0_[2][0] ),
        .I2(\control_mode_reg_n_0_[2][2] ),
        .I3(\currents_reg_n_0_[2][15] ),
        .I4(\positions_reg_n_0_[2][23] ),
        .I5(\sp_reg_n_0_[2][23] ),
        .O(\lastError[23]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[23]_i_5__2 
       (.I0(\velocitys_reg_n_0_[3][15] ),
        .I1(\control_mode_reg_n_0_[3][0] ),
        .I2(\control_mode_reg_n_0_[3][2] ),
        .I3(\currents_reg_n_0_[3][15] ),
        .I4(\positions_reg_n_0_[3][23] ),
        .I5(\sp_reg_n_0_[3][23] ),
        .O(\lastError[23]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[23]_i_6 
       (.I0(\velocitys_reg_n_0_[0][15] ),
        .I1(\control_mode_reg_n_0_[0][0] ),
        .I2(\control_mode_reg_n_0_[0][2] ),
        .I3(\currents_reg_n_0_[0][15] ),
        .I4(\positions_reg_n_0_[0][22] ),
        .I5(\sp_reg_n_0_[0][22] ),
        .O(\lastError[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[23]_i_6__0 
       (.I0(\velocitys_reg_n_0_[1][15] ),
        .I1(\control_mode_reg_n_0_[1][0] ),
        .I2(\control_mode_reg_n_0_[1][2] ),
        .I3(\currents_reg_n_0_[1][15] ),
        .I4(\positions_reg_n_0_[1][22] ),
        .I5(\sp_reg_n_0_[1][22] ),
        .O(\lastError[23]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[23]_i_6__1 
       (.I0(\velocitys_reg_n_0_[2][15] ),
        .I1(\control_mode_reg_n_0_[2][0] ),
        .I2(\control_mode_reg_n_0_[2][2] ),
        .I3(\currents_reg_n_0_[2][15] ),
        .I4(\positions_reg_n_0_[2][22] ),
        .I5(\sp_reg_n_0_[2][22] ),
        .O(\lastError[23]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[23]_i_6__2 
       (.I0(\velocitys_reg_n_0_[3][15] ),
        .I1(\control_mode_reg_n_0_[3][0] ),
        .I2(\control_mode_reg_n_0_[3][2] ),
        .I3(\currents_reg_n_0_[3][15] ),
        .I4(\positions_reg_n_0_[3][22] ),
        .I5(\sp_reg_n_0_[3][22] ),
        .O(\lastError[23]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[23]_i_7 
       (.I0(\velocitys_reg_n_0_[0][15] ),
        .I1(\control_mode_reg_n_0_[0][0] ),
        .I2(\control_mode_reg_n_0_[0][2] ),
        .I3(\currents_reg_n_0_[0][15] ),
        .I4(\positions_reg_n_0_[0][21] ),
        .I5(\sp_reg_n_0_[0][21] ),
        .O(\lastError[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[23]_i_7__0 
       (.I0(\velocitys_reg_n_0_[1][15] ),
        .I1(\control_mode_reg_n_0_[1][0] ),
        .I2(\control_mode_reg_n_0_[1][2] ),
        .I3(\currents_reg_n_0_[1][15] ),
        .I4(\positions_reg_n_0_[1][21] ),
        .I5(\sp_reg_n_0_[1][21] ),
        .O(\lastError[23]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[23]_i_7__1 
       (.I0(\velocitys_reg_n_0_[2][15] ),
        .I1(\control_mode_reg_n_0_[2][0] ),
        .I2(\control_mode_reg_n_0_[2][2] ),
        .I3(\currents_reg_n_0_[2][15] ),
        .I4(\positions_reg_n_0_[2][21] ),
        .I5(\sp_reg_n_0_[2][21] ),
        .O(\lastError[23]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[23]_i_7__2 
       (.I0(\velocitys_reg_n_0_[3][15] ),
        .I1(\control_mode_reg_n_0_[3][0] ),
        .I2(\control_mode_reg_n_0_[3][2] ),
        .I3(\currents_reg_n_0_[3][15] ),
        .I4(\positions_reg_n_0_[3][21] ),
        .I5(\sp_reg_n_0_[3][21] ),
        .O(\lastError[23]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[23]_i_8 
       (.I0(\velocitys_reg_n_0_[0][15] ),
        .I1(\control_mode_reg_n_0_[0][0] ),
        .I2(\control_mode_reg_n_0_[0][2] ),
        .I3(\currents_reg_n_0_[0][15] ),
        .I4(\positions_reg_n_0_[0][20] ),
        .I5(\sp_reg_n_0_[0][20] ),
        .O(\lastError[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[23]_i_8__0 
       (.I0(\velocitys_reg_n_0_[1][15] ),
        .I1(\control_mode_reg_n_0_[1][0] ),
        .I2(\control_mode_reg_n_0_[1][2] ),
        .I3(\currents_reg_n_0_[1][15] ),
        .I4(\positions_reg_n_0_[1][20] ),
        .I5(\sp_reg_n_0_[1][20] ),
        .O(\lastError[23]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[23]_i_8__1 
       (.I0(\velocitys_reg_n_0_[2][15] ),
        .I1(\control_mode_reg_n_0_[2][0] ),
        .I2(\control_mode_reg_n_0_[2][2] ),
        .I3(\currents_reg_n_0_[2][15] ),
        .I4(\positions_reg_n_0_[2][20] ),
        .I5(\sp_reg_n_0_[2][20] ),
        .O(\lastError[23]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[23]_i_8__2 
       (.I0(\velocitys_reg_n_0_[3][15] ),
        .I1(\control_mode_reg_n_0_[3][0] ),
        .I2(\control_mode_reg_n_0_[3][2] ),
        .I3(\currents_reg_n_0_[3][15] ),
        .I4(\positions_reg_n_0_[3][20] ),
        .I5(\sp_reg_n_0_[3][20] ),
        .O(\lastError[23]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[27]_i_5 
       (.I0(\velocitys_reg_n_0_[0][15] ),
        .I1(\control_mode_reg_n_0_[0][0] ),
        .I2(\control_mode_reg_n_0_[0][2] ),
        .I3(\currents_reg_n_0_[0][15] ),
        .I4(\positions_reg_n_0_[0][27] ),
        .I5(\sp_reg_n_0_[0][27] ),
        .O(\lastError[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[27]_i_5__0 
       (.I0(\velocitys_reg_n_0_[1][15] ),
        .I1(\control_mode_reg_n_0_[1][0] ),
        .I2(\control_mode_reg_n_0_[1][2] ),
        .I3(\currents_reg_n_0_[1][15] ),
        .I4(\positions_reg_n_0_[1][27] ),
        .I5(\sp_reg_n_0_[1][27] ),
        .O(\lastError[27]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[27]_i_5__1 
       (.I0(\velocitys_reg_n_0_[2][15] ),
        .I1(\control_mode_reg_n_0_[2][0] ),
        .I2(\control_mode_reg_n_0_[2][2] ),
        .I3(\currents_reg_n_0_[2][15] ),
        .I4(\positions_reg_n_0_[2][27] ),
        .I5(\sp_reg_n_0_[2][27] ),
        .O(\lastError[27]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[27]_i_5__2 
       (.I0(\velocitys_reg_n_0_[3][15] ),
        .I1(\control_mode_reg_n_0_[3][0] ),
        .I2(\control_mode_reg_n_0_[3][2] ),
        .I3(\currents_reg_n_0_[3][15] ),
        .I4(\positions_reg_n_0_[3][27] ),
        .I5(\sp_reg_n_0_[3][27] ),
        .O(\lastError[27]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[27]_i_6 
       (.I0(\velocitys_reg_n_0_[0][15] ),
        .I1(\control_mode_reg_n_0_[0][0] ),
        .I2(\control_mode_reg_n_0_[0][2] ),
        .I3(\currents_reg_n_0_[0][15] ),
        .I4(\positions_reg_n_0_[0][26] ),
        .I5(\sp_reg_n_0_[0][26] ),
        .O(\lastError[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[27]_i_6__0 
       (.I0(\velocitys_reg_n_0_[1][15] ),
        .I1(\control_mode_reg_n_0_[1][0] ),
        .I2(\control_mode_reg_n_0_[1][2] ),
        .I3(\currents_reg_n_0_[1][15] ),
        .I4(\positions_reg_n_0_[1][26] ),
        .I5(\sp_reg_n_0_[1][26] ),
        .O(\lastError[27]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[27]_i_6__1 
       (.I0(\velocitys_reg_n_0_[2][15] ),
        .I1(\control_mode_reg_n_0_[2][0] ),
        .I2(\control_mode_reg_n_0_[2][2] ),
        .I3(\currents_reg_n_0_[2][15] ),
        .I4(\positions_reg_n_0_[2][26] ),
        .I5(\sp_reg_n_0_[2][26] ),
        .O(\lastError[27]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[27]_i_6__2 
       (.I0(\velocitys_reg_n_0_[3][15] ),
        .I1(\control_mode_reg_n_0_[3][0] ),
        .I2(\control_mode_reg_n_0_[3][2] ),
        .I3(\currents_reg_n_0_[3][15] ),
        .I4(\positions_reg_n_0_[3][26] ),
        .I5(\sp_reg_n_0_[3][26] ),
        .O(\lastError[27]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[27]_i_7 
       (.I0(\velocitys_reg_n_0_[0][15] ),
        .I1(\control_mode_reg_n_0_[0][0] ),
        .I2(\control_mode_reg_n_0_[0][2] ),
        .I3(\currents_reg_n_0_[0][15] ),
        .I4(\positions_reg_n_0_[0][25] ),
        .I5(\sp_reg_n_0_[0][25] ),
        .O(\lastError[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[27]_i_7__0 
       (.I0(\velocitys_reg_n_0_[1][15] ),
        .I1(\control_mode_reg_n_0_[1][0] ),
        .I2(\control_mode_reg_n_0_[1][2] ),
        .I3(\currents_reg_n_0_[1][15] ),
        .I4(\positions_reg_n_0_[1][25] ),
        .I5(\sp_reg_n_0_[1][25] ),
        .O(\lastError[27]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[27]_i_7__1 
       (.I0(\velocitys_reg_n_0_[2][15] ),
        .I1(\control_mode_reg_n_0_[2][0] ),
        .I2(\control_mode_reg_n_0_[2][2] ),
        .I3(\currents_reg_n_0_[2][15] ),
        .I4(\positions_reg_n_0_[2][25] ),
        .I5(\sp_reg_n_0_[2][25] ),
        .O(\lastError[27]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[27]_i_7__2 
       (.I0(\velocitys_reg_n_0_[3][15] ),
        .I1(\control_mode_reg_n_0_[3][0] ),
        .I2(\control_mode_reg_n_0_[3][2] ),
        .I3(\currents_reg_n_0_[3][15] ),
        .I4(\positions_reg_n_0_[3][25] ),
        .I5(\sp_reg_n_0_[3][25] ),
        .O(\lastError[27]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[27]_i_8 
       (.I0(\velocitys_reg_n_0_[0][15] ),
        .I1(\control_mode_reg_n_0_[0][0] ),
        .I2(\control_mode_reg_n_0_[0][2] ),
        .I3(\currents_reg_n_0_[0][15] ),
        .I4(\positions_reg_n_0_[0][24] ),
        .I5(\sp_reg_n_0_[0][24] ),
        .O(\lastError[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[27]_i_8__0 
       (.I0(\velocitys_reg_n_0_[1][15] ),
        .I1(\control_mode_reg_n_0_[1][0] ),
        .I2(\control_mode_reg_n_0_[1][2] ),
        .I3(\currents_reg_n_0_[1][15] ),
        .I4(\positions_reg_n_0_[1][24] ),
        .I5(\sp_reg_n_0_[1][24] ),
        .O(\lastError[27]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[27]_i_8__1 
       (.I0(\velocitys_reg_n_0_[2][15] ),
        .I1(\control_mode_reg_n_0_[2][0] ),
        .I2(\control_mode_reg_n_0_[2][2] ),
        .I3(\currents_reg_n_0_[2][15] ),
        .I4(\positions_reg_n_0_[2][24] ),
        .I5(\sp_reg_n_0_[2][24] ),
        .O(\lastError[27]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[27]_i_8__2 
       (.I0(\velocitys_reg_n_0_[3][15] ),
        .I1(\control_mode_reg_n_0_[3][0] ),
        .I2(\control_mode_reg_n_0_[3][2] ),
        .I3(\currents_reg_n_0_[3][15] ),
        .I4(\positions_reg_n_0_[3][24] ),
        .I5(\sp_reg_n_0_[3][24] ),
        .O(\lastError[27]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[31]_i_10 
       (.I0(\velocitys_reg_n_0_[0][15] ),
        .I1(\control_mode_reg_n_0_[0][0] ),
        .I2(\control_mode_reg_n_0_[0][2] ),
        .I3(\currents_reg_n_0_[0][15] ),
        .I4(\positions_reg_n_0_[0][30] ),
        .I5(\sp_reg_n_0_[0][30] ),
        .O(\lastError[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[31]_i_10__0 
       (.I0(\velocitys_reg_n_0_[1][15] ),
        .I1(\control_mode_reg_n_0_[1][0] ),
        .I2(\control_mode_reg_n_0_[1][2] ),
        .I3(\currents_reg_n_0_[1][15] ),
        .I4(\positions_reg_n_0_[1][30] ),
        .I5(\sp_reg_n_0_[1][30] ),
        .O(\lastError[31]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[31]_i_10__1 
       (.I0(\velocitys_reg_n_0_[2][15] ),
        .I1(\control_mode_reg_n_0_[2][0] ),
        .I2(\control_mode_reg_n_0_[2][2] ),
        .I3(\currents_reg_n_0_[2][15] ),
        .I4(\positions_reg_n_0_[2][30] ),
        .I5(\sp_reg_n_0_[2][30] ),
        .O(\lastError[31]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[31]_i_10__2 
       (.I0(\velocitys_reg_n_0_[3][15] ),
        .I1(\control_mode_reg_n_0_[3][0] ),
        .I2(\control_mode_reg_n_0_[3][2] ),
        .I3(\currents_reg_n_0_[3][15] ),
        .I4(\positions_reg_n_0_[3][30] ),
        .I5(\sp_reg_n_0_[3][30] ),
        .O(\lastError[31]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[31]_i_11 
       (.I0(\velocitys_reg_n_0_[0][15] ),
        .I1(\control_mode_reg_n_0_[0][0] ),
        .I2(\control_mode_reg_n_0_[0][2] ),
        .I3(\currents_reg_n_0_[0][15] ),
        .I4(\positions_reg_n_0_[0][29] ),
        .I5(\sp_reg_n_0_[0][29] ),
        .O(\lastError[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[31]_i_11__0 
       (.I0(\velocitys_reg_n_0_[1][15] ),
        .I1(\control_mode_reg_n_0_[1][0] ),
        .I2(\control_mode_reg_n_0_[1][2] ),
        .I3(\currents_reg_n_0_[1][15] ),
        .I4(\positions_reg_n_0_[1][29] ),
        .I5(\sp_reg_n_0_[1][29] ),
        .O(\lastError[31]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[31]_i_11__1 
       (.I0(\velocitys_reg_n_0_[2][15] ),
        .I1(\control_mode_reg_n_0_[2][0] ),
        .I2(\control_mode_reg_n_0_[2][2] ),
        .I3(\currents_reg_n_0_[2][15] ),
        .I4(\positions_reg_n_0_[2][29] ),
        .I5(\sp_reg_n_0_[2][29] ),
        .O(\lastError[31]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[31]_i_11__2 
       (.I0(\velocitys_reg_n_0_[3][15] ),
        .I1(\control_mode_reg_n_0_[3][0] ),
        .I2(\control_mode_reg_n_0_[3][2] ),
        .I3(\currents_reg_n_0_[3][15] ),
        .I4(\positions_reg_n_0_[3][29] ),
        .I5(\sp_reg_n_0_[3][29] ),
        .O(\lastError[31]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[31]_i_12 
       (.I0(\velocitys_reg_n_0_[0][15] ),
        .I1(\control_mode_reg_n_0_[0][0] ),
        .I2(\control_mode_reg_n_0_[0][2] ),
        .I3(\currents_reg_n_0_[0][15] ),
        .I4(\positions_reg_n_0_[0][28] ),
        .I5(\sp_reg_n_0_[0][28] ),
        .O(\lastError[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[31]_i_12__0 
       (.I0(\velocitys_reg_n_0_[1][15] ),
        .I1(\control_mode_reg_n_0_[1][0] ),
        .I2(\control_mode_reg_n_0_[1][2] ),
        .I3(\currents_reg_n_0_[1][15] ),
        .I4(\positions_reg_n_0_[1][28] ),
        .I5(\sp_reg_n_0_[1][28] ),
        .O(\lastError[31]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[31]_i_12__1 
       (.I0(\velocitys_reg_n_0_[2][15] ),
        .I1(\control_mode_reg_n_0_[2][0] ),
        .I2(\control_mode_reg_n_0_[2][2] ),
        .I3(\currents_reg_n_0_[2][15] ),
        .I4(\positions_reg_n_0_[2][28] ),
        .I5(\sp_reg_n_0_[2][28] ),
        .O(\lastError[31]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[31]_i_12__2 
       (.I0(\velocitys_reg_n_0_[3][15] ),
        .I1(\control_mode_reg_n_0_[3][0] ),
        .I2(\control_mode_reg_n_0_[3][2] ),
        .I3(\currents_reg_n_0_[3][15] ),
        .I4(\positions_reg_n_0_[3][28] ),
        .I5(\sp_reg_n_0_[3][28] ),
        .O(\lastError[31]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[31]_i_14 
       (.I0(\sp_reg_n_0_[0][31] ),
        .I1(\lastError_reg[31]_i_29_n_1 ),
        .O(\lastError[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[31]_i_14__0 
       (.I0(\sp_reg_n_0_[1][31] ),
        .I1(\lastError_reg[31]_i_29__0_n_1 ),
        .O(\lastError[31]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[31]_i_14__1 
       (.I0(\sp_reg_n_0_[2][31] ),
        .I1(\lastError_reg[31]_i_29__1_n_1 ),
        .O(\lastError[31]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[31]_i_14__2 
       (.I0(\sp_reg_n_0_[3][31] ),
        .I1(\lastError_reg[31]_i_29__2_n_1 ),
        .O(\lastError[31]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[31]_i_15 
       (.I0(\sp_reg_n_0_[0][30] ),
        .I1(\lastError_reg[31]_i_29_n_1 ),
        .O(\lastError[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[31]_i_15__0 
       (.I0(\sp_reg_n_0_[1][30] ),
        .I1(\lastError_reg[31]_i_29__0_n_1 ),
        .O(\lastError[31]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[31]_i_15__1 
       (.I0(\sp_reg_n_0_[2][30] ),
        .I1(\lastError_reg[31]_i_29__1_n_1 ),
        .O(\lastError[31]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[31]_i_15__2 
       (.I0(\sp_reg_n_0_[3][30] ),
        .I1(\lastError_reg[31]_i_29__2_n_1 ),
        .O(\lastError[31]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[31]_i_16 
       (.I0(\sp_reg_n_0_[0][29] ),
        .I1(\lastError_reg[31]_i_29_n_1 ),
        .O(\lastError[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[31]_i_16__0 
       (.I0(\sp_reg_n_0_[1][29] ),
        .I1(\lastError_reg[31]_i_29__0_n_1 ),
        .O(\lastError[31]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[31]_i_16__1 
       (.I0(\sp_reg_n_0_[2][29] ),
        .I1(\lastError_reg[31]_i_29__1_n_1 ),
        .O(\lastError[31]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[31]_i_16__2 
       (.I0(\sp_reg_n_0_[3][29] ),
        .I1(\lastError_reg[31]_i_29__2_n_1 ),
        .O(\lastError[31]_i_16__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[31]_i_17 
       (.I0(\sp_reg_n_0_[0][28] ),
        .I1(\lastError_reg[31]_i_29_n_1 ),
        .O(\lastError[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[31]_i_17__0 
       (.I0(\sp_reg_n_0_[1][28] ),
        .I1(\lastError_reg[31]_i_29__0_n_1 ),
        .O(\lastError[31]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[31]_i_17__1 
       (.I0(\sp_reg_n_0_[2][28] ),
        .I1(\lastError_reg[31]_i_29__1_n_1 ),
        .O(\lastError[31]_i_17__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lastError[31]_i_17__2 
       (.I0(\sp_reg_n_0_[3][28] ),
        .I1(\lastError_reg[31]_i_29__2_n_1 ),
        .O(\lastError[31]_i_17__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[31]_i_18 
       (.I0(\sp_reg_n_0_[0][31] ),
        .I1(\displacements_reg_n_0_[0][31] ),
        .O(\lastError[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[31]_i_18__0 
       (.I0(\sp_reg_n_0_[1][31] ),
        .I1(\displacements_reg_n_0_[1][31] ),
        .O(\lastError[31]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[31]_i_18__1 
       (.I0(\sp_reg_n_0_[2][31] ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .O(\lastError[31]_i_18__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[31]_i_18__2 
       (.I0(\sp_reg_n_0_[3][31] ),
        .I1(\displacements_reg_n_0_[3][31] ),
        .O(\lastError[31]_i_18__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[31]_i_19 
       (.I0(\sp_reg_n_0_[0][30] ),
        .I1(\displacements_reg_n_0_[0][31] ),
        .O(\lastError[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[31]_i_19__0 
       (.I0(\sp_reg_n_0_[1][30] ),
        .I1(\displacements_reg_n_0_[1][31] ),
        .O(\lastError[31]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[31]_i_19__1 
       (.I0(\sp_reg_n_0_[2][30] ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .O(\lastError[31]_i_19__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[31]_i_19__2 
       (.I0(\sp_reg_n_0_[3][30] ),
        .I1(\displacements_reg_n_0_[3][31] ),
        .O(\lastError[31]_i_19__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[31]_i_20 
       (.I0(\sp_reg_n_0_[0][29] ),
        .I1(\displacements_reg_n_0_[0][31] ),
        .O(\lastError[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[31]_i_20__0 
       (.I0(\sp_reg_n_0_[1][29] ),
        .I1(\displacements_reg_n_0_[1][31] ),
        .O(\lastError[31]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[31]_i_20__1 
       (.I0(\sp_reg_n_0_[2][29] ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .O(\lastError[31]_i_20__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[31]_i_20__2 
       (.I0(\sp_reg_n_0_[3][29] ),
        .I1(\displacements_reg_n_0_[3][31] ),
        .O(\lastError[31]_i_20__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[31]_i_21 
       (.I0(\sp_reg_n_0_[0][28] ),
        .I1(\displacements_reg_n_0_[0][31] ),
        .O(\lastError[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[31]_i_21__0 
       (.I0(\sp_reg_n_0_[1][28] ),
        .I1(\displacements_reg_n_0_[1][31] ),
        .O(\lastError[31]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[31]_i_21__1 
       (.I0(\sp_reg_n_0_[2][28] ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .O(\lastError[31]_i_21__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \lastError[31]_i_21__2 
       (.I0(\sp_reg_n_0_[3][28] ),
        .I1(\displacements_reg_n_0_[3][31] ),
        .O(\lastError[31]_i_21__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \lastError[31]_i_23 
       (.I0(\sp_reg_n_0_[0][30] ),
        .I1(\sp_reg_n_0_[0][31] ),
        .O(\lastError[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \lastError[31]_i_23__0 
       (.I0(\sp_reg_n_0_[1][30] ),
        .I1(\sp_reg_n_0_[1][31] ),
        .O(\lastError[31]_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \lastError[31]_i_23__1 
       (.I0(\sp_reg_n_0_[2][30] ),
        .I1(\sp_reg_n_0_[2][31] ),
        .O(\lastError[31]_i_23__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \lastError[31]_i_23__2 
       (.I0(\sp_reg_n_0_[3][30] ),
        .I1(\sp_reg_n_0_[3][31] ),
        .O(\lastError[31]_i_23__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_24 
       (.I0(\sp_reg_n_0_[0][28] ),
        .I1(\sp_reg_n_0_[0][29] ),
        .O(\lastError[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_24__0 
       (.I0(\sp_reg_n_0_[1][28] ),
        .I1(\sp_reg_n_0_[1][29] ),
        .O(\lastError[31]_i_24__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_24__1 
       (.I0(\sp_reg_n_0_[2][28] ),
        .I1(\sp_reg_n_0_[2][29] ),
        .O(\lastError[31]_i_24__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_24__2 
       (.I0(\sp_reg_n_0_[3][28] ),
        .I1(\sp_reg_n_0_[3][29] ),
        .O(\lastError[31]_i_24__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_25 
       (.I0(\sp_reg_n_0_[0][26] ),
        .I1(\sp_reg_n_0_[0][27] ),
        .O(\lastError[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_25__0 
       (.I0(\sp_reg_n_0_[1][26] ),
        .I1(\sp_reg_n_0_[1][27] ),
        .O(\lastError[31]_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_25__1 
       (.I0(\sp_reg_n_0_[2][26] ),
        .I1(\sp_reg_n_0_[2][27] ),
        .O(\lastError[31]_i_25__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_25__2 
       (.I0(\sp_reg_n_0_[3][26] ),
        .I1(\sp_reg_n_0_[3][27] ),
        .O(\lastError[31]_i_25__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_26 
       (.I0(\sp_reg_n_0_[0][31] ),
        .I1(\sp_reg_n_0_[0][30] ),
        .O(\lastError[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_26__0 
       (.I0(\sp_reg_n_0_[1][31] ),
        .I1(\sp_reg_n_0_[1][30] ),
        .O(\lastError[31]_i_26__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_26__1 
       (.I0(\sp_reg_n_0_[2][31] ),
        .I1(\sp_reg_n_0_[2][30] ),
        .O(\lastError[31]_i_26__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_26__2 
       (.I0(\sp_reg_n_0_[3][31] ),
        .I1(\sp_reg_n_0_[3][30] ),
        .O(\lastError[31]_i_26__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_27 
       (.I0(\sp_reg_n_0_[0][29] ),
        .I1(\sp_reg_n_0_[0][28] ),
        .O(\lastError[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_27__0 
       (.I0(\sp_reg_n_0_[1][29] ),
        .I1(\sp_reg_n_0_[1][28] ),
        .O(\lastError[31]_i_27__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_27__1 
       (.I0(\sp_reg_n_0_[2][29] ),
        .I1(\sp_reg_n_0_[2][28] ),
        .O(\lastError[31]_i_27__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_27__2 
       (.I0(\sp_reg_n_0_[3][29] ),
        .I1(\sp_reg_n_0_[3][28] ),
        .O(\lastError[31]_i_27__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_28 
       (.I0(\sp_reg_n_0_[0][27] ),
        .I1(\sp_reg_n_0_[0][26] ),
        .O(\lastError[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_28__0 
       (.I0(\sp_reg_n_0_[1][27] ),
        .I1(\sp_reg_n_0_[1][26] ),
        .O(\lastError[31]_i_28__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_28__1 
       (.I0(\sp_reg_n_0_[2][27] ),
        .I1(\sp_reg_n_0_[2][26] ),
        .O(\lastError[31]_i_28__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_28__2 
       (.I0(\sp_reg_n_0_[3][27] ),
        .I1(\sp_reg_n_0_[3][26] ),
        .O(\lastError[31]_i_28__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_31 
       (.I0(\sp_reg_n_0_[0][24] ),
        .I1(\sp_reg_n_0_[0][25] ),
        .O(\lastError[31]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_31__0 
       (.I0(\sp_reg_n_0_[1][24] ),
        .I1(\sp_reg_n_0_[1][25] ),
        .O(\lastError[31]_i_31__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_31__1 
       (.I0(\sp_reg_n_0_[2][24] ),
        .I1(\sp_reg_n_0_[2][25] ),
        .O(\lastError[31]_i_31__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_31__2 
       (.I0(\sp_reg_n_0_[3][24] ),
        .I1(\sp_reg_n_0_[3][25] ),
        .O(\lastError[31]_i_31__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_32 
       (.I0(\sp_reg_n_0_[0][22] ),
        .I1(\sp_reg_n_0_[0][23] ),
        .O(\lastError[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_32__0 
       (.I0(\sp_reg_n_0_[1][22] ),
        .I1(\sp_reg_n_0_[1][23] ),
        .O(\lastError[31]_i_32__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_32__1 
       (.I0(\sp_reg_n_0_[2][22] ),
        .I1(\sp_reg_n_0_[2][23] ),
        .O(\lastError[31]_i_32__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_32__2 
       (.I0(\sp_reg_n_0_[3][22] ),
        .I1(\sp_reg_n_0_[3][23] ),
        .O(\lastError[31]_i_32__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_33 
       (.I0(\sp_reg_n_0_[0][20] ),
        .I1(\sp_reg_n_0_[0][21] ),
        .O(\lastError[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_33__0 
       (.I0(\sp_reg_n_0_[1][20] ),
        .I1(\sp_reg_n_0_[1][21] ),
        .O(\lastError[31]_i_33__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_33__1 
       (.I0(\sp_reg_n_0_[2][20] ),
        .I1(\sp_reg_n_0_[2][21] ),
        .O(\lastError[31]_i_33__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_33__2 
       (.I0(\sp_reg_n_0_[3][20] ),
        .I1(\sp_reg_n_0_[3][21] ),
        .O(\lastError[31]_i_33__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_34 
       (.I0(\sp_reg_n_0_[0][18] ),
        .I1(\sp_reg_n_0_[0][19] ),
        .O(\lastError[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_34__0 
       (.I0(\sp_reg_n_0_[1][18] ),
        .I1(\sp_reg_n_0_[1][19] ),
        .O(\lastError[31]_i_34__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_34__1 
       (.I0(\sp_reg_n_0_[2][18] ),
        .I1(\sp_reg_n_0_[2][19] ),
        .O(\lastError[31]_i_34__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_34__2 
       (.I0(\sp_reg_n_0_[3][18] ),
        .I1(\sp_reg_n_0_[3][19] ),
        .O(\lastError[31]_i_34__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_35 
       (.I0(\sp_reg_n_0_[0][25] ),
        .I1(\sp_reg_n_0_[0][24] ),
        .O(\lastError[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_35__0 
       (.I0(\sp_reg_n_0_[1][25] ),
        .I1(\sp_reg_n_0_[1][24] ),
        .O(\lastError[31]_i_35__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_35__1 
       (.I0(\sp_reg_n_0_[2][25] ),
        .I1(\sp_reg_n_0_[2][24] ),
        .O(\lastError[31]_i_35__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_35__2 
       (.I0(\sp_reg_n_0_[3][25] ),
        .I1(\sp_reg_n_0_[3][24] ),
        .O(\lastError[31]_i_35__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_36 
       (.I0(\sp_reg_n_0_[0][23] ),
        .I1(\sp_reg_n_0_[0][22] ),
        .O(\lastError[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_36__0 
       (.I0(\sp_reg_n_0_[1][23] ),
        .I1(\sp_reg_n_0_[1][22] ),
        .O(\lastError[31]_i_36__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_36__1 
       (.I0(\sp_reg_n_0_[2][23] ),
        .I1(\sp_reg_n_0_[2][22] ),
        .O(\lastError[31]_i_36__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_36__2 
       (.I0(\sp_reg_n_0_[3][23] ),
        .I1(\sp_reg_n_0_[3][22] ),
        .O(\lastError[31]_i_36__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_37 
       (.I0(\sp_reg_n_0_[0][21] ),
        .I1(\sp_reg_n_0_[0][20] ),
        .O(\lastError[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_37__0 
       (.I0(\sp_reg_n_0_[1][21] ),
        .I1(\sp_reg_n_0_[1][20] ),
        .O(\lastError[31]_i_37__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_37__1 
       (.I0(\sp_reg_n_0_[2][21] ),
        .I1(\sp_reg_n_0_[2][20] ),
        .O(\lastError[31]_i_37__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_37__2 
       (.I0(\sp_reg_n_0_[3][21] ),
        .I1(\sp_reg_n_0_[3][20] ),
        .O(\lastError[31]_i_37__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_38 
       (.I0(\sp_reg_n_0_[0][19] ),
        .I1(\sp_reg_n_0_[0][18] ),
        .O(\lastError[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_38__0 
       (.I0(\sp_reg_n_0_[1][19] ),
        .I1(\sp_reg_n_0_[1][18] ),
        .O(\lastError[31]_i_38__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_38__1 
       (.I0(\sp_reg_n_0_[2][19] ),
        .I1(\sp_reg_n_0_[2][18] ),
        .O(\lastError[31]_i_38__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_38__2 
       (.I0(\sp_reg_n_0_[3][19] ),
        .I1(\sp_reg_n_0_[3][18] ),
        .O(\lastError[31]_i_38__2_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[31]_i_39 
       (.I0(\displacements_reg_n_0_[0][13] ),
        .I1(\displacements_reg_n_0_[0][31] ),
        .O(\lastError[31]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[31]_i_39__0 
       (.I0(\displacements_reg_n_0_[1][13] ),
        .I1(\displacements_reg_n_0_[1][31] ),
        .O(\lastError[31]_i_39__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[31]_i_39__1 
       (.I0(\displacements_reg_n_0_[2][13] ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .O(\lastError[31]_i_39__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[31]_i_39__2 
       (.I0(\displacements_reg_n_0_[3][13] ),
        .I1(\displacements_reg_n_0_[3][31] ),
        .O(\lastError[31]_i_39__2_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[31]_i_40 
       (.I0(\displacements_reg_n_0_[0][12] ),
        .I1(\displacements_reg_n_0_[0][31] ),
        .O(\lastError[31]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[31]_i_40__0 
       (.I0(\displacements_reg_n_0_[1][12] ),
        .I1(\displacements_reg_n_0_[1][31] ),
        .O(\lastError[31]_i_40__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[31]_i_40__1 
       (.I0(\displacements_reg_n_0_[2][12] ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .O(\lastError[31]_i_40__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[31]_i_40__2 
       (.I0(\displacements_reg_n_0_[3][12] ),
        .I1(\displacements_reg_n_0_[3][31] ),
        .O(\lastError[31]_i_40__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_42 
       (.I0(\sp_reg_n_0_[0][16] ),
        .I1(\sp_reg_n_0_[0][17] ),
        .O(\lastError[31]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_42__0 
       (.I0(\sp_reg_n_0_[1][16] ),
        .I1(\sp_reg_n_0_[1][17] ),
        .O(\lastError[31]_i_42__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_42__1 
       (.I0(\sp_reg_n_0_[2][16] ),
        .I1(\sp_reg_n_0_[2][17] ),
        .O(\lastError[31]_i_42__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_42__2 
       (.I0(\sp_reg_n_0_[3][16] ),
        .I1(\sp_reg_n_0_[3][17] ),
        .O(\lastError[31]_i_42__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_43 
       (.I0(\sp_reg_n_0_[0][14] ),
        .I1(\sp_reg_n_0_[0][15] ),
        .O(\lastError[31]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_43__0 
       (.I0(\sp_reg_n_0_[1][14] ),
        .I1(\sp_reg_n_0_[1][15] ),
        .O(\lastError[31]_i_43__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_43__1 
       (.I0(\sp_reg_n_0_[2][14] ),
        .I1(\sp_reg_n_0_[2][15] ),
        .O(\lastError[31]_i_43__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_43__2 
       (.I0(\sp_reg_n_0_[3][14] ),
        .I1(\sp_reg_n_0_[3][15] ),
        .O(\lastError[31]_i_43__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_44 
       (.I0(\sp_reg_n_0_[0][12] ),
        .I1(\sp_reg_n_0_[0][13] ),
        .O(\lastError[31]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_44__0 
       (.I0(\sp_reg_n_0_[1][12] ),
        .I1(\sp_reg_n_0_[1][13] ),
        .O(\lastError[31]_i_44__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_44__1 
       (.I0(\sp_reg_n_0_[2][12] ),
        .I1(\sp_reg_n_0_[2][13] ),
        .O(\lastError[31]_i_44__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_44__2 
       (.I0(\sp_reg_n_0_[3][12] ),
        .I1(\sp_reg_n_0_[3][13] ),
        .O(\lastError[31]_i_44__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_45 
       (.I0(\sp_reg_n_0_[0][10] ),
        .I1(\sp_reg_n_0_[0][11] ),
        .O(\lastError[31]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_45__0 
       (.I0(\sp_reg_n_0_[1][10] ),
        .I1(\sp_reg_n_0_[1][11] ),
        .O(\lastError[31]_i_45__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_45__1 
       (.I0(\sp_reg_n_0_[2][10] ),
        .I1(\sp_reg_n_0_[2][11] ),
        .O(\lastError[31]_i_45__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_45__2 
       (.I0(\sp_reg_n_0_[3][10] ),
        .I1(\sp_reg_n_0_[3][11] ),
        .O(\lastError[31]_i_45__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_46 
       (.I0(\sp_reg_n_0_[0][17] ),
        .I1(\sp_reg_n_0_[0][16] ),
        .O(\lastError[31]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_46__0 
       (.I0(\sp_reg_n_0_[1][17] ),
        .I1(\sp_reg_n_0_[1][16] ),
        .O(\lastError[31]_i_46__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_46__1 
       (.I0(\sp_reg_n_0_[2][17] ),
        .I1(\sp_reg_n_0_[2][16] ),
        .O(\lastError[31]_i_46__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_46__2 
       (.I0(\sp_reg_n_0_[3][17] ),
        .I1(\sp_reg_n_0_[3][16] ),
        .O(\lastError[31]_i_46__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_47 
       (.I0(\sp_reg_n_0_[0][15] ),
        .I1(\sp_reg_n_0_[0][14] ),
        .O(\lastError[31]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_47__0 
       (.I0(\sp_reg_n_0_[1][15] ),
        .I1(\sp_reg_n_0_[1][14] ),
        .O(\lastError[31]_i_47__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_47__1 
       (.I0(\sp_reg_n_0_[2][15] ),
        .I1(\sp_reg_n_0_[2][14] ),
        .O(\lastError[31]_i_47__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_47__2 
       (.I0(\sp_reg_n_0_[3][15] ),
        .I1(\sp_reg_n_0_[3][14] ),
        .O(\lastError[31]_i_47__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_48 
       (.I0(\sp_reg_n_0_[0][13] ),
        .I1(\sp_reg_n_0_[0][12] ),
        .O(\lastError[31]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_48__0 
       (.I0(\sp_reg_n_0_[1][13] ),
        .I1(\sp_reg_n_0_[1][12] ),
        .O(\lastError[31]_i_48__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_48__1 
       (.I0(\sp_reg_n_0_[2][13] ),
        .I1(\sp_reg_n_0_[2][12] ),
        .O(\lastError[31]_i_48__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_48__2 
       (.I0(\sp_reg_n_0_[3][13] ),
        .I1(\sp_reg_n_0_[3][12] ),
        .O(\lastError[31]_i_48__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_49 
       (.I0(\sp_reg_n_0_[0][11] ),
        .I1(\sp_reg_n_0_[0][10] ),
        .O(\lastError[31]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_49__0 
       (.I0(\sp_reg_n_0_[1][11] ),
        .I1(\sp_reg_n_0_[1][10] ),
        .O(\lastError[31]_i_49__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_49__1 
       (.I0(\sp_reg_n_0_[2][11] ),
        .I1(\sp_reg_n_0_[2][10] ),
        .O(\lastError[31]_i_49__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_49__2 
       (.I0(\sp_reg_n_0_[3][11] ),
        .I1(\sp_reg_n_0_[3][10] ),
        .O(\lastError[31]_i_49__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_50 
       (.I0(\sp_reg_n_0_[0][1] ),
        .I1(\sp_reg_n_0_[0][0] ),
        .O(\lastError[31]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_50__0 
       (.I0(\sp_reg_n_0_[1][1] ),
        .I1(\sp_reg_n_0_[1][0] ),
        .O(\lastError[31]_i_50__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_50__1 
       (.I0(\sp_reg_n_0_[2][1] ),
        .I1(\sp_reg_n_0_[2][0] ),
        .O(\lastError[31]_i_50__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_50__2 
       (.I0(\sp_reg_n_0_[3][1] ),
        .I1(\sp_reg_n_0_[3][0] ),
        .O(\lastError[31]_i_50__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_51 
       (.I0(\sp_reg_n_0_[0][8] ),
        .I1(\sp_reg_n_0_[0][9] ),
        .O(\lastError[31]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_51__0 
       (.I0(\sp_reg_n_0_[1][8] ),
        .I1(\sp_reg_n_0_[1][9] ),
        .O(\lastError[31]_i_51__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_51__1 
       (.I0(\sp_reg_n_0_[2][8] ),
        .I1(\sp_reg_n_0_[2][9] ),
        .O(\lastError[31]_i_51__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_51__2 
       (.I0(\sp_reg_n_0_[3][8] ),
        .I1(\sp_reg_n_0_[3][9] ),
        .O(\lastError[31]_i_51__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_52 
       (.I0(\sp_reg_n_0_[0][6] ),
        .I1(\sp_reg_n_0_[0][7] ),
        .O(\lastError[31]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_52__0 
       (.I0(\sp_reg_n_0_[1][6] ),
        .I1(\sp_reg_n_0_[1][7] ),
        .O(\lastError[31]_i_52__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_52__1 
       (.I0(\sp_reg_n_0_[2][6] ),
        .I1(\sp_reg_n_0_[2][7] ),
        .O(\lastError[31]_i_52__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_52__2 
       (.I0(\sp_reg_n_0_[3][6] ),
        .I1(\sp_reg_n_0_[3][7] ),
        .O(\lastError[31]_i_52__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_53 
       (.I0(\sp_reg_n_0_[0][4] ),
        .I1(\sp_reg_n_0_[0][5] ),
        .O(\lastError[31]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_53__0 
       (.I0(\sp_reg_n_0_[1][4] ),
        .I1(\sp_reg_n_0_[1][5] ),
        .O(\lastError[31]_i_53__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_53__1 
       (.I0(\sp_reg_n_0_[2][4] ),
        .I1(\sp_reg_n_0_[2][5] ),
        .O(\lastError[31]_i_53__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_53__2 
       (.I0(\sp_reg_n_0_[3][4] ),
        .I1(\sp_reg_n_0_[3][5] ),
        .O(\lastError[31]_i_53__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_54 
       (.I0(\sp_reg_n_0_[0][2] ),
        .I1(\sp_reg_n_0_[0][3] ),
        .O(\lastError[31]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_54__0 
       (.I0(\sp_reg_n_0_[1][2] ),
        .I1(\sp_reg_n_0_[1][3] ),
        .O(\lastError[31]_i_54__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_54__1 
       (.I0(\sp_reg_n_0_[2][2] ),
        .I1(\sp_reg_n_0_[2][3] ),
        .O(\lastError[31]_i_54__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lastError[31]_i_54__2 
       (.I0(\sp_reg_n_0_[3][2] ),
        .I1(\sp_reg_n_0_[3][3] ),
        .O(\lastError[31]_i_54__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_55 
       (.I0(\sp_reg_n_0_[0][9] ),
        .I1(\sp_reg_n_0_[0][8] ),
        .O(\lastError[31]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_55__0 
       (.I0(\sp_reg_n_0_[1][9] ),
        .I1(\sp_reg_n_0_[1][8] ),
        .O(\lastError[31]_i_55__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_55__1 
       (.I0(\sp_reg_n_0_[2][9] ),
        .I1(\sp_reg_n_0_[2][8] ),
        .O(\lastError[31]_i_55__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_55__2 
       (.I0(\sp_reg_n_0_[3][9] ),
        .I1(\sp_reg_n_0_[3][8] ),
        .O(\lastError[31]_i_55__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_56 
       (.I0(\sp_reg_n_0_[0][7] ),
        .I1(\sp_reg_n_0_[0][6] ),
        .O(\lastError[31]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_56__0 
       (.I0(\sp_reg_n_0_[1][7] ),
        .I1(\sp_reg_n_0_[1][6] ),
        .O(\lastError[31]_i_56__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_56__1 
       (.I0(\sp_reg_n_0_[2][7] ),
        .I1(\sp_reg_n_0_[2][6] ),
        .O(\lastError[31]_i_56__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_56__2 
       (.I0(\sp_reg_n_0_[3][7] ),
        .I1(\sp_reg_n_0_[3][6] ),
        .O(\lastError[31]_i_56__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_57 
       (.I0(\sp_reg_n_0_[0][5] ),
        .I1(\sp_reg_n_0_[0][4] ),
        .O(\lastError[31]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_57__0 
       (.I0(\sp_reg_n_0_[1][5] ),
        .I1(\sp_reg_n_0_[1][4] ),
        .O(\lastError[31]_i_57__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_57__1 
       (.I0(\sp_reg_n_0_[2][5] ),
        .I1(\sp_reg_n_0_[2][4] ),
        .O(\lastError[31]_i_57__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_57__2 
       (.I0(\sp_reg_n_0_[3][5] ),
        .I1(\sp_reg_n_0_[3][4] ),
        .O(\lastError[31]_i_57__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_58 
       (.I0(\sp_reg_n_0_[0][3] ),
        .I1(\sp_reg_n_0_[0][2] ),
        .O(\lastError[31]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_58__0 
       (.I0(\sp_reg_n_0_[1][3] ),
        .I1(\sp_reg_n_0_[1][2] ),
        .O(\lastError[31]_i_58__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_58__1 
       (.I0(\sp_reg_n_0_[2][3] ),
        .I1(\sp_reg_n_0_[2][2] ),
        .O(\lastError[31]_i_58__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \lastError[31]_i_58__2 
       (.I0(\sp_reg_n_0_[3][3] ),
        .I1(\sp_reg_n_0_[3][2] ),
        .O(\lastError[31]_i_58__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[31]_i_9 
       (.I0(\velocitys_reg_n_0_[0][15] ),
        .I1(\control_mode_reg_n_0_[0][0] ),
        .I2(\control_mode_reg_n_0_[0][2] ),
        .I3(\currents_reg_n_0_[0][15] ),
        .I4(\positions_reg_n_0_[0][31] ),
        .I5(\sp_reg_n_0_[0][31] ),
        .O(\lastError[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[31]_i_9__0 
       (.I0(\velocitys_reg_n_0_[1][15] ),
        .I1(\control_mode_reg_n_0_[1][0] ),
        .I2(\control_mode_reg_n_0_[1][2] ),
        .I3(\currents_reg_n_0_[1][15] ),
        .I4(\positions_reg_n_0_[1][31] ),
        .I5(\sp_reg_n_0_[1][31] ),
        .O(\lastError[31]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[31]_i_9__1 
       (.I0(\velocitys_reg_n_0_[2][15] ),
        .I1(\control_mode_reg_n_0_[2][0] ),
        .I2(\control_mode_reg_n_0_[2][2] ),
        .I3(\currents_reg_n_0_[2][15] ),
        .I4(\positions_reg_n_0_[2][31] ),
        .I5(\sp_reg_n_0_[2][31] ),
        .O(\lastError[31]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0BF80804F407F7)) 
    \lastError[31]_i_9__2 
       (.I0(\velocitys_reg_n_0_[3][15] ),
        .I1(\control_mode_reg_n_0_[3][0] ),
        .I2(\control_mode_reg_n_0_[3][2] ),
        .I3(\currents_reg_n_0_[3][15] ),
        .I4(\positions_reg_n_0_[3][31] ),
        .I5(\sp_reg_n_0_[3][31] ),
        .O(\lastError[31]_i_9__2_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[3]_i_18 
       (.I0(\displacements_reg_n_0_[0][3] ),
        .I1(\displacements_reg_n_0_[0][31] ),
        .O(\lastError[3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[3]_i_18__0 
       (.I0(\displacements_reg_n_0_[1][3] ),
        .I1(\displacements_reg_n_0_[1][31] ),
        .O(\lastError[3]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[3]_i_18__1 
       (.I0(\displacements_reg_n_0_[2][3] ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .O(\lastError[3]_i_18__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[3]_i_18__2 
       (.I0(\displacements_reg_n_0_[3][3] ),
        .I1(\displacements_reg_n_0_[3][31] ),
        .O(\lastError[3]_i_18__2_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[3]_i_19 
       (.I0(\displacements_reg_n_0_[0][2] ),
        .I1(\displacements_reg_n_0_[0][31] ),
        .O(\lastError[3]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[3]_i_19__0 
       (.I0(\displacements_reg_n_0_[1][2] ),
        .I1(\displacements_reg_n_0_[1][31] ),
        .O(\lastError[3]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[3]_i_19__1 
       (.I0(\displacements_reg_n_0_[2][2] ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .O(\lastError[3]_i_19__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[3]_i_19__2 
       (.I0(\displacements_reg_n_0_[3][2] ),
        .I1(\displacements_reg_n_0_[3][31] ),
        .O(\lastError[3]_i_19__2_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[3]_i_20 
       (.I0(\displacements_reg_n_0_[0][1] ),
        .I1(\displacements_reg_n_0_[0][31] ),
        .O(\lastError[3]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[3]_i_20__0 
       (.I0(\displacements_reg_n_0_[1][1] ),
        .I1(\displacements_reg_n_0_[1][31] ),
        .O(\lastError[3]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[3]_i_20__1 
       (.I0(\displacements_reg_n_0_[2][1] ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .O(\lastError[3]_i_20__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[3]_i_20__2 
       (.I0(\displacements_reg_n_0_[3][1] ),
        .I1(\displacements_reg_n_0_[3][31] ),
        .O(\lastError[3]_i_20__2_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[3]_i_21 
       (.I0(\displacements_reg_n_0_[0][0] ),
        .I1(\displacements_reg_n_0_[0][31] ),
        .O(\lastError[3]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[3]_i_21__0 
       (.I0(\displacements_reg_n_0_[1][0] ),
        .I1(\displacements_reg_n_0_[1][31] ),
        .O(\lastError[3]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[3]_i_21__1 
       (.I0(\displacements_reg_n_0_[2][0] ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .O(\lastError[3]_i_21__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[3]_i_21__2 
       (.I0(\displacements_reg_n_0_[3][0] ),
        .I1(\displacements_reg_n_0_[3][31] ),
        .O(\lastError[3]_i_21__2_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[3]_i_5 
       (.I0(\control_mode_reg_n_0_[0][2] ),
        .I1(\currents_reg_n_0_[0][3] ),
        .I2(\velocitys_reg_n_0_[0][3] ),
        .I3(\positions_reg_n_0_[0][3] ),
        .I4(\control_mode_reg_n_0_[0][0] ),
        .I5(\sp_reg_n_0_[0][3] ),
        .O(\lastError[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[3]_i_5__0 
       (.I0(\control_mode_reg_n_0_[1][2] ),
        .I1(\currents_reg_n_0_[1][3] ),
        .I2(\velocitys_reg_n_0_[1][3] ),
        .I3(\positions_reg_n_0_[1][3] ),
        .I4(\control_mode_reg_n_0_[1][0] ),
        .I5(\sp_reg_n_0_[1][3] ),
        .O(\lastError[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[3]_i_5__1 
       (.I0(\control_mode_reg_n_0_[2][2] ),
        .I1(\currents_reg_n_0_[2][3] ),
        .I2(\velocitys_reg_n_0_[2][3] ),
        .I3(\positions_reg_n_0_[2][3] ),
        .I4(\control_mode_reg_n_0_[2][0] ),
        .I5(\sp_reg_n_0_[2][3] ),
        .O(\lastError[3]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[3]_i_5__2 
       (.I0(\control_mode_reg_n_0_[3][2] ),
        .I1(\currents_reg_n_0_[3][3] ),
        .I2(\velocitys_reg_n_0_[3][3] ),
        .I3(\positions_reg_n_0_[3][3] ),
        .I4(\control_mode_reg_n_0_[3][0] ),
        .I5(\sp_reg_n_0_[3][3] ),
        .O(\lastError[3]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[3]_i_6 
       (.I0(\control_mode_reg_n_0_[0][2] ),
        .I1(\currents_reg_n_0_[0][2] ),
        .I2(\velocitys_reg_n_0_[0][2] ),
        .I3(\positions_reg_n_0_[0][2] ),
        .I4(\control_mode_reg_n_0_[0][0] ),
        .I5(\sp_reg_n_0_[0][2] ),
        .O(\lastError[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[3]_i_6__0 
       (.I0(\control_mode_reg_n_0_[1][2] ),
        .I1(\currents_reg_n_0_[1][2] ),
        .I2(\velocitys_reg_n_0_[1][2] ),
        .I3(\positions_reg_n_0_[1][2] ),
        .I4(\control_mode_reg_n_0_[1][0] ),
        .I5(\sp_reg_n_0_[1][2] ),
        .O(\lastError[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[3]_i_6__1 
       (.I0(\control_mode_reg_n_0_[2][2] ),
        .I1(\currents_reg_n_0_[2][2] ),
        .I2(\velocitys_reg_n_0_[2][2] ),
        .I3(\positions_reg_n_0_[2][2] ),
        .I4(\control_mode_reg_n_0_[2][0] ),
        .I5(\sp_reg_n_0_[2][2] ),
        .O(\lastError[3]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[3]_i_6__2 
       (.I0(\control_mode_reg_n_0_[3][2] ),
        .I1(\currents_reg_n_0_[3][2] ),
        .I2(\velocitys_reg_n_0_[3][2] ),
        .I3(\positions_reg_n_0_[3][2] ),
        .I4(\control_mode_reg_n_0_[3][0] ),
        .I5(\sp_reg_n_0_[3][2] ),
        .O(\lastError[3]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[3]_i_7 
       (.I0(\control_mode_reg_n_0_[0][2] ),
        .I1(\currents_reg_n_0_[0][1] ),
        .I2(\velocitys_reg_n_0_[0][1] ),
        .I3(\positions_reg_n_0_[0][1] ),
        .I4(\control_mode_reg_n_0_[0][0] ),
        .I5(\sp_reg_n_0_[0][1] ),
        .O(\lastError[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[3]_i_7__0 
       (.I0(\control_mode_reg_n_0_[1][2] ),
        .I1(\currents_reg_n_0_[1][1] ),
        .I2(\velocitys_reg_n_0_[1][1] ),
        .I3(\positions_reg_n_0_[1][1] ),
        .I4(\control_mode_reg_n_0_[1][0] ),
        .I5(\sp_reg_n_0_[1][1] ),
        .O(\lastError[3]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[3]_i_7__1 
       (.I0(\control_mode_reg_n_0_[2][2] ),
        .I1(\currents_reg_n_0_[2][1] ),
        .I2(\velocitys_reg_n_0_[2][1] ),
        .I3(\positions_reg_n_0_[2][1] ),
        .I4(\control_mode_reg_n_0_[2][0] ),
        .I5(\sp_reg_n_0_[2][1] ),
        .O(\lastError[3]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[3]_i_7__2 
       (.I0(\control_mode_reg_n_0_[3][2] ),
        .I1(\currents_reg_n_0_[3][1] ),
        .I2(\velocitys_reg_n_0_[3][1] ),
        .I3(\positions_reg_n_0_[3][1] ),
        .I4(\control_mode_reg_n_0_[3][0] ),
        .I5(\sp_reg_n_0_[3][1] ),
        .O(\lastError[3]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lastError[3]_i_8 
       (.I0(\sp_reg_n_0_[0][0] ),
        .O(\lastError[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lastError[3]_i_8__0 
       (.I0(\sp_reg_n_0_[1][0] ),
        .O(\lastError[3]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lastError[3]_i_8__1 
       (.I0(\sp_reg_n_0_[2][0] ),
        .O(\lastError[3]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lastError[3]_i_8__2 
       (.I0(\sp_reg_n_0_[3][0] ),
        .O(\lastError[3]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[7]_i_18 
       (.I0(\displacements_reg_n_0_[0][7] ),
        .I1(\displacements_reg_n_0_[0][31] ),
        .O(\lastError[7]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[7]_i_18__0 
       (.I0(\displacements_reg_n_0_[1][7] ),
        .I1(\displacements_reg_n_0_[1][31] ),
        .O(\lastError[7]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[7]_i_18__1 
       (.I0(\displacements_reg_n_0_[2][7] ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .O(\lastError[7]_i_18__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[7]_i_18__2 
       (.I0(\displacements_reg_n_0_[3][7] ),
        .I1(\displacements_reg_n_0_[3][31] ),
        .O(\lastError[7]_i_18__2_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[7]_i_19 
       (.I0(\displacements_reg_n_0_[0][6] ),
        .I1(\displacements_reg_n_0_[0][31] ),
        .O(\lastError[7]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[7]_i_19__0 
       (.I0(\displacements_reg_n_0_[1][6] ),
        .I1(\displacements_reg_n_0_[1][31] ),
        .O(\lastError[7]_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[7]_i_19__1 
       (.I0(\displacements_reg_n_0_[2][6] ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .O(\lastError[7]_i_19__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[7]_i_19__2 
       (.I0(\displacements_reg_n_0_[3][6] ),
        .I1(\displacements_reg_n_0_[3][31] ),
        .O(\lastError[7]_i_19__2_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[7]_i_20 
       (.I0(\displacements_reg_n_0_[0][5] ),
        .I1(\displacements_reg_n_0_[0][31] ),
        .O(\lastError[7]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[7]_i_20__0 
       (.I0(\displacements_reg_n_0_[1][5] ),
        .I1(\displacements_reg_n_0_[1][31] ),
        .O(\lastError[7]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[7]_i_20__1 
       (.I0(\displacements_reg_n_0_[2][5] ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .O(\lastError[7]_i_20__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[7]_i_20__2 
       (.I0(\displacements_reg_n_0_[3][5] ),
        .I1(\displacements_reg_n_0_[3][31] ),
        .O(\lastError[7]_i_20__2_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[7]_i_21 
       (.I0(\displacements_reg_n_0_[0][4] ),
        .I1(\displacements_reg_n_0_[0][31] ),
        .O(\lastError[7]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[7]_i_21__0 
       (.I0(\displacements_reg_n_0_[1][4] ),
        .I1(\displacements_reg_n_0_[1][31] ),
        .O(\lastError[7]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[7]_i_21__1 
       (.I0(\displacements_reg_n_0_[2][4] ),
        .I1(\displacements_reg_n_0_[2][31] ),
        .O(\lastError[7]_i_21__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \lastError[7]_i_21__2 
       (.I0(\displacements_reg_n_0_[3][4] ),
        .I1(\displacements_reg_n_0_[3][31] ),
        .O(\lastError[7]_i_21__2_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[7]_i_5 
       (.I0(\control_mode_reg_n_0_[0][2] ),
        .I1(\currents_reg_n_0_[0][7] ),
        .I2(\velocitys_reg_n_0_[0][7] ),
        .I3(\positions_reg_n_0_[0][7] ),
        .I4(\control_mode_reg_n_0_[0][0] ),
        .I5(\sp_reg_n_0_[0][7] ),
        .O(\lastError[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[7]_i_5__0 
       (.I0(\control_mode_reg_n_0_[1][2] ),
        .I1(\currents_reg_n_0_[1][7] ),
        .I2(\velocitys_reg_n_0_[1][7] ),
        .I3(\positions_reg_n_0_[1][7] ),
        .I4(\control_mode_reg_n_0_[1][0] ),
        .I5(\sp_reg_n_0_[1][7] ),
        .O(\lastError[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[7]_i_5__1 
       (.I0(\control_mode_reg_n_0_[2][2] ),
        .I1(\currents_reg_n_0_[2][7] ),
        .I2(\velocitys_reg_n_0_[2][7] ),
        .I3(\positions_reg_n_0_[2][7] ),
        .I4(\control_mode_reg_n_0_[2][0] ),
        .I5(\sp_reg_n_0_[2][7] ),
        .O(\lastError[7]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[7]_i_5__2 
       (.I0(\control_mode_reg_n_0_[3][2] ),
        .I1(\currents_reg_n_0_[3][7] ),
        .I2(\velocitys_reg_n_0_[3][7] ),
        .I3(\positions_reg_n_0_[3][7] ),
        .I4(\control_mode_reg_n_0_[3][0] ),
        .I5(\sp_reg_n_0_[3][7] ),
        .O(\lastError[7]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[7]_i_6 
       (.I0(\control_mode_reg_n_0_[0][2] ),
        .I1(\currents_reg_n_0_[0][6] ),
        .I2(\velocitys_reg_n_0_[0][6] ),
        .I3(\positions_reg_n_0_[0][6] ),
        .I4(\control_mode_reg_n_0_[0][0] ),
        .I5(\sp_reg_n_0_[0][6] ),
        .O(\lastError[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[7]_i_6__0 
       (.I0(\control_mode_reg_n_0_[1][2] ),
        .I1(\currents_reg_n_0_[1][6] ),
        .I2(\velocitys_reg_n_0_[1][6] ),
        .I3(\positions_reg_n_0_[1][6] ),
        .I4(\control_mode_reg_n_0_[1][0] ),
        .I5(\sp_reg_n_0_[1][6] ),
        .O(\lastError[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[7]_i_6__1 
       (.I0(\control_mode_reg_n_0_[2][2] ),
        .I1(\currents_reg_n_0_[2][6] ),
        .I2(\velocitys_reg_n_0_[2][6] ),
        .I3(\positions_reg_n_0_[2][6] ),
        .I4(\control_mode_reg_n_0_[2][0] ),
        .I5(\sp_reg_n_0_[2][6] ),
        .O(\lastError[7]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[7]_i_6__2 
       (.I0(\control_mode_reg_n_0_[3][2] ),
        .I1(\currents_reg_n_0_[3][6] ),
        .I2(\velocitys_reg_n_0_[3][6] ),
        .I3(\positions_reg_n_0_[3][6] ),
        .I4(\control_mode_reg_n_0_[3][0] ),
        .I5(\sp_reg_n_0_[3][6] ),
        .O(\lastError[7]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[7]_i_7 
       (.I0(\control_mode_reg_n_0_[0][2] ),
        .I1(\currents_reg_n_0_[0][5] ),
        .I2(\velocitys_reg_n_0_[0][5] ),
        .I3(\positions_reg_n_0_[0][5] ),
        .I4(\control_mode_reg_n_0_[0][0] ),
        .I5(\sp_reg_n_0_[0][5] ),
        .O(\lastError[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[7]_i_7__0 
       (.I0(\control_mode_reg_n_0_[1][2] ),
        .I1(\currents_reg_n_0_[1][5] ),
        .I2(\velocitys_reg_n_0_[1][5] ),
        .I3(\positions_reg_n_0_[1][5] ),
        .I4(\control_mode_reg_n_0_[1][0] ),
        .I5(\sp_reg_n_0_[1][5] ),
        .O(\lastError[7]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[7]_i_7__1 
       (.I0(\control_mode_reg_n_0_[2][2] ),
        .I1(\currents_reg_n_0_[2][5] ),
        .I2(\velocitys_reg_n_0_[2][5] ),
        .I3(\positions_reg_n_0_[2][5] ),
        .I4(\control_mode_reg_n_0_[2][0] ),
        .I5(\sp_reg_n_0_[2][5] ),
        .O(\lastError[7]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[7]_i_7__2 
       (.I0(\control_mode_reg_n_0_[3][2] ),
        .I1(\currents_reg_n_0_[3][5] ),
        .I2(\velocitys_reg_n_0_[3][5] ),
        .I3(\positions_reg_n_0_[3][5] ),
        .I4(\control_mode_reg_n_0_[3][0] ),
        .I5(\sp_reg_n_0_[3][5] ),
        .O(\lastError[7]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[7]_i_8 
       (.I0(\control_mode_reg_n_0_[0][2] ),
        .I1(\currents_reg_n_0_[0][4] ),
        .I2(\velocitys_reg_n_0_[0][4] ),
        .I3(\positions_reg_n_0_[0][4] ),
        .I4(\control_mode_reg_n_0_[0][0] ),
        .I5(\sp_reg_n_0_[0][4] ),
        .O(\lastError[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[7]_i_8__0 
       (.I0(\control_mode_reg_n_0_[1][2] ),
        .I1(\currents_reg_n_0_[1][4] ),
        .I2(\velocitys_reg_n_0_[1][4] ),
        .I3(\positions_reg_n_0_[1][4] ),
        .I4(\control_mode_reg_n_0_[1][0] ),
        .I5(\sp_reg_n_0_[1][4] ),
        .O(\lastError[7]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[7]_i_8__1 
       (.I0(\control_mode_reg_n_0_[2][2] ),
        .I1(\currents_reg_n_0_[2][4] ),
        .I2(\velocitys_reg_n_0_[2][4] ),
        .I3(\positions_reg_n_0_[2][4] ),
        .I4(\control_mode_reg_n_0_[2][0] ),
        .I5(\sp_reg_n_0_[2][4] ),
        .O(\lastError[7]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hD8D8DD8827272277)) 
    \lastError[7]_i_8__2 
       (.I0(\control_mode_reg_n_0_[3][2] ),
        .I1(\currents_reg_n_0_[3][4] ),
        .I2(\velocitys_reg_n_0_[3][4] ),
        .I3(\positions_reg_n_0_[3][4] ),
        .I4(\control_mode_reg_n_0_[3][0] ),
        .I5(\sp_reg_n_0_[3][4] ),
        .O(\lastError[7]_i_8__2_n_0 ));
  CARRY4 \lastError_reg[11]_i_17 
       (.CI(\lastError_reg[7]_i_17_n_0 ),
        .CO({\lastError_reg[11]_i_17_n_0 ,\lastError_reg[11]_i_17_n_1 ,\lastError_reg[11]_i_17_n_2 ,\lastError_reg[11]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\displacements_reg_n_0_[0][11] ,\displacements_reg_n_0_[0][10] ,\displacements_reg_n_0_[0][9] ,\displacements_reg_n_0_[0][8] }),
        .O({\lastError_reg[11]_i_17_n_4 ,\lastError_reg[11]_i_17_n_5 ,\lastError_reg[11]_i_17_n_6 ,\lastError_reg[11]_i_17_n_7 }),
        .S({\lastError[11]_i_18_n_0 ,\lastError[11]_i_19_n_0 ,\lastError[11]_i_20_n_0 ,\lastError[11]_i_21_n_0 }));
  CARRY4 \lastError_reg[11]_i_17__0 
       (.CI(\lastError_reg[7]_i_17__0_n_0 ),
        .CO({\lastError_reg[11]_i_17__0_n_0 ,\lastError_reg[11]_i_17__0_n_1 ,\lastError_reg[11]_i_17__0_n_2 ,\lastError_reg[11]_i_17__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\displacements_reg_n_0_[1][11] ,\displacements_reg_n_0_[1][10] ,\displacements_reg_n_0_[1][9] ,\displacements_reg_n_0_[1][8] }),
        .O({\lastError_reg[11]_i_17__0_n_4 ,\lastError_reg[11]_i_17__0_n_5 ,\lastError_reg[11]_i_17__0_n_6 ,\lastError_reg[11]_i_17__0_n_7 }),
        .S({\lastError[11]_i_18__0_n_0 ,\lastError[11]_i_19__0_n_0 ,\lastError[11]_i_20__0_n_0 ,\lastError[11]_i_21__0_n_0 }));
  CARRY4 \lastError_reg[11]_i_17__1 
       (.CI(\lastError_reg[7]_i_17__1_n_0 ),
        .CO({\lastError_reg[11]_i_17__1_n_0 ,\lastError_reg[11]_i_17__1_n_1 ,\lastError_reg[11]_i_17__1_n_2 ,\lastError_reg[11]_i_17__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\displacements_reg_n_0_[2][11] ,\displacements_reg_n_0_[2][10] ,\displacements_reg_n_0_[2][9] ,\displacements_reg_n_0_[2][8] }),
        .O({\lastError_reg[11]_i_17__1_n_4 ,\lastError_reg[11]_i_17__1_n_5 ,\lastError_reg[11]_i_17__1_n_6 ,\lastError_reg[11]_i_17__1_n_7 }),
        .S({\lastError[11]_i_18__1_n_0 ,\lastError[11]_i_19__1_n_0 ,\lastError[11]_i_20__1_n_0 ,\lastError[11]_i_21__1_n_0 }));
  CARRY4 \lastError_reg[11]_i_17__2 
       (.CI(\lastError_reg[7]_i_17__2_n_0 ),
        .CO({\lastError_reg[11]_i_17__2_n_0 ,\lastError_reg[11]_i_17__2_n_1 ,\lastError_reg[11]_i_17__2_n_2 ,\lastError_reg[11]_i_17__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\displacements_reg_n_0_[3][11] ,\displacements_reg_n_0_[3][10] ,\displacements_reg_n_0_[3][9] ,\displacements_reg_n_0_[3][8] }),
        .O({\lastError_reg[11]_i_17__2_n_4 ,\lastError_reg[11]_i_17__2_n_5 ,\lastError_reg[11]_i_17__2_n_6 ,\lastError_reg[11]_i_17__2_n_7 }),
        .S({\lastError[11]_i_18__2_n_0 ,\lastError[11]_i_19__2_n_0 ,\lastError[11]_i_20__2_n_0 ,\lastError[11]_i_21__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[11]_i_2 
       (.CI(\lastError_reg[7]_i_2_n_0 ),
        .CO({\lastError_reg[11]_i_2_n_0 ,\lastError_reg[11]_i_2_n_1 ,\lastError_reg[11]_i_2_n_2 ,\lastError_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[0][11] ,\sp_reg_n_0_[0][10] ,\sp_reg_n_0_[0][9] ,\sp_reg_n_0_[0][8] }),
        .O(p_1_in[11:8]),
        .S({\lastError[11]_i_5_n_0 ,\lastError[11]_i_6_n_0 ,\lastError[11]_i_7_n_0 ,\lastError[11]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[11]_i_2__0 
       (.CI(\lastError_reg[7]_i_2__0_n_0 ),
        .CO({\lastError_reg[11]_i_2__0_n_0 ,\lastError_reg[11]_i_2__0_n_1 ,\lastError_reg[11]_i_2__0_n_2 ,\lastError_reg[11]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[1][11] ,\sp_reg_n_0_[1][10] ,\sp_reg_n_0_[1][9] ,\sp_reg_n_0_[1][8] }),
        .O(p_1_in_4[11:8]),
        .S({\lastError[11]_i_5__0_n_0 ,\lastError[11]_i_6__0_n_0 ,\lastError[11]_i_7__0_n_0 ,\lastError[11]_i_8__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[11]_i_2__1 
       (.CI(\lastError_reg[7]_i_2__1_n_0 ),
        .CO({\lastError_reg[11]_i_2__1_n_0 ,\lastError_reg[11]_i_2__1_n_1 ,\lastError_reg[11]_i_2__1_n_2 ,\lastError_reg[11]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[2][11] ,\sp_reg_n_0_[2][10] ,\sp_reg_n_0_[2][9] ,\sp_reg_n_0_[2][8] }),
        .O(p_1_in_9[11:8]),
        .S({\lastError[11]_i_5__1_n_0 ,\lastError[11]_i_6__1_n_0 ,\lastError[11]_i_7__1_n_0 ,\lastError[11]_i_8__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[11]_i_2__2 
       (.CI(\lastError_reg[7]_i_2__2_n_0 ),
        .CO({\lastError_reg[11]_i_2__2_n_0 ,\lastError_reg[11]_i_2__2_n_1 ,\lastError_reg[11]_i_2__2_n_2 ,\lastError_reg[11]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[3][11] ,\sp_reg_n_0_[3][10] ,\sp_reg_n_0_[3][9] ,\sp_reg_n_0_[3][8] }),
        .O(p_1_in_14[11:8]),
        .S({\lastError[11]_i_5__2_n_0 ,\lastError[11]_i_6__2_n_0 ,\lastError[11]_i_7__2_n_0 ,\lastError[11]_i_8__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[15]_i_2 
       (.CI(\lastError_reg[11]_i_2_n_0 ),
        .CO({\lastError_reg[15]_i_2_n_0 ,\lastError_reg[15]_i_2_n_1 ,\lastError_reg[15]_i_2_n_2 ,\lastError_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[0][15] ,\sp_reg_n_0_[0][14] ,\sp_reg_n_0_[0][13] ,\sp_reg_n_0_[0][12] }),
        .O(p_1_in[15:12]),
        .S({\lastError[15]_i_5_n_0 ,\lastError[15]_i_6_n_0 ,\lastError[15]_i_7_n_0 ,\lastError[15]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[15]_i_2__0 
       (.CI(\lastError_reg[11]_i_2__0_n_0 ),
        .CO({\lastError_reg[15]_i_2__0_n_0 ,\lastError_reg[15]_i_2__0_n_1 ,\lastError_reg[15]_i_2__0_n_2 ,\lastError_reg[15]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[1][15] ,\sp_reg_n_0_[1][14] ,\sp_reg_n_0_[1][13] ,\sp_reg_n_0_[1][12] }),
        .O(p_1_in_4[15:12]),
        .S({\lastError[15]_i_5__0_n_0 ,\lastError[15]_i_6__0_n_0 ,\lastError[15]_i_7__0_n_0 ,\lastError[15]_i_8__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[15]_i_2__1 
       (.CI(\lastError_reg[11]_i_2__1_n_0 ),
        .CO({\lastError_reg[15]_i_2__1_n_0 ,\lastError_reg[15]_i_2__1_n_1 ,\lastError_reg[15]_i_2__1_n_2 ,\lastError_reg[15]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[2][15] ,\sp_reg_n_0_[2][14] ,\sp_reg_n_0_[2][13] ,\sp_reg_n_0_[2][12] }),
        .O(p_1_in_9[15:12]),
        .S({\lastError[15]_i_5__1_n_0 ,\lastError[15]_i_6__1_n_0 ,\lastError[15]_i_7__1_n_0 ,\lastError[15]_i_8__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[15]_i_2__2 
       (.CI(\lastError_reg[11]_i_2__2_n_0 ),
        .CO({\lastError_reg[15]_i_2__2_n_0 ,\lastError_reg[15]_i_2__2_n_1 ,\lastError_reg[15]_i_2__2_n_2 ,\lastError_reg[15]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[3][15] ,\sp_reg_n_0_[3][14] ,\sp_reg_n_0_[3][13] ,\sp_reg_n_0_[3][12] }),
        .O(p_1_in_14[15:12]),
        .S({\lastError[15]_i_5__2_n_0 ,\lastError[15]_i_6__2_n_0 ,\lastError[15]_i_7__2_n_0 ,\lastError[15]_i_8__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[19]_i_2 
       (.CI(\lastError_reg[15]_i_2_n_0 ),
        .CO({\lastError_reg[19]_i_2_n_0 ,\lastError_reg[19]_i_2_n_1 ,\lastError_reg[19]_i_2_n_2 ,\lastError_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[0][19] ,\sp_reg_n_0_[0][18] ,\sp_reg_n_0_[0][17] ,\sp_reg_n_0_[0][16] }),
        .O(p_1_in[19:16]),
        .S({\lastError[19]_i_5_n_0 ,\lastError[19]_i_6_n_0 ,\lastError[19]_i_7_n_0 ,\lastError[19]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[19]_i_2__0 
       (.CI(\lastError_reg[15]_i_2__0_n_0 ),
        .CO({\lastError_reg[19]_i_2__0_n_0 ,\lastError_reg[19]_i_2__0_n_1 ,\lastError_reg[19]_i_2__0_n_2 ,\lastError_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[1][19] ,\sp_reg_n_0_[1][18] ,\sp_reg_n_0_[1][17] ,\sp_reg_n_0_[1][16] }),
        .O(p_1_in_4[19:16]),
        .S({\lastError[19]_i_5__0_n_0 ,\lastError[19]_i_6__0_n_0 ,\lastError[19]_i_7__0_n_0 ,\lastError[19]_i_8__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[19]_i_2__1 
       (.CI(\lastError_reg[15]_i_2__1_n_0 ),
        .CO({\lastError_reg[19]_i_2__1_n_0 ,\lastError_reg[19]_i_2__1_n_1 ,\lastError_reg[19]_i_2__1_n_2 ,\lastError_reg[19]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[2][19] ,\sp_reg_n_0_[2][18] ,\sp_reg_n_0_[2][17] ,\sp_reg_n_0_[2][16] }),
        .O(p_1_in_9[19:16]),
        .S({\lastError[19]_i_5__1_n_0 ,\lastError[19]_i_6__1_n_0 ,\lastError[19]_i_7__1_n_0 ,\lastError[19]_i_8__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[19]_i_2__2 
       (.CI(\lastError_reg[15]_i_2__2_n_0 ),
        .CO({\lastError_reg[19]_i_2__2_n_0 ,\lastError_reg[19]_i_2__2_n_1 ,\lastError_reg[19]_i_2__2_n_2 ,\lastError_reg[19]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[3][19] ,\sp_reg_n_0_[3][18] ,\sp_reg_n_0_[3][17] ,\sp_reg_n_0_[3][16] }),
        .O(p_1_in_14[19:16]),
        .S({\lastError[19]_i_5__2_n_0 ,\lastError[19]_i_6__2_n_0 ,\lastError[19]_i_7__2_n_0 ,\lastError[19]_i_8__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[23]_i_2 
       (.CI(\lastError_reg[19]_i_2_n_0 ),
        .CO({\lastError_reg[23]_i_2_n_0 ,\lastError_reg[23]_i_2_n_1 ,\lastError_reg[23]_i_2_n_2 ,\lastError_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[0][23] ,\sp_reg_n_0_[0][22] ,\sp_reg_n_0_[0][21] ,\sp_reg_n_0_[0][20] }),
        .O(p_1_in[23:20]),
        .S({\lastError[23]_i_5_n_0 ,\lastError[23]_i_6_n_0 ,\lastError[23]_i_7_n_0 ,\lastError[23]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[23]_i_2__0 
       (.CI(\lastError_reg[19]_i_2__0_n_0 ),
        .CO({\lastError_reg[23]_i_2__0_n_0 ,\lastError_reg[23]_i_2__0_n_1 ,\lastError_reg[23]_i_2__0_n_2 ,\lastError_reg[23]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[1][23] ,\sp_reg_n_0_[1][22] ,\sp_reg_n_0_[1][21] ,\sp_reg_n_0_[1][20] }),
        .O(p_1_in_4[23:20]),
        .S({\lastError[23]_i_5__0_n_0 ,\lastError[23]_i_6__0_n_0 ,\lastError[23]_i_7__0_n_0 ,\lastError[23]_i_8__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[23]_i_2__1 
       (.CI(\lastError_reg[19]_i_2__1_n_0 ),
        .CO({\lastError_reg[23]_i_2__1_n_0 ,\lastError_reg[23]_i_2__1_n_1 ,\lastError_reg[23]_i_2__1_n_2 ,\lastError_reg[23]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[2][23] ,\sp_reg_n_0_[2][22] ,\sp_reg_n_0_[2][21] ,\sp_reg_n_0_[2][20] }),
        .O(p_1_in_9[23:20]),
        .S({\lastError[23]_i_5__1_n_0 ,\lastError[23]_i_6__1_n_0 ,\lastError[23]_i_7__1_n_0 ,\lastError[23]_i_8__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[23]_i_2__2 
       (.CI(\lastError_reg[19]_i_2__2_n_0 ),
        .CO({\lastError_reg[23]_i_2__2_n_0 ,\lastError_reg[23]_i_2__2_n_1 ,\lastError_reg[23]_i_2__2_n_2 ,\lastError_reg[23]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[3][23] ,\sp_reg_n_0_[3][22] ,\sp_reg_n_0_[3][21] ,\sp_reg_n_0_[3][20] }),
        .O(p_1_in_14[23:20]),
        .S({\lastError[23]_i_5__2_n_0 ,\lastError[23]_i_6__2_n_0 ,\lastError[23]_i_7__2_n_0 ,\lastError[23]_i_8__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[27]_i_2 
       (.CI(\lastError_reg[23]_i_2_n_0 ),
        .CO({\lastError_reg[27]_i_2_n_0 ,\lastError_reg[27]_i_2_n_1 ,\lastError_reg[27]_i_2_n_2 ,\lastError_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[0][27] ,\sp_reg_n_0_[0][26] ,\sp_reg_n_0_[0][25] ,\sp_reg_n_0_[0][24] }),
        .O(p_1_in[27:24]),
        .S({\lastError[27]_i_5_n_0 ,\lastError[27]_i_6_n_0 ,\lastError[27]_i_7_n_0 ,\lastError[27]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[27]_i_2__0 
       (.CI(\lastError_reg[23]_i_2__0_n_0 ),
        .CO({\lastError_reg[27]_i_2__0_n_0 ,\lastError_reg[27]_i_2__0_n_1 ,\lastError_reg[27]_i_2__0_n_2 ,\lastError_reg[27]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[1][27] ,\sp_reg_n_0_[1][26] ,\sp_reg_n_0_[1][25] ,\sp_reg_n_0_[1][24] }),
        .O(p_1_in_4[27:24]),
        .S({\lastError[27]_i_5__0_n_0 ,\lastError[27]_i_6__0_n_0 ,\lastError[27]_i_7__0_n_0 ,\lastError[27]_i_8__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[27]_i_2__1 
       (.CI(\lastError_reg[23]_i_2__1_n_0 ),
        .CO({\lastError_reg[27]_i_2__1_n_0 ,\lastError_reg[27]_i_2__1_n_1 ,\lastError_reg[27]_i_2__1_n_2 ,\lastError_reg[27]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[2][27] ,\sp_reg_n_0_[2][26] ,\sp_reg_n_0_[2][25] ,\sp_reg_n_0_[2][24] }),
        .O(p_1_in_9[27:24]),
        .S({\lastError[27]_i_5__1_n_0 ,\lastError[27]_i_6__1_n_0 ,\lastError[27]_i_7__1_n_0 ,\lastError[27]_i_8__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[27]_i_2__2 
       (.CI(\lastError_reg[23]_i_2__2_n_0 ),
        .CO({\lastError_reg[27]_i_2__2_n_0 ,\lastError_reg[27]_i_2__2_n_1 ,\lastError_reg[27]_i_2__2_n_2 ,\lastError_reg[27]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[3][27] ,\sp_reg_n_0_[3][26] ,\sp_reg_n_0_[3][25] ,\sp_reg_n_0_[3][24] }),
        .O(p_1_in_14[27:24]),
        .S({\lastError[27]_i_5__2_n_0 ,\lastError[27]_i_6__2_n_0 ,\lastError[27]_i_7__2_n_0 ,\lastError[27]_i_8__2_n_0 }));
  CARRY4 \lastError_reg[31]_i_13 
       (.CI(\lastError_reg[31]_i_22_n_0 ),
        .CO({\NLW_lastError_reg[31]_i_13_CO_UNCONNECTED [3],err1,\lastError_reg[31]_i_13_n_2 ,\lastError_reg[31]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\lastError[31]_i_23_n_0 ,\lastError[31]_i_24_n_0 ,\lastError[31]_i_25_n_0 }),
        .O(\NLW_lastError_reg[31]_i_13_O_UNCONNECTED [3:0]),
        .S({1'b0,\lastError[31]_i_26_n_0 ,\lastError[31]_i_27_n_0 ,\lastError[31]_i_28_n_0 }));
  CARRY4 \lastError_reg[31]_i_13__0 
       (.CI(\lastError_reg[31]_i_22__0_n_0 ),
        .CO({\NLW_lastError_reg[31]_i_13__0_CO_UNCONNECTED [3],err1_1,\lastError_reg[31]_i_13__0_n_2 ,\lastError_reg[31]_i_13__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\lastError[31]_i_23__0_n_0 ,\lastError[31]_i_24__0_n_0 ,\lastError[31]_i_25__0_n_0 }),
        .O(\NLW_lastError_reg[31]_i_13__0_O_UNCONNECTED [3:0]),
        .S({1'b0,\lastError[31]_i_26__0_n_0 ,\lastError[31]_i_27__0_n_0 ,\lastError[31]_i_28__0_n_0 }));
  CARRY4 \lastError_reg[31]_i_13__1 
       (.CI(\lastError_reg[31]_i_22__1_n_0 ),
        .CO({\NLW_lastError_reg[31]_i_13__1_CO_UNCONNECTED [3],err1_6,\lastError_reg[31]_i_13__1_n_2 ,\lastError_reg[31]_i_13__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\lastError[31]_i_23__1_n_0 ,\lastError[31]_i_24__1_n_0 ,\lastError[31]_i_25__1_n_0 }),
        .O(\NLW_lastError_reg[31]_i_13__1_O_UNCONNECTED [3:0]),
        .S({1'b0,\lastError[31]_i_26__1_n_0 ,\lastError[31]_i_27__1_n_0 ,\lastError[31]_i_28__1_n_0 }));
  CARRY4 \lastError_reg[31]_i_13__2 
       (.CI(\lastError_reg[31]_i_22__2_n_0 ),
        .CO({\NLW_lastError_reg[31]_i_13__2_CO_UNCONNECTED [3],err1_11,\lastError_reg[31]_i_13__2_n_2 ,\lastError_reg[31]_i_13__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\lastError[31]_i_23__2_n_0 ,\lastError[31]_i_24__2_n_0 ,\lastError[31]_i_25__2_n_0 }),
        .O(\NLW_lastError_reg[31]_i_13__2_O_UNCONNECTED [3:0]),
        .S({1'b0,\lastError[31]_i_26__2_n_0 ,\lastError[31]_i_27__2_n_0 ,\lastError[31]_i_28__2_n_0 }));
  CARRY4 \lastError_reg[31]_i_22 
       (.CI(\lastError_reg[31]_i_30_n_0 ),
        .CO({\lastError_reg[31]_i_22_n_0 ,\lastError_reg[31]_i_22_n_1 ,\lastError_reg[31]_i_22_n_2 ,\lastError_reg[31]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\lastError[31]_i_31_n_0 ,\lastError[31]_i_32_n_0 ,\lastError[31]_i_33_n_0 ,\lastError[31]_i_34_n_0 }),
        .O(\NLW_lastError_reg[31]_i_22_O_UNCONNECTED [3:0]),
        .S({\lastError[31]_i_35_n_0 ,\lastError[31]_i_36_n_0 ,\lastError[31]_i_37_n_0 ,\lastError[31]_i_38_n_0 }));
  CARRY4 \lastError_reg[31]_i_22__0 
       (.CI(\lastError_reg[31]_i_30__0_n_0 ),
        .CO({\lastError_reg[31]_i_22__0_n_0 ,\lastError_reg[31]_i_22__0_n_1 ,\lastError_reg[31]_i_22__0_n_2 ,\lastError_reg[31]_i_22__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\lastError[31]_i_31__0_n_0 ,\lastError[31]_i_32__0_n_0 ,\lastError[31]_i_33__0_n_0 ,\lastError[31]_i_34__0_n_0 }),
        .O(\NLW_lastError_reg[31]_i_22__0_O_UNCONNECTED [3:0]),
        .S({\lastError[31]_i_35__0_n_0 ,\lastError[31]_i_36__0_n_0 ,\lastError[31]_i_37__0_n_0 ,\lastError[31]_i_38__0_n_0 }));
  CARRY4 \lastError_reg[31]_i_22__1 
       (.CI(\lastError_reg[31]_i_30__1_n_0 ),
        .CO({\lastError_reg[31]_i_22__1_n_0 ,\lastError_reg[31]_i_22__1_n_1 ,\lastError_reg[31]_i_22__1_n_2 ,\lastError_reg[31]_i_22__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\lastError[31]_i_31__1_n_0 ,\lastError[31]_i_32__1_n_0 ,\lastError[31]_i_33__1_n_0 ,\lastError[31]_i_34__1_n_0 }),
        .O(\NLW_lastError_reg[31]_i_22__1_O_UNCONNECTED [3:0]),
        .S({\lastError[31]_i_35__1_n_0 ,\lastError[31]_i_36__1_n_0 ,\lastError[31]_i_37__1_n_0 ,\lastError[31]_i_38__1_n_0 }));
  CARRY4 \lastError_reg[31]_i_22__2 
       (.CI(\lastError_reg[31]_i_30__2_n_0 ),
        .CO({\lastError_reg[31]_i_22__2_n_0 ,\lastError_reg[31]_i_22__2_n_1 ,\lastError_reg[31]_i_22__2_n_2 ,\lastError_reg[31]_i_22__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\lastError[31]_i_31__2_n_0 ,\lastError[31]_i_32__2_n_0 ,\lastError[31]_i_33__2_n_0 ,\lastError[31]_i_34__2_n_0 }),
        .O(\NLW_lastError_reg[31]_i_22__2_O_UNCONNECTED [3:0]),
        .S({\lastError[31]_i_35__2_n_0 ,\lastError[31]_i_36__2_n_0 ,\lastError[31]_i_37__2_n_0 ,\lastError[31]_i_38__2_n_0 }));
  CARRY4 \lastError_reg[31]_i_29 
       (.CI(\lastError_reg[11]_i_17_n_0 ),
        .CO({\NLW_lastError_reg[31]_i_29_CO_UNCONNECTED [3],\lastError_reg[31]_i_29_n_1 ,\NLW_lastError_reg[31]_i_29_CO_UNCONNECTED [1],\lastError_reg[31]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\displacements_reg_n_0_[0][13] ,\displacements_reg_n_0_[0][12] }),
        .O({\NLW_lastError_reg[31]_i_29_O_UNCONNECTED [3:2],\lastError_reg[31]_i_29_n_6 ,\lastError_reg[31]_i_29_n_7 }),
        .S({1'b0,1'b1,\lastError[31]_i_39_n_0 ,\lastError[31]_i_40_n_0 }));
  CARRY4 \lastError_reg[31]_i_29__0 
       (.CI(\lastError_reg[11]_i_17__0_n_0 ),
        .CO({\NLW_lastError_reg[31]_i_29__0_CO_UNCONNECTED [3],\lastError_reg[31]_i_29__0_n_1 ,\NLW_lastError_reg[31]_i_29__0_CO_UNCONNECTED [1],\lastError_reg[31]_i_29__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\displacements_reg_n_0_[1][13] ,\displacements_reg_n_0_[1][12] }),
        .O({\NLW_lastError_reg[31]_i_29__0_O_UNCONNECTED [3:2],\lastError_reg[31]_i_29__0_n_6 ,\lastError_reg[31]_i_29__0_n_7 }),
        .S({1'b0,1'b1,\lastError[31]_i_39__0_n_0 ,\lastError[31]_i_40__0_n_0 }));
  CARRY4 \lastError_reg[31]_i_29__1 
       (.CI(\lastError_reg[11]_i_17__1_n_0 ),
        .CO({\NLW_lastError_reg[31]_i_29__1_CO_UNCONNECTED [3],\lastError_reg[31]_i_29__1_n_1 ,\NLW_lastError_reg[31]_i_29__1_CO_UNCONNECTED [1],\lastError_reg[31]_i_29__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\displacements_reg_n_0_[2][13] ,\displacements_reg_n_0_[2][12] }),
        .O({\NLW_lastError_reg[31]_i_29__1_O_UNCONNECTED [3:2],\lastError_reg[31]_i_29__1_n_6 ,\lastError_reg[31]_i_29__1_n_7 }),
        .S({1'b0,1'b1,\lastError[31]_i_39__1_n_0 ,\lastError[31]_i_40__1_n_0 }));
  CARRY4 \lastError_reg[31]_i_29__2 
       (.CI(\lastError_reg[11]_i_17__2_n_0 ),
        .CO({\NLW_lastError_reg[31]_i_29__2_CO_UNCONNECTED [3],\lastError_reg[31]_i_29__2_n_1 ,\NLW_lastError_reg[31]_i_29__2_CO_UNCONNECTED [1],\lastError_reg[31]_i_29__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\displacements_reg_n_0_[3][13] ,\displacements_reg_n_0_[3][12] }),
        .O({\NLW_lastError_reg[31]_i_29__2_O_UNCONNECTED [3:2],\lastError_reg[31]_i_29__2_n_6 ,\lastError_reg[31]_i_29__2_n_7 }),
        .S({1'b0,1'b1,\lastError[31]_i_39__2_n_0 ,\lastError[31]_i_40__2_n_0 }));
  CARRY4 \lastError_reg[31]_i_30 
       (.CI(\lastError_reg[31]_i_41_n_0 ),
        .CO({\lastError_reg[31]_i_30_n_0 ,\lastError_reg[31]_i_30_n_1 ,\lastError_reg[31]_i_30_n_2 ,\lastError_reg[31]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\lastError[31]_i_42_n_0 ,\lastError[31]_i_43_n_0 ,\lastError[31]_i_44_n_0 ,\lastError[31]_i_45_n_0 }),
        .O(\NLW_lastError_reg[31]_i_30_O_UNCONNECTED [3:0]),
        .S({\lastError[31]_i_46_n_0 ,\lastError[31]_i_47_n_0 ,\lastError[31]_i_48_n_0 ,\lastError[31]_i_49_n_0 }));
  CARRY4 \lastError_reg[31]_i_30__0 
       (.CI(\lastError_reg[31]_i_41__0_n_0 ),
        .CO({\lastError_reg[31]_i_30__0_n_0 ,\lastError_reg[31]_i_30__0_n_1 ,\lastError_reg[31]_i_30__0_n_2 ,\lastError_reg[31]_i_30__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\lastError[31]_i_42__0_n_0 ,\lastError[31]_i_43__0_n_0 ,\lastError[31]_i_44__0_n_0 ,\lastError[31]_i_45__0_n_0 }),
        .O(\NLW_lastError_reg[31]_i_30__0_O_UNCONNECTED [3:0]),
        .S({\lastError[31]_i_46__0_n_0 ,\lastError[31]_i_47__0_n_0 ,\lastError[31]_i_48__0_n_0 ,\lastError[31]_i_49__0_n_0 }));
  CARRY4 \lastError_reg[31]_i_30__1 
       (.CI(\lastError_reg[31]_i_41__1_n_0 ),
        .CO({\lastError_reg[31]_i_30__1_n_0 ,\lastError_reg[31]_i_30__1_n_1 ,\lastError_reg[31]_i_30__1_n_2 ,\lastError_reg[31]_i_30__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\lastError[31]_i_42__1_n_0 ,\lastError[31]_i_43__1_n_0 ,\lastError[31]_i_44__1_n_0 ,\lastError[31]_i_45__1_n_0 }),
        .O(\NLW_lastError_reg[31]_i_30__1_O_UNCONNECTED [3:0]),
        .S({\lastError[31]_i_46__1_n_0 ,\lastError[31]_i_47__1_n_0 ,\lastError[31]_i_48__1_n_0 ,\lastError[31]_i_49__1_n_0 }));
  CARRY4 \lastError_reg[31]_i_30__2 
       (.CI(\lastError_reg[31]_i_41__2_n_0 ),
        .CO({\lastError_reg[31]_i_30__2_n_0 ,\lastError_reg[31]_i_30__2_n_1 ,\lastError_reg[31]_i_30__2_n_2 ,\lastError_reg[31]_i_30__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\lastError[31]_i_42__2_n_0 ,\lastError[31]_i_43__2_n_0 ,\lastError[31]_i_44__2_n_0 ,\lastError[31]_i_45__2_n_0 }),
        .O(\NLW_lastError_reg[31]_i_30__2_O_UNCONNECTED [3:0]),
        .S({\lastError[31]_i_46__2_n_0 ,\lastError[31]_i_47__2_n_0 ,\lastError[31]_i_48__2_n_0 ,\lastError[31]_i_49__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[31]_i_4 
       (.CI(\lastError_reg[27]_i_2_n_0 ),
        .CO({\NLW_lastError_reg[31]_i_4_CO_UNCONNECTED [3],\lastError_reg[31]_i_4_n_1 ,\lastError_reg[31]_i_4_n_2 ,\lastError_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sp_reg_n_0_[0][30] ,\sp_reg_n_0_[0][29] ,\sp_reg_n_0_[0][28] }),
        .O(p_1_in[31:28]),
        .S({\lastError[31]_i_9_n_0 ,\lastError[31]_i_10_n_0 ,\lastError[31]_i_11_n_0 ,\lastError[31]_i_12_n_0 }));
  CARRY4 \lastError_reg[31]_i_41 
       (.CI(1'b0),
        .CO({\lastError_reg[31]_i_41_n_0 ,\lastError_reg[31]_i_41_n_1 ,\lastError_reg[31]_i_41_n_2 ,\lastError_reg[31]_i_41_n_3 }),
        .CYINIT(\lastError[31]_i_50_n_0 ),
        .DI({\lastError[31]_i_51_n_0 ,\lastError[31]_i_52_n_0 ,\lastError[31]_i_53_n_0 ,\lastError[31]_i_54_n_0 }),
        .O(\NLW_lastError_reg[31]_i_41_O_UNCONNECTED [3:0]),
        .S({\lastError[31]_i_55_n_0 ,\lastError[31]_i_56_n_0 ,\lastError[31]_i_57_n_0 ,\lastError[31]_i_58_n_0 }));
  CARRY4 \lastError_reg[31]_i_41__0 
       (.CI(1'b0),
        .CO({\lastError_reg[31]_i_41__0_n_0 ,\lastError_reg[31]_i_41__0_n_1 ,\lastError_reg[31]_i_41__0_n_2 ,\lastError_reg[31]_i_41__0_n_3 }),
        .CYINIT(\lastError[31]_i_50__0_n_0 ),
        .DI({\lastError[31]_i_51__0_n_0 ,\lastError[31]_i_52__0_n_0 ,\lastError[31]_i_53__0_n_0 ,\lastError[31]_i_54__0_n_0 }),
        .O(\NLW_lastError_reg[31]_i_41__0_O_UNCONNECTED [3:0]),
        .S({\lastError[31]_i_55__0_n_0 ,\lastError[31]_i_56__0_n_0 ,\lastError[31]_i_57__0_n_0 ,\lastError[31]_i_58__0_n_0 }));
  CARRY4 \lastError_reg[31]_i_41__1 
       (.CI(1'b0),
        .CO({\lastError_reg[31]_i_41__1_n_0 ,\lastError_reg[31]_i_41__1_n_1 ,\lastError_reg[31]_i_41__1_n_2 ,\lastError_reg[31]_i_41__1_n_3 }),
        .CYINIT(\lastError[31]_i_50__1_n_0 ),
        .DI({\lastError[31]_i_51__1_n_0 ,\lastError[31]_i_52__1_n_0 ,\lastError[31]_i_53__1_n_0 ,\lastError[31]_i_54__1_n_0 }),
        .O(\NLW_lastError_reg[31]_i_41__1_O_UNCONNECTED [3:0]),
        .S({\lastError[31]_i_55__1_n_0 ,\lastError[31]_i_56__1_n_0 ,\lastError[31]_i_57__1_n_0 ,\lastError[31]_i_58__1_n_0 }));
  CARRY4 \lastError_reg[31]_i_41__2 
       (.CI(1'b0),
        .CO({\lastError_reg[31]_i_41__2_n_0 ,\lastError_reg[31]_i_41__2_n_1 ,\lastError_reg[31]_i_41__2_n_2 ,\lastError_reg[31]_i_41__2_n_3 }),
        .CYINIT(\lastError[31]_i_50__2_n_0 ),
        .DI({\lastError[31]_i_51__2_n_0 ,\lastError[31]_i_52__2_n_0 ,\lastError[31]_i_53__2_n_0 ,\lastError[31]_i_54__2_n_0 }),
        .O(\NLW_lastError_reg[31]_i_41__2_O_UNCONNECTED [3:0]),
        .S({\lastError[31]_i_55__2_n_0 ,\lastError[31]_i_56__2_n_0 ,\lastError[31]_i_57__2_n_0 ,\lastError[31]_i_58__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[31]_i_4__0 
       (.CI(\lastError_reg[27]_i_2__0_n_0 ),
        .CO({\NLW_lastError_reg[31]_i_4__0_CO_UNCONNECTED [3],\lastError_reg[31]_i_4__0_n_1 ,\lastError_reg[31]_i_4__0_n_2 ,\lastError_reg[31]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sp_reg_n_0_[1][30] ,\sp_reg_n_0_[1][29] ,\sp_reg_n_0_[1][28] }),
        .O(p_1_in_4[31:28]),
        .S({\lastError[31]_i_9__0_n_0 ,\lastError[31]_i_10__0_n_0 ,\lastError[31]_i_11__0_n_0 ,\lastError[31]_i_12__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[31]_i_4__1 
       (.CI(\lastError_reg[27]_i_2__1_n_0 ),
        .CO({\NLW_lastError_reg[31]_i_4__1_CO_UNCONNECTED [3],\lastError_reg[31]_i_4__1_n_1 ,\lastError_reg[31]_i_4__1_n_2 ,\lastError_reg[31]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sp_reg_n_0_[2][30] ,\sp_reg_n_0_[2][29] ,\sp_reg_n_0_[2][28] }),
        .O(p_1_in_9[31:28]),
        .S({\lastError[31]_i_9__1_n_0 ,\lastError[31]_i_10__1_n_0 ,\lastError[31]_i_11__1_n_0 ,\lastError[31]_i_12__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[31]_i_4__2 
       (.CI(\lastError_reg[27]_i_2__2_n_0 ),
        .CO({\NLW_lastError_reg[31]_i_4__2_CO_UNCONNECTED [3],\lastError_reg[31]_i_4__2_n_1 ,\lastError_reg[31]_i_4__2_n_2 ,\lastError_reg[31]_i_4__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sp_reg_n_0_[3][30] ,\sp_reg_n_0_[3][29] ,\sp_reg_n_0_[3][28] }),
        .O(p_1_in_14[31:28]),
        .S({\lastError[31]_i_9__2_n_0 ,\lastError[31]_i_10__2_n_0 ,\lastError[31]_i_11__2_n_0 ,\lastError[31]_i_12__2_n_0 }));
  CARRY4 \lastError_reg[31]_i_6 
       (.CI(\instantiate_pid_controllers[0].pid_controller_n_4 ),
        .CO({\NLW_lastError_reg[31]_i_6_CO_UNCONNECTED [3],\lastError_reg[31]_i_6_n_1 ,\lastError_reg[31]_i_6_n_2 ,\lastError_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sp_reg_n_0_[0][30] ,\sp_reg_n_0_[0][29] ,\sp_reg_n_0_[0][28] }),
        .O(err00_in),
        .S({\lastError[31]_i_14_n_0 ,\lastError[31]_i_15_n_0 ,\lastError[31]_i_16_n_0 ,\lastError[31]_i_17_n_0 }));
  CARRY4 \lastError_reg[31]_i_6__0 
       (.CI(\instantiate_pid_controllers[1].pid_controller_n_17 ),
        .CO({\NLW_lastError_reg[31]_i_6__0_CO_UNCONNECTED [3],\lastError_reg[31]_i_6__0_n_1 ,\lastError_reg[31]_i_6__0_n_2 ,\lastError_reg[31]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sp_reg_n_0_[1][30] ,\sp_reg_n_0_[1][29] ,\sp_reg_n_0_[1][28] }),
        .O(err00_in_3),
        .S({\lastError[31]_i_14__0_n_0 ,\lastError[31]_i_15__0_n_0 ,\lastError[31]_i_16__0_n_0 ,\lastError[31]_i_17__0_n_0 }));
  CARRY4 \lastError_reg[31]_i_6__1 
       (.CI(\instantiate_pid_controllers[2].pid_controller_n_7 ),
        .CO({\NLW_lastError_reg[31]_i_6__1_CO_UNCONNECTED [3],\lastError_reg[31]_i_6__1_n_1 ,\lastError_reg[31]_i_6__1_n_2 ,\lastError_reg[31]_i_6__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sp_reg_n_0_[2][30] ,\sp_reg_n_0_[2][29] ,\sp_reg_n_0_[2][28] }),
        .O(err00_in_8),
        .S({\lastError[31]_i_14__1_n_0 ,\lastError[31]_i_15__1_n_0 ,\lastError[31]_i_16__1_n_0 ,\lastError[31]_i_17__1_n_0 }));
  CARRY4 \lastError_reg[31]_i_6__2 
       (.CI(\instantiate_pid_controllers[3].pid_controller_n_4 ),
        .CO({\NLW_lastError_reg[31]_i_6__2_CO_UNCONNECTED [3],\lastError_reg[31]_i_6__2_n_1 ,\lastError_reg[31]_i_6__2_n_2 ,\lastError_reg[31]_i_6__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sp_reg_n_0_[3][30] ,\sp_reg_n_0_[3][29] ,\sp_reg_n_0_[3][28] }),
        .O(err00_in_13),
        .S({\lastError[31]_i_14__2_n_0 ,\lastError[31]_i_15__2_n_0 ,\lastError[31]_i_16__2_n_0 ,\lastError[31]_i_17__2_n_0 }));
  CARRY4 \lastError_reg[31]_i_7 
       (.CI(\instantiate_pid_controllers[0].pid_controller_n_3 ),
        .CO({\NLW_lastError_reg[31]_i_7_CO_UNCONNECTED [3],\lastError_reg[31]_i_7_n_1 ,\lastError_reg[31]_i_7_n_2 ,\lastError_reg[31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sp_reg_n_0_[0][30] ,\sp_reg_n_0_[0][29] ,\sp_reg_n_0_[0][28] }),
        .O(err0),
        .S({\lastError[31]_i_18_n_0 ,\lastError[31]_i_19_n_0 ,\lastError[31]_i_20_n_0 ,\lastError[31]_i_21_n_0 }));
  CARRY4 \lastError_reg[31]_i_7__0 
       (.CI(\instantiate_pid_controllers[1].pid_controller_n_16 ),
        .CO({\NLW_lastError_reg[31]_i_7__0_CO_UNCONNECTED [3],\lastError_reg[31]_i_7__0_n_1 ,\lastError_reg[31]_i_7__0_n_2 ,\lastError_reg[31]_i_7__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sp_reg_n_0_[1][30] ,\sp_reg_n_0_[1][29] ,\sp_reg_n_0_[1][28] }),
        .O(err0_2),
        .S({\lastError[31]_i_18__0_n_0 ,\lastError[31]_i_19__0_n_0 ,\lastError[31]_i_20__0_n_0 ,\lastError[31]_i_21__0_n_0 }));
  CARRY4 \lastError_reg[31]_i_7__1 
       (.CI(\instantiate_pid_controllers[2].pid_controller_n_6 ),
        .CO({\NLW_lastError_reg[31]_i_7__1_CO_UNCONNECTED [3],\lastError_reg[31]_i_7__1_n_1 ,\lastError_reg[31]_i_7__1_n_2 ,\lastError_reg[31]_i_7__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sp_reg_n_0_[2][30] ,\sp_reg_n_0_[2][29] ,\sp_reg_n_0_[2][28] }),
        .O(err0_7),
        .S({\lastError[31]_i_18__1_n_0 ,\lastError[31]_i_19__1_n_0 ,\lastError[31]_i_20__1_n_0 ,\lastError[31]_i_21__1_n_0 }));
  CARRY4 \lastError_reg[31]_i_7__2 
       (.CI(\instantiate_pid_controllers[3].pid_controller_n_3 ),
        .CO({\NLW_lastError_reg[31]_i_7__2_CO_UNCONNECTED [3],\lastError_reg[31]_i_7__2_n_1 ,\lastError_reg[31]_i_7__2_n_2 ,\lastError_reg[31]_i_7__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sp_reg_n_0_[3][30] ,\sp_reg_n_0_[3][29] ,\sp_reg_n_0_[3][28] }),
        .O(err0_12),
        .S({\lastError[31]_i_18__2_n_0 ,\lastError[31]_i_19__2_n_0 ,\lastError[31]_i_20__2_n_0 ,\lastError[31]_i_21__2_n_0 }));
  CARRY4 \lastError_reg[3]_i_17 
       (.CI(1'b0),
        .CO({\lastError_reg[3]_i_17_n_0 ,\lastError_reg[3]_i_17_n_1 ,\lastError_reg[3]_i_17_n_2 ,\lastError_reg[3]_i_17_n_3 }),
        .CYINIT(1'b1),
        .DI({\displacements_reg_n_0_[0][3] ,\displacements_reg_n_0_[0][2] ,\displacements_reg_n_0_[0][1] ,\displacements_reg_n_0_[0][0] }),
        .O({\lastError_reg[3]_i_17_n_4 ,\lastError_reg[3]_i_17_n_5 ,\lastError_reg[3]_i_17_n_6 ,\lastError_reg[3]_i_17_n_7 }),
        .S({\lastError[3]_i_18_n_0 ,\lastError[3]_i_19_n_0 ,\lastError[3]_i_20_n_0 ,\lastError[3]_i_21_n_0 }));
  CARRY4 \lastError_reg[3]_i_17__0 
       (.CI(1'b0),
        .CO({\lastError_reg[3]_i_17__0_n_0 ,\lastError_reg[3]_i_17__0_n_1 ,\lastError_reg[3]_i_17__0_n_2 ,\lastError_reg[3]_i_17__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\displacements_reg_n_0_[1][3] ,\displacements_reg_n_0_[1][2] ,\displacements_reg_n_0_[1][1] ,\displacements_reg_n_0_[1][0] }),
        .O({\lastError_reg[3]_i_17__0_n_4 ,\lastError_reg[3]_i_17__0_n_5 ,\lastError_reg[3]_i_17__0_n_6 ,\lastError_reg[3]_i_17__0_n_7 }),
        .S({\lastError[3]_i_18__0_n_0 ,\lastError[3]_i_19__0_n_0 ,\lastError[3]_i_20__0_n_0 ,\lastError[3]_i_21__0_n_0 }));
  CARRY4 \lastError_reg[3]_i_17__1 
       (.CI(1'b0),
        .CO({\lastError_reg[3]_i_17__1_n_0 ,\lastError_reg[3]_i_17__1_n_1 ,\lastError_reg[3]_i_17__1_n_2 ,\lastError_reg[3]_i_17__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\displacements_reg_n_0_[2][3] ,\displacements_reg_n_0_[2][2] ,\displacements_reg_n_0_[2][1] ,\displacements_reg_n_0_[2][0] }),
        .O({\lastError_reg[3]_i_17__1_n_4 ,\lastError_reg[3]_i_17__1_n_5 ,\lastError_reg[3]_i_17__1_n_6 ,\lastError_reg[3]_i_17__1_n_7 }),
        .S({\lastError[3]_i_18__1_n_0 ,\lastError[3]_i_19__1_n_0 ,\lastError[3]_i_20__1_n_0 ,\lastError[3]_i_21__1_n_0 }));
  CARRY4 \lastError_reg[3]_i_17__2 
       (.CI(1'b0),
        .CO({\lastError_reg[3]_i_17__2_n_0 ,\lastError_reg[3]_i_17__2_n_1 ,\lastError_reg[3]_i_17__2_n_2 ,\lastError_reg[3]_i_17__2_n_3 }),
        .CYINIT(1'b1),
        .DI({\displacements_reg_n_0_[3][3] ,\displacements_reg_n_0_[3][2] ,\displacements_reg_n_0_[3][1] ,\displacements_reg_n_0_[3][0] }),
        .O({\lastError_reg[3]_i_17__2_n_4 ,\lastError_reg[3]_i_17__2_n_5 ,\lastError_reg[3]_i_17__2_n_6 ,\lastError_reg[3]_i_17__2_n_7 }),
        .S({\lastError[3]_i_18__2_n_0 ,\lastError[3]_i_19__2_n_0 ,\lastError[3]_i_20__2_n_0 ,\lastError[3]_i_21__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\lastError_reg[3]_i_2_n_0 ,\lastError_reg[3]_i_2_n_1 ,\lastError_reg[3]_i_2_n_2 ,\lastError_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\sp_reg_n_0_[0][3] ,\sp_reg_n_0_[0][2] ,\sp_reg_n_0_[0][1] ,1'b1}),
        .O(p_1_in[3:0]),
        .S({\lastError[3]_i_5_n_0 ,\lastError[3]_i_6_n_0 ,\lastError[3]_i_7_n_0 ,\lastError[3]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\lastError_reg[3]_i_2__0_n_0 ,\lastError_reg[3]_i_2__0_n_1 ,\lastError_reg[3]_i_2__0_n_2 ,\lastError_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\sp_reg_n_0_[1][3] ,\sp_reg_n_0_[1][2] ,\sp_reg_n_0_[1][1] ,1'b1}),
        .O(p_1_in_4[3:0]),
        .S({\lastError[3]_i_5__0_n_0 ,\lastError[3]_i_6__0_n_0 ,\lastError[3]_i_7__0_n_0 ,\lastError[3]_i_8__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[3]_i_2__1 
       (.CI(1'b0),
        .CO({\lastError_reg[3]_i_2__1_n_0 ,\lastError_reg[3]_i_2__1_n_1 ,\lastError_reg[3]_i_2__1_n_2 ,\lastError_reg[3]_i_2__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\sp_reg_n_0_[2][3] ,\sp_reg_n_0_[2][2] ,\sp_reg_n_0_[2][1] ,1'b1}),
        .O(p_1_in_9[3:0]),
        .S({\lastError[3]_i_5__1_n_0 ,\lastError[3]_i_6__1_n_0 ,\lastError[3]_i_7__1_n_0 ,\lastError[3]_i_8__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[3]_i_2__2 
       (.CI(1'b0),
        .CO({\lastError_reg[3]_i_2__2_n_0 ,\lastError_reg[3]_i_2__2_n_1 ,\lastError_reg[3]_i_2__2_n_2 ,\lastError_reg[3]_i_2__2_n_3 }),
        .CYINIT(1'b1),
        .DI({\sp_reg_n_0_[3][3] ,\sp_reg_n_0_[3][2] ,\sp_reg_n_0_[3][1] ,1'b1}),
        .O(p_1_in_14[3:0]),
        .S({\lastError[3]_i_5__2_n_0 ,\lastError[3]_i_6__2_n_0 ,\lastError[3]_i_7__2_n_0 ,\lastError[3]_i_8__2_n_0 }));
  CARRY4 \lastError_reg[7]_i_17 
       (.CI(\lastError_reg[3]_i_17_n_0 ),
        .CO({\lastError_reg[7]_i_17_n_0 ,\lastError_reg[7]_i_17_n_1 ,\lastError_reg[7]_i_17_n_2 ,\lastError_reg[7]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\displacements_reg_n_0_[0][7] ,\displacements_reg_n_0_[0][6] ,\displacements_reg_n_0_[0][5] ,\displacements_reg_n_0_[0][4] }),
        .O({\lastError_reg[7]_i_17_n_4 ,\lastError_reg[7]_i_17_n_5 ,\lastError_reg[7]_i_17_n_6 ,\lastError_reg[7]_i_17_n_7 }),
        .S({\lastError[7]_i_18_n_0 ,\lastError[7]_i_19_n_0 ,\lastError[7]_i_20_n_0 ,\lastError[7]_i_21_n_0 }));
  CARRY4 \lastError_reg[7]_i_17__0 
       (.CI(\lastError_reg[3]_i_17__0_n_0 ),
        .CO({\lastError_reg[7]_i_17__0_n_0 ,\lastError_reg[7]_i_17__0_n_1 ,\lastError_reg[7]_i_17__0_n_2 ,\lastError_reg[7]_i_17__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\displacements_reg_n_0_[1][7] ,\displacements_reg_n_0_[1][6] ,\displacements_reg_n_0_[1][5] ,\displacements_reg_n_0_[1][4] }),
        .O({\lastError_reg[7]_i_17__0_n_4 ,\lastError_reg[7]_i_17__0_n_5 ,\lastError_reg[7]_i_17__0_n_6 ,\lastError_reg[7]_i_17__0_n_7 }),
        .S({\lastError[7]_i_18__0_n_0 ,\lastError[7]_i_19__0_n_0 ,\lastError[7]_i_20__0_n_0 ,\lastError[7]_i_21__0_n_0 }));
  CARRY4 \lastError_reg[7]_i_17__1 
       (.CI(\lastError_reg[3]_i_17__1_n_0 ),
        .CO({\lastError_reg[7]_i_17__1_n_0 ,\lastError_reg[7]_i_17__1_n_1 ,\lastError_reg[7]_i_17__1_n_2 ,\lastError_reg[7]_i_17__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\displacements_reg_n_0_[2][7] ,\displacements_reg_n_0_[2][6] ,\displacements_reg_n_0_[2][5] ,\displacements_reg_n_0_[2][4] }),
        .O({\lastError_reg[7]_i_17__1_n_4 ,\lastError_reg[7]_i_17__1_n_5 ,\lastError_reg[7]_i_17__1_n_6 ,\lastError_reg[7]_i_17__1_n_7 }),
        .S({\lastError[7]_i_18__1_n_0 ,\lastError[7]_i_19__1_n_0 ,\lastError[7]_i_20__1_n_0 ,\lastError[7]_i_21__1_n_0 }));
  CARRY4 \lastError_reg[7]_i_17__2 
       (.CI(\lastError_reg[3]_i_17__2_n_0 ),
        .CO({\lastError_reg[7]_i_17__2_n_0 ,\lastError_reg[7]_i_17__2_n_1 ,\lastError_reg[7]_i_17__2_n_2 ,\lastError_reg[7]_i_17__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\displacements_reg_n_0_[3][7] ,\displacements_reg_n_0_[3][6] ,\displacements_reg_n_0_[3][5] ,\displacements_reg_n_0_[3][4] }),
        .O({\lastError_reg[7]_i_17__2_n_4 ,\lastError_reg[7]_i_17__2_n_5 ,\lastError_reg[7]_i_17__2_n_6 ,\lastError_reg[7]_i_17__2_n_7 }),
        .S({\lastError[7]_i_18__2_n_0 ,\lastError[7]_i_19__2_n_0 ,\lastError[7]_i_20__2_n_0 ,\lastError[7]_i_21__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[7]_i_2 
       (.CI(\lastError_reg[3]_i_2_n_0 ),
        .CO({\lastError_reg[7]_i_2_n_0 ,\lastError_reg[7]_i_2_n_1 ,\lastError_reg[7]_i_2_n_2 ,\lastError_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[0][7] ,\sp_reg_n_0_[0][6] ,\sp_reg_n_0_[0][5] ,\sp_reg_n_0_[0][4] }),
        .O(p_1_in[7:4]),
        .S({\lastError[7]_i_5_n_0 ,\lastError[7]_i_6_n_0 ,\lastError[7]_i_7_n_0 ,\lastError[7]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[7]_i_2__0 
       (.CI(\lastError_reg[3]_i_2__0_n_0 ),
        .CO({\lastError_reg[7]_i_2__0_n_0 ,\lastError_reg[7]_i_2__0_n_1 ,\lastError_reg[7]_i_2__0_n_2 ,\lastError_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[1][7] ,\sp_reg_n_0_[1][6] ,\sp_reg_n_0_[1][5] ,\sp_reg_n_0_[1][4] }),
        .O(p_1_in_4[7:4]),
        .S({\lastError[7]_i_5__0_n_0 ,\lastError[7]_i_6__0_n_0 ,\lastError[7]_i_7__0_n_0 ,\lastError[7]_i_8__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[7]_i_2__1 
       (.CI(\lastError_reg[3]_i_2__1_n_0 ),
        .CO({\lastError_reg[7]_i_2__1_n_0 ,\lastError_reg[7]_i_2__1_n_1 ,\lastError_reg[7]_i_2__1_n_2 ,\lastError_reg[7]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[2][7] ,\sp_reg_n_0_[2][6] ,\sp_reg_n_0_[2][5] ,\sp_reg_n_0_[2][4] }),
        .O(p_1_in_9[7:4]),
        .S({\lastError[7]_i_5__1_n_0 ,\lastError[7]_i_6__1_n_0 ,\lastError[7]_i_7__1_n_0 ,\lastError[7]_i_8__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lastError_reg[7]_i_2__2 
       (.CI(\lastError_reg[3]_i_2__2_n_0 ),
        .CO({\lastError_reg[7]_i_2__2_n_0 ,\lastError_reg[7]_i_2__2_n_1 ,\lastError_reg[7]_i_2__2_n_2 ,\lastError_reg[7]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sp_reg_n_0_[3][7] ,\sp_reg_n_0_[3][6] ,\sp_reg_n_0_[3][5] ,\sp_reg_n_0_[3][4] }),
        .O(p_1_in_14[7:4]),
        .S({\lastError[7]_i_5__2_n_0 ,\lastError[7]_i_6__2_n_0 ,\lastError[7]_i_7__2_n_0 ,\lastError[7]_i_8__2_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \motor[5]_i_2 
       (.I0(motor[1]),
        .I1(motor[0]),
        .O(\motor[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \motor[7]_i_5 
       (.I0(motor[5]),
        .I1(motor[3]),
        .I2(motor[1]),
        .I3(motor[0]),
        .I4(motor[2]),
        .I5(motor[4]),
        .O(\motor[7]_i_5_n_0 ));
  FDRE \motor_reg[0] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_16),
        .D(spi_control_n_19),
        .Q(motor[0]),
        .R(clear));
  FDRE \motor_reg[1] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_16),
        .D(spi_control_n_20),
        .Q(motor[1]),
        .R(clear));
  FDRE \motor_reg[2] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_16),
        .D(spi_control_n_21),
        .Q(motor[2]),
        .R(clear));
  FDRE \motor_reg[3] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_16),
        .D(spi_control_n_22),
        .Q(motor[3]),
        .R(clear));
  FDRE \motor_reg[4] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_16),
        .D(spi_control_n_23),
        .Q(motor[4]),
        .R(clear));
  FDRE \motor_reg[5] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_16),
        .D(spi_control_n_24),
        .Q(motor[5]),
        .R(clear));
  FDRE \motor_reg[6] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_16),
        .D(spi_control_n_25),
        .Q(motor[6]),
        .R(clear));
  FDRE \motor_reg[7] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_16),
        .D(spi_control_n_26),
        .Q(motor[7]),
        .R(clear));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \myo_brick[3]_i_1 
       (.I0(axi_awaddr[8]),
        .I1(axi_awaddr[7]),
        .I2(axi_awaddr[6]),
        .I3(axi_awaddr[9]),
        .I4(axi_awaddr[10]),
        .I5(\axi_awaddr_reg[10]_0 ),
        .O(myo_brick));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \myo_brick_encoder_multiplier[0][31]_i_1 
       (.I0(\myo_brick_encoder_multiplier[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I4(axi_awaddr[4]),
        .I5(axi_awaddr[5]),
        .O(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \myo_brick_encoder_multiplier[0][31]_i_2 
       (.I0(axi_awaddr[8]),
        .I1(axi_awaddr[6]),
        .I2(axi_awaddr[7]),
        .I3(axi_awaddr[9]),
        .I4(axi_awaddr[10]),
        .I5(\axi_awaddr_reg[10]_0 ),
        .O(\myo_brick_encoder_multiplier[0][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \myo_brick_encoder_multiplier[1][31]_i_1 
       (.I0(\myo_brick_encoder_multiplier[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .O(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \myo_brick_encoder_multiplier[2][31]_i_1 
       (.I0(\myo_brick_encoder_multiplier[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\outputShifter[2][31]_i_2_n_0 ),
        .O(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \myo_brick_encoder_multiplier[3][31]_i_1 
       (.I0(\myo_brick_encoder_multiplier[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\outputShifter[3][31]_i_2_n_0 ),
        .O(myo_brick_encoder_multiplier));
  FDSE \myo_brick_encoder_multiplier_reg[0][0] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [0]),
        .S(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][10] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [10]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][11] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [11]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][12] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [12]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][13] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [13]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][14] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [14]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][15] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [15]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][16] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [16]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][17] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [17]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][18] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [18]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][19] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [19]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][1] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [1]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][20] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [20]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][21] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [21]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][22] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [22]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][23] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [23]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][24] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [24]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][25] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [25]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][26] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [26]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][27] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [27]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][28] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [28]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][29] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [29]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][2] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [2]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][30] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [30]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][31] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [31]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][3] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [3]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][4] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [4]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][5] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [5]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][6] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [6]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][7] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [7]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][8] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [8]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[0][9] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\myo_brick_encoder_multiplier_reg[0]_4 [9]),
        .R(clear));
  FDSE \myo_brick_encoder_multiplier_reg[1][0] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [0]),
        .S(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][10] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [10]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][11] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [11]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][12] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [12]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][13] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [13]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][14] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [14]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][15] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [15]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][16] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [16]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][17] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [17]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][18] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [18]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][19] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [19]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][1] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [1]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][20] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [20]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][21] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [21]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][22] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [22]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][23] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [23]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][24] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [24]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][25] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [25]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][26] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [26]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][27] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [27]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][28] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [28]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][29] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [29]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][2] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [2]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][30] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [30]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][31] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [31]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][3] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [3]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][4] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [4]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][5] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [5]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][6] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [6]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][7] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [7]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][8] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [8]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[1][9] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\myo_brick_encoder_multiplier_reg[1]_5 [9]),
        .R(clear));
  FDSE \myo_brick_encoder_multiplier_reg[2][0] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [0]),
        .S(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][10] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [10]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][11] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [11]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][12] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [12]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][13] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [13]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][14] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [14]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][15] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [15]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][16] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [16]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][17] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [17]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][18] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [18]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][19] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [19]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][1] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [1]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][20] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [20]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][21] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [21]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][22] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [22]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][23] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [23]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][24] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [24]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][25] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [25]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][26] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [26]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][27] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [27]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][28] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [28]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][29] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [29]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][2] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [2]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][30] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [30]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][31] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [31]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][3] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [3]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][4] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [4]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][5] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [5]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][6] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [6]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][7] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [7]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][8] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [8]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[2][9] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_encoder_multiplier[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\myo_brick_encoder_multiplier_reg[2]_6 [9]),
        .R(clear));
  FDSE \myo_brick_encoder_multiplier_reg[3][0] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[0]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [0]),
        .S(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][10] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[10]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [10]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][11] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[11]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [11]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][12] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[12]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [12]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][13] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[13]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [13]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][14] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[14]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [14]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][15] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[15]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [15]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][16] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[16]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [16]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][17] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[17]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [17]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][18] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[18]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [18]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][19] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[19]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [19]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][1] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[1]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [1]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][20] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[20]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [20]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][21] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[21]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [21]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][22] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[22]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [22]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][23] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[23]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [23]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][24] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[24]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [24]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][25] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[25]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [25]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][26] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[26]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [26]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][27] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[27]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [27]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][28] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[28]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [28]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][29] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[29]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [29]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][2] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[2]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [2]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][30] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[30]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [30]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][31] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[31]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [31]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][3] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[3]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [3]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][4] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[4]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [4]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][5] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[5]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [5]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][6] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[6]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [6]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][7] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[7]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [7]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][8] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[8]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [8]),
        .R(clear));
  FDRE \myo_brick_encoder_multiplier_reg[3][9] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_encoder_multiplier),
        .D(myocontrol_wdata[9]),
        .Q(\myo_brick_encoder_multiplier_reg[3]_7 [9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \myo_brick_gear_box_ratio[0][31]_i_1 
       (.I0(\myo_brick_gear_box_ratio[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I4(axi_awaddr[4]),
        .I5(axi_awaddr[5]),
        .O(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \myo_brick_gear_box_ratio[0][31]_i_2 
       (.I0(axi_awaddr[8]),
        .I1(axi_awaddr[7]),
        .I2(axi_awaddr[6]),
        .I3(axi_awaddr[9]),
        .I4(axi_awaddr[10]),
        .I5(\axi_awaddr_reg[10]_0 ),
        .O(\myo_brick_gear_box_ratio[0][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \myo_brick_gear_box_ratio[1][31]_i_1 
       (.I0(\myo_brick_gear_box_ratio[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .O(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \myo_brick_gear_box_ratio[2][31]_i_1 
       (.I0(\myo_brick_gear_box_ratio[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\outputShifter[2][31]_i_2_n_0 ),
        .O(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \myo_brick_gear_box_ratio[3][31]_i_1 
       (.I0(\myo_brick_gear_box_ratio[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\outputShifter[3][31]_i_2_n_0 ),
        .O(myo_brick_gear_box_ratio));
  FDRE \myo_brick_gear_box_ratio_reg[0][0] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][0] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][10] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][10] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][11] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][11] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][12] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][12] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][13] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][13] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][14] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][14] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][15] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][15] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][16] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][16] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][17] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][17] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][18] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][18] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][19] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][19] ),
        .R(clear));
  FDSE \myo_brick_gear_box_ratio_reg[0][1] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][1] ),
        .S(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][20] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][20] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][21] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][21] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][22] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][22] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][23] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][23] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][24] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][24] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][25] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][25] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][26] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][26] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][27] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][27] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][28] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][28] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][29] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][29] ),
        .R(clear));
  FDSE \myo_brick_gear_box_ratio_reg[0][2] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][2] ),
        .S(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][30] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][30] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][31] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][31] ),
        .R(clear));
  FDSE \myo_brick_gear_box_ratio_reg[0][3] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][3] ),
        .S(clear));
  FDSE \myo_brick_gear_box_ratio_reg[0][4] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][4] ),
        .S(clear));
  FDSE \myo_brick_gear_box_ratio_reg[0][5] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][5] ),
        .S(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][6] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][6] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][7] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][7] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][8] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][8] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[0][9] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[0][9] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][0] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][0] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][10] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][10] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][11] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][11] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][12] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][12] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][13] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][13] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][14] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][14] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][15] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][15] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][16] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][16] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][17] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][17] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][18] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][18] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][19] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][19] ),
        .R(clear));
  FDSE \myo_brick_gear_box_ratio_reg[1][1] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][1] ),
        .S(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][20] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][20] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][21] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][21] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][22] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][22] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][23] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][23] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][24] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][24] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][25] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][25] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][26] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][26] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][27] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][27] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][28] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][28] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][29] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][29] ),
        .R(clear));
  FDSE \myo_brick_gear_box_ratio_reg[1][2] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][2] ),
        .S(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][30] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][30] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][31] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][31] ),
        .R(clear));
  FDSE \myo_brick_gear_box_ratio_reg[1][3] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][3] ),
        .S(clear));
  FDSE \myo_brick_gear_box_ratio_reg[1][4] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][4] ),
        .S(clear));
  FDSE \myo_brick_gear_box_ratio_reg[1][5] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][5] ),
        .S(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][6] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][6] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][7] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][7] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][8] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][8] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[1][9] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[1][9] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][0] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][0] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][10] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][10] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][11] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][11] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][12] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][12] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][13] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][13] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][14] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][14] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][15] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][15] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][16] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][16] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][17] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][17] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][18] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][18] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][19] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][19] ),
        .R(clear));
  FDSE \myo_brick_gear_box_ratio_reg[2][1] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][1] ),
        .S(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][20] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][20] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][21] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][21] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][22] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][22] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][23] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][23] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][24] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][24] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][25] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][25] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][26] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][26] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][27] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][27] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][28] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][28] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][29] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][29] ),
        .R(clear));
  FDSE \myo_brick_gear_box_ratio_reg[2][2] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][2] ),
        .S(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][30] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][30] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][31] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][31] ),
        .R(clear));
  FDSE \myo_brick_gear_box_ratio_reg[2][3] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][3] ),
        .S(clear));
  FDSE \myo_brick_gear_box_ratio_reg[2][4] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][4] ),
        .S(clear));
  FDSE \myo_brick_gear_box_ratio_reg[2][5] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][5] ),
        .S(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][6] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][6] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][7] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][7] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][8] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][8] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[2][9] 
       (.C(myocontrol_aclk),
        .CE(\myo_brick_gear_box_ratio[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[2][9] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][0] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[0]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][0] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][10] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[10]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][10] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][11] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[11]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][11] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][12] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[12]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][12] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][13] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[13]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][13] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][14] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[14]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][14] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][15] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[15]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][15] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][16] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[16]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][16] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][17] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[17]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][17] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][18] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[18]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][18] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][19] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[19]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][19] ),
        .R(clear));
  FDSE \myo_brick_gear_box_ratio_reg[3][1] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[1]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][1] ),
        .S(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][20] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[20]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][20] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][21] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[21]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][21] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][22] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[22]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][22] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][23] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[23]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][23] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][24] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[24]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][24] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][25] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[25]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][25] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][26] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[26]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][26] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][27] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[27]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][27] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][28] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[28]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][28] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][29] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[29]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][29] ),
        .R(clear));
  FDSE \myo_brick_gear_box_ratio_reg[3][2] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[2]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][2] ),
        .S(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][30] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[30]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][30] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][31] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[31]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][31] ),
        .R(clear));
  FDSE \myo_brick_gear_box_ratio_reg[3][3] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[3]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][3] ),
        .S(clear));
  FDSE \myo_brick_gear_box_ratio_reg[3][4] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[4]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][4] ),
        .S(clear));
  FDSE \myo_brick_gear_box_ratio_reg[3][5] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[5]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][5] ),
        .S(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][6] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[6]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][6] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][7] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[7]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][7] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][8] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[8]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][8] ),
        .R(clear));
  FDRE \myo_brick_gear_box_ratio_reg[3][9] 
       (.C(myocontrol_aclk),
        .CE(myo_brick_gear_box_ratio),
        .D(myocontrol_wdata[9]),
        .Q(\myo_brick_gear_box_ratio_reg_n_0_[3][9] ),
        .R(clear));
  FDRE \myo_brick_reg[0] 
       (.C(myocontrol_aclk),
        .CE(myo_brick),
        .D(myocontrol_wdata[0]),
        .Q(\myo_brick_reg_n_0_[0] ),
        .R(clear));
  FDRE \myo_brick_reg[1] 
       (.C(myocontrol_aclk),
        .CE(myo_brick),
        .D(myocontrol_wdata[1]),
        .Q(\myo_brick_reg_n_0_[1] ),
        .R(clear));
  FDRE \myo_brick_reg[2] 
       (.C(myocontrol_aclk),
        .CE(myo_brick),
        .D(myocontrol_wdata[2]),
        .Q(\myo_brick_reg_n_0_[2] ),
        .R(clear));
  FDRE \myo_brick_reg[3] 
       (.C(myocontrol_aclk),
        .CE(myo_brick),
        .D(myocontrol_wdata[3]),
        .Q(\myo_brick_reg_n_0_[3] ),
        .R(clear));
  LUT3 #(
    .INIT(8'h08)) 
    \outputNegMax[0][31]_i_1 
       (.I0(\outputNegMax[0][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg[0]_8 ),
        .I2(axi_awaddr[9]),
        .O(\outputNegMax[0][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \outputNegMax[0][31]_i_2 
       (.I0(axi_awaddr[10]),
        .I1(axi_awaddr[6]),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_9 ),
        .I3(axi_awaddr[8]),
        .I4(axi_awaddr[7]),
        .O(\outputNegMax[0][31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \outputNegMax[1][31]_i_1 
       (.I0(\outputNegMax[0][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg[1]_11 ),
        .I2(axi_awaddr[9]),
        .O(\outputNegMax[1][31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \outputNegMax[2][31]_i_1 
       (.I0(\outputNegMax[0][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg[2]_10 ),
        .I2(axi_awaddr[9]),
        .O(\outputNegMax[2][31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \outputNegMax[3][31]_i_1 
       (.I0(\outputNegMax[0][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg[3]_9 ),
        .I2(axi_awaddr[9]),
        .O(outputNegMax));
  FDRE \outputNegMax_reg[0][0] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\outputNegMax_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][10] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\outputNegMax_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][11] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\outputNegMax_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][12] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\outputNegMax_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][13] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\outputNegMax_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][14] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\outputNegMax_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][15] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\outputNegMax_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][16] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\outputNegMax_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][17] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\outputNegMax_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][18] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\outputNegMax_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][19] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\outputNegMax_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][1] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\outputNegMax_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][20] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\outputNegMax_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][21] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\outputNegMax_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][22] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\outputNegMax_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][23] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\outputNegMax_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][24] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\outputNegMax_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][25] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\outputNegMax_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][26] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\outputNegMax_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][27] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\outputNegMax_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][28] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\outputNegMax_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][29] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\outputNegMax_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][2] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\outputNegMax_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][30] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\outputNegMax_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][31] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\outputNegMax_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][3] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\outputNegMax_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][4] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\outputNegMax_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][5] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\outputNegMax_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][6] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\outputNegMax_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][7] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\outputNegMax_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][8] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\outputNegMax_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[0][9] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\outputNegMax_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][0] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\outputNegMax_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][10] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\outputNegMax_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][11] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\outputNegMax_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][12] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\outputNegMax_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][13] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\outputNegMax_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][14] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\outputNegMax_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][15] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\outputNegMax_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][16] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\outputNegMax_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][17] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\outputNegMax_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][18] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\outputNegMax_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][19] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\outputNegMax_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][1] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\outputNegMax_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][20] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\outputNegMax_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][21] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\outputNegMax_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][22] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\outputNegMax_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][23] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\outputNegMax_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][24] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\outputNegMax_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][25] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\outputNegMax_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][26] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\outputNegMax_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][27] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\outputNegMax_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][28] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\outputNegMax_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][29] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\outputNegMax_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][2] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\outputNegMax_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][30] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\outputNegMax_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][31] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\outputNegMax_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][3] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\outputNegMax_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][4] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\outputNegMax_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][5] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\outputNegMax_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][6] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\outputNegMax_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][7] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\outputNegMax_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][8] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\outputNegMax_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[1][9] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\outputNegMax_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][0] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\outputNegMax_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][10] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\outputNegMax_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][11] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\outputNegMax_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][12] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\outputNegMax_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][13] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\outputNegMax_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][14] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\outputNegMax_reg_n_0_[2][14] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][15] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\outputNegMax_reg_n_0_[2][15] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][16] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\outputNegMax_reg_n_0_[2][16] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][17] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\outputNegMax_reg_n_0_[2][17] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][18] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\outputNegMax_reg_n_0_[2][18] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][19] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\outputNegMax_reg_n_0_[2][19] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][1] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\outputNegMax_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][20] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\outputNegMax_reg_n_0_[2][20] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][21] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\outputNegMax_reg_n_0_[2][21] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][22] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\outputNegMax_reg_n_0_[2][22] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][23] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\outputNegMax_reg_n_0_[2][23] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][24] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\outputNegMax_reg_n_0_[2][24] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][25] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\outputNegMax_reg_n_0_[2][25] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][26] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\outputNegMax_reg_n_0_[2][26] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][27] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\outputNegMax_reg_n_0_[2][27] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][28] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\outputNegMax_reg_n_0_[2][28] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][29] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\outputNegMax_reg_n_0_[2][29] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][2] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\outputNegMax_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][30] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\outputNegMax_reg_n_0_[2][30] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][31] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\outputNegMax_reg_n_0_[2][31] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][3] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\outputNegMax_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][4] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\outputNegMax_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][5] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\outputNegMax_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][6] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\outputNegMax_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][7] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\outputNegMax_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][8] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\outputNegMax_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[2][9] 
       (.C(myocontrol_aclk),
        .CE(\outputNegMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\outputNegMax_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][0] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[0]),
        .Q(\outputNegMax_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][10] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[10]),
        .Q(\outputNegMax_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][11] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[11]),
        .Q(\outputNegMax_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][12] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[12]),
        .Q(\outputNegMax_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][13] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[13]),
        .Q(\outputNegMax_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][14] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[14]),
        .Q(\outputNegMax_reg_n_0_[3][14] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][15] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[15]),
        .Q(\outputNegMax_reg_n_0_[3][15] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][16] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[16]),
        .Q(\outputNegMax_reg_n_0_[3][16] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][17] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[17]),
        .Q(\outputNegMax_reg_n_0_[3][17] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][18] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[18]),
        .Q(\outputNegMax_reg_n_0_[3][18] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][19] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[19]),
        .Q(\outputNegMax_reg_n_0_[3][19] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][1] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[1]),
        .Q(\outputNegMax_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][20] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[20]),
        .Q(\outputNegMax_reg_n_0_[3][20] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][21] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[21]),
        .Q(\outputNegMax_reg_n_0_[3][21] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][22] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[22]),
        .Q(\outputNegMax_reg_n_0_[3][22] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][23] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[23]),
        .Q(\outputNegMax_reg_n_0_[3][23] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][24] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[24]),
        .Q(\outputNegMax_reg_n_0_[3][24] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][25] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[25]),
        .Q(\outputNegMax_reg_n_0_[3][25] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][26] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[26]),
        .Q(\outputNegMax_reg_n_0_[3][26] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][27] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[27]),
        .Q(\outputNegMax_reg_n_0_[3][27] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][28] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[28]),
        .Q(\outputNegMax_reg_n_0_[3][28] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][29] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[29]),
        .Q(\outputNegMax_reg_n_0_[3][29] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][2] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[2]),
        .Q(\outputNegMax_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][30] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[30]),
        .Q(\outputNegMax_reg_n_0_[3][30] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][31] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[31]),
        .Q(\outputNegMax_reg_n_0_[3][31] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][3] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[3]),
        .Q(\outputNegMax_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][4] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[4]),
        .Q(\outputNegMax_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][5] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[5]),
        .Q(\outputNegMax_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][6] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[6]),
        .Q(\outputNegMax_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][7] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[7]),
        .Q(\outputNegMax_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][8] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[8]),
        .Q(\outputNegMax_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \outputNegMax_reg[3][9] 
       (.C(myocontrol_aclk),
        .CE(outputNegMax),
        .D(myocontrol_wdata[9]),
        .Q(\outputNegMax_reg_n_0_[3][9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \outputPosMax[0][31]_i_1 
       (.I0(\outputPosMax[0][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg[0]_8 ),
        .I2(axi_awaddr[9]),
        .O(\outputPosMax[0][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \outputPosMax[0][31]_i_2 
       (.I0(axi_awaddr[10]),
        .I1(axi_awaddr[7]),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_9 ),
        .I3(axi_awaddr[6]),
        .I4(axi_awaddr[8]),
        .O(\outputPosMax[0][31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \outputPosMax[1][31]_i_1 
       (.I0(\outputPosMax[0][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg[1]_11 ),
        .I2(axi_awaddr[9]),
        .O(\outputPosMax[1][31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \outputPosMax[2][31]_i_1 
       (.I0(\outputPosMax[0][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg[2]_10 ),
        .I2(axi_awaddr[9]),
        .O(\outputPosMax[2][31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \outputPosMax[3][31]_i_1 
       (.I0(\outputPosMax[0][31]_i_2_n_0 ),
        .I1(\myo_brick_gear_box_ratio_reg[3]_9 ),
        .I2(axi_awaddr[9]),
        .O(outputPosMax));
  FDRE \outputPosMax_reg[0][0] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\outputPosMax_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][10] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\outputPosMax_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][11] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\outputPosMax_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][12] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\outputPosMax_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][13] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\outputPosMax_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][14] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\outputPosMax_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][15] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\outputPosMax_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][16] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\outputPosMax_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][17] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\outputPosMax_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][18] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\outputPosMax_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][19] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\outputPosMax_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][1] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\outputPosMax_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][20] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\outputPosMax_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][21] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\outputPosMax_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][22] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\outputPosMax_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][23] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\outputPosMax_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][24] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\outputPosMax_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][25] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\outputPosMax_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][26] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\outputPosMax_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][27] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\outputPosMax_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][28] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\outputPosMax_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][29] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\outputPosMax_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][2] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\outputPosMax_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][30] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\outputPosMax_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][31] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\outputPosMax_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][3] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\outputPosMax_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][4] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\outputPosMax_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][5] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\outputPosMax_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][6] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\outputPosMax_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][7] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\outputPosMax_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][8] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\outputPosMax_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[0][9] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\outputPosMax_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][0] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\outputPosMax_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][10] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\outputPosMax_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][11] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\outputPosMax_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][12] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\outputPosMax_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][13] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\outputPosMax_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][14] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\outputPosMax_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][15] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\outputPosMax_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][16] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\outputPosMax_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][17] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\outputPosMax_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][18] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\outputPosMax_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][19] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\outputPosMax_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][1] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\outputPosMax_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][20] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\outputPosMax_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][21] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\outputPosMax_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][22] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\outputPosMax_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][23] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\outputPosMax_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][24] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\outputPosMax_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][25] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\outputPosMax_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][26] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\outputPosMax_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][27] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\outputPosMax_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][28] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\outputPosMax_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][29] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\outputPosMax_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][2] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\outputPosMax_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][30] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\outputPosMax_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][31] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\outputPosMax_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][3] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\outputPosMax_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][4] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\outputPosMax_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][5] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\outputPosMax_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][6] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\outputPosMax_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][7] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\outputPosMax_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][8] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\outputPosMax_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[1][9] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\outputPosMax_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][0] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\outputPosMax_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][10] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\outputPosMax_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][11] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\outputPosMax_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][12] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\outputPosMax_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][13] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\outputPosMax_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][14] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\outputPosMax_reg_n_0_[2][14] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][15] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\outputPosMax_reg_n_0_[2][15] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][16] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\outputPosMax_reg_n_0_[2][16] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][17] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\outputPosMax_reg_n_0_[2][17] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][18] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\outputPosMax_reg_n_0_[2][18] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][19] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\outputPosMax_reg_n_0_[2][19] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][1] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\outputPosMax_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][20] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\outputPosMax_reg_n_0_[2][20] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][21] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\outputPosMax_reg_n_0_[2][21] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][22] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\outputPosMax_reg_n_0_[2][22] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][23] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\outputPosMax_reg_n_0_[2][23] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][24] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\outputPosMax_reg_n_0_[2][24] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][25] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\outputPosMax_reg_n_0_[2][25] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][26] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\outputPosMax_reg_n_0_[2][26] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][27] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\outputPosMax_reg_n_0_[2][27] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][28] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\outputPosMax_reg_n_0_[2][28] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][29] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\outputPosMax_reg_n_0_[2][29] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][2] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\outputPosMax_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][30] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\outputPosMax_reg_n_0_[2][30] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][31] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\outputPosMax_reg_n_0_[2][31] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][3] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\outputPosMax_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][4] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\outputPosMax_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][5] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\outputPosMax_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][6] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\outputPosMax_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][7] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\outputPosMax_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][8] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\outputPosMax_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[2][9] 
       (.C(myocontrol_aclk),
        .CE(\outputPosMax[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\outputPosMax_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][0] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[0]),
        .Q(\outputPosMax_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][10] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[10]),
        .Q(\outputPosMax_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][11] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[11]),
        .Q(\outputPosMax_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][12] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[12]),
        .Q(\outputPosMax_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][13] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[13]),
        .Q(\outputPosMax_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][14] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[14]),
        .Q(\outputPosMax_reg_n_0_[3][14] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][15] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[15]),
        .Q(\outputPosMax_reg_n_0_[3][15] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][16] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[16]),
        .Q(\outputPosMax_reg_n_0_[3][16] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][17] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[17]),
        .Q(\outputPosMax_reg_n_0_[3][17] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][18] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[18]),
        .Q(\outputPosMax_reg_n_0_[3][18] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][19] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[19]),
        .Q(\outputPosMax_reg_n_0_[3][19] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][1] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[1]),
        .Q(\outputPosMax_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][20] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[20]),
        .Q(\outputPosMax_reg_n_0_[3][20] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][21] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[21]),
        .Q(\outputPosMax_reg_n_0_[3][21] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][22] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[22]),
        .Q(\outputPosMax_reg_n_0_[3][22] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][23] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[23]),
        .Q(\outputPosMax_reg_n_0_[3][23] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][24] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[24]),
        .Q(\outputPosMax_reg_n_0_[3][24] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][25] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[25]),
        .Q(\outputPosMax_reg_n_0_[3][25] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][26] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[26]),
        .Q(\outputPosMax_reg_n_0_[3][26] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][27] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[27]),
        .Q(\outputPosMax_reg_n_0_[3][27] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][28] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[28]),
        .Q(\outputPosMax_reg_n_0_[3][28] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][29] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[29]),
        .Q(\outputPosMax_reg_n_0_[3][29] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][2] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[2]),
        .Q(\outputPosMax_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][30] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[30]),
        .Q(\outputPosMax_reg_n_0_[3][30] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][31] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[31]),
        .Q(\outputPosMax_reg_n_0_[3][31] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][3] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[3]),
        .Q(\outputPosMax_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][4] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[4]),
        .Q(\outputPosMax_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][5] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[5]),
        .Q(\outputPosMax_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][6] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[6]),
        .Q(\outputPosMax_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][7] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[7]),
        .Q(\outputPosMax_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][8] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[8]),
        .Q(\outputPosMax_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \outputPosMax_reg[3][9] 
       (.C(myocontrol_aclk),
        .CE(outputPosMax),
        .D(myocontrol_wdata[9]),
        .Q(\outputPosMax_reg_n_0_[3][9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \outputShifter[0][31]_i_1 
       (.I0(\outputShifter[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I3(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I4(axi_awaddr[4]),
        .I5(axi_awaddr[5]),
        .O(\outputShifter[0][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \outputShifter[0][31]_i_2 
       (.I0(\sp[0][31]_i_2_n_0 ),
        .I1(axi_awaddr[10]),
        .I2(axi_awaddr[4]),
        .I3(axi_awaddr[5]),
        .I4(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I5(slv_reg_wren),
        .O(\outputShifter[0][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \outputShifter[1][31]_i_1 
       (.I0(\outputShifter[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .O(\outputShifter[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \outputShifter[2][31]_i_1 
       (.I0(\outputShifter[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\outputShifter[2][31]_i_2_n_0 ),
        .O(\outputShifter[2][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outputShifter[2][31]_i_2 
       (.I0(axi_awaddr[3]),
        .I1(axi_awaddr[2]),
        .O(\outputShifter[2][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \outputShifter[3][31]_i_1 
       (.I0(\outputShifter[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I2(\instantiate_pid_controllers[0].pid_controller_n_8 ),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[5]),
        .I5(\outputShifter[3][31]_i_2_n_0 ),
        .O(outputShifter));
  LUT2 #(
    .INIT(4'h8)) 
    \outputShifter[3][31]_i_2 
       (.I0(axi_awaddr[2]),
        .I1(axi_awaddr[3]),
        .O(\outputShifter[3][31]_i_2_n_0 ));
  FDSE \outputShifter_reg[0][0] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\outputShifter_reg_n_0_[0][0] ),
        .S(clear));
  FDRE \outputShifter_reg[0][10] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\outputShifter_reg_n_0_[0][10] ),
        .R(clear));
  FDRE \outputShifter_reg[0][11] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\outputShifter_reg_n_0_[0][11] ),
        .R(clear));
  FDRE \outputShifter_reg[0][12] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\outputShifter_reg_n_0_[0][12] ),
        .R(clear));
  FDRE \outputShifter_reg[0][13] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\outputShifter_reg_n_0_[0][13] ),
        .R(clear));
  FDRE \outputShifter_reg[0][14] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\outputShifter_reg_n_0_[0][14] ),
        .R(clear));
  FDRE \outputShifter_reg[0][15] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\outputShifter_reg_n_0_[0][15] ),
        .R(clear));
  FDRE \outputShifter_reg[0][16] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\outputShifter_reg_n_0_[0][16] ),
        .R(clear));
  FDRE \outputShifter_reg[0][17] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\outputShifter_reg_n_0_[0][17] ),
        .R(clear));
  FDRE \outputShifter_reg[0][18] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\outputShifter_reg_n_0_[0][18] ),
        .R(clear));
  FDRE \outputShifter_reg[0][19] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\outputShifter_reg_n_0_[0][19] ),
        .R(clear));
  FDRE \outputShifter_reg[0][1] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\outputShifter_reg_n_0_[0][1] ),
        .R(clear));
  FDRE \outputShifter_reg[0][20] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\outputShifter_reg_n_0_[0][20] ),
        .R(clear));
  FDRE \outputShifter_reg[0][21] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\outputShifter_reg_n_0_[0][21] ),
        .R(clear));
  FDRE \outputShifter_reg[0][22] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\outputShifter_reg_n_0_[0][22] ),
        .R(clear));
  FDRE \outputShifter_reg[0][23] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\outputShifter_reg_n_0_[0][23] ),
        .R(clear));
  FDRE \outputShifter_reg[0][24] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\outputShifter_reg_n_0_[0][24] ),
        .R(clear));
  FDRE \outputShifter_reg[0][25] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\outputShifter_reg_n_0_[0][25] ),
        .R(clear));
  FDRE \outputShifter_reg[0][26] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\outputShifter_reg_n_0_[0][26] ),
        .R(clear));
  FDRE \outputShifter_reg[0][27] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\outputShifter_reg_n_0_[0][27] ),
        .R(clear));
  FDRE \outputShifter_reg[0][28] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\outputShifter_reg_n_0_[0][28] ),
        .R(clear));
  FDRE \outputShifter_reg[0][29] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\outputShifter_reg_n_0_[0][29] ),
        .R(clear));
  FDRE \outputShifter_reg[0][2] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\outputShifter_reg_n_0_[0][2] ),
        .R(clear));
  FDRE \outputShifter_reg[0][30] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\outputShifter_reg_n_0_[0][30] ),
        .R(clear));
  FDRE \outputShifter_reg[0][31] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\outputShifter_reg_n_0_[0][31] ),
        .R(clear));
  FDRE \outputShifter_reg[0][3] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\outputShifter_reg_n_0_[0][3] ),
        .R(clear));
  FDRE \outputShifter_reg[0][4] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\outputShifter_reg_n_0_[0][4] ),
        .R(clear));
  FDRE \outputShifter_reg[0][5] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\outputShifter_reg_n_0_[0][5] ),
        .R(clear));
  FDRE \outputShifter_reg[0][6] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\outputShifter_reg_n_0_[0][6] ),
        .R(clear));
  FDRE \outputShifter_reg[0][7] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\outputShifter_reg_n_0_[0][7] ),
        .R(clear));
  FDRE \outputShifter_reg[0][8] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\outputShifter_reg_n_0_[0][8] ),
        .R(clear));
  FDRE \outputShifter_reg[0][9] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\outputShifter_reg_n_0_[0][9] ),
        .R(clear));
  FDSE \outputShifter_reg[1][0] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\outputShifter_reg_n_0_[1][0] ),
        .S(clear));
  FDRE \outputShifter_reg[1][10] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\outputShifter_reg_n_0_[1][10] ),
        .R(clear));
  FDRE \outputShifter_reg[1][11] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\outputShifter_reg_n_0_[1][11] ),
        .R(clear));
  FDRE \outputShifter_reg[1][12] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\outputShifter_reg_n_0_[1][12] ),
        .R(clear));
  FDRE \outputShifter_reg[1][13] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\outputShifter_reg_n_0_[1][13] ),
        .R(clear));
  FDRE \outputShifter_reg[1][14] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\outputShifter_reg_n_0_[1][14] ),
        .R(clear));
  FDRE \outputShifter_reg[1][15] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\outputShifter_reg_n_0_[1][15] ),
        .R(clear));
  FDRE \outputShifter_reg[1][16] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\outputShifter_reg_n_0_[1][16] ),
        .R(clear));
  FDRE \outputShifter_reg[1][17] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\outputShifter_reg_n_0_[1][17] ),
        .R(clear));
  FDRE \outputShifter_reg[1][18] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\outputShifter_reg_n_0_[1][18] ),
        .R(clear));
  FDRE \outputShifter_reg[1][19] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\outputShifter_reg_n_0_[1][19] ),
        .R(clear));
  FDRE \outputShifter_reg[1][1] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\outputShifter_reg_n_0_[1][1] ),
        .R(clear));
  FDRE \outputShifter_reg[1][20] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\outputShifter_reg_n_0_[1][20] ),
        .R(clear));
  FDRE \outputShifter_reg[1][21] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\outputShifter_reg_n_0_[1][21] ),
        .R(clear));
  FDRE \outputShifter_reg[1][22] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\outputShifter_reg_n_0_[1][22] ),
        .R(clear));
  FDRE \outputShifter_reg[1][23] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\outputShifter_reg_n_0_[1][23] ),
        .R(clear));
  FDRE \outputShifter_reg[1][24] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\outputShifter_reg_n_0_[1][24] ),
        .R(clear));
  FDRE \outputShifter_reg[1][25] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\outputShifter_reg_n_0_[1][25] ),
        .R(clear));
  FDRE \outputShifter_reg[1][26] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\outputShifter_reg_n_0_[1][26] ),
        .R(clear));
  FDRE \outputShifter_reg[1][27] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\outputShifter_reg_n_0_[1][27] ),
        .R(clear));
  FDRE \outputShifter_reg[1][28] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\outputShifter_reg_n_0_[1][28] ),
        .R(clear));
  FDRE \outputShifter_reg[1][29] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\outputShifter_reg_n_0_[1][29] ),
        .R(clear));
  FDRE \outputShifter_reg[1][2] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\outputShifter_reg_n_0_[1][2] ),
        .R(clear));
  FDRE \outputShifter_reg[1][30] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\outputShifter_reg_n_0_[1][30] ),
        .R(clear));
  FDRE \outputShifter_reg[1][31] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\outputShifter_reg_n_0_[1][31] ),
        .R(clear));
  FDRE \outputShifter_reg[1][3] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\outputShifter_reg_n_0_[1][3] ),
        .R(clear));
  FDRE \outputShifter_reg[1][4] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\outputShifter_reg_n_0_[1][4] ),
        .R(clear));
  FDRE \outputShifter_reg[1][5] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\outputShifter_reg_n_0_[1][5] ),
        .R(clear));
  FDRE \outputShifter_reg[1][6] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\outputShifter_reg_n_0_[1][6] ),
        .R(clear));
  FDRE \outputShifter_reg[1][7] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\outputShifter_reg_n_0_[1][7] ),
        .R(clear));
  FDRE \outputShifter_reg[1][8] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\outputShifter_reg_n_0_[1][8] ),
        .R(clear));
  FDRE \outputShifter_reg[1][9] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\outputShifter_reg_n_0_[1][9] ),
        .R(clear));
  FDSE \outputShifter_reg[2][0] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\outputShifter_reg_n_0_[2][0] ),
        .S(clear));
  FDRE \outputShifter_reg[2][10] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\outputShifter_reg_n_0_[2][10] ),
        .R(clear));
  FDRE \outputShifter_reg[2][11] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\outputShifter_reg_n_0_[2][11] ),
        .R(clear));
  FDRE \outputShifter_reg[2][12] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\outputShifter_reg_n_0_[2][12] ),
        .R(clear));
  FDRE \outputShifter_reg[2][13] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\outputShifter_reg_n_0_[2][13] ),
        .R(clear));
  FDRE \outputShifter_reg[2][14] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\outputShifter_reg_n_0_[2][14] ),
        .R(clear));
  FDRE \outputShifter_reg[2][15] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\outputShifter_reg_n_0_[2][15] ),
        .R(clear));
  FDRE \outputShifter_reg[2][16] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\outputShifter_reg_n_0_[2][16] ),
        .R(clear));
  FDRE \outputShifter_reg[2][17] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\outputShifter_reg_n_0_[2][17] ),
        .R(clear));
  FDRE \outputShifter_reg[2][18] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\outputShifter_reg_n_0_[2][18] ),
        .R(clear));
  FDRE \outputShifter_reg[2][19] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\outputShifter_reg_n_0_[2][19] ),
        .R(clear));
  FDRE \outputShifter_reg[2][1] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\outputShifter_reg_n_0_[2][1] ),
        .R(clear));
  FDRE \outputShifter_reg[2][20] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\outputShifter_reg_n_0_[2][20] ),
        .R(clear));
  FDRE \outputShifter_reg[2][21] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\outputShifter_reg_n_0_[2][21] ),
        .R(clear));
  FDRE \outputShifter_reg[2][22] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\outputShifter_reg_n_0_[2][22] ),
        .R(clear));
  FDRE \outputShifter_reg[2][23] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\outputShifter_reg_n_0_[2][23] ),
        .R(clear));
  FDRE \outputShifter_reg[2][24] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\outputShifter_reg_n_0_[2][24] ),
        .R(clear));
  FDRE \outputShifter_reg[2][25] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\outputShifter_reg_n_0_[2][25] ),
        .R(clear));
  FDRE \outputShifter_reg[2][26] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\outputShifter_reg_n_0_[2][26] ),
        .R(clear));
  FDRE \outputShifter_reg[2][27] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\outputShifter_reg_n_0_[2][27] ),
        .R(clear));
  FDRE \outputShifter_reg[2][28] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\outputShifter_reg_n_0_[2][28] ),
        .R(clear));
  FDRE \outputShifter_reg[2][29] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\outputShifter_reg_n_0_[2][29] ),
        .R(clear));
  FDRE \outputShifter_reg[2][2] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\outputShifter_reg_n_0_[2][2] ),
        .R(clear));
  FDRE \outputShifter_reg[2][30] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\outputShifter_reg_n_0_[2][30] ),
        .R(clear));
  FDRE \outputShifter_reg[2][31] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\outputShifter_reg_n_0_[2][31] ),
        .R(clear));
  FDRE \outputShifter_reg[2][3] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\outputShifter_reg_n_0_[2][3] ),
        .R(clear));
  FDRE \outputShifter_reg[2][4] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\outputShifter_reg_n_0_[2][4] ),
        .R(clear));
  FDRE \outputShifter_reg[2][5] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\outputShifter_reg_n_0_[2][5] ),
        .R(clear));
  FDRE \outputShifter_reg[2][6] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\outputShifter_reg_n_0_[2][6] ),
        .R(clear));
  FDRE \outputShifter_reg[2][7] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\outputShifter_reg_n_0_[2][7] ),
        .R(clear));
  FDRE \outputShifter_reg[2][8] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\outputShifter_reg_n_0_[2][8] ),
        .R(clear));
  FDRE \outputShifter_reg[2][9] 
       (.C(myocontrol_aclk),
        .CE(\outputShifter[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\outputShifter_reg_n_0_[2][9] ),
        .R(clear));
  FDSE \outputShifter_reg[3][0] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[0]),
        .Q(\outputShifter_reg_n_0_[3][0] ),
        .S(clear));
  FDRE \outputShifter_reg[3][10] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[10]),
        .Q(\outputShifter_reg_n_0_[3][10] ),
        .R(clear));
  FDRE \outputShifter_reg[3][11] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[11]),
        .Q(\outputShifter_reg_n_0_[3][11] ),
        .R(clear));
  FDRE \outputShifter_reg[3][12] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[12]),
        .Q(\outputShifter_reg_n_0_[3][12] ),
        .R(clear));
  FDRE \outputShifter_reg[3][13] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[13]),
        .Q(\outputShifter_reg_n_0_[3][13] ),
        .R(clear));
  FDRE \outputShifter_reg[3][14] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[14]),
        .Q(\outputShifter_reg_n_0_[3][14] ),
        .R(clear));
  FDRE \outputShifter_reg[3][15] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[15]),
        .Q(\outputShifter_reg_n_0_[3][15] ),
        .R(clear));
  FDRE \outputShifter_reg[3][16] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[16]),
        .Q(\outputShifter_reg_n_0_[3][16] ),
        .R(clear));
  FDRE \outputShifter_reg[3][17] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[17]),
        .Q(\outputShifter_reg_n_0_[3][17] ),
        .R(clear));
  FDRE \outputShifter_reg[3][18] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[18]),
        .Q(\outputShifter_reg_n_0_[3][18] ),
        .R(clear));
  FDRE \outputShifter_reg[3][19] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[19]),
        .Q(\outputShifter_reg_n_0_[3][19] ),
        .R(clear));
  FDRE \outputShifter_reg[3][1] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[1]),
        .Q(\outputShifter_reg_n_0_[3][1] ),
        .R(clear));
  FDRE \outputShifter_reg[3][20] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[20]),
        .Q(\outputShifter_reg_n_0_[3][20] ),
        .R(clear));
  FDRE \outputShifter_reg[3][21] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[21]),
        .Q(\outputShifter_reg_n_0_[3][21] ),
        .R(clear));
  FDRE \outputShifter_reg[3][22] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[22]),
        .Q(\outputShifter_reg_n_0_[3][22] ),
        .R(clear));
  FDRE \outputShifter_reg[3][23] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[23]),
        .Q(\outputShifter_reg_n_0_[3][23] ),
        .R(clear));
  FDRE \outputShifter_reg[3][24] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[24]),
        .Q(\outputShifter_reg_n_0_[3][24] ),
        .R(clear));
  FDRE \outputShifter_reg[3][25] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[25]),
        .Q(\outputShifter_reg_n_0_[3][25] ),
        .R(clear));
  FDRE \outputShifter_reg[3][26] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[26]),
        .Q(\outputShifter_reg_n_0_[3][26] ),
        .R(clear));
  FDRE \outputShifter_reg[3][27] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[27]),
        .Q(\outputShifter_reg_n_0_[3][27] ),
        .R(clear));
  FDRE \outputShifter_reg[3][28] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[28]),
        .Q(\outputShifter_reg_n_0_[3][28] ),
        .R(clear));
  FDRE \outputShifter_reg[3][29] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[29]),
        .Q(\outputShifter_reg_n_0_[3][29] ),
        .R(clear));
  FDRE \outputShifter_reg[3][2] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[2]),
        .Q(\outputShifter_reg_n_0_[3][2] ),
        .R(clear));
  FDRE \outputShifter_reg[3][30] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[30]),
        .Q(\outputShifter_reg_n_0_[3][30] ),
        .R(clear));
  FDRE \outputShifter_reg[3][31] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[31]),
        .Q(\outputShifter_reg_n_0_[3][31] ),
        .R(clear));
  FDRE \outputShifter_reg[3][3] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[3]),
        .Q(\outputShifter_reg_n_0_[3][3] ),
        .R(clear));
  FDRE \outputShifter_reg[3][4] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[4]),
        .Q(\outputShifter_reg_n_0_[3][4] ),
        .R(clear));
  FDRE \outputShifter_reg[3][5] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[5]),
        .Q(\outputShifter_reg_n_0_[3][5] ),
        .R(clear));
  FDRE \outputShifter_reg[3][6] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[6]),
        .Q(\outputShifter_reg_n_0_[3][6] ),
        .R(clear));
  FDRE \outputShifter_reg[3][7] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[7]),
        .Q(\outputShifter_reg_n_0_[3][7] ),
        .R(clear));
  FDRE \outputShifter_reg[3][8] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[8]),
        .Q(\outputShifter_reg_n_0_[3][8] ),
        .R(clear));
  FDRE \outputShifter_reg[3][9] 
       (.C(myocontrol_aclk),
        .CE(outputShifter),
        .D(myocontrol_wdata[9]),
        .Q(\outputShifter_reg_n_0_[3][9] ),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \pid_update[0]_i_1 
       (.I0(motor[0]),
        .O(motor0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \pid_update[1]_i_1 
       (.I0(motor[0]),
        .I1(motor[1]),
        .O(pid_update0[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \pid_update[2]_i_1 
       (.I0(motor[0]),
        .I1(motor[1]),
        .I2(motor[2]),
        .O(pid_update0[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \pid_update[3]_i_1 
       (.I0(motor[2]),
        .I1(motor[1]),
        .I2(motor[0]),
        .I3(motor[3]),
        .O(pid_update0[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \pid_update[4]_i_1 
       (.I0(motor[3]),
        .I1(motor[0]),
        .I2(motor[1]),
        .I3(motor[2]),
        .I4(motor[4]),
        .O(pid_update0[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \pid_update[5]_i_1 
       (.I0(motor[4]),
        .I1(motor[2]),
        .I2(motor[1]),
        .I3(motor[0]),
        .I4(motor[3]),
        .I5(motor[5]),
        .O(pid_update0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \pid_update[6]_i_1 
       (.I0(motor[5]),
        .I1(motor[3]),
        .I2(\pid_update[6]_i_2_n_0 ),
        .I3(motor[2]),
        .I4(motor[4]),
        .I5(motor[6]),
        .O(pid_update0[6]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \pid_update[6]_i_2 
       (.I0(motor[1]),
        .I1(motor[0]),
        .O(\pid_update[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \pid_update[7]_i_2 
       (.I0(motor[6]),
        .I1(\pid_update[7]_i_3_n_0 ),
        .I2(motor[7]),
        .O(pid_update0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pid_update[7]_i_3 
       (.I0(motor[4]),
        .I1(motor[2]),
        .I2(motor[1]),
        .I3(motor[0]),
        .I4(motor[3]),
        .I5(motor[5]),
        .O(\pid_update[7]_i_3_n_0 ));
  FDSE \pid_update_reg[0] 
       (.C(myocontrol_aclk),
        .CE(pid_update),
        .D(motor0),
        .Q(\pid_update_reg_n_0_[0] ),
        .S(positions));
  FDSE \pid_update_reg[1] 
       (.C(myocontrol_aclk),
        .CE(pid_update),
        .D(pid_update0[1]),
        .Q(\pid_update_reg_n_0_[1] ),
        .S(positions));
  FDRE \pid_update_reg[2] 
       (.C(myocontrol_aclk),
        .CE(pid_update),
        .D(pid_update0[2]),
        .Q(\pid_update_reg_n_0_[2] ),
        .R(positions));
  FDRE \pid_update_reg[3] 
       (.C(myocontrol_aclk),
        .CE(pid_update),
        .D(pid_update0[3]),
        .Q(\pid_update_reg_n_0_[3] ),
        .R(positions));
  FDRE \pid_update_reg[4] 
       (.C(myocontrol_aclk),
        .CE(pid_update),
        .D(pid_update0[4]),
        .Q(\pid_update_reg_n_0_[4] ),
        .R(positions));
  FDRE \pid_update_reg[5] 
       (.C(myocontrol_aclk),
        .CE(pid_update),
        .D(pid_update0[5]),
        .Q(\pid_update_reg_n_0_[5] ),
        .R(positions));
  FDRE \pid_update_reg[6] 
       (.C(myocontrol_aclk),
        .CE(pid_update),
        .D(pid_update0[6]),
        .Q(\pid_update_reg_n_0_[6] ),
        .R(positions));
  FDRE \pid_update_reg[7] 
       (.C(myocontrol_aclk),
        .CE(pid_update),
        .D(pid_update0[7]),
        .Q(\pid_update_reg_n_0_[7] ),
        .R(positions));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \positions[0][31]_i_3 
       (.I0(motor[5]),
        .I1(motor[4]),
        .I2(motor[6]),
        .I3(motor[7]),
        .I4(motor[2]),
        .I5(motor[3]),
        .O(\positions[0][31]_i_3_n_0 ));
  FDRE \positions_reg[0][10] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[21]),
        .Q(\positions_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \positions_reg[0][11] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[20]),
        .Q(\positions_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \positions_reg[0][12] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[19]),
        .Q(\positions_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \positions_reg[0][13] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[18]),
        .Q(\positions_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \positions_reg[0][14] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[17]),
        .Q(\positions_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \positions_reg[0][15] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[16]),
        .Q(\positions_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \positions_reg[0][17] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[14]),
        .Q(\positions_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \positions_reg[0][18] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[13]),
        .Q(\positions_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \positions_reg[0][19] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[12]),
        .Q(\positions_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \positions_reg[0][1] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[30]),
        .Q(\positions_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \positions_reg[0][20] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[11]),
        .Q(\positions_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \positions_reg[0][21] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[10]),
        .Q(\positions_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \positions_reg[0][22] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[9]),
        .Q(\positions_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \positions_reg[0][23] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[8]),
        .Q(\positions_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \positions_reg[0][24] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[7]),
        .Q(\positions_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \positions_reg[0][25] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[6]),
        .Q(\positions_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \positions_reg[0][26] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[5]),
        .Q(\positions_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \positions_reg[0][27] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[4]),
        .Q(\positions_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \positions_reg[0][28] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[3]),
        .Q(\positions_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \positions_reg[0][29] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[2]),
        .Q(\positions_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \positions_reg[0][2] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[29]),
        .Q(\positions_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \positions_reg[0][30] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[1]),
        .Q(\positions_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \positions_reg[0][31] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[0]),
        .Q(\positions_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \positions_reg[0][3] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[28]),
        .Q(\positions_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \positions_reg[0][4] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[27]),
        .Q(\positions_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \positions_reg[0][5] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[26]),
        .Q(\positions_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \positions_reg[0][6] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[25]),
        .Q(\positions_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \positions_reg[0][7] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[24]),
        .Q(\positions_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \positions_reg[0][8] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[23]),
        .Q(\positions_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \positions_reg[0][9] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(position[22]),
        .Q(\positions_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \positions_reg[1][10] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[21]),
        .Q(\positions_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \positions_reg[1][11] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[20]),
        .Q(\positions_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \positions_reg[1][12] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[19]),
        .Q(\positions_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \positions_reg[1][13] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[18]),
        .Q(\positions_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \positions_reg[1][14] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[17]),
        .Q(\positions_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \positions_reg[1][15] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[16]),
        .Q(\positions_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \positions_reg[1][17] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[14]),
        .Q(\positions_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \positions_reg[1][18] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[13]),
        .Q(\positions_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \positions_reg[1][19] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[12]),
        .Q(\positions_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \positions_reg[1][1] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[30]),
        .Q(\positions_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \positions_reg[1][20] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[11]),
        .Q(\positions_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \positions_reg[1][21] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[10]),
        .Q(\positions_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \positions_reg[1][22] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[9]),
        .Q(\positions_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \positions_reg[1][23] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[8]),
        .Q(\positions_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \positions_reg[1][24] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[7]),
        .Q(\positions_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \positions_reg[1][25] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[6]),
        .Q(\positions_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \positions_reg[1][26] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[5]),
        .Q(\positions_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \positions_reg[1][27] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[4]),
        .Q(\positions_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \positions_reg[1][28] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[3]),
        .Q(\positions_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \positions_reg[1][29] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[2]),
        .Q(\positions_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \positions_reg[1][2] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[29]),
        .Q(\positions_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \positions_reg[1][30] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[1]),
        .Q(\positions_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \positions_reg[1][31] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[0]),
        .Q(\positions_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \positions_reg[1][3] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[28]),
        .Q(\positions_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \positions_reg[1][4] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[27]),
        .Q(\positions_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \positions_reg[1][5] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[26]),
        .Q(\positions_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \positions_reg[1][6] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[25]),
        .Q(\positions_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \positions_reg[1][7] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[24]),
        .Q(\positions_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \positions_reg[1][8] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[23]),
        .Q(\positions_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \positions_reg[1][9] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(position[22]),
        .Q(\positions_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE \positions_reg[2][10] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[21]),
        .Q(\positions_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE \positions_reg[2][11] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[20]),
        .Q(\positions_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE \positions_reg[2][12] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[19]),
        .Q(\positions_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE \positions_reg[2][13] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[18]),
        .Q(\positions_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE \positions_reg[2][14] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[17]),
        .Q(\positions_reg_n_0_[2][14] ),
        .R(1'b0));
  FDRE \positions_reg[2][15] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[16]),
        .Q(\positions_reg_n_0_[2][15] ),
        .R(1'b0));
  FDRE \positions_reg[2][17] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[14]),
        .Q(\positions_reg_n_0_[2][17] ),
        .R(1'b0));
  FDRE \positions_reg[2][18] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[13]),
        .Q(\positions_reg_n_0_[2][18] ),
        .R(1'b0));
  FDRE \positions_reg[2][19] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[12]),
        .Q(\positions_reg_n_0_[2][19] ),
        .R(1'b0));
  FDRE \positions_reg[2][1] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[30]),
        .Q(\positions_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \positions_reg[2][20] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[11]),
        .Q(\positions_reg_n_0_[2][20] ),
        .R(1'b0));
  FDRE \positions_reg[2][21] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[10]),
        .Q(\positions_reg_n_0_[2][21] ),
        .R(1'b0));
  FDRE \positions_reg[2][22] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[9]),
        .Q(\positions_reg_n_0_[2][22] ),
        .R(1'b0));
  FDRE \positions_reg[2][23] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[8]),
        .Q(\positions_reg_n_0_[2][23] ),
        .R(1'b0));
  FDRE \positions_reg[2][24] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[7]),
        .Q(\positions_reg_n_0_[2][24] ),
        .R(1'b0));
  FDRE \positions_reg[2][25] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[6]),
        .Q(\positions_reg_n_0_[2][25] ),
        .R(1'b0));
  FDRE \positions_reg[2][26] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[5]),
        .Q(\positions_reg_n_0_[2][26] ),
        .R(1'b0));
  FDRE \positions_reg[2][27] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[4]),
        .Q(\positions_reg_n_0_[2][27] ),
        .R(1'b0));
  FDRE \positions_reg[2][28] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[3]),
        .Q(\positions_reg_n_0_[2][28] ),
        .R(1'b0));
  FDRE \positions_reg[2][29] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[2]),
        .Q(\positions_reg_n_0_[2][29] ),
        .R(1'b0));
  FDRE \positions_reg[2][2] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[29]),
        .Q(\positions_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \positions_reg[2][30] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[1]),
        .Q(\positions_reg_n_0_[2][30] ),
        .R(1'b0));
  FDRE \positions_reg[2][31] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[0]),
        .Q(\positions_reg_n_0_[2][31] ),
        .R(1'b0));
  FDRE \positions_reg[2][3] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[28]),
        .Q(\positions_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \positions_reg[2][4] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[27]),
        .Q(\positions_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \positions_reg[2][5] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[26]),
        .Q(\positions_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \positions_reg[2][6] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[25]),
        .Q(\positions_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \positions_reg[2][7] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[24]),
        .Q(\positions_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \positions_reg[2][8] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[23]),
        .Q(\positions_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE \positions_reg[2][9] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(position[22]),
        .Q(\positions_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE \positions_reg[3][10] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[21]),
        .Q(\positions_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE \positions_reg[3][11] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[20]),
        .Q(\positions_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE \positions_reg[3][12] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[19]),
        .Q(\positions_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE \positions_reg[3][13] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[18]),
        .Q(\positions_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE \positions_reg[3][14] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[17]),
        .Q(\positions_reg_n_0_[3][14] ),
        .R(1'b0));
  FDRE \positions_reg[3][15] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[16]),
        .Q(\positions_reg_n_0_[3][15] ),
        .R(1'b0));
  FDRE \positions_reg[3][17] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[14]),
        .Q(\positions_reg_n_0_[3][17] ),
        .R(1'b0));
  FDRE \positions_reg[3][18] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[13]),
        .Q(\positions_reg_n_0_[3][18] ),
        .R(1'b0));
  FDRE \positions_reg[3][19] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[12]),
        .Q(\positions_reg_n_0_[3][19] ),
        .R(1'b0));
  FDRE \positions_reg[3][1] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[30]),
        .Q(\positions_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \positions_reg[3][20] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[11]),
        .Q(\positions_reg_n_0_[3][20] ),
        .R(1'b0));
  FDRE \positions_reg[3][21] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[10]),
        .Q(\positions_reg_n_0_[3][21] ),
        .R(1'b0));
  FDRE \positions_reg[3][22] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[9]),
        .Q(\positions_reg_n_0_[3][22] ),
        .R(1'b0));
  FDRE \positions_reg[3][23] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[8]),
        .Q(\positions_reg_n_0_[3][23] ),
        .R(1'b0));
  FDRE \positions_reg[3][24] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[7]),
        .Q(\positions_reg_n_0_[3][24] ),
        .R(1'b0));
  FDRE \positions_reg[3][25] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[6]),
        .Q(\positions_reg_n_0_[3][25] ),
        .R(1'b0));
  FDRE \positions_reg[3][26] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[5]),
        .Q(\positions_reg_n_0_[3][26] ),
        .R(1'b0));
  FDRE \positions_reg[3][27] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[4]),
        .Q(\positions_reg_n_0_[3][27] ),
        .R(1'b0));
  FDRE \positions_reg[3][28] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[3]),
        .Q(\positions_reg_n_0_[3][28] ),
        .R(1'b0));
  FDRE \positions_reg[3][29] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[2]),
        .Q(\positions_reg_n_0_[3][29] ),
        .R(1'b0));
  FDRE \positions_reg[3][2] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[29]),
        .Q(\positions_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \positions_reg[3][30] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[1]),
        .Q(\positions_reg_n_0_[3][30] ),
        .R(1'b0));
  FDRE \positions_reg[3][31] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[0]),
        .Q(\positions_reg_n_0_[3][31] ),
        .R(1'b0));
  FDRE \positions_reg[3][3] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[28]),
        .Q(\positions_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \positions_reg[3][4] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[27]),
        .Q(\positions_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \positions_reg[3][5] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[26]),
        .Q(\positions_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \positions_reg[3][6] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[25]),
        .Q(\positions_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \positions_reg[3][7] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[24]),
        .Q(\positions_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \positions_reg[3][8] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[23]),
        .Q(\positions_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \positions_reg[3][9] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(position[22]),
        .Q(\positions_reg_n_0_[3][9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_256 
       (.I0(\deadBand_reg_n_0_[0][31] ),
        .O(\pwmRef[15]_i_256_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_256__0 
       (.I0(\deadBand_reg_n_0_[1][31] ),
        .O(\pwmRef[15]_i_256__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_256__1 
       (.I0(\deadBand_reg_n_0_[2][31] ),
        .O(\pwmRef[15]_i_256__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_256__2 
       (.I0(\deadBand_reg_n_0_[3][31] ),
        .O(\pwmRef[15]_i_256__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_257 
       (.I0(\deadBand_reg_n_0_[0][30] ),
        .O(\pwmRef[15]_i_257_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_257__0 
       (.I0(\deadBand_reg_n_0_[1][30] ),
        .O(\pwmRef[15]_i_257__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_257__1 
       (.I0(\deadBand_reg_n_0_[2][30] ),
        .O(\pwmRef[15]_i_257__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_257__2 
       (.I0(\deadBand_reg_n_0_[3][30] ),
        .O(\pwmRef[15]_i_257__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_258 
       (.I0(\deadBand_reg_n_0_[0][29] ),
        .O(\pwmRef[15]_i_258_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_258__0 
       (.I0(\deadBand_reg_n_0_[1][29] ),
        .O(\pwmRef[15]_i_258__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_258__1 
       (.I0(\deadBand_reg_n_0_[2][29] ),
        .O(\pwmRef[15]_i_258__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_258__2 
       (.I0(\deadBand_reg_n_0_[3][29] ),
        .O(\pwmRef[15]_i_258__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_259 
       (.I0(\deadBand_reg_n_0_[0][28] ),
        .O(\pwmRef[15]_i_259_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_259__0 
       (.I0(\deadBand_reg_n_0_[1][28] ),
        .O(\pwmRef[15]_i_259__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_259__1 
       (.I0(\deadBand_reg_n_0_[2][28] ),
        .O(\pwmRef[15]_i_259__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pwmRef[15]_i_259__2 
       (.I0(\deadBand_reg_n_0_[3][28] ),
        .O(\pwmRef[15]_i_259__2_n_0 ));
  CARRY4 \pwmRef_reg[15]_i_185 
       (.CI(\instantiate_pid_controllers[0].pid_controller_n_2 ),
        .CO({\NLW_pwmRef_reg[15]_i_185_CO_UNCONNECTED [3],\pwmRef_reg[15]_i_185_n_1 ,\pwmRef_reg[15]_i_185_n_2 ,\pwmRef_reg[15]_i_185_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3),
        .S({\pwmRef[15]_i_256_n_0 ,\pwmRef[15]_i_257_n_0 ,\pwmRef[15]_i_258_n_0 ,\pwmRef[15]_i_259_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_185__0 
       (.CI(\instantiate_pid_controllers[1].pid_controller_n_15 ),
        .CO({\NLW_pwmRef_reg[15]_i_185__0_CO_UNCONNECTED [3],\pwmRef_reg[15]_i_185__0_n_1 ,\pwmRef_reg[15]_i_185__0_n_2 ,\pwmRef_reg[15]_i_185__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3_0),
        .S({\pwmRef[15]_i_256__0_n_0 ,\pwmRef[15]_i_257__0_n_0 ,\pwmRef[15]_i_258__0_n_0 ,\pwmRef[15]_i_259__0_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_185__1 
       (.CI(\instantiate_pid_controllers[2].pid_controller_n_5 ),
        .CO({\NLW_pwmRef_reg[15]_i_185__1_CO_UNCONNECTED [3],\pwmRef_reg[15]_i_185__1_n_1 ,\pwmRef_reg[15]_i_185__1_n_2 ,\pwmRef_reg[15]_i_185__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3_5),
        .S({\pwmRef[15]_i_256__1_n_0 ,\pwmRef[15]_i_257__1_n_0 ,\pwmRef[15]_i_258__1_n_0 ,\pwmRef[15]_i_259__1_n_0 }));
  CARRY4 \pwmRef_reg[15]_i_185__2 
       (.CI(\instantiate_pid_controllers[3].pid_controller_n_2 ),
        .CO({\NLW_pwmRef_reg[15]_i_185__2_CO_UNCONNECTED [3],\pwmRef_reg[15]_i_185__2_n_1 ,\pwmRef_reg[15]_i_185__2_n_2 ,\pwmRef_reg[15]_i_185__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result3_10),
        .S({\pwmRef[15]_i_256__2_n_0 ,\pwmRef[15]_i_257__2_n_0 ,\pwmRef[15]_i_258__2_n_0 ,\pwmRef[15]_i_259__2_n_0 }));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \sp[0][31]_i_1 
       (.I0(\sp[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_9 ),
        .I2(axi_awaddr[8]),
        .I3(axi_awaddr[10]),
        .I4(\myo_brick_gear_box_ratio_reg[0]_8 ),
        .I5(axi_awaddr[9]),
        .O(\sp[0][31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sp[0][31]_i_2 
       (.I0(axi_awaddr[7]),
        .I1(axi_awaddr[6]),
        .O(\sp[0][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \sp[0][31]_i_4 
       (.I0(axi_awaddr[5]),
        .I1(axi_awaddr[4]),
        .I2(axi_awaddr[9]),
        .I3(axi_awaddr[8]),
        .I4(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_6 ),
        .O(\myo_brick_gear_box_ratio_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \sp[1][31]_i_1 
       (.I0(\sp[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_9 ),
        .I2(axi_awaddr[8]),
        .I3(axi_awaddr[10]),
        .I4(\myo_brick_gear_box_ratio_reg[1]_11 ),
        .I5(axi_awaddr[9]),
        .O(\sp[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \sp[1][31]_i_2 
       (.I0(\instantiate_pid_controllers[1].pid_controller_n_18 ),
        .I1(axi_awaddr[5]),
        .I2(axi_awaddr[4]),
        .I3(axi_awaddr[9]),
        .I4(axi_awaddr[8]),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\myo_brick_gear_box_ratio_reg[1]_11 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \sp[2][31]_i_1 
       (.I0(\sp[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_9 ),
        .I2(axi_awaddr[8]),
        .I3(axi_awaddr[10]),
        .I4(\myo_brick_gear_box_ratio_reg[2]_10 ),
        .I5(axi_awaddr[9]),
        .O(\sp[2][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \sp[2][31]_i_2 
       (.I0(\IntegralPosMax[2][31]_i_2_n_0 ),
        .I1(axi_awaddr[5]),
        .I2(axi_awaddr[4]),
        .I3(axi_awaddr[9]),
        .I4(axi_awaddr[8]),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\myo_brick_gear_box_ratio_reg[2]_10 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \sp[3][31]_i_1 
       (.I0(\sp[0][31]_i_2_n_0 ),
        .I1(\instantiate_pid_controllers[0].pid_controller_n_9 ),
        .I2(axi_awaddr[8]),
        .I3(axi_awaddr[10]),
        .I4(\myo_brick_gear_box_ratio_reg[3]_9 ),
        .I5(axi_awaddr[9]),
        .O(sp));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \sp[3][31]_i_2 
       (.I0(\IntegralPosMax[3][31]_i_2_n_0 ),
        .I1(axi_awaddr[5]),
        .I2(axi_awaddr[4]),
        .I3(axi_awaddr[9]),
        .I4(axi_awaddr[8]),
        .I5(\instantiate_pid_controllers[0].pid_controller_n_7 ),
        .O(\myo_brick_gear_box_ratio_reg[3]_9 ));
  FDRE \sp_reg[0][0] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\sp_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \sp_reg[0][10] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\sp_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \sp_reg[0][11] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\sp_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \sp_reg[0][12] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\sp_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \sp_reg[0][13] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\sp_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \sp_reg[0][14] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\sp_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \sp_reg[0][15] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\sp_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \sp_reg[0][16] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\sp_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \sp_reg[0][17] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\sp_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \sp_reg[0][18] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\sp_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \sp_reg[0][19] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\sp_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \sp_reg[0][1] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\sp_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \sp_reg[0][20] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\sp_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \sp_reg[0][21] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\sp_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \sp_reg[0][22] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\sp_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \sp_reg[0][23] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\sp_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \sp_reg[0][24] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\sp_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \sp_reg[0][25] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\sp_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \sp_reg[0][26] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\sp_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \sp_reg[0][27] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\sp_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \sp_reg[0][28] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\sp_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \sp_reg[0][29] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\sp_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \sp_reg[0][2] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\sp_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \sp_reg[0][30] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\sp_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \sp_reg[0][31] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\sp_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \sp_reg[0][3] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\sp_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \sp_reg[0][4] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\sp_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \sp_reg[0][5] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\sp_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \sp_reg[0][6] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\sp_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \sp_reg[0][7] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\sp_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \sp_reg[0][8] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\sp_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \sp_reg[0][9] 
       (.C(myocontrol_aclk),
        .CE(\sp[0][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\sp_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \sp_reg[1][0] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\sp_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \sp_reg[1][10] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\sp_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \sp_reg[1][11] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\sp_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \sp_reg[1][12] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\sp_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \sp_reg[1][13] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\sp_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \sp_reg[1][14] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\sp_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \sp_reg[1][15] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\sp_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \sp_reg[1][16] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\sp_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \sp_reg[1][17] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\sp_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \sp_reg[1][18] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\sp_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \sp_reg[1][19] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\sp_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \sp_reg[1][1] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\sp_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \sp_reg[1][20] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\sp_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \sp_reg[1][21] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\sp_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \sp_reg[1][22] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\sp_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \sp_reg[1][23] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\sp_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \sp_reg[1][24] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\sp_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \sp_reg[1][25] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\sp_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \sp_reg[1][26] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\sp_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \sp_reg[1][27] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\sp_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \sp_reg[1][28] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\sp_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \sp_reg[1][29] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\sp_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \sp_reg[1][2] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\sp_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \sp_reg[1][30] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\sp_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \sp_reg[1][31] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\sp_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \sp_reg[1][3] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\sp_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \sp_reg[1][4] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\sp_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \sp_reg[1][5] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\sp_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \sp_reg[1][6] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\sp_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \sp_reg[1][7] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\sp_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \sp_reg[1][8] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\sp_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \sp_reg[1][9] 
       (.C(myocontrol_aclk),
        .CE(\sp[1][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\sp_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE \sp_reg[2][0] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[0]),
        .Q(\sp_reg_n_0_[2][0] ),
        .R(1'b0));
  FDRE \sp_reg[2][10] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[10]),
        .Q(\sp_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE \sp_reg[2][11] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[11]),
        .Q(\sp_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE \sp_reg[2][12] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[12]),
        .Q(\sp_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE \sp_reg[2][13] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[13]),
        .Q(\sp_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE \sp_reg[2][14] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[14]),
        .Q(\sp_reg_n_0_[2][14] ),
        .R(1'b0));
  FDRE \sp_reg[2][15] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[15]),
        .Q(\sp_reg_n_0_[2][15] ),
        .R(1'b0));
  FDRE \sp_reg[2][16] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[16]),
        .Q(\sp_reg_n_0_[2][16] ),
        .R(1'b0));
  FDRE \sp_reg[2][17] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[17]),
        .Q(\sp_reg_n_0_[2][17] ),
        .R(1'b0));
  FDRE \sp_reg[2][18] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[18]),
        .Q(\sp_reg_n_0_[2][18] ),
        .R(1'b0));
  FDRE \sp_reg[2][19] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[19]),
        .Q(\sp_reg_n_0_[2][19] ),
        .R(1'b0));
  FDRE \sp_reg[2][1] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[1]),
        .Q(\sp_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \sp_reg[2][20] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[20]),
        .Q(\sp_reg_n_0_[2][20] ),
        .R(1'b0));
  FDRE \sp_reg[2][21] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[21]),
        .Q(\sp_reg_n_0_[2][21] ),
        .R(1'b0));
  FDRE \sp_reg[2][22] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[22]),
        .Q(\sp_reg_n_0_[2][22] ),
        .R(1'b0));
  FDRE \sp_reg[2][23] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[23]),
        .Q(\sp_reg_n_0_[2][23] ),
        .R(1'b0));
  FDRE \sp_reg[2][24] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[24]),
        .Q(\sp_reg_n_0_[2][24] ),
        .R(1'b0));
  FDRE \sp_reg[2][25] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[25]),
        .Q(\sp_reg_n_0_[2][25] ),
        .R(1'b0));
  FDRE \sp_reg[2][26] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[26]),
        .Q(\sp_reg_n_0_[2][26] ),
        .R(1'b0));
  FDRE \sp_reg[2][27] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[27]),
        .Q(\sp_reg_n_0_[2][27] ),
        .R(1'b0));
  FDRE \sp_reg[2][28] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[28]),
        .Q(\sp_reg_n_0_[2][28] ),
        .R(1'b0));
  FDRE \sp_reg[2][29] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[29]),
        .Q(\sp_reg_n_0_[2][29] ),
        .R(1'b0));
  FDRE \sp_reg[2][2] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[2]),
        .Q(\sp_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \sp_reg[2][30] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[30]),
        .Q(\sp_reg_n_0_[2][30] ),
        .R(1'b0));
  FDRE \sp_reg[2][31] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[31]),
        .Q(\sp_reg_n_0_[2][31] ),
        .R(1'b0));
  FDRE \sp_reg[2][3] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[3]),
        .Q(\sp_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \sp_reg[2][4] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[4]),
        .Q(\sp_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \sp_reg[2][5] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[5]),
        .Q(\sp_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \sp_reg[2][6] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[6]),
        .Q(\sp_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \sp_reg[2][7] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[7]),
        .Q(\sp_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \sp_reg[2][8] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[8]),
        .Q(\sp_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE \sp_reg[2][9] 
       (.C(myocontrol_aclk),
        .CE(\sp[2][31]_i_1_n_0 ),
        .D(myocontrol_wdata[9]),
        .Q(\sp_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE \sp_reg[3][0] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[0]),
        .Q(\sp_reg_n_0_[3][0] ),
        .R(1'b0));
  FDRE \sp_reg[3][10] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[10]),
        .Q(\sp_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE \sp_reg[3][11] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[11]),
        .Q(\sp_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE \sp_reg[3][12] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[12]),
        .Q(\sp_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE \sp_reg[3][13] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[13]),
        .Q(\sp_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE \sp_reg[3][14] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[14]),
        .Q(\sp_reg_n_0_[3][14] ),
        .R(1'b0));
  FDRE \sp_reg[3][15] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[15]),
        .Q(\sp_reg_n_0_[3][15] ),
        .R(1'b0));
  FDRE \sp_reg[3][16] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[16]),
        .Q(\sp_reg_n_0_[3][16] ),
        .R(1'b0));
  FDRE \sp_reg[3][17] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[17]),
        .Q(\sp_reg_n_0_[3][17] ),
        .R(1'b0));
  FDRE \sp_reg[3][18] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[18]),
        .Q(\sp_reg_n_0_[3][18] ),
        .R(1'b0));
  FDRE \sp_reg[3][19] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[19]),
        .Q(\sp_reg_n_0_[3][19] ),
        .R(1'b0));
  FDRE \sp_reg[3][1] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[1]),
        .Q(\sp_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \sp_reg[3][20] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[20]),
        .Q(\sp_reg_n_0_[3][20] ),
        .R(1'b0));
  FDRE \sp_reg[3][21] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[21]),
        .Q(\sp_reg_n_0_[3][21] ),
        .R(1'b0));
  FDRE \sp_reg[3][22] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[22]),
        .Q(\sp_reg_n_0_[3][22] ),
        .R(1'b0));
  FDRE \sp_reg[3][23] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[23]),
        .Q(\sp_reg_n_0_[3][23] ),
        .R(1'b0));
  FDRE \sp_reg[3][24] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[24]),
        .Q(\sp_reg_n_0_[3][24] ),
        .R(1'b0));
  FDRE \sp_reg[3][25] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[25]),
        .Q(\sp_reg_n_0_[3][25] ),
        .R(1'b0));
  FDRE \sp_reg[3][26] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[26]),
        .Q(\sp_reg_n_0_[3][26] ),
        .R(1'b0));
  FDRE \sp_reg[3][27] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[27]),
        .Q(\sp_reg_n_0_[3][27] ),
        .R(1'b0));
  FDRE \sp_reg[3][28] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[28]),
        .Q(\sp_reg_n_0_[3][28] ),
        .R(1'b0));
  FDRE \sp_reg[3][29] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[29]),
        .Q(\sp_reg_n_0_[3][29] ),
        .R(1'b0));
  FDRE \sp_reg[3][2] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[2]),
        .Q(\sp_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \sp_reg[3][30] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[30]),
        .Q(\sp_reg_n_0_[3][30] ),
        .R(1'b0));
  FDRE \sp_reg[3][31] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[31]),
        .Q(\sp_reg_n_0_[3][31] ),
        .R(1'b0));
  FDRE \sp_reg[3][3] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[3]),
        .Q(\sp_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \sp_reg[3][4] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[4]),
        .Q(\sp_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \sp_reg[3][5] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[5]),
        .Q(\sp_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \sp_reg[3][6] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[6]),
        .Q(\sp_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \sp_reg[3][7] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[7]),
        .Q(\sp_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \sp_reg[3][8] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[8]),
        .Q(\sp_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \sp_reg[3][9] 
       (.C(myocontrol_aclk),
        .CE(sp),
        .D(myocontrol_wdata[9]),
        .Q(\sp_reg_n_0_[3][9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spi_master spi
       (.data_read_valid_prev(data_read_valid_prev),
        .di_i({Word[1],Word[2],Word[3],Word[4],Word[5],Word[6],Word[7],Word[8],Word[9],Word[10],Word[11],Word[12],Word[13],Word[14],Word[15]}),
        .di_req_o(di_req),
        .do_o(data_out),
        .do_valid_o(do_valid),
        .do_valid_o_reg_reg_0(spi_n_2),
        .myocontrol_aclk(myocontrol_aclk),
        .numberOfWordsTransmitted_reg(numberOfWordsTransmitted_reg),
        .p_0_in(p_0_in),
        .spi_activated(spi_activated),
        .spi_activated_reg(spi_n_0),
        .spi_activated_reg_0(spi_n_1),
        .ssel_ena_reg_reg_0(spi_n_7),
        .start_frame3(start_frame3),
        .start_spi_transmission(start_spi_transmission),
        .wr_ack(wr_ack),
        .wren(wren),
        .write_ack_prev(write_ack_prev),
        .write_ack_prev_reg(spi_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    spi_activated_i_2
       (.I0(myocontrol_wdata[0]),
        .I1(myocontrol_wdata[1]),
        .I2(spi_activated_i_5_n_0),
        .I3(spi_activated_i_6_n_0),
        .I4(spi_activated_i_7_n_0),
        .I5(spi_activated_i_8_n_0),
        .O(myocontrol_wdata_0_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    spi_activated_i_3
       (.I0(myocontrol_wdata[6]),
        .I1(myocontrol_wdata[7]),
        .I2(myocontrol_wdata[4]),
        .I3(myocontrol_wdata[5]),
        .I4(myocontrol_wdata[3]),
        .I5(myocontrol_wdata[2]),
        .O(myocontrol_wdata_6_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    spi_activated_i_4
       (.I0(axi_awaddr[10]),
        .I1(axi_awaddr[7]),
        .I2(axi_awaddr[6]),
        .I3(axi_awaddr[9]),
        .I4(axi_awaddr[8]),
        .O(\axi_awaddr_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    spi_activated_i_5
       (.I0(myocontrol_wdata[24]),
        .I1(myocontrol_wdata[25]),
        .I2(myocontrol_wdata[22]),
        .I3(myocontrol_wdata[23]),
        .I4(myocontrol_wdata[21]),
        .I5(myocontrol_wdata[20]),
        .O(spi_activated_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    spi_activated_i_6
       (.I0(myocontrol_wdata[30]),
        .I1(myocontrol_wdata[31]),
        .I2(myocontrol_wdata[28]),
        .I3(myocontrol_wdata[29]),
        .I4(myocontrol_wdata[27]),
        .I5(myocontrol_wdata[26]),
        .O(spi_activated_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    spi_activated_i_7
       (.I0(myocontrol_wdata[18]),
        .I1(myocontrol_wdata[19]),
        .I2(myocontrol_wdata[16]),
        .I3(myocontrol_wdata[17]),
        .I4(myocontrol_wdata[15]),
        .I5(myocontrol_wdata[14]),
        .O(spi_activated_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    spi_activated_i_8
       (.I0(myocontrol_wdata[12]),
        .I1(myocontrol_wdata[13]),
        .I2(myocontrol_wdata[10]),
        .I3(myocontrol_wdata[11]),
        .I4(myocontrol_wdata[9]),
        .I5(myocontrol_wdata[8]),
        .O(spi_activated_i_8_n_0));
  FDRE spi_activated_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(spi_activated_reg_0),
        .Q(spi_activated),
        .R(clear));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SpiControl spi_control
       (.D(data_out),
        .E(spi_control_n_11),
        .Q({position[0],position[1],position[2],position[3],position[4],position[5],position[6],position[7],position[8],position[9],position[10],position[11],position[12],position[13],position[14],position[16],position[17],position[18],position[19],position[20],position[21],position[22],position[23],position[24],position[25],position[26],position[27],position[28],position[29],position[30]}),
        .axi_awready_reg(spi_control_n_16),
        .\current_reg[0]_0 ({current[0],current[1],current[2],current[3],current[4],current[5],current[6],current[7],current[8],current[9],current[10],current[11],current[12],current[13],current[14]}),
        .data_read_valid_prev(data_read_valid_prev),
        .delay_counter(delay_counter),
        .\delay_counter_reg[0]_0 (slv_reg_wren),
        .\delay_counter_reg[0]_1 (\delay_counter[0]_i_4_n_0 ),
        .\delay_counter_reg[0]_2 (\delay_counter[0]_i_5_n_0 ),
        .di_i({Word[1],Word[2],Word[3],Word[4],Word[5],Word[6],Word[7],Word[8],Word[9],Word[10],Word[11],Word[12],Word[13],Word[14],Word[15]}),
        .di_req_o(di_req),
        .\displacement_reg[0]_0 (displacement),
        .\displacements_reg[0][31] (\positions[0][31]_i_3_n_0 ),
        .\displacements_reg[3][31] (\displacements[0][31]_i_2_n_0 ),
        .do_valid_o(do_valid),
        .motor(motor),
        .motor1(motor1),
        .\motor_reg[0] (spi_control_n_5),
        .\motor_reg[0]_0 (spi_control_n_6),
        .\motor_reg[0]_1 (spi_control_n_8),
        .\motor_reg[0]_2 (spi_control_n_12),
        .\motor_reg[0]_3 (spi_control_n_13),
        .\motor_reg[0]_4 (spi_control_n_19),
        .\motor_reg[0]_5 (spi_control_n_20),
        .\motor_reg[0]_6 (axi_awready_reg_0),
        .\motor_reg[0]_7 (axi_wready_reg_0),
        .\motor_reg[1] (spi_control_n_7),
        .\motor_reg[1]_0 (spi_control_n_14),
        .\motor_reg[1]_1 (spi_control_n_21),
        .\motor_reg[3] (spi_control_n_22),
        .\motor_reg[4] (spi_control_n_23),
        .\motor_reg[5] (spi_control_n_24),
        .\motor_reg[5]_0 (\motor[5]_i_2_n_0 ),
        .\motor_reg[6] (spi_control_n_25),
        .\motor_reg[6]_0 (\motor[7]_i_5_n_0 ),
        .\motor_reg[7] (spi_control_n_26),
        .myocontrol_aclk(myocontrol_aclk),
        .myocontrol_aresetn(myocontrol_aresetn),
        .myocontrol_aresetn_0(spi_control_n_10),
        .myocontrol_aresetn_1(pid_update),
        .myocontrol_awvalid(myocontrol_awvalid),
        .myocontrol_wvalid(myocontrol_wvalid),
        .\numberOfWordsReceived_reg[0]_0 (spi_n_0),
        .\numberOfWordsReceived_reg[7]_0 (spi_n_2),
        .\numberOfWordsTransmitted_reg[0]_0 (numberOfWordsTransmitted_reg),
        .\numberOfWordsTransmitted_reg[0]_1 (p_0_in),
        .\numberOfWordsTransmitted_reg[7]_0 (spi_n_4),
        .\pid_update_reg[0] (spi_done_prev),
        .positions(positions),
        .pwmRef({pwmRef[1],pwmRef[2],pwmRef[3],pwmRef[4],pwmRef[5],pwmRef[6],pwmRef[7],pwmRef[8],pwmRef[9],pwmRef[10],pwmRef[11],pwmRef[12],pwmRef[13],pwmRef[14],pwmRef[15]}),
        .spi_activated(spi_activated),
        .spi_done_prev_reg(spi_done_prev_reg_0),
        .spi_done_reg_0(spi_done),
        .spi_done_reg_1(spi_n_7),
        .start_frame3(start_frame3),
        .start_frame_reg_0(spi_n_1),
        .start_spi_transmission(start_spi_transmission),
        .\velocity_reg[0]_0 ({velocity[0],velocity[1],velocity[2],velocity[3],velocity[4],velocity[5],velocity[6],velocity[7],velocity[8],velocity[9],velocity[10],velocity[11],velocity[12],velocity[13],velocity[14]}),
        .wr_ack(wr_ack),
        .wren(wren),
        .write_ack_prev(write_ack_prev));
  FDRE spi_done_prev_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(spi_done_prev_reg_1),
        .Q(spi_done_prev),
        .R(clear));
  FDRE start_spi_transmission_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(start_spi_transmission_reg_0),
        .Q(start_spi_transmission),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    update_controller_prev_i_1__0__0
       (.I0(\pid_update_reg_n_0_[0] ),
        .I1(\pid_update_reg_n_0_[7] ),
        .I2(\pid_update_reg_n_0_[2] ),
        .I3(update_controller_reg_0),
        .I4(update_controller_prev_i_2_n_0),
        .I5(\pid_update_reg_n_0_[1] ),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    update_controller_prev_i_1__1
       (.I0(\pid_update_reg_n_0_[0] ),
        .I1(\pid_update_reg_n_0_[1] ),
        .I2(\pid_update_reg_n_0_[7] ),
        .I3(\pid_update_reg_n_0_[2] ),
        .I4(update_controller_reg_0),
        .I5(update_controller_prev_i_2_n_0),
        .O(p_5_in));
  LUT4 #(
    .INIT(16'hFFFE)) 
    update_controller_prev_i_2
       (.I0(\pid_update_reg_n_0_[5] ),
        .I1(\pid_update_reg_n_0_[6] ),
        .I2(\pid_update_reg_n_0_[3] ),
        .I3(\pid_update_reg_n_0_[4] ),
        .O(update_controller_prev_i_2_n_0));
  FDRE update_controller_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(update_controller_reg_1),
        .Q(update_controller_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \update_frequency[31]_i_1 
       (.I0(axi_awaddr[7]),
        .I1(axi_awaddr[8]),
        .I2(axi_awaddr[10]),
        .I3(axi_awaddr[9]),
        .I4(axi_awaddr[6]),
        .I5(\axi_awaddr_reg[10]_0 ),
        .O(update_frequency));
  LUT6 #(
    .INIT(64'h0101010300000000)) 
    \update_frequency[31]_i_2 
       (.I0(axi_awaddr[10]),
        .I1(axi_awaddr[4]),
        .I2(axi_awaddr[5]),
        .I3(axi_awaddr[9]),
        .I4(axi_awaddr[8]),
        .I5(slv_reg_wren),
        .O(\axi_awaddr_reg[10]_0 ));
  FDRE \update_frequency_reg[0] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[0]),
        .Q(\update_frequency_reg_n_0_[0] ),
        .R(clear));
  FDRE \update_frequency_reg[10] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[10]),
        .Q(\update_frequency_reg_n_0_[10] ),
        .R(clear));
  FDRE \update_frequency_reg[11] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[11]),
        .Q(\update_frequency_reg_n_0_[11] ),
        .R(clear));
  FDRE \update_frequency_reg[12] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[12]),
        .Q(\update_frequency_reg_n_0_[12] ),
        .R(clear));
  FDRE \update_frequency_reg[13] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[13]),
        .Q(\update_frequency_reg_n_0_[13] ),
        .R(clear));
  FDRE \update_frequency_reg[14] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[14]),
        .Q(\update_frequency_reg_n_0_[14] ),
        .R(clear));
  FDRE \update_frequency_reg[15] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[15]),
        .Q(\update_frequency_reg_n_0_[15] ),
        .R(clear));
  FDRE \update_frequency_reg[16] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[16]),
        .Q(\update_frequency_reg_n_0_[16] ),
        .R(clear));
  FDRE \update_frequency_reg[17] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[17]),
        .Q(\update_frequency_reg_n_0_[17] ),
        .R(clear));
  FDRE \update_frequency_reg[18] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[18]),
        .Q(\update_frequency_reg_n_0_[18] ),
        .R(clear));
  FDRE \update_frequency_reg[19] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[19]),
        .Q(\update_frequency_reg_n_0_[19] ),
        .R(clear));
  FDRE \update_frequency_reg[1] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[1]),
        .Q(\update_frequency_reg_n_0_[1] ),
        .R(clear));
  FDRE \update_frequency_reg[20] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[20]),
        .Q(\update_frequency_reg_n_0_[20] ),
        .R(clear));
  FDRE \update_frequency_reg[21] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[21]),
        .Q(\update_frequency_reg_n_0_[21] ),
        .R(clear));
  FDRE \update_frequency_reg[22] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[22]),
        .Q(\update_frequency_reg_n_0_[22] ),
        .R(clear));
  FDRE \update_frequency_reg[23] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[23]),
        .Q(\update_frequency_reg_n_0_[23] ),
        .R(clear));
  FDRE \update_frequency_reg[24] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[24]),
        .Q(\update_frequency_reg_n_0_[24] ),
        .R(clear));
  FDRE \update_frequency_reg[25] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[25]),
        .Q(\update_frequency_reg_n_0_[25] ),
        .R(clear));
  FDRE \update_frequency_reg[26] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[26]),
        .Q(\update_frequency_reg_n_0_[26] ),
        .R(clear));
  FDRE \update_frequency_reg[27] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[27]),
        .Q(\update_frequency_reg_n_0_[27] ),
        .R(clear));
  FDRE \update_frequency_reg[28] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[28]),
        .Q(\update_frequency_reg_n_0_[28] ),
        .R(clear));
  FDRE \update_frequency_reg[29] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[29]),
        .Q(\update_frequency_reg_n_0_[29] ),
        .R(clear));
  FDRE \update_frequency_reg[2] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[2]),
        .Q(\update_frequency_reg_n_0_[2] ),
        .R(clear));
  FDRE \update_frequency_reg[30] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[30]),
        .Q(\update_frequency_reg_n_0_[30] ),
        .R(clear));
  FDRE \update_frequency_reg[31] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[31]),
        .Q(\update_frequency_reg_n_0_[31] ),
        .R(clear));
  FDRE \update_frequency_reg[3] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[3]),
        .Q(\update_frequency_reg_n_0_[3] ),
        .R(clear));
  FDRE \update_frequency_reg[4] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[4]),
        .Q(\update_frequency_reg_n_0_[4] ),
        .R(clear));
  FDRE \update_frequency_reg[5] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[5]),
        .Q(\update_frequency_reg_n_0_[5] ),
        .R(clear));
  FDRE \update_frequency_reg[6] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[6]),
        .Q(\update_frequency_reg_n_0_[6] ),
        .R(clear));
  FDRE \update_frequency_reg[7] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[7]),
        .Q(\update_frequency_reg_n_0_[7] ),
        .R(clear));
  FDRE \update_frequency_reg[8] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[8]),
        .Q(\update_frequency_reg_n_0_[8] ),
        .R(clear));
  FDRE \update_frequency_reg[9] 
       (.C(myocontrol_aclk),
        .CE(update_frequency),
        .D(myocontrol_wdata[9]),
        .Q(\update_frequency_reg_n_0_[9] ),
        .R(clear));
  FDRE \velocitys_reg[0][10] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(velocity[5]),
        .Q(\velocitys_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \velocitys_reg[0][11] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(velocity[4]),
        .Q(\velocitys_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \velocitys_reg[0][12] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(velocity[3]),
        .Q(\velocitys_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \velocitys_reg[0][13] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(velocity[2]),
        .Q(\velocitys_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \velocitys_reg[0][14] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(velocity[1]),
        .Q(\velocitys_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \velocitys_reg[0][15] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(velocity[0]),
        .Q(\velocitys_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \velocitys_reg[0][1] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(velocity[14]),
        .Q(\velocitys_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \velocitys_reg[0][2] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(velocity[13]),
        .Q(\velocitys_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \velocitys_reg[0][3] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(velocity[12]),
        .Q(\velocitys_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \velocitys_reg[0][4] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(velocity[11]),
        .Q(\velocitys_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \velocitys_reg[0][5] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(velocity[10]),
        .Q(\velocitys_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \velocitys_reg[0][6] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(velocity[9]),
        .Q(\velocitys_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \velocitys_reg[0][7] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(velocity[8]),
        .Q(\velocitys_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \velocitys_reg[0][8] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(velocity[7]),
        .Q(\velocitys_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \velocitys_reg[0][9] 
       (.C(myocontrol_aclk),
        .CE(positions),
        .D(velocity[6]),
        .Q(\velocitys_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \velocitys_reg[1][10] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(velocity[5]),
        .Q(\velocitys_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \velocitys_reg[1][11] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(velocity[4]),
        .Q(\velocitys_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \velocitys_reg[1][12] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(velocity[3]),
        .Q(\velocitys_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \velocitys_reg[1][13] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(velocity[2]),
        .Q(\velocitys_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \velocitys_reg[1][14] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(velocity[1]),
        .Q(\velocitys_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \velocitys_reg[1][15] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(velocity[0]),
        .Q(\velocitys_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \velocitys_reg[1][1] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(velocity[14]),
        .Q(\velocitys_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \velocitys_reg[1][2] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(velocity[13]),
        .Q(\velocitys_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \velocitys_reg[1][3] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(velocity[12]),
        .Q(\velocitys_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \velocitys_reg[1][4] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(velocity[11]),
        .Q(\velocitys_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \velocitys_reg[1][5] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(velocity[10]),
        .Q(\velocitys_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \velocitys_reg[1][6] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(velocity[9]),
        .Q(\velocitys_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \velocitys_reg[1][7] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(velocity[8]),
        .Q(\velocitys_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \velocitys_reg[1][8] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(velocity[7]),
        .Q(\velocitys_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \velocitys_reg[1][9] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_14),
        .D(velocity[6]),
        .Q(\velocitys_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE \velocitys_reg[2][10] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(velocity[5]),
        .Q(\velocitys_reg_n_0_[2][10] ),
        .R(1'b0));
  FDRE \velocitys_reg[2][11] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(velocity[4]),
        .Q(\velocitys_reg_n_0_[2][11] ),
        .R(1'b0));
  FDRE \velocitys_reg[2][12] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(velocity[3]),
        .Q(\velocitys_reg_n_0_[2][12] ),
        .R(1'b0));
  FDRE \velocitys_reg[2][13] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(velocity[2]),
        .Q(\velocitys_reg_n_0_[2][13] ),
        .R(1'b0));
  FDRE \velocitys_reg[2][14] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(velocity[1]),
        .Q(\velocitys_reg_n_0_[2][14] ),
        .R(1'b0));
  FDRE \velocitys_reg[2][15] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(velocity[0]),
        .Q(\velocitys_reg_n_0_[2][15] ),
        .R(1'b0));
  FDRE \velocitys_reg[2][1] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(velocity[14]),
        .Q(\velocitys_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \velocitys_reg[2][2] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(velocity[13]),
        .Q(\velocitys_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \velocitys_reg[2][3] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(velocity[12]),
        .Q(\velocitys_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \velocitys_reg[2][4] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(velocity[11]),
        .Q(\velocitys_reg_n_0_[2][4] ),
        .R(1'b0));
  FDRE \velocitys_reg[2][5] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(velocity[10]),
        .Q(\velocitys_reg_n_0_[2][5] ),
        .R(1'b0));
  FDRE \velocitys_reg[2][6] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(velocity[9]),
        .Q(\velocitys_reg_n_0_[2][6] ),
        .R(1'b0));
  FDRE \velocitys_reg[2][7] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(velocity[8]),
        .Q(\velocitys_reg_n_0_[2][7] ),
        .R(1'b0));
  FDRE \velocitys_reg[2][8] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(velocity[7]),
        .Q(\velocitys_reg_n_0_[2][8] ),
        .R(1'b0));
  FDRE \velocitys_reg[2][9] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_13),
        .D(velocity[6]),
        .Q(\velocitys_reg_n_0_[2][9] ),
        .R(1'b0));
  FDRE \velocitys_reg[3][10] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(velocity[5]),
        .Q(\velocitys_reg_n_0_[3][10] ),
        .R(1'b0));
  FDRE \velocitys_reg[3][11] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(velocity[4]),
        .Q(\velocitys_reg_n_0_[3][11] ),
        .R(1'b0));
  FDRE \velocitys_reg[3][12] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(velocity[3]),
        .Q(\velocitys_reg_n_0_[3][12] ),
        .R(1'b0));
  FDRE \velocitys_reg[3][13] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(velocity[2]),
        .Q(\velocitys_reg_n_0_[3][13] ),
        .R(1'b0));
  FDRE \velocitys_reg[3][14] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(velocity[1]),
        .Q(\velocitys_reg_n_0_[3][14] ),
        .R(1'b0));
  FDRE \velocitys_reg[3][15] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(velocity[0]),
        .Q(\velocitys_reg_n_0_[3][15] ),
        .R(1'b0));
  FDRE \velocitys_reg[3][1] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(velocity[14]),
        .Q(\velocitys_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \velocitys_reg[3][2] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(velocity[13]),
        .Q(\velocitys_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \velocitys_reg[3][3] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(velocity[12]),
        .Q(\velocitys_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \velocitys_reg[3][4] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(velocity[11]),
        .Q(\velocitys_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \velocitys_reg[3][5] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(velocity[10]),
        .Q(\velocitys_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \velocitys_reg[3][6] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(velocity[9]),
        .Q(\velocitys_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \velocitys_reg[3][7] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(velocity[8]),
        .Q(\velocitys_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \velocitys_reg[3][8] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(velocity[7]),
        .Q(\velocitys_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \velocitys_reg[3][9] 
       (.C(myocontrol_aclk),
        .CE(spi_control_n_12),
        .D(velocity[6]),
        .Q(\velocitys_reg_n_0_[3][9] ),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "roboy_plexus_myoControl_2_0,myoControl_v1_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "myoControl_v1_0,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (myocontrol_awaddr,
    myocontrol_awprot,
    myocontrol_awvalid,
    myocontrol_awready,
    myocontrol_wdata,
    myocontrol_wstrb,
    myocontrol_wvalid,
    myocontrol_wready,
    myocontrol_bresp,
    myocontrol_bvalid,
    myocontrol_bready,
    myocontrol_araddr,
    myocontrol_arprot,
    myocontrol_arvalid,
    myocontrol_arready,
    myocontrol_rdata,
    myocontrol_rresp,
    myocontrol_rvalid,
    myocontrol_rready,
    ss_n_o,
    miso,
    mosi,
    sck,
    mirrored_muscle_unit,
    power_sense_n,
    myocontrol_aclk,
    myocontrol_aresetn);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl AWADDR" *) input [10:0]myocontrol_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl AWPROT" *) input [2:0]myocontrol_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl AWVALID" *) input myocontrol_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl AWREADY" *) output myocontrol_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl WDATA" *) input [31:0]myocontrol_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl WSTRB" *) input [3:0]myocontrol_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl WVALID" *) input myocontrol_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl WREADY" *) output myocontrol_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl BRESP" *) output [1:0]myocontrol_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl BVALID" *) output myocontrol_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl BREADY" *) input myocontrol_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl ARADDR" *) input [10:0]myocontrol_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl ARPROT" *) input [2:0]myocontrol_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl ARVALID" *) input myocontrol_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl ARREADY" *) output myocontrol_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl RDATA" *) output [31:0]myocontrol_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl RRESP" *) output [1:0]myocontrol_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl RVALID" *) output myocontrol_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 myoControl RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME myoControl, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 512, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 49999947, ID_WIDTH 0, ADDR_WIDTH 11, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN roboy_plexus_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input myocontrol_rready;
  output [3:0]ss_n_o;
  input miso;
  output mosi;
  output sck;
  input mirrored_muscle_unit;
  input power_sense_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 myoControl_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME myoControl_CLK, ASSOCIATED_BUSIF myoControl, ASSOCIATED_RESET myocontrol_aresetn, FREQ_HZ 49999947, PHASE 0.000, CLK_DOMAIN roboy_plexus_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input myocontrol_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 myoControl_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME myoControl_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input myocontrol_aresetn;

  wire \<const0> ;
  wire myocontrol_aclk;
  wire myocontrol_aresetn;
  wire myocontrol_arready;
  wire myocontrol_arvalid;
  wire [10:0]myocontrol_awaddr;
  wire myocontrol_awready;
  wire myocontrol_awvalid;
  wire myocontrol_bready;
  wire myocontrol_bvalid;
  wire [31:0]myocontrol_rdata;
  wire myocontrol_rready;
  wire myocontrol_rvalid;
  wire [31:0]myocontrol_wdata;
  wire myocontrol_wready;
  wire myocontrol_wvalid;
  wire n_0_6519;

  assign myocontrol_bresp[1] = \<const0> ;
  assign myocontrol_bresp[0] = \<const0> ;
  assign myocontrol_rresp[1] = \<const0> ;
  assign myocontrol_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    i_6519
       (.I0(myocontrol_aresetn),
        .O(n_0_6519));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_myoControl_v1_0 inst
       (.S_AXI_ARREADY(myocontrol_arready),
        .S_AXI_AWREADY(myocontrol_awready),
        .S_AXI_WREADY(myocontrol_wready),
        .myocontrol_aclk(myocontrol_aclk),
        .myocontrol_aresetn(myocontrol_aresetn),
        .myocontrol_arvalid(myocontrol_arvalid),
        .myocontrol_awaddr(myocontrol_awaddr[10:2]),
        .myocontrol_awvalid(myocontrol_awvalid),
        .myocontrol_bready(myocontrol_bready),
        .myocontrol_bvalid(myocontrol_bvalid),
        .myocontrol_rdata(myocontrol_rdata),
        .myocontrol_rready(myocontrol_rready),
        .myocontrol_rvalid(myocontrol_rvalid),
        .myocontrol_wdata(myocontrol_wdata),
        .myocontrol_wvalid(myocontrol_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spi_master
   (spi_activated_reg,
    spi_activated_reg_0,
    do_valid_o_reg_reg_0,
    do_valid_o,
    write_ack_prev_reg,
    wr_ack,
    p_0_in,
    ssel_ena_reg_reg_0,
    di_req_o,
    do_o,
    data_read_valid_prev,
    write_ack_prev,
    numberOfWordsTransmitted_reg,
    spi_activated,
    start_spi_transmission,
    start_frame3,
    myocontrol_aclk,
    wren,
    di_i);
  output spi_activated_reg;
  output spi_activated_reg_0;
  output do_valid_o_reg_reg_0;
  output do_valid_o;
  output write_ack_prev_reg;
  output wr_ack;
  output [0:0]p_0_in;
  output ssel_ena_reg_reg_0;
  output di_req_o;
  output [14:0]do_o;
  input data_read_valid_prev;
  input write_ack_prev;
  input [0:0]numberOfWordsTransmitted_reg;
  input spi_activated;
  input start_spi_transmission;
  input start_frame3;
  input myocontrol_aclk;
  input wren;
  input [14:0]di_i;

  wire [2:0]clk_cnt;
  wire \clk_cnt[0]_i_1_n_0 ;
  wire \clk_cnt[1]_i_1_n_0 ;
  wire \clk_cnt[2]_i_1_n_0 ;
  wire core_ce_i_1_n_0;
  wire core_ce_reg_n_0;
  wire core_n_clk_i_1_n_0;
  wire core_n_clk_reg_n_0;
  wire data_read_valid_prev;
  wire [14:0]di_i;
  wire \di_reg_reg_n_0_[0] ;
  wire \di_reg_reg_n_0_[10] ;
  wire \di_reg_reg_n_0_[11] ;
  wire \di_reg_reg_n_0_[12] ;
  wire \di_reg_reg_n_0_[13] ;
  wire \di_reg_reg_n_0_[14] ;
  wire \di_reg_reg_n_0_[1] ;
  wire \di_reg_reg_n_0_[2] ;
  wire \di_reg_reg_n_0_[3] ;
  wire \di_reg_reg_n_0_[4] ;
  wire \di_reg_reg_n_0_[5] ;
  wire \di_reg_reg_n_0_[6] ;
  wire \di_reg_reg_n_0_[7] ;
  wire \di_reg_reg_n_0_[8] ;
  wire \di_reg_reg_n_0_[9] ;
  wire di_req_o;
  wire di_req_o_A;
  wire di_req_o_B;
  wire di_req_o_C;
  wire di_req_o_D;
  wire di_req_o_next;
  wire di_req_reg;
  wire di_req_reg_i_1_n_0;
  wire di_req_reg_i_2_n_0;
  wire di_req_reg_reg_n_0;
  wire do_buffer_reg;
  wire [14:0]do_o;
  wire do_transfer_reg;
  wire do_transfer_reg_i_1_n_0;
  wire do_transfer_reg_reg_n_0;
  wire do_valid_A;
  wire do_valid_B;
  wire do_valid_C;
  wire do_valid_D;
  wire do_valid_next;
  wire do_valid_o;
  wire do_valid_o_reg_reg_0;
  wire myocontrol_aclk;
  wire [0:0]numberOfWordsTransmitted_reg;
  wire [0:0]p_0_in;
  wire [14:1]sh_next;
  wire sh_reg;
  wire \sh_reg[0]_i_1_n_0 ;
  wire \sh_reg[14]_i_3_n_0 ;
  wire \sh_reg_reg_n_0_[0] ;
  wire \sh_reg_reg_n_0_[10] ;
  wire \sh_reg_reg_n_0_[11] ;
  wire \sh_reg_reg_n_0_[12] ;
  wire \sh_reg_reg_n_0_[13] ;
  wire \sh_reg_reg_n_0_[14] ;
  wire \sh_reg_reg_n_0_[1] ;
  wire \sh_reg_reg_n_0_[2] ;
  wire \sh_reg_reg_n_0_[3] ;
  wire \sh_reg_reg_n_0_[4] ;
  wire \sh_reg_reg_n_0_[5] ;
  wire \sh_reg_reg_n_0_[6] ;
  wire \sh_reg_reg_n_0_[7] ;
  wire \sh_reg_reg_n_0_[8] ;
  wire \sh_reg_reg_n_0_[9] ;
  wire spi_2x_ce;
  wire spi_2x_ce_i_1_n_0;
  wire spi_activated;
  wire spi_activated_reg;
  wire spi_activated_reg_0;
  wire ssel_ena_reg;
  wire ssel_ena_reg_i_1_n_0;
  wire ssel_ena_reg_reg_0;
  wire start_frame3;
  wire start_spi_transmission;
  wire [4:0]state_next;
  wire \state_reg_reg_n_0_[0] ;
  wire \state_reg_reg_n_0_[1] ;
  wire \state_reg_reg_n_0_[2] ;
  wire \state_reg_reg_n_0_[3] ;
  wire \state_reg_reg_n_0_[4] ;
  wire wr_ack;
  wire wr_ack_next;
  wire wr_ack_reg_i_1_n_0;
  wire wren;
  wire wren_i_1__0_n_0;
  wire wren_reg_n_0;
  wire write_ack_prev;
  wire write_ack_prev_reg;

  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \clk_cnt[0]_i_1 
       (.I0(clk_cnt[1]),
        .I1(clk_cnt[2]),
        .I2(clk_cnt[0]),
        .O(\clk_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clk_cnt[1]_i_1 
       (.I0(clk_cnt[1]),
        .I1(clk_cnt[0]),
        .O(\clk_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \clk_cnt[2]_i_1 
       (.I0(clk_cnt[1]),
        .I1(clk_cnt[0]),
        .I2(clk_cnt[2]),
        .O(\clk_cnt[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_cnt_reg[0] 
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(\clk_cnt[0]_i_1_n_0 ),
        .Q(clk_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_cnt_reg[1] 
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(\clk_cnt[1]_i_1_n_0 ),
        .Q(clk_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \clk_cnt_reg[2] 
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(\clk_cnt[2]_i_1_n_0 ),
        .Q(clk_cnt[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    core_ce_i_1
       (.I0(spi_2x_ce),
        .I1(core_n_clk_reg_n_0),
        .O(core_ce_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    core_ce_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(core_ce_i_1_n_0),
        .Q(core_ce_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    core_n_clk_i_1
       (.I0(spi_2x_ce),
        .I1(core_n_clk_reg_n_0),
        .O(core_n_clk_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    core_n_clk_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(core_n_clk_i_1_n_0),
        .Q(core_n_clk_reg_n_0),
        .R(1'b0));
  FDRE \di_reg_reg[0] 
       (.C(myocontrol_aclk),
        .CE(wren),
        .D(di_i[0]),
        .Q(\di_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \di_reg_reg[10] 
       (.C(myocontrol_aclk),
        .CE(wren),
        .D(di_i[10]),
        .Q(\di_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \di_reg_reg[11] 
       (.C(myocontrol_aclk),
        .CE(wren),
        .D(di_i[11]),
        .Q(\di_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \di_reg_reg[12] 
       (.C(myocontrol_aclk),
        .CE(wren),
        .D(di_i[12]),
        .Q(\di_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \di_reg_reg[13] 
       (.C(myocontrol_aclk),
        .CE(wren),
        .D(di_i[13]),
        .Q(\di_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \di_reg_reg[14] 
       (.C(myocontrol_aclk),
        .CE(wren),
        .D(di_i[14]),
        .Q(\di_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \di_reg_reg[1] 
       (.C(myocontrol_aclk),
        .CE(wren),
        .D(di_i[1]),
        .Q(\di_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \di_reg_reg[2] 
       (.C(myocontrol_aclk),
        .CE(wren),
        .D(di_i[2]),
        .Q(\di_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \di_reg_reg[3] 
       (.C(myocontrol_aclk),
        .CE(wren),
        .D(di_i[3]),
        .Q(\di_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \di_reg_reg[4] 
       (.C(myocontrol_aclk),
        .CE(wren),
        .D(di_i[4]),
        .Q(\di_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \di_reg_reg[5] 
       (.C(myocontrol_aclk),
        .CE(wren),
        .D(di_i[5]),
        .Q(\di_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \di_reg_reg[6] 
       (.C(myocontrol_aclk),
        .CE(wren),
        .D(di_i[6]),
        .Q(\di_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \di_reg_reg[7] 
       (.C(myocontrol_aclk),
        .CE(wren),
        .D(di_i[7]),
        .Q(\di_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \di_reg_reg[8] 
       (.C(myocontrol_aclk),
        .CE(wren),
        .D(di_i[8]),
        .Q(\di_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \di_reg_reg[9] 
       (.C(myocontrol_aclk),
        .CE(wren),
        .D(di_i[9]),
        .Q(\di_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    di_req_o_A_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(di_req_reg_reg_n_0),
        .Q(di_req_o_A),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    di_req_o_B_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(di_req_o_A),
        .Q(di_req_o_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    di_req_o_C_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(di_req_o_B),
        .Q(di_req_o_C),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    di_req_o_D_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(di_req_o_C),
        .Q(di_req_o_D),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    di_req_o_next0
       (.I0(di_req_o_A),
        .I1(di_req_o_D),
        .I2(di_req_o_B),
        .O(di_req_o_next));
  FDRE #(
    .INIT(1'b1)) 
    di_req_o_reg_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(di_req_o_next),
        .Q(di_req_o),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1F00FFFF1F000000)) 
    di_req_reg_i_1
       (.I0(\state_reg_reg_n_0_[1] ),
        .I1(\state_reg_reg_n_0_[0] ),
        .I2(\state_reg_reg_n_0_[2] ),
        .I3(di_req_reg_i_2_n_0),
        .I4(di_req_reg),
        .I5(di_req_reg_reg_n_0),
        .O(di_req_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h1)) 
    di_req_reg_i_2
       (.I0(\state_reg_reg_n_0_[4] ),
        .I1(\state_reg_reg_n_0_[3] ),
        .O(di_req_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    di_req_reg_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(di_req_reg_i_1_n_0),
        .Q(di_req_reg_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \do_buffer_reg[15]_i_1 
       (.I0(core_ce_reg_n_0),
        .I1(\state_reg_reg_n_0_[2] ),
        .I2(\state_reg_reg_n_0_[1] ),
        .I3(\state_reg_reg_n_0_[0] ),
        .I4(\state_reg_reg_n_0_[4] ),
        .I5(\state_reg_reg_n_0_[3] ),
        .O(do_buffer_reg));
  FDRE \do_buffer_reg_reg[10] 
       (.C(myocontrol_aclk),
        .CE(do_buffer_reg),
        .D(\sh_reg_reg_n_0_[9] ),
        .Q(do_o[9]),
        .R(1'b0));
  FDRE \do_buffer_reg_reg[11] 
       (.C(myocontrol_aclk),
        .CE(do_buffer_reg),
        .D(\sh_reg_reg_n_0_[10] ),
        .Q(do_o[10]),
        .R(1'b0));
  FDRE \do_buffer_reg_reg[12] 
       (.C(myocontrol_aclk),
        .CE(do_buffer_reg),
        .D(\sh_reg_reg_n_0_[11] ),
        .Q(do_o[11]),
        .R(1'b0));
  FDRE \do_buffer_reg_reg[13] 
       (.C(myocontrol_aclk),
        .CE(do_buffer_reg),
        .D(\sh_reg_reg_n_0_[12] ),
        .Q(do_o[12]),
        .R(1'b0));
  FDRE \do_buffer_reg_reg[14] 
       (.C(myocontrol_aclk),
        .CE(do_buffer_reg),
        .D(\sh_reg_reg_n_0_[13] ),
        .Q(do_o[13]),
        .R(1'b0));
  FDRE \do_buffer_reg_reg[15] 
       (.C(myocontrol_aclk),
        .CE(do_buffer_reg),
        .D(\sh_reg_reg_n_0_[14] ),
        .Q(do_o[14]),
        .R(1'b0));
  FDRE \do_buffer_reg_reg[1] 
       (.C(myocontrol_aclk),
        .CE(do_buffer_reg),
        .D(\sh_reg_reg_n_0_[0] ),
        .Q(do_o[0]),
        .R(1'b0));
  FDRE \do_buffer_reg_reg[2] 
       (.C(myocontrol_aclk),
        .CE(do_buffer_reg),
        .D(\sh_reg_reg_n_0_[1] ),
        .Q(do_o[1]),
        .R(1'b0));
  FDRE \do_buffer_reg_reg[3] 
       (.C(myocontrol_aclk),
        .CE(do_buffer_reg),
        .D(\sh_reg_reg_n_0_[2] ),
        .Q(do_o[2]),
        .R(1'b0));
  FDRE \do_buffer_reg_reg[4] 
       (.C(myocontrol_aclk),
        .CE(do_buffer_reg),
        .D(\sh_reg_reg_n_0_[3] ),
        .Q(do_o[3]),
        .R(1'b0));
  FDRE \do_buffer_reg_reg[5] 
       (.C(myocontrol_aclk),
        .CE(do_buffer_reg),
        .D(\sh_reg_reg_n_0_[4] ),
        .Q(do_o[4]),
        .R(1'b0));
  FDRE \do_buffer_reg_reg[6] 
       (.C(myocontrol_aclk),
        .CE(do_buffer_reg),
        .D(\sh_reg_reg_n_0_[5] ),
        .Q(do_o[5]),
        .R(1'b0));
  FDRE \do_buffer_reg_reg[7] 
       (.C(myocontrol_aclk),
        .CE(do_buffer_reg),
        .D(\sh_reg_reg_n_0_[6] ),
        .Q(do_o[6]),
        .R(1'b0));
  FDRE \do_buffer_reg_reg[8] 
       (.C(myocontrol_aclk),
        .CE(do_buffer_reg),
        .D(\sh_reg_reg_n_0_[7] ),
        .Q(do_o[7]),
        .R(1'b0));
  FDRE \do_buffer_reg_reg[9] 
       (.C(myocontrol_aclk),
        .CE(do_buffer_reg),
        .D(\sh_reg_reg_n_0_[8] ),
        .Q(do_o[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1F10)) 
    do_transfer_reg_i_1
       (.I0(\state_reg_reg_n_0_[3] ),
        .I1(\state_reg_reg_n_0_[2] ),
        .I2(do_transfer_reg),
        .I3(do_transfer_reg_reg_n_0),
        .O(do_transfer_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h2222222020202220)) 
    do_transfer_reg_i_2
       (.I0(core_ce_reg_n_0),
        .I1(\state_reg_reg_n_0_[4] ),
        .I2(\state_reg_reg_n_0_[3] ),
        .I3(\state_reg_reg_n_0_[0] ),
        .I4(\state_reg_reg_n_0_[1] ),
        .I5(\state_reg_reg_n_0_[2] ),
        .O(do_transfer_reg));
  FDRE #(
    .INIT(1'b0)) 
    do_transfer_reg_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(do_transfer_reg_i_1_n_0),
        .Q(do_transfer_reg_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    do_valid_A_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(do_transfer_reg_reg_n_0),
        .Q(do_valid_A),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    do_valid_B_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(do_valid_A),
        .Q(do_valid_B),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    do_valid_C_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(do_valid_B),
        .Q(do_valid_C),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    do_valid_D_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(do_valid_C),
        .Q(do_valid_D),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    do_valid_next0
       (.I0(do_valid_A),
        .I1(do_valid_D),
        .I2(do_valid_B),
        .O(do_valid_next));
  FDRE #(
    .INIT(1'b0)) 
    do_valid_o_reg_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(do_valid_next),
        .Q(do_valid_o),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \numberOfWordsReceived[7]_i_1 
       (.I0(spi_activated_reg_0),
        .O(spi_activated_reg));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \numberOfWordsReceived[7]_i_2 
       (.I0(do_valid_o),
        .I1(data_read_valid_prev),
        .I2(spi_activated_reg_0),
        .O(do_valid_o_reg_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \numberOfWordsTransmitted[0]_i_1 
       (.I0(spi_activated_reg_0),
        .I1(numberOfWordsTransmitted_reg),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \numberOfWordsTransmitted[7]_i_1 
       (.I0(write_ack_prev),
        .I1(wr_ack),
        .I2(spi_activated_reg_0),
        .O(write_ack_prev_reg));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \numberOfWordsTransmitted[7]_i_3 
       (.I0(spi_activated),
        .I1(start_spi_transmission),
        .I2(ssel_ena_reg_reg_0),
        .I3(start_frame3),
        .O(spi_activated_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \sh_reg[0]_i_1 
       (.I0(\di_reg_reg_n_0_[0] ),
        .I1(\state_reg_reg_n_0_[1] ),
        .I2(\state_reg_reg_n_0_[2] ),
        .I3(\state_reg_reg_n_0_[3] ),
        .I4(\state_reg_reg_n_0_[4] ),
        .O(\sh_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000010)) 
    \sh_reg[10]_i_1 
       (.I0(\state_reg_reg_n_0_[4] ),
        .I1(\state_reg_reg_n_0_[1] ),
        .I2(\di_reg_reg_n_0_[10] ),
        .I3(\state_reg_reg_n_0_[3] ),
        .I4(\state_reg_reg_n_0_[2] ),
        .I5(\sh_reg_reg_n_0_[9] ),
        .O(sh_next[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000010)) 
    \sh_reg[11]_i_1 
       (.I0(\state_reg_reg_n_0_[4] ),
        .I1(\state_reg_reg_n_0_[1] ),
        .I2(\di_reg_reg_n_0_[11] ),
        .I3(\state_reg_reg_n_0_[3] ),
        .I4(\state_reg_reg_n_0_[2] ),
        .I5(\sh_reg_reg_n_0_[10] ),
        .O(sh_next[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000010)) 
    \sh_reg[12]_i_1 
       (.I0(\state_reg_reg_n_0_[4] ),
        .I1(\state_reg_reg_n_0_[1] ),
        .I2(\di_reg_reg_n_0_[12] ),
        .I3(\state_reg_reg_n_0_[3] ),
        .I4(\state_reg_reg_n_0_[2] ),
        .I5(\sh_reg_reg_n_0_[11] ),
        .O(sh_next[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000010)) 
    \sh_reg[13]_i_1 
       (.I0(\state_reg_reg_n_0_[4] ),
        .I1(\state_reg_reg_n_0_[1] ),
        .I2(\di_reg_reg_n_0_[13] ),
        .I3(\state_reg_reg_n_0_[3] ),
        .I4(\state_reg_reg_n_0_[2] ),
        .I5(\sh_reg_reg_n_0_[12] ),
        .O(sh_next[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \sh_reg[14]_i_1 
       (.I0(core_ce_reg_n_0),
        .I1(\sh_reg[14]_i_3_n_0 ),
        .O(sh_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000010)) 
    \sh_reg[14]_i_2 
       (.I0(\state_reg_reg_n_0_[4] ),
        .I1(\state_reg_reg_n_0_[1] ),
        .I2(\di_reg_reg_n_0_[14] ),
        .I3(\state_reg_reg_n_0_[3] ),
        .I4(\state_reg_reg_n_0_[2] ),
        .I5(\sh_reg_reg_n_0_[13] ),
        .O(sh_next[14]));
  LUT6 #(
    .INIT(64'h3333333733333334)) 
    \sh_reg[14]_i_3 
       (.I0(\state_reg_reg_n_0_[0] ),
        .I1(\state_reg_reg_n_0_[4] ),
        .I2(\state_reg_reg_n_0_[1] ),
        .I3(\state_reg_reg_n_0_[2] ),
        .I4(\state_reg_reg_n_0_[3] ),
        .I5(wren_reg_n_0),
        .O(\sh_reg[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000010)) 
    \sh_reg[1]_i_1 
       (.I0(\state_reg_reg_n_0_[4] ),
        .I1(\state_reg_reg_n_0_[1] ),
        .I2(\di_reg_reg_n_0_[1] ),
        .I3(\state_reg_reg_n_0_[3] ),
        .I4(\state_reg_reg_n_0_[2] ),
        .I5(\sh_reg_reg_n_0_[0] ),
        .O(sh_next[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000010)) 
    \sh_reg[2]_i_1 
       (.I0(\state_reg_reg_n_0_[4] ),
        .I1(\state_reg_reg_n_0_[1] ),
        .I2(\di_reg_reg_n_0_[2] ),
        .I3(\state_reg_reg_n_0_[3] ),
        .I4(\state_reg_reg_n_0_[2] ),
        .I5(\sh_reg_reg_n_0_[1] ),
        .O(sh_next[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000010)) 
    \sh_reg[3]_i_1 
       (.I0(\state_reg_reg_n_0_[4] ),
        .I1(\state_reg_reg_n_0_[1] ),
        .I2(\di_reg_reg_n_0_[3] ),
        .I3(\state_reg_reg_n_0_[3] ),
        .I4(\state_reg_reg_n_0_[2] ),
        .I5(\sh_reg_reg_n_0_[2] ),
        .O(sh_next[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000010)) 
    \sh_reg[4]_i_1 
       (.I0(\state_reg_reg_n_0_[4] ),
        .I1(\state_reg_reg_n_0_[1] ),
        .I2(\di_reg_reg_n_0_[4] ),
        .I3(\state_reg_reg_n_0_[3] ),
        .I4(\state_reg_reg_n_0_[2] ),
        .I5(\sh_reg_reg_n_0_[3] ),
        .O(sh_next[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000010)) 
    \sh_reg[5]_i_1 
       (.I0(\state_reg_reg_n_0_[4] ),
        .I1(\state_reg_reg_n_0_[1] ),
        .I2(\di_reg_reg_n_0_[5] ),
        .I3(\state_reg_reg_n_0_[3] ),
        .I4(\state_reg_reg_n_0_[2] ),
        .I5(\sh_reg_reg_n_0_[4] ),
        .O(sh_next[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000010)) 
    \sh_reg[6]_i_1 
       (.I0(\state_reg_reg_n_0_[4] ),
        .I1(\state_reg_reg_n_0_[1] ),
        .I2(\di_reg_reg_n_0_[6] ),
        .I3(\state_reg_reg_n_0_[3] ),
        .I4(\state_reg_reg_n_0_[2] ),
        .I5(\sh_reg_reg_n_0_[5] ),
        .O(sh_next[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000010)) 
    \sh_reg[7]_i_1 
       (.I0(\state_reg_reg_n_0_[4] ),
        .I1(\state_reg_reg_n_0_[1] ),
        .I2(\di_reg_reg_n_0_[7] ),
        .I3(\state_reg_reg_n_0_[3] ),
        .I4(\state_reg_reg_n_0_[2] ),
        .I5(\sh_reg_reg_n_0_[6] ),
        .O(sh_next[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000010)) 
    \sh_reg[8]_i_1 
       (.I0(\state_reg_reg_n_0_[4] ),
        .I1(\state_reg_reg_n_0_[1] ),
        .I2(\di_reg_reg_n_0_[8] ),
        .I3(\state_reg_reg_n_0_[3] ),
        .I4(\state_reg_reg_n_0_[2] ),
        .I5(\sh_reg_reg_n_0_[7] ),
        .O(sh_next[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000010)) 
    \sh_reg[9]_i_1 
       (.I0(\state_reg_reg_n_0_[4] ),
        .I1(\state_reg_reg_n_0_[1] ),
        .I2(\di_reg_reg_n_0_[9] ),
        .I3(\state_reg_reg_n_0_[3] ),
        .I4(\state_reg_reg_n_0_[2] ),
        .I5(\sh_reg_reg_n_0_[8] ),
        .O(sh_next[9]));
  FDRE \sh_reg_reg[0] 
       (.C(myocontrol_aclk),
        .CE(sh_reg),
        .D(\sh_reg[0]_i_1_n_0 ),
        .Q(\sh_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sh_reg_reg[10] 
       (.C(myocontrol_aclk),
        .CE(sh_reg),
        .D(sh_next[10]),
        .Q(\sh_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \sh_reg_reg[11] 
       (.C(myocontrol_aclk),
        .CE(sh_reg),
        .D(sh_next[11]),
        .Q(\sh_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \sh_reg_reg[12] 
       (.C(myocontrol_aclk),
        .CE(sh_reg),
        .D(sh_next[12]),
        .Q(\sh_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \sh_reg_reg[13] 
       (.C(myocontrol_aclk),
        .CE(sh_reg),
        .D(sh_next[13]),
        .Q(\sh_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \sh_reg_reg[14] 
       (.C(myocontrol_aclk),
        .CE(sh_reg),
        .D(sh_next[14]),
        .Q(\sh_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \sh_reg_reg[1] 
       (.C(myocontrol_aclk),
        .CE(sh_reg),
        .D(sh_next[1]),
        .Q(\sh_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sh_reg_reg[2] 
       (.C(myocontrol_aclk),
        .CE(sh_reg),
        .D(sh_next[2]),
        .Q(\sh_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sh_reg_reg[3] 
       (.C(myocontrol_aclk),
        .CE(sh_reg),
        .D(sh_next[3]),
        .Q(\sh_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sh_reg_reg[4] 
       (.C(myocontrol_aclk),
        .CE(sh_reg),
        .D(sh_next[4]),
        .Q(\sh_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sh_reg_reg[5] 
       (.C(myocontrol_aclk),
        .CE(sh_reg),
        .D(sh_next[5]),
        .Q(\sh_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sh_reg_reg[6] 
       (.C(myocontrol_aclk),
        .CE(sh_reg),
        .D(sh_next[6]),
        .Q(\sh_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sh_reg_reg[7] 
       (.C(myocontrol_aclk),
        .CE(sh_reg),
        .D(sh_next[7]),
        .Q(\sh_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sh_reg_reg[8] 
       (.C(myocontrol_aclk),
        .CE(sh_reg),
        .D(sh_next[8]),
        .Q(\sh_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \sh_reg_reg[9] 
       (.C(myocontrol_aclk),
        .CE(sh_reg),
        .D(sh_next[9]),
        .Q(\sh_reg_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h04)) 
    spi_2x_ce_i_1
       (.I0(clk_cnt[0]),
        .I1(clk_cnt[2]),
        .I2(clk_cnt[1]),
        .O(spi_2x_ce_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    spi_2x_ce_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(spi_2x_ce_i_1_n_0),
        .Q(spi_2x_ce),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ssel_ena_reg_i_1
       (.I0(wren_reg_n_0),
        .I1(\state_reg_reg_n_0_[0] ),
        .I2(ssel_ena_reg),
        .I3(ssel_ena_reg_reg_0),
        .O(ssel_ena_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0002000000000002)) 
    ssel_ena_reg_i_2
       (.I0(core_ce_reg_n_0),
        .I1(\state_reg_reg_n_0_[1] ),
        .I2(\state_reg_reg_n_0_[3] ),
        .I3(\state_reg_reg_n_0_[2] ),
        .I4(\state_reg_reg_n_0_[4] ),
        .I5(\state_reg_reg_n_0_[0] ),
        .O(ssel_ena_reg));
  FDRE #(
    .INIT(1'b0)) 
    ssel_ena_reg_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(ssel_ena_reg_i_1_n_0),
        .Q(ssel_ena_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0303031303030312)) 
    \state_reg[0]_i_1 
       (.I0(\state_reg_reg_n_0_[3] ),
        .I1(\state_reg_reg_n_0_[0] ),
        .I2(\state_reg_reg_n_0_[4] ),
        .I3(\state_reg_reg_n_0_[2] ),
        .I4(\state_reg_reg_n_0_[1] ),
        .I5(wren_reg_n_0),
        .O(state_next[0]));
  LUT5 #(
    .INIT(32'h0C0C0312)) 
    \state_reg[1]_i_1 
       (.I0(\state_reg_reg_n_0_[3] ),
        .I1(\state_reg_reg_n_0_[0] ),
        .I2(\state_reg_reg_n_0_[4] ),
        .I3(\state_reg_reg_n_0_[2] ),
        .I4(\state_reg_reg_n_0_[1] ),
        .O(state_next[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h0F000C12)) 
    \state_reg[2]_i_1 
       (.I0(\state_reg_reg_n_0_[3] ),
        .I1(\state_reg_reg_n_0_[0] ),
        .I2(\state_reg_reg_n_0_[4] ),
        .I3(\state_reg_reg_n_0_[2] ),
        .I4(\state_reg_reg_n_0_[1] ),
        .O(state_next[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h0A0A0A18)) 
    \state_reg[3]_i_1 
       (.I0(\state_reg_reg_n_0_[3] ),
        .I1(\state_reg_reg_n_0_[0] ),
        .I2(\state_reg_reg_n_0_[4] ),
        .I3(\state_reg_reg_n_0_[2] ),
        .I4(\state_reg_reg_n_0_[1] ),
        .O(state_next[3]));
  LUT6 #(
    .INIT(64'h0000004500000040)) 
    \state_reg[4]_i_1 
       (.I0(\state_reg_reg_n_0_[3] ),
        .I1(\state_reg_reg_n_0_[0] ),
        .I2(\state_reg_reg_n_0_[4] ),
        .I3(\state_reg_reg_n_0_[2] ),
        .I4(\state_reg_reg_n_0_[1] ),
        .I5(wren_reg_n_0),
        .O(state_next[4]));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg_reg[0] 
       (.C(myocontrol_aclk),
        .CE(core_ce_reg_n_0),
        .D(state_next[0]),
        .Q(\state_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg_reg[1] 
       (.C(myocontrol_aclk),
        .CE(core_ce_reg_n_0),
        .D(state_next[1]),
        .Q(\state_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg_reg[2] 
       (.C(myocontrol_aclk),
        .CE(core_ce_reg_n_0),
        .D(state_next[2]),
        .Q(\state_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg_reg[3] 
       (.C(myocontrol_aclk),
        .CE(core_ce_reg_n_0),
        .D(state_next[3]),
        .Q(\state_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg_reg[4] 
       (.C(myocontrol_aclk),
        .CE(core_ce_reg_n_0),
        .D(state_next[4]),
        .Q(\state_reg_reg_n_0_[4] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    wr_ack_reg_i_1
       (.I0(wr_ack_next),
        .I1(di_req_reg),
        .I2(wr_ack),
        .O(wr_ack_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000010)) 
    wr_ack_reg_i_2
       (.I0(\state_reg_reg_n_0_[4] ),
        .I1(\state_reg_reg_n_0_[3] ),
        .I2(wren_reg_n_0),
        .I3(\state_reg_reg_n_0_[1] ),
        .I4(\state_reg_reg_n_0_[2] ),
        .O(wr_ack_next));
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    wr_ack_reg_i_3
       (.I0(core_ce_reg_n_0),
        .I1(\state_reg_reg_n_0_[2] ),
        .I2(\state_reg_reg_n_0_[1] ),
        .I3(\state_reg_reg_n_0_[3] ),
        .I4(\state_reg_reg_n_0_[4] ),
        .O(di_req_reg));
  FDRE #(
    .INIT(1'b0)) 
    wr_ack_reg_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(wr_ack_reg_i_1_n_0),
        .Q(wr_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    wren_i_1__0
       (.I0(wr_ack),
        .I1(wren_reg_n_0),
        .I2(wren),
        .O(wren_i_1__0_n_0));
  FDRE wren_reg
       (.C(myocontrol_aclk),
        .CE(1'b1),
        .D(wren_i_1__0_n_0),
        .Q(wren_reg_n_0),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
