
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/prim/rtl/prim_ram_2p_adv.sv Cov: 65% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Dual-port SRAM Wrapper</pre>
<pre style="margin:0; padding:0 ">   6: //   This module to connect SRAM interface to actual SRAM interface</pre>
<pre style="margin:0; padding:0 ">   7: //   At this time, it doesn't utilize ECC or any pipeline.</pre>
<pre style="margin:0; padding:0 ">   8: //   This module stays to include any additional calculation logic later on.</pre>
<pre style="margin:0; padding:0 ">   9: //   Instantiating SRAM is up to the top design to remove process dependency.</pre>
<pre style="margin:0; padding:0 ">  10: </pre>
<pre style="margin:0; padding:0 ">  11: // Parameter</pre>
<pre style="margin:0; padding:0 ">  12: //   EnableECC:</pre>
<pre style="margin:0; padding:0 ">  13: //   EnableParity:</pre>
<pre style="margin:0; padding:0 ">  14: //   EnableInputPipeline:</pre>
<pre style="margin:0; padding:0 ">  15: //   EnableOutputPipeline:</pre>
<pre style="margin:0; padding:0 ">  16: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17: module prim_ram_2p_adv #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:   parameter int Depth = 512,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:   parameter int Width = 32,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:   parameter int CfgW = 8,     // WTC, RTC, etc</pre>
<pre style="margin:0; padding:0 ">  21: </pre>
<pre style="margin:0; padding:0 ">  22:   // Configurations</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:   parameter bit EnableECC            = 0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   parameter bit EnableParity         = 0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:   parameter bit EnableInputPipeline  = 0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   parameter bit EnableOutputPipeline = 0,</pre>
<pre style="margin:0; padding:0 ">  27: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:   parameter MemT = "REGISTER", // can be "REGISTER" or "SRAM"</pre>
<pre style="margin:0; padding:0 ">  29: </pre>
<pre style="margin:0; padding:0 ">  30:   // Do not touch</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   parameter int SramAw = $clog2(Depth)</pre>
<pre style="margin:0; padding:0 ">  32: ) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:   input rst_ni,</pre>
<pre style="margin:0; padding:0 ">  35: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:   input                     a_req_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   input                     a_write_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:   input        [SramAw-1:0] a_addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   input        [Width-1:0]  a_wdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:   output logic              a_rvalid_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:   output logic [Width-1:0]  a_rdata_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:   output logic [1:0]        a_rerror_o,</pre>
<pre style="margin:0; padding:0 ">  43: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:   input                     b_req_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:   input                     b_write_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:   input        [SramAw-1:0] b_addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:   input        [Width-1:0]  b_wdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:   output logic              b_rvalid_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:   output logic [Width-1:0]  b_rdata_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:   output logic [1:0]        b_rerror_o, // Bit1: Uncorrectable, Bit0: Correctable</pre>
<pre style="margin:0; padding:0 ">  51: </pre>
<pre style="margin:0; padding:0 ">  52:   // config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53:   input [CfgW-1:0] cfg_i</pre>
<pre style="margin:0; padding:0 ">  54: );</pre>
<pre style="margin:0; padding:0 ">  55: </pre>
<pre style="margin:0; padding:0 ">  56:   // Calculate ECC width</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:   localparam int ParWidth  = (EnableParity) ? 1 :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:                              (!EnableECC)   ? 0 :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:                              (Width <=   4) ? 4 :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:                              (Width <=  11) ? 5 :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:                              (Width <=  26) ? 6 :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:                              (Width <=  57) ? 7 :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:                              (Width <= 120) ? 8 : 8 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:   localparam int TotalWidth = Width + ParWidth;</pre>
<pre style="margin:0; padding:0 ">  65: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:   logic                  a_req_q,    a_req_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:   logic                  a_write_q,  a_write_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:   logic [SramAw-1:0]     a_addr_q,   a_addr_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:   logic [TotalWidth-1:0] a_wdata_q,  a_wdata_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:   logic                  a_rvalid_q, a_rvalid_d, a_rvalid_sram ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:   logic [Width-1:0]      a_rdata_q,  a_rdata_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:   logic [TotalWidth-1:0] a_rdata_sram ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:   logic [1:0]            a_rerror_q, a_rerror_d ;</pre>
<pre style="margin:0; padding:0 ">  74: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:   logic                  b_req_q,    b_req_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:   logic                  b_write_q,  b_write_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:   logic [SramAw-1:0]     b_addr_q,   b_addr_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:   logic [TotalWidth-1:0] b_wdata_q,  b_wdata_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:   logic                  b_rvalid_q, b_rvalid_d, b_rvalid_sram ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:   logic [Width-1:0]      b_rdata_q,  b_rdata_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:   logic [TotalWidth-1:0] b_rdata_sram ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:   logic [1:0]            b_rerror_q, b_rerror_d ;</pre>
<pre style="margin:0; padding:0 ">  83: </pre>
<pre id="id84" style="background-color: #FFB6C1; margin:0; padding:0 ">  84:   if (MemT == "REGISTER") begin : gen_regmem</pre>
<pre id="id85" style="background-color: #FFB6C1; margin:0; padding:0 ">  85:     prim_ram_2p #(</pre>
<pre id="id86" style="background-color: #FFB6C1; margin:0; padding:0 ">  86:       .Width (TotalWidth),</pre>
<pre id="id87" style="background-color: #FFB6C1; margin:0; padding:0 ">  87:       .Depth (Depth),</pre>
<pre style="margin:0; padding:0 ">  88:       // force register implementation for all targets</pre>
<pre id="id89" style="background-color: #FFB6C1; margin:0; padding:0 ">  89:       .Impl(prim_pkg::ImplGeneric)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90:     ) u_mem (</pre>
<pre id="id91" style="background-color: #FFB6C1; margin:0; padding:0 ">  91:       .clk_a_i    (clk_i),</pre>
<pre id="id92" style="background-color: #FFB6C1; margin:0; padding:0 ">  92:       .clk_b_i    (clk_i),</pre>
<pre style="margin:0; padding:0 ">  93: </pre>
<pre id="id94" style="background-color: #FFB6C1; margin:0; padding:0 ">  94:       .a_req_i    (a_req_q),</pre>
<pre id="id95" style="background-color: #FFB6C1; margin:0; padding:0 ">  95:       .a_write_i  (a_write_q),</pre>
<pre id="id96" style="background-color: #FFB6C1; margin:0; padding:0 ">  96:       .a_addr_i   (a_addr_q),</pre>
<pre id="id97" style="background-color: #FFB6C1; margin:0; padding:0 ">  97:       .a_wdata_i  (a_wdata_q),</pre>
<pre id="id98" style="background-color: #FFB6C1; margin:0; padding:0 ">  98:       .a_rdata_o  (a_rdata_sram),</pre>
<pre style="margin:0; padding:0 ">  99: </pre>
<pre id="id100" style="background-color: #FFB6C1; margin:0; padding:0 "> 100:       .b_req_i    (b_req_q),</pre>
<pre id="id101" style="background-color: #FFB6C1; margin:0; padding:0 "> 101:       .b_write_i  (b_write_q),</pre>
<pre id="id102" style="background-color: #FFB6C1; margin:0; padding:0 "> 102:       .b_addr_i   (b_addr_q),</pre>
<pre id="id103" style="background-color: #FFB6C1; margin:0; padding:0 "> 103:       .b_wdata_i  (b_wdata_q),</pre>
<pre id="id104" style="background-color: #FFB6C1; margin:0; padding:0 "> 104:       .b_rdata_o  (b_rdata_sram)</pre>
<pre style="margin:0; padding:0 "> 105:     );</pre>
<pre style="margin:0; padding:0 "> 106:   // end else if (TotalWidth == aa && Depth == yy) begin</pre>
<pre id="id107" style="background-color: #FFB6C1; margin:0; padding:0 "> 107:   end else if (MemT == "SRAM") begin : gen_srammem</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:     prim_ram_2p #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:       .Width (TotalWidth),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:       .Depth (Depth)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:     ) u_mem (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:       .clk_a_i    (clk_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:       .clk_b_i    (clk_i),</pre>
<pre style="margin:0; padding:0 "> 114: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:       .a_req_i    (a_req_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:       .a_write_i  (a_write_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:       .a_addr_i   (a_addr_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:       .a_wdata_i  (a_wdata_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:       .a_rdata_o  (a_rdata_sram),</pre>
<pre style="margin:0; padding:0 "> 120: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:       .b_req_i    (b_req_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:       .b_write_i  (b_write_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:       .b_addr_i   (b_addr_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:       .b_wdata_i  (b_wdata_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:       .b_rdata_o  (b_rdata_sram)</pre>
<pre style="margin:0; padding:0 "> 126:     );</pre>
<pre style="margin:0; padding:0 "> 127:   end</pre>
<pre style="margin:0; padding:0 "> 128: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:  always_ff @(posedge clk_i, negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:     if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:        a_rvalid_sram <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:        b_rvalid_sram <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:       a_rvalid_sram <= a_req_q & ~a_write_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:       b_rvalid_sram <= b_req_q & ~b_write_q;</pre>
<pre style="margin:0; padding:0 "> 136:     end</pre>
<pre style="margin:0; padding:0 "> 137:   end</pre>
<pre style="margin:0; padding:0 "> 138: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:   assign a_req_d              = a_req_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:   assign a_write_d            = a_write_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:   assign a_addr_d             = a_addr_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:   assign a_rvalid_o           = a_rvalid_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:   assign a_rdata_o            = a_rdata_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:   assign a_rerror_o           = a_rerror_q;</pre>
<pre style="margin:0; padding:0 "> 145: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:   assign b_req_d              = b_req_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:   assign b_write_d            = b_write_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:   assign b_addr_d             = b_addr_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:   assign b_rvalid_o           = b_rvalid_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:   assign b_rdata_o            = b_rdata_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:   assign b_rerror_o           = b_rerror_q;</pre>
<pre style="margin:0; padding:0 "> 152: </pre>
<pre style="margin:0; padding:0 "> 153:   // TODO: Parity Logic</pre>
<pre style="margin:0; padding:0 "> 154:   `ASSERT_INIT(ParityNotYetSupported_A, EnableParity == 0)</pre>
<pre style="margin:0; padding:0 "> 155: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:   if (EnableParity == 0 && EnableECC) begin : gen_secded</pre>
<pre style="margin:0; padding:0 "> 157: </pre>
<pre style="margin:0; padding:0 "> 158:     // check supported widths</pre>
<pre style="margin:0; padding:0 "> 159:     `ASSERT_INIT(SecDecWidth_A, Width inside {32})</pre>
<pre style="margin:0; padding:0 "> 160: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:     if (Width == 32) begin : gen_secded_39_32</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:       prim_secded_39_32_enc u_enc_a (.in(a_wdata_i), .out(a_wdata_d));</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:       prim_secded_39_32_dec u_dec_a (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164:         .in         (a_rdata_sram),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:         .d_o        (a_rdata_d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:         .syndrome_o (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 167:         .err_o      (a_rerror_d)</pre>
<pre style="margin:0; padding:0 "> 168:       );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:       prim_secded_39_32_enc u_enc_b (.in(b_wdata_i), .out(b_wdata_d));</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:       prim_secded_39_32_dec u_dec_b (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:         .in         (b_rdata_sram),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:         .d_o        (b_rdata_d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:         .syndrome_o (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:         .err_o      (b_rerror_d)</pre>
<pre style="margin:0; padding:0 "> 175:       );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:       assign a_rvalid_d = a_rvalid_sram;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 177:       assign b_rvalid_d = b_rvalid_sram;</pre>
<pre style="margin:0; padding:0 "> 178:     end</pre>
<pre id="id179" style="background-color: #FFB6C1; margin:0; padding:0 "> 179:   end else begin : gen_nosecded</pre>
<pre id="id180" style="background-color: #FFB6C1; margin:0; padding:0 "> 180:     assign a_wdata_d[0+:Width] = a_wdata_i;</pre>
<pre id="id181" style="background-color: #FFB6C1; margin:0; padding:0 "> 181:     assign b_wdata_d[0+:Width] = b_wdata_i;</pre>
<pre id="id182" style="background-color: #FFB6C1; margin:0; padding:0 "> 182:     assign a_rdata_d  = a_rdata_sram;</pre>
<pre id="id183" style="background-color: #FFB6C1; margin:0; padding:0 "> 183:     assign b_rdata_d  = b_rdata_sram;</pre>
<pre id="id184" style="background-color: #FFB6C1; margin:0; padding:0 "> 184:     assign a_rvalid_d = a_rvalid_sram;</pre>
<pre id="id185" style="background-color: #FFB6C1; margin:0; padding:0 "> 185:     assign b_rvalid_d = b_rvalid_sram;</pre>
<pre id="id186" style="background-color: #FFB6C1; margin:0; padding:0 "> 186:     assign a_rerror_d = 2'b00;</pre>
<pre id="id187" style="background-color: #FFB6C1; margin:0; padding:0 "> 187:     assign b_rerror_d = 2'b00;</pre>
<pre style="margin:0; padding:0 "> 188:   end</pre>
<pre style="margin:0; padding:0 "> 189: </pre>
<pre id="id190" style="background-color: #FFB6C1; margin:0; padding:0 "> 190:   if (EnableInputPipeline) begin : gen_regslice_input</pre>
<pre style="margin:0; padding:0 "> 191:     // Put the register slices between ECC encoding to SRAM port</pre>
<pre id="id192" style="background-color: #FFB6C1; margin:0; padding:0 "> 192:     always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre id="id193" style="background-color: #FFB6C1; margin:0; padding:0 "> 193:       if (!rst_ni) begin</pre>
<pre id="id194" style="background-color: #FFB6C1; margin:0; padding:0 "> 194:         a_req_q   <= '0;</pre>
<pre id="id195" style="background-color: #FFB6C1; margin:0; padding:0 "> 195:         a_write_q <= '0;</pre>
<pre id="id196" style="background-color: #FFB6C1; margin:0; padding:0 "> 196:         a_addr_q  <= '0;</pre>
<pre id="id197" style="background-color: #FFB6C1; margin:0; padding:0 "> 197:         a_wdata_q <= '0;</pre>
<pre style="margin:0; padding:0 "> 198: </pre>
<pre id="id199" style="background-color: #FFB6C1; margin:0; padding:0 "> 199:         b_req_q   <= '0;</pre>
<pre id="id200" style="background-color: #FFB6C1; margin:0; padding:0 "> 200:         b_write_q <= '0;</pre>
<pre id="id201" style="background-color: #FFB6C1; margin:0; padding:0 "> 201:         b_addr_q  <= '0;</pre>
<pre id="id202" style="background-color: #FFB6C1; margin:0; padding:0 "> 202:         b_wdata_q <= '0;</pre>
<pre id="id203" style="background-color: #FFB6C1; margin:0; padding:0 "> 203:       end else begin</pre>
<pre id="id204" style="background-color: #FFB6C1; margin:0; padding:0 "> 204:         a_req_q   <= a_req_d;</pre>
<pre id="id205" style="background-color: #FFB6C1; margin:0; padding:0 "> 205:         a_write_q <= a_write_d;</pre>
<pre id="id206" style="background-color: #FFB6C1; margin:0; padding:0 "> 206:         a_addr_q  <= a_addr_d;</pre>
<pre id="id207" style="background-color: #FFB6C1; margin:0; padding:0 "> 207:         a_wdata_q <= a_wdata_d;</pre>
<pre style="margin:0; padding:0 "> 208: </pre>
<pre id="id209" style="background-color: #FFB6C1; margin:0; padding:0 "> 209:         b_req_q   <= b_req_d;</pre>
<pre id="id210" style="background-color: #FFB6C1; margin:0; padding:0 "> 210:         b_write_q <= b_write_d;</pre>
<pre id="id211" style="background-color: #FFB6C1; margin:0; padding:0 "> 211:         b_addr_q  <= b_addr_d;</pre>
<pre id="id212" style="background-color: #FFB6C1; margin:0; padding:0 "> 212:         b_wdata_q <= b_wdata_d;</pre>
<pre style="margin:0; padding:0 "> 213:       end</pre>
<pre style="margin:0; padding:0 "> 214:     end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 215:   end else begin : gen_dirconnect_input</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 216:     assign a_req_q   = a_req_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 217:     assign a_write_q = a_write_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 218:     assign a_addr_q  = a_addr_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 219:     assign a_wdata_q = a_wdata_d;</pre>
<pre style="margin:0; padding:0 "> 220: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 221:     assign b_req_q   = b_req_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 222:     assign b_write_q = b_write_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 223:     assign b_addr_q  = b_addr_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 224:     assign b_wdata_q = b_wdata_d;</pre>
<pre style="margin:0; padding:0 "> 225:   end</pre>
<pre style="margin:0; padding:0 "> 226: </pre>
<pre id="id227" style="background-color: #FFB6C1; margin:0; padding:0 "> 227:   if (EnableOutputPipeline) begin : gen_regslice_output</pre>
<pre style="margin:0; padding:0 "> 228:     // Put the register slices between ECC decoding to output</pre>
<pre id="id229" style="background-color: #FFB6C1; margin:0; padding:0 "> 229:     always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre id="id230" style="background-color: #FFB6C1; margin:0; padding:0 "> 230:       if (!rst_ni) begin</pre>
<pre id="id231" style="background-color: #FFB6C1; margin:0; padding:0 "> 231:         a_rvalid_q <= '0;</pre>
<pre id="id232" style="background-color: #FFB6C1; margin:0; padding:0 "> 232:         a_rdata_q  <= '0;</pre>
<pre id="id233" style="background-color: #FFB6C1; margin:0; padding:0 "> 233:         a_rerror_q <= '0;</pre>
<pre style="margin:0; padding:0 "> 234: </pre>
<pre id="id235" style="background-color: #FFB6C1; margin:0; padding:0 "> 235:         b_rvalid_q <= '0;</pre>
<pre id="id236" style="background-color: #FFB6C1; margin:0; padding:0 "> 236:         b_rdata_q  <= '0;</pre>
<pre id="id237" style="background-color: #FFB6C1; margin:0; padding:0 "> 237:         b_rerror_q <= '0;</pre>
<pre id="id238" style="background-color: #FFB6C1; margin:0; padding:0 "> 238:       end else begin</pre>
<pre id="id239" style="background-color: #FFB6C1; margin:0; padding:0 "> 239:         a_rvalid_q <= a_rvalid_d;</pre>
<pre id="id240" style="background-color: #FFB6C1; margin:0; padding:0 "> 240:         a_rdata_q  <= a_rdata_d ;</pre>
<pre id="id241" style="background-color: #FFB6C1; margin:0; padding:0 "> 241:         a_rerror_q <= a_rerror_d;</pre>
<pre style="margin:0; padding:0 "> 242: </pre>
<pre id="id243" style="background-color: #FFB6C1; margin:0; padding:0 "> 243:         b_rvalid_q <= b_rvalid_d;</pre>
<pre id="id244" style="background-color: #FFB6C1; margin:0; padding:0 "> 244:         b_rdata_q  <= b_rdata_d ;</pre>
<pre id="id245" style="background-color: #FFB6C1; margin:0; padding:0 "> 245:         b_rerror_q <= b_rerror_d;</pre>
<pre style="margin:0; padding:0 "> 246:       end</pre>
<pre style="margin:0; padding:0 "> 247:     end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 248:   end else begin : gen_dirconnect_output</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 249:     assign a_rvalid_q = a_rvalid_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 250:     assign a_rdata_q  = a_rdata_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 251:     assign a_rerror_q = a_rerror_d;</pre>
<pre style="margin:0; padding:0 "> 252: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 253:     assign b_rvalid_q = b_rvalid_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 254:     assign b_rdata_q  = b_rdata_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 255:     assign b_rerror_q = b_rerror_d;</pre>
<pre style="margin:0; padding:0 "> 256:   end</pre>
<pre style="margin:0; padding:0 "> 257: </pre>
<pre style="margin:0; padding:0 "> 258: endmodule</pre>
<pre style="margin:0; padding:0 "> 259: </pre>
</body>
</html>
