// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new_1.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new_1::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new_1::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new_1::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new_1::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new_1::ap_ST_fsm_state7 = "100";
const bool Conv1DMac_new_1::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Conv1DMac_new_1::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new_1::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new_1::ap_const_lv1_1 = "1";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_1 = "1";
const sc_lv<24> Conv1DMac_new_1::ap_const_lv24_0 = "000000000000000000000000";
const sc_lv<16> Conv1DMac_new_1::ap_const_lv16_0 = "0000000000000000";
const sc_lv<7> Conv1DMac_new_1::ap_const_lv7_0 = "0000000";
const sc_lv<9> Conv1DMac_new_1::ap_const_lv9_0 = "000000000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_0 = "00000000";
const sc_lv<24> Conv1DMac_new_1::ap_const_lv24_800000 = "100000000000000000000000";
const sc_lv<24> Conv1DMac_new_1::ap_const_lv24_1 = "1";
const sc_lv<16> Conv1DMac_new_1::ap_const_lv16_4000 = "100000000000000";
const sc_lv<14> Conv1DMac_new_1::ap_const_lv14_0 = "00000000000000";
const sc_lv<6> Conv1DMac_new_1::ap_const_lv6_0 = "000000";
const sc_lv<9> Conv1DMac_new_1::ap_const_lv9_100 = "100000000";
const sc_lv<7> Conv1DMac_new_1::ap_const_lv7_1 = "1";
const sc_lv<9> Conv1DMac_new_1::ap_const_lv9_FF = "11111111";
const sc_lv<9> Conv1DMac_new_1::ap_const_lv9_1 = "1";
const sc_lv<16> Conv1DMac_new_1::ap_const_lv16_1 = "1";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_D = "1101";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_6 = "110";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_5 = "101";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_E = "1110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FC = "11111100";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_8 = "1000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F8 = "11111000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FB = "11111011";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_5 = "101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F4 = "11110100";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_6 = "110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_3 = "11";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_1 = "1";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FF = "11111111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F2 = "11110010";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_D = "1101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FD = "11111101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_A = "1010";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F9 = "11111001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_9 = "1001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_11 = "10001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_7 = "111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F5 = "11110101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_E9 = "11101001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_EE = "11101110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_2 = "10";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_12 = "10010";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_4 = "100";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FA = "11111010";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_10 = "10000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_E0 = "11100000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FE = "11111110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_ED = "11101101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F3 = "11110011";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_DD = "11011101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_CE = "11001110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F0 = "11110000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_E = "1110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_E8 = "11101000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_B = "1011";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_EC = "11101100";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_E4 = "11100100";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_16 = "10110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_E7 = "11100111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_DC = "11011100";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F6 = "11110110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_13 = "10011";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_E1 = "11100001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F = "1111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F1 = "11110001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_CA = "11001010";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_EB = "11101011";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_18 = "11000";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_2 = "10";

Conv1DMac_new_1::Conv1DMac_new_1(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights21_m_weights_3_U = new Conv1DMac_new_1_wibs("weights21_m_weights_3_U");
    weights21_m_weights_3_U->clk(ap_clk);
    weights21_m_weights_3_U->reset(ap_rst);
    weights21_m_weights_3_U->address0(weights21_m_weights_3_address0);
    weights21_m_weights_3_U->ce0(weights21_m_weights_3_ce0);
    weights21_m_weights_3_U->q0(weights21_m_weights_3_q0);
    weights21_m_weights_2_U = new Conv1DMac_new_1_wjbC("weights21_m_weights_2_U");
    weights21_m_weights_2_U->clk(ap_clk);
    weights21_m_weights_2_U->reset(ap_rst);
    weights21_m_weights_2_U->address0(weights21_m_weights_2_address0);
    weights21_m_weights_2_U->ce0(weights21_m_weights_2_ce0);
    weights21_m_weights_2_U->q0(weights21_m_weights_2_q0);
    weights21_m_weights_1_U = new Conv1DMac_new_1_wkbM("weights21_m_weights_1_U");
    weights21_m_weights_1_U->clk(ap_clk);
    weights21_m_weights_1_U->reset(ap_rst);
    weights21_m_weights_1_U->address0(weights21_m_weights_1_address0);
    weights21_m_weights_1_U->ce0(weights21_m_weights_1_ce0);
    weights21_m_weights_1_U->q0(weights21_m_weights_1_q0);
    weights21_m_weights_s_U = new Conv1DMac_new_1_wlbW("weights21_m_weights_s_U");
    weights21_m_weights_s_U->clk(ap_clk);
    weights21_m_weights_s_U->reset(ap_rst);
    weights21_m_weights_s_U->address0(weights21_m_weights_s_address0);
    weights21_m_weights_s_U->ce0(weights21_m_weights_s_ce0);
    weights21_m_weights_s_U->q0(weights21_m_weights_s_q0);
    computeS4_1_mux_6g8j_x_U27 = new computeS4_1_mux_6g8j_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS4_1_mux_6g8j_x_U27");
    computeS4_1_mux_6g8j_x_U27->din0(ap_var_for_const0);
    computeS4_1_mux_6g8j_x_U27->din1(ap_var_for_const1);
    computeS4_1_mux_6g8j_x_U27->din2(ap_var_for_const2);
    computeS4_1_mux_6g8j_x_U27->din3(ap_var_for_const3);
    computeS4_1_mux_6g8j_x_U27->din4(ap_var_for_const4);
    computeS4_1_mux_6g8j_x_U27->din5(ap_var_for_const5);
    computeS4_1_mux_6g8j_x_U27->din6(ap_var_for_const6);
    computeS4_1_mux_6g8j_x_U27->din7(ap_var_for_const7);
    computeS4_1_mux_6g8j_x_U27->din8(ap_var_for_const8);
    computeS4_1_mux_6g8j_x_U27->din9(ap_var_for_const9);
    computeS4_1_mux_6g8j_x_U27->din10(ap_var_for_const10);
    computeS4_1_mux_6g8j_x_U27->din11(ap_var_for_const7);
    computeS4_1_mux_6g8j_x_U27->din12(ap_var_for_const11);
    computeS4_1_mux_6g8j_x_U27->din13(ap_var_for_const3);
    computeS4_1_mux_6g8j_x_U27->din14(ap_var_for_const12);
    computeS4_1_mux_6g8j_x_U27->din15(ap_var_for_const13);
    computeS4_1_mux_6g8j_x_U27->din16(ap_var_for_const6);
    computeS4_1_mux_6g8j_x_U27->din17(ap_var_for_const5);
    computeS4_1_mux_6g8j_x_U27->din18(ap_var_for_const9);
    computeS4_1_mux_6g8j_x_U27->din19(ap_var_for_const6);
    computeS4_1_mux_6g8j_x_U27->din20(ap_var_for_const14);
    computeS4_1_mux_6g8j_x_U27->din21(ap_var_for_const15);
    computeS4_1_mux_6g8j_x_U27->din22(ap_var_for_const16);
    computeS4_1_mux_6g8j_x_U27->din23(ap_var_for_const2);
    computeS4_1_mux_6g8j_x_U27->din24(ap_var_for_const1);
    computeS4_1_mux_6g8j_x_U27->din25(ap_var_for_const3);
    computeS4_1_mux_6g8j_x_U27->din26(ap_var_for_const0);
    computeS4_1_mux_6g8j_x_U27->din27(ap_var_for_const17);
    computeS4_1_mux_6g8j_x_U27->din28(ap_var_for_const10);
    computeS4_1_mux_6g8j_x_U27->din29(ap_var_for_const6);
    computeS4_1_mux_6g8j_x_U27->din30(ap_var_for_const7);
    computeS4_1_mux_6g8j_x_U27->din31(ap_var_for_const7);
    computeS4_1_mux_6g8j_x_U27->din32(ap_var_for_const9);
    computeS4_1_mux_6g8j_x_U27->din33(ap_var_for_const18);
    computeS4_1_mux_6g8j_x_U27->din34(ap_var_for_const19);
    computeS4_1_mux_6g8j_x_U27->din35(ap_var_for_const1);
    computeS4_1_mux_6g8j_x_U27->din36(ap_var_for_const18);
    computeS4_1_mux_6g8j_x_U27->din37(ap_var_for_const20);
    computeS4_1_mux_6g8j_x_U27->din38(ap_var_for_const7);
    computeS4_1_mux_6g8j_x_U27->din39(ap_var_for_const21);
    computeS4_1_mux_6g8j_x_U27->din40(ap_var_for_const22);
    computeS4_1_mux_6g8j_x_U27->din41(ap_var_for_const3);
    computeS4_1_mux_6g8j_x_U27->din42(ap_var_for_const9);
    computeS4_1_mux_6g8j_x_U27->din43(ap_var_for_const23);
    computeS4_1_mux_6g8j_x_U27->din44(ap_var_for_const24);
    computeS4_1_mux_6g8j_x_U27->din45(ap_var_for_const25);
    computeS4_1_mux_6g8j_x_U27->din46(ap_var_for_const1);
    computeS4_1_mux_6g8j_x_U27->din47(ap_var_for_const18);
    computeS4_1_mux_6g8j_x_U27->din48(ap_var_for_const7);
    computeS4_1_mux_6g8j_x_U27->din49(ap_var_for_const23);
    computeS4_1_mux_6g8j_x_U27->din50(ap_var_for_const10);
    computeS4_1_mux_6g8j_x_U27->din51(ap_var_for_const26);
    computeS4_1_mux_6g8j_x_U27->din52(ap_var_for_const18);
    computeS4_1_mux_6g8j_x_U27->din53(ap_var_for_const27);
    computeS4_1_mux_6g8j_x_U27->din54(ap_var_for_const28);
    computeS4_1_mux_6g8j_x_U27->din55(ap_var_for_const4);
    computeS4_1_mux_6g8j_x_U27->din56(ap_var_for_const29);
    computeS4_1_mux_6g8j_x_U27->din57(ap_var_for_const13);
    computeS4_1_mux_6g8j_x_U27->din58(ap_var_for_const22);
    computeS4_1_mux_6g8j_x_U27->din59(ap_var_for_const25);
    computeS4_1_mux_6g8j_x_U27->din60(ap_var_for_const9);
    computeS4_1_mux_6g8j_x_U27->din61(ap_var_for_const29);
    computeS4_1_mux_6g8j_x_U27->din62(ap_var_for_const30);
    computeS4_1_mux_6g8j_x_U27->din63(ap_var_for_const4);
    computeS4_1_mux_6g8j_x_U27->din64(nm_t_mid2_reg_1556_pp0_iter2_reg);
    computeS4_1_mux_6g8j_x_U27->dout(tmp_32_fu_954_p66);
    computeS4_1_mux_6g8j_x_U28 = new computeS4_1_mux_6g8j_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS4_1_mux_6g8j_x_U28");
    computeS4_1_mux_6g8j_x_U28->din0(ap_var_for_const8);
    computeS4_1_mux_6g8j_x_U28->din1(ap_var_for_const31);
    computeS4_1_mux_6g8j_x_U28->din2(ap_var_for_const29);
    computeS4_1_mux_6g8j_x_U28->din3(ap_var_for_const30);
    computeS4_1_mux_6g8j_x_U28->din4(ap_var_for_const8);
    computeS4_1_mux_6g8j_x_U28->din5(ap_var_for_const4);
    computeS4_1_mux_6g8j_x_U28->din6(ap_var_for_const12);
    computeS4_1_mux_6g8j_x_U28->din7(ap_var_for_const12);
    computeS4_1_mux_6g8j_x_U28->din8(ap_var_for_const32);
    computeS4_1_mux_6g8j_x_U28->din9(ap_var_for_const33);
    computeS4_1_mux_6g8j_x_U28->din10(ap_var_for_const28);
    computeS4_1_mux_6g8j_x_U28->din11(ap_var_for_const0);
    computeS4_1_mux_6g8j_x_U28->din12(ap_var_for_const10);
    computeS4_1_mux_6g8j_x_U28->din13(ap_var_for_const7);
    computeS4_1_mux_6g8j_x_U28->din14(ap_var_for_const8);
    computeS4_1_mux_6g8j_x_U28->din15(ap_var_for_const14);
    computeS4_1_mux_6g8j_x_U28->din16(ap_var_for_const34);
    computeS4_1_mux_6g8j_x_U28->din17(ap_var_for_const35);
    computeS4_1_mux_6g8j_x_U28->din18(ap_var_for_const11);
    computeS4_1_mux_6g8j_x_U28->din19(ap_var_for_const9);
    computeS4_1_mux_6g8j_x_U28->din20(ap_var_for_const15);
    computeS4_1_mux_6g8j_x_U28->din21(ap_var_for_const36);
    computeS4_1_mux_6g8j_x_U28->din22(ap_var_for_const15);
    computeS4_1_mux_6g8j_x_U28->din23(ap_var_for_const22);
    computeS4_1_mux_6g8j_x_U28->din24(ap_var_for_const0);
    computeS4_1_mux_6g8j_x_U28->din25(ap_var_for_const5);
    computeS4_1_mux_6g8j_x_U28->din26(ap_var_for_const9);
    computeS4_1_mux_6g8j_x_U28->din27(ap_var_for_const8);
    computeS4_1_mux_6g8j_x_U28->din28(ap_var_for_const10);
    computeS4_1_mux_6g8j_x_U28->din29(ap_var_for_const7);
    computeS4_1_mux_6g8j_x_U28->din30(ap_var_for_const37);
    computeS4_1_mux_6g8j_x_U28->din31(ap_var_for_const13);
    computeS4_1_mux_6g8j_x_U28->din32(ap_var_for_const38);
    computeS4_1_mux_6g8j_x_U28->din33(ap_var_for_const8);
    computeS4_1_mux_6g8j_x_U28->din34(ap_var_for_const39);
    computeS4_1_mux_6g8j_x_U28->din35(ap_var_for_const5);
    computeS4_1_mux_6g8j_x_U28->din36(ap_var_for_const22);
    computeS4_1_mux_6g8j_x_U28->din37(ap_var_for_const16);
    computeS4_1_mux_6g8j_x_U28->din38(ap_var_for_const8);
    computeS4_1_mux_6g8j_x_U28->din39(ap_var_for_const10);
    computeS4_1_mux_6g8j_x_U28->din40(ap_var_for_const13);
    computeS4_1_mux_6g8j_x_U28->din41(ap_var_for_const36);
    computeS4_1_mux_6g8j_x_U28->din42(ap_var_for_const1);
    computeS4_1_mux_6g8j_x_U28->din43(ap_var_for_const6);
    computeS4_1_mux_6g8j_x_U28->din44(ap_var_for_const6);
    computeS4_1_mux_6g8j_x_U28->din45(ap_var_for_const2);
    computeS4_1_mux_6g8j_x_U28->din46(ap_var_for_const8);
    computeS4_1_mux_6g8j_x_U28->din47(ap_var_for_const28);
    computeS4_1_mux_6g8j_x_U28->din48(ap_var_for_const28);
    computeS4_1_mux_6g8j_x_U28->din49(ap_var_for_const5);
    computeS4_1_mux_6g8j_x_U28->din50(ap_var_for_const40);
    computeS4_1_mux_6g8j_x_U28->din51(ap_var_for_const15);
    computeS4_1_mux_6g8j_x_U28->din52(ap_var_for_const28);
    computeS4_1_mux_6g8j_x_U28->din53(ap_var_for_const7);
    computeS4_1_mux_6g8j_x_U28->din54(ap_var_for_const4);
    computeS4_1_mux_6g8j_x_U28->din55(ap_var_for_const41);
    computeS4_1_mux_6g8j_x_U28->din56(ap_var_for_const15);
    computeS4_1_mux_6g8j_x_U28->din57(ap_var_for_const34);
    computeS4_1_mux_6g8j_x_U28->din58(ap_var_for_const7);
    computeS4_1_mux_6g8j_x_U28->din59(ap_var_for_const30);
    computeS4_1_mux_6g8j_x_U28->din60(ap_var_for_const42);
    computeS4_1_mux_6g8j_x_U28->din61(ap_var_for_const34);
    computeS4_1_mux_6g8j_x_U28->din62(ap_var_for_const7);
    computeS4_1_mux_6g8j_x_U28->din63(ap_var_for_const22);
    computeS4_1_mux_6g8j_x_U28->din64(nm_t_mid2_reg_1556_pp0_iter2_reg);
    computeS4_1_mux_6g8j_x_U28->dout(tmp_33_fu_1093_p66);
    computeS4_1_mux_6g8j_x_U29 = new computeS4_1_mux_6g8j_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS4_1_mux_6g8j_x_U29");
    computeS4_1_mux_6g8j_x_U29->din0(ap_var_for_const43);
    computeS4_1_mux_6g8j_x_U29->din1(ap_var_for_const14);
    computeS4_1_mux_6g8j_x_U29->din2(ap_var_for_const17);
    computeS4_1_mux_6g8j_x_U29->din3(ap_var_for_const4);
    computeS4_1_mux_6g8j_x_U29->din4(ap_var_for_const0);
    computeS4_1_mux_6g8j_x_U29->din5(ap_var_for_const35);
    computeS4_1_mux_6g8j_x_U29->din6(ap_var_for_const0);
    computeS4_1_mux_6g8j_x_U29->din7(ap_var_for_const44);
    computeS4_1_mux_6g8j_x_U29->din8(ap_var_for_const24);
    computeS4_1_mux_6g8j_x_U29->din9(ap_var_for_const18);
    computeS4_1_mux_6g8j_x_U29->din10(ap_var_for_const15);
    computeS4_1_mux_6g8j_x_U29->din11(ap_var_for_const28);
    computeS4_1_mux_6g8j_x_U29->din12(ap_var_for_const18);
    computeS4_1_mux_6g8j_x_U29->din13(ap_var_for_const21);
    computeS4_1_mux_6g8j_x_U29->din14(ap_var_for_const22);
    computeS4_1_mux_6g8j_x_U29->din15(ap_var_for_const26);
    computeS4_1_mux_6g8j_x_U29->din16(ap_var_for_const28);
    computeS4_1_mux_6g8j_x_U29->din17(ap_var_for_const28);
    computeS4_1_mux_6g8j_x_U29->din18(ap_var_for_const42);
    computeS4_1_mux_6g8j_x_U29->din19(ap_var_for_const1);
    computeS4_1_mux_6g8j_x_U29->din20(ap_var_for_const28);
    computeS4_1_mux_6g8j_x_U29->din21(ap_var_for_const0);
    computeS4_1_mux_6g8j_x_U29->din22(ap_var_for_const8);
    computeS4_1_mux_6g8j_x_U29->din23(ap_var_for_const28);
    computeS4_1_mux_6g8j_x_U29->din24(ap_var_for_const8);
    computeS4_1_mux_6g8j_x_U29->din25(ap_var_for_const18);
    computeS4_1_mux_6g8j_x_U29->din26(ap_var_for_const25);
    computeS4_1_mux_6g8j_x_U29->din27(ap_var_for_const42);
    computeS4_1_mux_6g8j_x_U29->din28(ap_var_for_const36);
    computeS4_1_mux_6g8j_x_U29->din29(ap_var_for_const36);
    computeS4_1_mux_6g8j_x_U29->din30(ap_var_for_const16);
    computeS4_1_mux_6g8j_x_U29->din31(ap_var_for_const10);
    computeS4_1_mux_6g8j_x_U29->din32(ap_var_for_const1);
    computeS4_1_mux_6g8j_x_U29->din33(ap_var_for_const22);
    computeS4_1_mux_6g8j_x_U29->din34(ap_var_for_const7);
    computeS4_1_mux_6g8j_x_U29->din35(ap_var_for_const18);
    computeS4_1_mux_6g8j_x_U29->din36(ap_var_for_const24);
    computeS4_1_mux_6g8j_x_U29->din37(ap_var_for_const34);
    computeS4_1_mux_6g8j_x_U29->din38(ap_var_for_const5);
    computeS4_1_mux_6g8j_x_U29->din39(ap_var_for_const3);
    computeS4_1_mux_6g8j_x_U29->din40(ap_var_for_const45);
    computeS4_1_mux_6g8j_x_U29->din41(ap_var_for_const5);
    computeS4_1_mux_6g8j_x_U29->din42(ap_var_for_const28);
    computeS4_1_mux_6g8j_x_U29->din43(ap_var_for_const28);
    computeS4_1_mux_6g8j_x_U29->din44(ap_var_for_const22);
    computeS4_1_mux_6g8j_x_U29->din45(ap_var_for_const22);
    computeS4_1_mux_6g8j_x_U29->din46(ap_var_for_const45);
    computeS4_1_mux_6g8j_x_U29->din47(ap_var_for_const8);
    computeS4_1_mux_6g8j_x_U29->din48(ap_var_for_const33);
    computeS4_1_mux_6g8j_x_U29->din49(ap_var_for_const46);
    computeS4_1_mux_6g8j_x_U29->din50(ap_var_for_const13);
    computeS4_1_mux_6g8j_x_U29->din51(ap_var_for_const19);
    computeS4_1_mux_6g8j_x_U29->din52(ap_var_for_const47);
    computeS4_1_mux_6g8j_x_U29->din53(ap_var_for_const15);
    computeS4_1_mux_6g8j_x_U29->din54(ap_var_for_const8);
    computeS4_1_mux_6g8j_x_U29->din55(ap_var_for_const9);
    computeS4_1_mux_6g8j_x_U29->din56(ap_var_for_const34);
    computeS4_1_mux_6g8j_x_U29->din57(ap_var_for_const22);
    computeS4_1_mux_6g8j_x_U29->din58(ap_var_for_const15);
    computeS4_1_mux_6g8j_x_U29->din59(ap_var_for_const8);
    computeS4_1_mux_6g8j_x_U29->din60(ap_var_for_const0);
    computeS4_1_mux_6g8j_x_U29->din61(ap_var_for_const6);
    computeS4_1_mux_6g8j_x_U29->din62(ap_var_for_const18);
    computeS4_1_mux_6g8j_x_U29->din63(ap_var_for_const10);
    computeS4_1_mux_6g8j_x_U29->din64(nm_t_mid2_reg_1556_pp0_iter2_reg);
    computeS4_1_mux_6g8j_x_U29->dout(tmp_34_fu_1232_p66);
    computeS4_1_mux_6g8j_x_U30 = new computeS4_1_mux_6g8j_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS4_1_mux_6g8j_x_U30");
    computeS4_1_mux_6g8j_x_U30->din0(ap_var_for_const46);
    computeS4_1_mux_6g8j_x_U30->din1(ap_var_for_const9);
    computeS4_1_mux_6g8j_x_U30->din2(ap_var_for_const46);
    computeS4_1_mux_6g8j_x_U30->din3(ap_var_for_const43);
    computeS4_1_mux_6g8j_x_U30->din4(ap_var_for_const46);
    computeS4_1_mux_6g8j_x_U30->din5(ap_var_for_const5);
    computeS4_1_mux_6g8j_x_U30->din6(ap_var_for_const24);
    computeS4_1_mux_6g8j_x_U30->din7(ap_var_for_const22);
    computeS4_1_mux_6g8j_x_U30->din8(ap_var_for_const46);
    computeS4_1_mux_6g8j_x_U30->din9(ap_var_for_const24);
    computeS4_1_mux_6g8j_x_U30->din10(ap_var_for_const22);
    computeS4_1_mux_6g8j_x_U30->din11(ap_var_for_const24);
    computeS4_1_mux_6g8j_x_U30->din12(ap_var_for_const6);
    computeS4_1_mux_6g8j_x_U30->din13(ap_var_for_const24);
    computeS4_1_mux_6g8j_x_U30->din14(ap_var_for_const12);
    computeS4_1_mux_6g8j_x_U30->din15(ap_var_for_const22);
    computeS4_1_mux_6g8j_x_U30->din16(ap_var_for_const1);
    computeS4_1_mux_6g8j_x_U30->din17(ap_var_for_const16);
    computeS4_1_mux_6g8j_x_U30->din18(ap_var_for_const21);
    computeS4_1_mux_6g8j_x_U30->din19(ap_var_for_const14);
    computeS4_1_mux_6g8j_x_U30->din20(ap_var_for_const36);
    computeS4_1_mux_6g8j_x_U30->din21(ap_var_for_const5);
    computeS4_1_mux_6g8j_x_U30->din22(ap_var_for_const33);
    computeS4_1_mux_6g8j_x_U30->din23(ap_var_for_const48);
    computeS4_1_mux_6g8j_x_U30->din24(ap_var_for_const0);
    computeS4_1_mux_6g8j_x_U30->din25(ap_var_for_const4);
    computeS4_1_mux_6g8j_x_U30->din26(ap_var_for_const24);
    computeS4_1_mux_6g8j_x_U30->din27(ap_var_for_const24);
    computeS4_1_mux_6g8j_x_U30->din28(ap_var_for_const0);
    computeS4_1_mux_6g8j_x_U30->din29(ap_var_for_const5);
    computeS4_1_mux_6g8j_x_U30->din30(ap_var_for_const1);
    computeS4_1_mux_6g8j_x_U30->din31(ap_var_for_const22);
    computeS4_1_mux_6g8j_x_U30->din32(ap_var_for_const8);
    computeS4_1_mux_6g8j_x_U30->din33(ap_var_for_const28);
    computeS4_1_mux_6g8j_x_U30->din34(ap_var_for_const22);
    computeS4_1_mux_6g8j_x_U30->din35(ap_var_for_const33);
    computeS4_1_mux_6g8j_x_U30->din36(ap_var_for_const37);
    computeS4_1_mux_6g8j_x_U30->din37(ap_var_for_const0);
    computeS4_1_mux_6g8j_x_U30->din38(ap_var_for_const33);
    computeS4_1_mux_6g8j_x_U30->din39(ap_var_for_const0);
    computeS4_1_mux_6g8j_x_U30->din40(ap_var_for_const7);
    computeS4_1_mux_6g8j_x_U30->din41(ap_var_for_const22);
    computeS4_1_mux_6g8j_x_U30->din42(ap_var_for_const26);
    computeS4_1_mux_6g8j_x_U30->din43(ap_var_for_const15);
    computeS4_1_mux_6g8j_x_U30->din44(ap_var_for_const0);
    computeS4_1_mux_6g8j_x_U30->din45(ap_var_for_const14);
    computeS4_1_mux_6g8j_x_U30->din46(ap_var_for_const22);
    computeS4_1_mux_6g8j_x_U30->din47(ap_var_for_const4);
    computeS4_1_mux_6g8j_x_U30->din48(ap_var_for_const2);
    computeS4_1_mux_6g8j_x_U30->din49(ap_var_for_const38);
    computeS4_1_mux_6g8j_x_U30->din50(ap_var_for_const9);
    computeS4_1_mux_6g8j_x_U30->din51(ap_var_for_const49);
    computeS4_1_mux_6g8j_x_U30->din52(ap_var_for_const3);
    computeS4_1_mux_6g8j_x_U30->din53(ap_var_for_const4);
    computeS4_1_mux_6g8j_x_U30->din54(ap_var_for_const5);
    computeS4_1_mux_6g8j_x_U30->din55(ap_var_for_const4);
    computeS4_1_mux_6g8j_x_U30->din56(ap_var_for_const10);
    computeS4_1_mux_6g8j_x_U30->din57(ap_var_for_const5);
    computeS4_1_mux_6g8j_x_U30->din58(ap_var_for_const11);
    computeS4_1_mux_6g8j_x_U30->din59(ap_var_for_const18);
    computeS4_1_mux_6g8j_x_U30->din60(ap_var_for_const21);
    computeS4_1_mux_6g8j_x_U30->din61(ap_var_for_const46);
    computeS4_1_mux_6g8j_x_U30->din62(ap_var_for_const8);
    computeS4_1_mux_6g8j_x_U30->din63(ap_var_for_const15);
    computeS4_1_mux_6g8j_x_U30->din64(nm_t_mid2_reg_1556_pp0_iter2_reg);
    computeS4_1_mux_6g8j_x_U30->dout(tmp_35_fu_1371_p66);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten1_reg_1547_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_6_reg_1574_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten1_reg_1547_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_6_reg_1574_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten1_reg_1547_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_6_reg_1574_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten1_reg_1547_pp0_iter1_reg );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_6_reg_1574_pp0_iter3_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten1_fu_387_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten1_fu_387_p2);
    sensitive << ( indvar_flatten1_reg_311 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_399_p2);
    sensitive << ( indvar_flatten_reg_322 );
    sensitive << ( exitcond_flatten1_fu_387_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten1_reg_1547_pp0_iter1_reg );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten1_reg_1547_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next1_fu_393_p2);
    sensitive << ( indvar_flatten1_reg_311 );

    SC_METHOD(thread_indvar_flatten_next_fu_531_p3);
    sensitive << ( exitcond_flatten_fu_399_p2 );
    sensitive << ( indvar_flatten_op_fu_525_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_525_p2);
    sensitive << ( indvar_flatten_reg_322 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_macRegisters_0_V_fu_863_p2);
    sensitive << ( tmp_9_fu_846_p1 );
    sensitive << ( tmp1_fu_857_p2 );

    SC_METHOD(thread_macRegisters_1_V_fu_886_p2);
    sensitive << ( tmp_16_fu_869_p1 );
    sensitive << ( tmp2_fu_880_p2 );

    SC_METHOD(thread_macRegisters_2_V_fu_906_p2);
    sensitive << ( tmp_21_reg_1638 );
    sensitive << ( tmp3_fu_900_p2 );

    SC_METHOD(thread_macRegisters_3_V_fu_928_p2);
    sensitive << ( tmp_27_fu_911_p1 );
    sensitive << ( tmp4_fu_922_p2 );

    SC_METHOD(thread_nm_1_fu_447_p2);
    sensitive << ( nm_mid_fu_405_p3 );

    SC_METHOD(thread_nm_mid2_fu_495_p3);
    sensitive << ( nm_mid_fu_405_p3 );
    sensitive << ( tmp_3_mid_fu_441_p2 );
    sensitive << ( nm_1_fu_447_p2 );

    SC_METHOD(thread_nm_mid_fu_405_p3);
    sensitive << ( nm_reg_333 );
    sensitive << ( exitcond_flatten_fu_399_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_487_p3);
    sensitive << ( tmp_3_mid_fu_441_p2 );
    sensitive << ( tmp_10_fu_467_p1 );
    sensitive << ( nm_t_mid_fu_421_p3 );

    SC_METHOD(thread_nm_t_mid_fu_421_p3);
    sensitive << ( tmp_fu_375_p1 );
    sensitive << ( exitcond_flatten_fu_399_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_429_p2);
    sensitive << ( exitcond_flatten_fu_399_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_6_reg_1574_pp0_iter3_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_6_reg_1574_pp0_iter3_reg );
    sensitive << ( p_Val2_2_reg_1668 );
    sensitive << ( p_Val2_2_1_reg_1673 );
    sensitive << ( p_Val2_2_2_reg_1678 );
    sensitive << ( p_Val2_2_3_reg_1683 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_6_reg_1574_pp0_iter3_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_08_cast_cast_fu_550_p0);
    sensitive << ( in_V_V_dout );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_08_cast_cast_fu_550_p1);
    sensitive << ( p_08_cast_cast_fu_550_p0 );

    SC_METHOD(thread_p_08_cast_fu_546_p0);
    sensitive << ( in_V_V_dout );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_2_1_fu_1226_p2);
    sensitive << ( macRegisters_1_V_fu_886_p2 );
    sensitive << ( tmp_33_fu_1093_p66 );

    SC_METHOD(thread_p_Val2_2_2_fu_1365_p2);
    sensitive << ( macRegisters_2_V_fu_906_p2 );
    sensitive << ( tmp_34_fu_1232_p66 );

    SC_METHOD(thread_p_Val2_2_3_fu_1504_p2);
    sensitive << ( macRegisters_3_V_fu_928_p2 );
    sensitive << ( tmp_35_fu_1371_p66 );

    SC_METHOD(thread_p_Val2_2_fu_1087_p2);
    sensitive << ( macRegisters_0_V_fu_863_p2 );
    sensitive << ( tmp_32_fu_954_p66 );

    SC_METHOD(thread_p_Val2_3_fu_768_p0);
    sensitive << ( weights21_m_weights_s_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_3_fu_768_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_cast_fu_550_p1 );

    SC_METHOD(thread_p_Val2_3_fu_768_p2);
    sensitive << ( p_Val2_3_fu_768_p0 );
    sensitive << ( p_Val2_3_fu_768_p1 );

    SC_METHOD(thread_p_Val2_5_fu_698_p0);
    sensitive << ( weights21_m_weights_1_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_5_fu_698_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_546_p0 );

    SC_METHOD(thread_p_Val2_5_fu_698_p2);
    sensitive << ( p_Val2_5_fu_698_p0 );
    sensitive << ( p_Val2_5_fu_698_p1 );

    SC_METHOD(thread_p_Val2_s_56_fu_628_p0);
    sensitive << ( weights21_m_weights_2_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_s_56_fu_628_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_cast_fu_550_p1 );

    SC_METHOD(thread_p_Val2_s_56_fu_628_p2);
    sensitive << ( p_Val2_s_56_fu_628_p0 );
    sensitive << ( p_Val2_s_56_fu_628_p1 );

    SC_METHOD(thread_p_Val2_s_fu_558_p0);
    sensitive << ( weights21_m_weights_3_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_s_fu_558_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_cast_fu_550_p1 );

    SC_METHOD(thread_p_Val2_s_fu_558_p2);
    sensitive << ( p_Val2_s_fu_558_p0 );
    sensitive << ( p_Val2_s_fu_558_p1 );

    SC_METHOD(thread_qb_assign_2_1_fu_872_p2);
    sensitive << ( tmp_38_reg_1628 );
    sensitive << ( tmp_40_1_reg_1633 );

    SC_METHOD(thread_qb_assign_2_2_fu_892_p2);
    sensitive << ( tmp_41_reg_1643 );
    sensitive << ( tmp_40_2_reg_1648 );

    SC_METHOD(thread_qb_assign_2_3_fu_914_p2);
    sensitive << ( tmp_44_reg_1658 );
    sensitive << ( tmp_40_3_reg_1663 );

    SC_METHOD(thread_qb_assign_2_fu_849_p2);
    sensitive << ( tmp_23_reg_1613 );
    sensitive << ( tmp_13_reg_1618 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sf_1_fu_519_p2);
    sensitive << ( sf_mid2_fu_459_p3 );

    SC_METHOD(thread_sf_cast_fu_503_p1);
    sensitive << ( sf_mid2_fu_459_p3 );

    SC_METHOD(thread_sf_mid2_fu_459_p3);
    sensitive << ( sf_reg_344 );
    sensitive << ( tmp_1_fu_453_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_fu_857_p2);
    sensitive << ( macRegisters_0_V_1_fu_230 );
    sensitive << ( tmp_14_fu_853_p1 );

    SC_METHOD(thread_tmp2_fu_880_p2);
    sensitive << ( macRegisters_1_V_1_fu_234 );
    sensitive << ( tmp_41_1_fu_876_p1 );

    SC_METHOD(thread_tmp3_fu_900_p2);
    sensitive << ( macRegisters_2_V_1_fu_238 );
    sensitive << ( tmp_41_2_fu_896_p1 );

    SC_METHOD(thread_tmp4_fu_922_p2);
    sensitive << ( macRegisters_3_V_1_fu_242 );
    sensitive << ( tmp_41_3_fu_918_p1 );

    SC_METHOD(thread_tmp_10_fu_467_p1);
    sensitive << ( nm_1_fu_447_p2 );

    SC_METHOD(thread_tmp_11_fu_600_p4);
    sensitive << ( p_Val2_s_fu_558_p2 );

    SC_METHOD(thread_tmp_12_fu_610_p3);
    sensitive << ( tmp_11_fu_600_p4 );
    sensitive << ( tmp_7_fu_594_p2 );

    SC_METHOD(thread_tmp_13_fu_618_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten1_reg_1547_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_12_fu_610_p3 );

    SC_METHOD(thread_tmp_14_fu_853_p1);
    sensitive << ( qb_assign_2_fu_849_p2 );

    SC_METHOD(thread_tmp_16_fu_869_p1);
    sensitive << ( tmp_15_reg_1623 );

    SC_METHOD(thread_tmp_17_fu_664_p2);
    sensitive << ( tmp_39_fu_660_p1 );
    sensitive << ( tmp_37_fu_634_p3 );

    SC_METHOD(thread_tmp_18_fu_564_p3);
    sensitive << ( p_Val2_s_fu_558_p2 );

    SC_METHOD(thread_tmp_19_fu_670_p4);
    sensitive << ( p_Val2_s_56_fu_628_p2 );

    SC_METHOD(thread_tmp_1_fu_453_p2);
    sensitive << ( exitcond_flatten_fu_399_p2 );
    sensitive << ( tmp_3_mid_fu_441_p2 );

    SC_METHOD(thread_tmp_20_fu_680_p3);
    sensitive << ( tmp_19_fu_670_p4 );
    sensitive << ( tmp_17_fu_664_p2 );

    SC_METHOD(thread_tmp_22_fu_734_p2);
    sensitive << ( tmp_42_fu_730_p1 );
    sensitive << ( tmp_40_fu_704_p3 );

    SC_METHOD(thread_tmp_24_fu_740_p4);
    sensitive << ( p_Val2_5_fu_698_p2 );

    SC_METHOD(thread_tmp_25_fu_750_p3);
    sensitive << ( tmp_24_fu_740_p4 );
    sensitive << ( tmp_22_fu_734_p2 );

    SC_METHOD(thread_tmp_27_fu_911_p1);
    sensitive << ( tmp_26_reg_1653 );

    SC_METHOD(thread_tmp_28_fu_804_p2);
    sensitive << ( tmp_45_fu_800_p1 );
    sensitive << ( tmp_43_fu_774_p3 );

    SC_METHOD(thread_tmp_29_fu_590_p1);
    sensitive << ( p_Val2_s_fu_558_p2 );

    SC_METHOD(thread_tmp_2_fu_379_p3);
    sensitive << ( tmp_fu_375_p1 );

    SC_METHOD(thread_tmp_2_mid1_fu_471_p3);
    sensitive << ( tmp_10_fu_467_p1 );

    SC_METHOD(thread_tmp_2_mid2_fu_479_p3);
    sensitive << ( tmp_3_mid_fu_441_p2 );
    sensitive << ( tmp_2_mid1_fu_471_p3 );
    sensitive << ( tmp_2_mid_fu_413_p3 );

    SC_METHOD(thread_tmp_2_mid_fu_413_p3);
    sensitive << ( exitcond_flatten_fu_399_p2 );
    sensitive << ( tmp_2_fu_379_p3 );

    SC_METHOD(thread_tmp_30_fu_810_p4);
    sensitive << ( p_Val2_3_fu_768_p2 );

    SC_METHOD(thread_tmp_31_fu_820_p3);
    sensitive << ( tmp_30_fu_810_p4 );
    sensitive << ( tmp_28_fu_804_p2 );

    SC_METHOD(thread_tmp_37_fu_634_p3);
    sensitive << ( p_Val2_s_56_fu_628_p2 );

    SC_METHOD(thread_tmp_39_fu_660_p1);
    sensitive << ( p_Val2_s_56_fu_628_p2 );

    SC_METHOD(thread_tmp_3_fu_435_p2);
    sensitive << ( sf_reg_344 );
    sensitive << ( exitcond_flatten1_fu_387_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_3_mid_fu_441_p2);
    sensitive << ( tmp_3_fu_435_p2 );
    sensitive << ( not_exitcond_flatten_fu_429_p2 );

    SC_METHOD(thread_tmp_40_1_fu_688_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten1_reg_1547_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_20_fu_680_p3 );

    SC_METHOD(thread_tmp_40_2_fu_758_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten1_reg_1547_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_25_fu_750_p3 );

    SC_METHOD(thread_tmp_40_3_fu_828_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten1_reg_1547_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_31_fu_820_p3 );

    SC_METHOD(thread_tmp_40_fu_704_p3);
    sensitive << ( p_Val2_5_fu_698_p2 );

    SC_METHOD(thread_tmp_41_1_fu_876_p1);
    sensitive << ( qb_assign_2_1_fu_872_p2 );

    SC_METHOD(thread_tmp_41_2_fu_896_p1);
    sensitive << ( qb_assign_2_2_fu_892_p2 );

    SC_METHOD(thread_tmp_41_3_fu_918_p1);
    sensitive << ( qb_assign_2_3_fu_914_p2 );

    SC_METHOD(thread_tmp_42_fu_730_p1);
    sensitive << ( p_Val2_5_fu_698_p2 );

    SC_METHOD(thread_tmp_43_fu_774_p3);
    sensitive << ( p_Val2_3_fu_768_p2 );

    SC_METHOD(thread_tmp_45_fu_800_p1);
    sensitive << ( p_Val2_3_fu_768_p2 );

    SC_METHOD(thread_tmp_4_fu_507_p2);
    sensitive << ( sf_cast_fu_503_p1 );
    sensitive << ( tmp_2_mid2_fu_479_p3 );

    SC_METHOD(thread_tmp_5_fu_539_p1);
    sensitive << ( tmp_4_reg_1569 );

    SC_METHOD(thread_tmp_6_fu_513_p2);
    sensitive << ( exitcond_flatten1_fu_387_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_459_p3 );

    SC_METHOD(thread_tmp_7_fu_594_p2);
    sensitive << ( tmp_29_fu_590_p1 );
    sensitive << ( tmp_18_fu_564_p3 );

    SC_METHOD(thread_tmp_9_fu_846_p1);
    sensitive << ( tmp_8_reg_1608 );

    SC_METHOD(thread_tmp_fu_375_p1);
    sensitive << ( nm_reg_333 );

    SC_METHOD(thread_weights21_m_weights_1_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_5_fu_539_p1 );

    SC_METHOD(thread_weights21_m_weights_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights21_m_weights_2_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_5_fu_539_p1 );

    SC_METHOD(thread_weights21_m_weights_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights21_m_weights_3_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_5_fu_539_p1 );

    SC_METHOD(thread_weights21_m_weights_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights21_m_weights_s_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_5_fu_539_p1 );

    SC_METHOD(thread_weights21_m_weights_s_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( exitcond_flatten1_fu_387_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    SC_THREAD(thread_ap_var_for_const17);

    SC_THREAD(thread_ap_var_for_const18);

    SC_THREAD(thread_ap_var_for_const19);

    SC_THREAD(thread_ap_var_for_const20);

    SC_THREAD(thread_ap_var_for_const21);

    SC_THREAD(thread_ap_var_for_const22);

    SC_THREAD(thread_ap_var_for_const23);

    SC_THREAD(thread_ap_var_for_const24);

    SC_THREAD(thread_ap_var_for_const25);

    SC_THREAD(thread_ap_var_for_const26);

    SC_THREAD(thread_ap_var_for_const27);

    SC_THREAD(thread_ap_var_for_const28);

    SC_THREAD(thread_ap_var_for_const29);

    SC_THREAD(thread_ap_var_for_const30);

    SC_THREAD(thread_ap_var_for_const31);

    SC_THREAD(thread_ap_var_for_const32);

    SC_THREAD(thread_ap_var_for_const33);

    SC_THREAD(thread_ap_var_for_const34);

    SC_THREAD(thread_ap_var_for_const35);

    SC_THREAD(thread_ap_var_for_const36);

    SC_THREAD(thread_ap_var_for_const37);

    SC_THREAD(thread_ap_var_for_const38);

    SC_THREAD(thread_ap_var_for_const39);

    SC_THREAD(thread_ap_var_for_const40);

    SC_THREAD(thread_ap_var_for_const41);

    SC_THREAD(thread_ap_var_for_const42);

    SC_THREAD(thread_ap_var_for_const43);

    SC_THREAD(thread_ap_var_for_const44);

    SC_THREAD(thread_ap_var_for_const45);

    SC_THREAD(thread_ap_var_for_const46);

    SC_THREAD(thread_ap_var_for_const47);

    SC_THREAD(thread_ap_var_for_const48);

    SC_THREAD(thread_ap_var_for_const49);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new_1_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights21_m_weights_3_address0, "weights21_m_weights_3_address0");
    sc_trace(mVcdFile, weights21_m_weights_3_ce0, "weights21_m_weights_3_ce0");
    sc_trace(mVcdFile, weights21_m_weights_3_q0, "weights21_m_weights_3_q0");
    sc_trace(mVcdFile, weights21_m_weights_2_address0, "weights21_m_weights_2_address0");
    sc_trace(mVcdFile, weights21_m_weights_2_ce0, "weights21_m_weights_2_ce0");
    sc_trace(mVcdFile, weights21_m_weights_2_q0, "weights21_m_weights_2_q0");
    sc_trace(mVcdFile, weights21_m_weights_1_address0, "weights21_m_weights_1_address0");
    sc_trace(mVcdFile, weights21_m_weights_1_ce0, "weights21_m_weights_1_ce0");
    sc_trace(mVcdFile, weights21_m_weights_1_q0, "weights21_m_weights_1_q0");
    sc_trace(mVcdFile, weights21_m_weights_s_address0, "weights21_m_weights_s_address0");
    sc_trace(mVcdFile, weights21_m_weights_s_ce0, "weights21_m_weights_s_ce0");
    sc_trace(mVcdFile, weights21_m_weights_s_q0, "weights21_m_weights_s_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten1_reg_1547, "exitcond_flatten1_reg_1547");
    sc_trace(mVcdFile, exitcond_flatten1_reg_1547_pp0_iter1_reg, "exitcond_flatten1_reg_1547_pp0_iter1_reg");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, tmp_6_reg_1574, "tmp_6_reg_1574");
    sc_trace(mVcdFile, tmp_6_reg_1574_pp0_iter3_reg, "tmp_6_reg_1574_pp0_iter3_reg");
    sc_trace(mVcdFile, indvar_flatten1_reg_311, "indvar_flatten1_reg_311");
    sc_trace(mVcdFile, indvar_flatten_reg_322, "indvar_flatten_reg_322");
    sc_trace(mVcdFile, nm_reg_333, "nm_reg_333");
    sc_trace(mVcdFile, sf_reg_344, "sf_reg_344");
    sc_trace(mVcdFile, exitcond_flatten1_fu_387_p2, "exitcond_flatten1_fu_387_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, indvar_flatten_next1_fu_393_p2, "indvar_flatten_next1_fu_393_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_487_p3, "nm_t_mid2_fu_487_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1556, "nm_t_mid2_reg_1556");
    sc_trace(mVcdFile, nm_t_mid2_reg_1556_pp0_iter1_reg, "nm_t_mid2_reg_1556_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1556_pp0_iter2_reg, "nm_t_mid2_reg_1556_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_mid2_fu_495_p3, "nm_mid2_fu_495_p3");
    sc_trace(mVcdFile, tmp_4_fu_507_p2, "tmp_4_fu_507_p2");
    sc_trace(mVcdFile, tmp_4_reg_1569, "tmp_4_reg_1569");
    sc_trace(mVcdFile, tmp_6_fu_513_p2, "tmp_6_fu_513_p2");
    sc_trace(mVcdFile, tmp_6_reg_1574_pp0_iter1_reg, "tmp_6_reg_1574_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_6_reg_1574_pp0_iter2_reg, "tmp_6_reg_1574_pp0_iter2_reg");
    sc_trace(mVcdFile, sf_1_fu_519_p2, "sf_1_fu_519_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_531_p3, "indvar_flatten_next_fu_531_p3");
    sc_trace(mVcdFile, tmp_8_reg_1608, "tmp_8_reg_1608");
    sc_trace(mVcdFile, tmp_23_reg_1613, "tmp_23_reg_1613");
    sc_trace(mVcdFile, tmp_13_fu_618_p2, "tmp_13_fu_618_p2");
    sc_trace(mVcdFile, tmp_13_reg_1618, "tmp_13_reg_1618");
    sc_trace(mVcdFile, tmp_15_reg_1623, "tmp_15_reg_1623");
    sc_trace(mVcdFile, tmp_38_reg_1628, "tmp_38_reg_1628");
    sc_trace(mVcdFile, tmp_40_1_fu_688_p2, "tmp_40_1_fu_688_p2");
    sc_trace(mVcdFile, tmp_40_1_reg_1633, "tmp_40_1_reg_1633");
    sc_trace(mVcdFile, tmp_21_reg_1638, "tmp_21_reg_1638");
    sc_trace(mVcdFile, tmp_41_reg_1643, "tmp_41_reg_1643");
    sc_trace(mVcdFile, tmp_40_2_fu_758_p2, "tmp_40_2_fu_758_p2");
    sc_trace(mVcdFile, tmp_40_2_reg_1648, "tmp_40_2_reg_1648");
    sc_trace(mVcdFile, tmp_26_reg_1653, "tmp_26_reg_1653");
    sc_trace(mVcdFile, tmp_44_reg_1658, "tmp_44_reg_1658");
    sc_trace(mVcdFile, tmp_40_3_fu_828_p2, "tmp_40_3_fu_828_p2");
    sc_trace(mVcdFile, tmp_40_3_reg_1663, "tmp_40_3_reg_1663");
    sc_trace(mVcdFile, p_Val2_2_fu_1087_p2, "p_Val2_2_fu_1087_p2");
    sc_trace(mVcdFile, p_Val2_2_reg_1668, "p_Val2_2_reg_1668");
    sc_trace(mVcdFile, p_Val2_2_1_fu_1226_p2, "p_Val2_2_1_fu_1226_p2");
    sc_trace(mVcdFile, p_Val2_2_1_reg_1673, "p_Val2_2_1_reg_1673");
    sc_trace(mVcdFile, p_Val2_2_2_fu_1365_p2, "p_Val2_2_2_fu_1365_p2");
    sc_trace(mVcdFile, p_Val2_2_2_reg_1678, "p_Val2_2_2_reg_1678");
    sc_trace(mVcdFile, p_Val2_2_3_fu_1504_p2, "p_Val2_2_3_fu_1504_p2");
    sc_trace(mVcdFile, p_Val2_2_3_reg_1683, "p_Val2_2_3_reg_1683");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_5_fu_539_p1, "tmp_5_fu_539_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_1_fu_230, "macRegisters_0_V_1_fu_230");
    sc_trace(mVcdFile, macRegisters_0_V_fu_863_p2, "macRegisters_0_V_fu_863_p2");
    sc_trace(mVcdFile, macRegisters_1_V_1_fu_234, "macRegisters_1_V_1_fu_234");
    sc_trace(mVcdFile, macRegisters_1_V_fu_886_p2, "macRegisters_1_V_fu_886_p2");
    sc_trace(mVcdFile, macRegisters_2_V_1_fu_238, "macRegisters_2_V_1_fu_238");
    sc_trace(mVcdFile, macRegisters_2_V_fu_906_p2, "macRegisters_2_V_fu_906_p2");
    sc_trace(mVcdFile, macRegisters_3_V_1_fu_242, "macRegisters_3_V_1_fu_242");
    sc_trace(mVcdFile, macRegisters_3_V_fu_928_p2, "macRegisters_3_V_fu_928_p2");
    sc_trace(mVcdFile, tmp_fu_375_p1, "tmp_fu_375_p1");
    sc_trace(mVcdFile, exitcond_flatten_fu_399_p2, "exitcond_flatten_fu_399_p2");
    sc_trace(mVcdFile, tmp_2_fu_379_p3, "tmp_2_fu_379_p3");
    sc_trace(mVcdFile, tmp_3_fu_435_p2, "tmp_3_fu_435_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_429_p2, "not_exitcond_flatten_fu_429_p2");
    sc_trace(mVcdFile, nm_mid_fu_405_p3, "nm_mid_fu_405_p3");
    sc_trace(mVcdFile, tmp_3_mid_fu_441_p2, "tmp_3_mid_fu_441_p2");
    sc_trace(mVcdFile, tmp_1_fu_453_p2, "tmp_1_fu_453_p2");
    sc_trace(mVcdFile, nm_1_fu_447_p2, "nm_1_fu_447_p2");
    sc_trace(mVcdFile, tmp_10_fu_467_p1, "tmp_10_fu_467_p1");
    sc_trace(mVcdFile, tmp_2_mid1_fu_471_p3, "tmp_2_mid1_fu_471_p3");
    sc_trace(mVcdFile, tmp_2_mid_fu_413_p3, "tmp_2_mid_fu_413_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_421_p3, "nm_t_mid_fu_421_p3");
    sc_trace(mVcdFile, sf_mid2_fu_459_p3, "sf_mid2_fu_459_p3");
    sc_trace(mVcdFile, sf_cast_fu_503_p1, "sf_cast_fu_503_p1");
    sc_trace(mVcdFile, tmp_2_mid2_fu_479_p3, "tmp_2_mid2_fu_479_p3");
    sc_trace(mVcdFile, indvar_flatten_op_fu_525_p2, "indvar_flatten_op_fu_525_p2");
    sc_trace(mVcdFile, p_08_cast_fu_546_p0, "p_08_cast_fu_546_p0");
    sc_trace(mVcdFile, p_08_cast_cast_fu_550_p0, "p_08_cast_cast_fu_550_p0");
    sc_trace(mVcdFile, p_Val2_s_fu_558_p0, "p_Val2_s_fu_558_p0");
    sc_trace(mVcdFile, p_Val2_s_fu_558_p1, "p_Val2_s_fu_558_p1");
    sc_trace(mVcdFile, p_08_cast_cast_fu_550_p1, "p_08_cast_cast_fu_550_p1");
    sc_trace(mVcdFile, p_Val2_s_fu_558_p2, "p_Val2_s_fu_558_p2");
    sc_trace(mVcdFile, tmp_29_fu_590_p1, "tmp_29_fu_590_p1");
    sc_trace(mVcdFile, tmp_18_fu_564_p3, "tmp_18_fu_564_p3");
    sc_trace(mVcdFile, tmp_11_fu_600_p4, "tmp_11_fu_600_p4");
    sc_trace(mVcdFile, tmp_7_fu_594_p2, "tmp_7_fu_594_p2");
    sc_trace(mVcdFile, tmp_12_fu_610_p3, "tmp_12_fu_610_p3");
    sc_trace(mVcdFile, p_Val2_s_56_fu_628_p0, "p_Val2_s_56_fu_628_p0");
    sc_trace(mVcdFile, p_Val2_s_56_fu_628_p1, "p_Val2_s_56_fu_628_p1");
    sc_trace(mVcdFile, p_Val2_s_56_fu_628_p2, "p_Val2_s_56_fu_628_p2");
    sc_trace(mVcdFile, tmp_39_fu_660_p1, "tmp_39_fu_660_p1");
    sc_trace(mVcdFile, tmp_37_fu_634_p3, "tmp_37_fu_634_p3");
    sc_trace(mVcdFile, tmp_19_fu_670_p4, "tmp_19_fu_670_p4");
    sc_trace(mVcdFile, tmp_17_fu_664_p2, "tmp_17_fu_664_p2");
    sc_trace(mVcdFile, tmp_20_fu_680_p3, "tmp_20_fu_680_p3");
    sc_trace(mVcdFile, p_Val2_5_fu_698_p0, "p_Val2_5_fu_698_p0");
    sc_trace(mVcdFile, p_Val2_5_fu_698_p1, "p_Val2_5_fu_698_p1");
    sc_trace(mVcdFile, p_Val2_5_fu_698_p2, "p_Val2_5_fu_698_p2");
    sc_trace(mVcdFile, tmp_42_fu_730_p1, "tmp_42_fu_730_p1");
    sc_trace(mVcdFile, tmp_40_fu_704_p3, "tmp_40_fu_704_p3");
    sc_trace(mVcdFile, tmp_24_fu_740_p4, "tmp_24_fu_740_p4");
    sc_trace(mVcdFile, tmp_22_fu_734_p2, "tmp_22_fu_734_p2");
    sc_trace(mVcdFile, tmp_25_fu_750_p3, "tmp_25_fu_750_p3");
    sc_trace(mVcdFile, p_Val2_3_fu_768_p0, "p_Val2_3_fu_768_p0");
    sc_trace(mVcdFile, p_Val2_3_fu_768_p1, "p_Val2_3_fu_768_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_768_p2, "p_Val2_3_fu_768_p2");
    sc_trace(mVcdFile, tmp_45_fu_800_p1, "tmp_45_fu_800_p1");
    sc_trace(mVcdFile, tmp_43_fu_774_p3, "tmp_43_fu_774_p3");
    sc_trace(mVcdFile, tmp_30_fu_810_p4, "tmp_30_fu_810_p4");
    sc_trace(mVcdFile, tmp_28_fu_804_p2, "tmp_28_fu_804_p2");
    sc_trace(mVcdFile, tmp_31_fu_820_p3, "tmp_31_fu_820_p3");
    sc_trace(mVcdFile, qb_assign_2_fu_849_p2, "qb_assign_2_fu_849_p2");
    sc_trace(mVcdFile, tmp_14_fu_853_p1, "tmp_14_fu_853_p1");
    sc_trace(mVcdFile, tmp_9_fu_846_p1, "tmp_9_fu_846_p1");
    sc_trace(mVcdFile, tmp1_fu_857_p2, "tmp1_fu_857_p2");
    sc_trace(mVcdFile, qb_assign_2_1_fu_872_p2, "qb_assign_2_1_fu_872_p2");
    sc_trace(mVcdFile, tmp_41_1_fu_876_p1, "tmp_41_1_fu_876_p1");
    sc_trace(mVcdFile, tmp_16_fu_869_p1, "tmp_16_fu_869_p1");
    sc_trace(mVcdFile, tmp2_fu_880_p2, "tmp2_fu_880_p2");
    sc_trace(mVcdFile, qb_assign_2_2_fu_892_p2, "qb_assign_2_2_fu_892_p2");
    sc_trace(mVcdFile, tmp_41_2_fu_896_p1, "tmp_41_2_fu_896_p1");
    sc_trace(mVcdFile, tmp3_fu_900_p2, "tmp3_fu_900_p2");
    sc_trace(mVcdFile, qb_assign_2_3_fu_914_p2, "qb_assign_2_3_fu_914_p2");
    sc_trace(mVcdFile, tmp_41_3_fu_918_p1, "tmp_41_3_fu_918_p1");
    sc_trace(mVcdFile, tmp_27_fu_911_p1, "tmp_27_fu_911_p1");
    sc_trace(mVcdFile, tmp4_fu_922_p2, "tmp4_fu_922_p2");
    sc_trace(mVcdFile, tmp_32_fu_954_p66, "tmp_32_fu_954_p66");
    sc_trace(mVcdFile, tmp_33_fu_1093_p66, "tmp_33_fu_1093_p66");
    sc_trace(mVcdFile, tmp_34_fu_1232_p66, "tmp_34_fu_1232_p66");
    sc_trace(mVcdFile, tmp_35_fu_1371_p66, "tmp_35_fu_1371_p66");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new_1::~Conv1DMac_new_1() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights21_m_weights_3_U;
    delete weights21_m_weights_2_U;
    delete weights21_m_weights_1_U;
    delete weights21_m_weights_s_U;
    delete computeS4_1_mux_6g8j_x_U27;
    delete computeS4_1_mux_6g8j_x_U28;
    delete computeS4_1_mux_6g8j_x_U29;
    delete computeS4_1_mux_6g8j_x_U30;
}

void Conv1DMac_new_1::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_0;
}

void Conv1DMac_new_1::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_FC;
}

void Conv1DMac_new_1::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_8;
}

void Conv1DMac_new_1::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv8_F8;
}

void Conv1DMac_new_1::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv8_FB;
}

void Conv1DMac_new_1::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv8_5;
}

void Conv1DMac_new_1::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv8_F4;
}

void Conv1DMac_new_1::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv8_6;
}

void Conv1DMac_new_1::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv8_3;
}

void Conv1DMac_new_1::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv8_1;
}

void Conv1DMac_new_1::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv8_FF;
}

void Conv1DMac_new_1::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv8_F2;
}

void Conv1DMac_new_1::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv8_D;
}

void Conv1DMac_new_1::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv8_FD;
}

void Conv1DMac_new_1::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv8_A;
}

void Conv1DMac_new_1::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv8_F9;
}

void Conv1DMac_new_1::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv8_9;
}

void Conv1DMac_new_1::thread_ap_var_for_const17() {
    ap_var_for_const17 = ap_const_lv8_11;
}

void Conv1DMac_new_1::thread_ap_var_for_const18() {
    ap_var_for_const18 = ap_const_lv8_7;
}

void Conv1DMac_new_1::thread_ap_var_for_const19() {
    ap_var_for_const19 = ap_const_lv8_F5;
}

void Conv1DMac_new_1::thread_ap_var_for_const20() {
    ap_var_for_const20 = ap_const_lv8_E9;
}

void Conv1DMac_new_1::thread_ap_var_for_const21() {
    ap_var_for_const21 = ap_const_lv8_EE;
}

void Conv1DMac_new_1::thread_ap_var_for_const22() {
    ap_var_for_const22 = ap_const_lv8_2;
}

void Conv1DMac_new_1::thread_ap_var_for_const23() {
    ap_var_for_const23 = ap_const_lv8_12;
}

void Conv1DMac_new_1::thread_ap_var_for_const24() {
    ap_var_for_const24 = ap_const_lv8_4;
}

void Conv1DMac_new_1::thread_ap_var_for_const25() {
    ap_var_for_const25 = ap_const_lv8_FA;
}

void Conv1DMac_new_1::thread_ap_var_for_const26() {
    ap_var_for_const26 = ap_const_lv8_10;
}

void Conv1DMac_new_1::thread_ap_var_for_const27() {
    ap_var_for_const27 = ap_const_lv8_E0;
}

void Conv1DMac_new_1::thread_ap_var_for_const28() {
    ap_var_for_const28 = ap_const_lv8_FE;
}

void Conv1DMac_new_1::thread_ap_var_for_const29() {
    ap_var_for_const29 = ap_const_lv8_ED;
}

void Conv1DMac_new_1::thread_ap_var_for_const30() {
    ap_var_for_const30 = ap_const_lv8_F3;
}

void Conv1DMac_new_1::thread_ap_var_for_const31() {
    ap_var_for_const31 = ap_const_lv8_DD;
}

void Conv1DMac_new_1::thread_ap_var_for_const32() {
    ap_var_for_const32 = ap_const_lv8_CE;
}

void Conv1DMac_new_1::thread_ap_var_for_const33() {
    ap_var_for_const33 = ap_const_lv8_F0;
}

void Conv1DMac_new_1::thread_ap_var_for_const34() {
    ap_var_for_const34 = ap_const_lv8_E;
}

void Conv1DMac_new_1::thread_ap_var_for_const35() {
    ap_var_for_const35 = ap_const_lv8_E8;
}

void Conv1DMac_new_1::thread_ap_var_for_const36() {
    ap_var_for_const36 = ap_const_lv8_B;
}

void Conv1DMac_new_1::thread_ap_var_for_const37() {
    ap_var_for_const37 = ap_const_lv8_EC;
}

void Conv1DMac_new_1::thread_ap_var_for_const38() {
    ap_var_for_const38 = ap_const_lv8_E4;
}

void Conv1DMac_new_1::thread_ap_var_for_const39() {
    ap_var_for_const39 = ap_const_lv8_16;
}

void Conv1DMac_new_1::thread_ap_var_for_const40() {
    ap_var_for_const40 = ap_const_lv8_E7;
}

void Conv1DMac_new_1::thread_ap_var_for_const41() {
    ap_var_for_const41 = ap_const_lv8_DC;
}

void Conv1DMac_new_1::thread_ap_var_for_const42() {
    ap_var_for_const42 = ap_const_lv8_F6;
}

void Conv1DMac_new_1::thread_ap_var_for_const43() {
    ap_var_for_const43 = ap_const_lv8_13;
}

void Conv1DMac_new_1::thread_ap_var_for_const44() {
    ap_var_for_const44 = ap_const_lv8_E1;
}

void Conv1DMac_new_1::thread_ap_var_for_const45() {
    ap_var_for_const45 = ap_const_lv8_F;
}

void Conv1DMac_new_1::thread_ap_var_for_const46() {
    ap_var_for_const46 = ap_const_lv8_F1;
}

void Conv1DMac_new_1::thread_ap_var_for_const47() {
    ap_var_for_const47 = ap_const_lv8_CA;
}

void Conv1DMac_new_1::thread_ap_var_for_const48() {
    ap_var_for_const48 = ap_const_lv8_EB;
}

void Conv1DMac_new_1::thread_ap_var_for_const49() {
    ap_var_for_const49 = ap_const_lv8_18;
}

void Conv1DMac_new_1::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter4 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_387_p2.read()))) {
        indvar_flatten1_reg_311 = indvar_flatten_next1_fu_393_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten1_reg_311 = ap_const_lv24_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_387_p2.read()))) {
        indvar_flatten_reg_322 = indvar_flatten_next_fu_531_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten_reg_322 = ap_const_lv16_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_6_reg_1574_pp0_iter2_reg.read()))) {
        macRegisters_0_V_1_fu_230 = macRegisters_0_V_fu_863_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_6_reg_1574_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_0_V_1_fu_230 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_6_reg_1574_pp0_iter2_reg.read()))) {
        macRegisters_1_V_1_fu_234 = macRegisters_1_V_fu_886_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_6_reg_1574_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_1_V_1_fu_234 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_6_reg_1574_pp0_iter2_reg.read()))) {
        macRegisters_2_V_1_fu_238 = macRegisters_2_V_fu_906_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_6_reg_1574_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_2_V_1_fu_238 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_6_reg_1574_pp0_iter2_reg.read()))) {
        macRegisters_3_V_1_fu_242 = macRegisters_3_V_fu_928_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_6_reg_1574_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_3_V_1_fu_242 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_387_p2.read()))) {
        nm_reg_333 = nm_mid2_fu_495_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        nm_reg_333 = ap_const_lv7_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_387_p2.read()))) {
        sf_reg_344 = sf_1_fu_519_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        sf_reg_344 = ap_const_lv9_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten1_reg_1547 = exitcond_flatten1_fu_387_p2.read();
        exitcond_flatten1_reg_1547_pp0_iter1_reg = exitcond_flatten1_reg_1547.read();
        nm_t_mid2_reg_1556_pp0_iter1_reg = nm_t_mid2_reg_1556.read();
        tmp_6_reg_1574_pp0_iter1_reg = tmp_6_reg_1574.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_fu_387_p2.read()))) {
        nm_t_mid2_reg_1556 = nm_t_mid2_fu_487_p3.read();
        tmp_4_reg_1569 = tmp_4_fu_507_p2.read();
        tmp_6_reg_1574 = tmp_6_fu_513_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        nm_t_mid2_reg_1556_pp0_iter2_reg = nm_t_mid2_reg_1556_pp0_iter1_reg.read();
        tmp_6_reg_1574_pp0_iter2_reg = tmp_6_reg_1574_pp0_iter1_reg.read();
        tmp_6_reg_1574_pp0_iter3_reg = tmp_6_reg_1574_pp0_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_6_reg_1574_pp0_iter2_reg.read()))) {
        p_Val2_2_1_reg_1673 = p_Val2_2_1_fu_1226_p2.read();
        p_Val2_2_2_reg_1678 = p_Val2_2_2_fu_1365_p2.read();
        p_Val2_2_3_reg_1683 = p_Val2_2_3_fu_1504_p2.read();
        p_Val2_2_reg_1668 = p_Val2_2_fu_1087_p2.read();
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten1_reg_1547_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_13_reg_1618 = tmp_13_fu_618_p2.read();
        tmp_15_reg_1623 = p_Val2_s_56_fu_628_p2.read().range(13, 7);
        tmp_21_reg_1638 = p_Val2_5_fu_698_p2.read().range(14, 7);
        tmp_23_reg_1613 = p_Val2_s_fu_558_p2.read().range(6, 6);
        tmp_26_reg_1653 = p_Val2_3_fu_768_p2.read().range(13, 7);
        tmp_38_reg_1628 = p_Val2_s_56_fu_628_p2.read().range(6, 6);
        tmp_40_1_reg_1633 = tmp_40_1_fu_688_p2.read();
        tmp_40_2_reg_1648 = tmp_40_2_fu_758_p2.read();
        tmp_40_3_reg_1663 = tmp_40_3_fu_828_p2.read();
        tmp_41_reg_1643 = p_Val2_5_fu_698_p2.read().range(6, 6);
        tmp_44_reg_1658 = p_Val2_3_fu_768_p2.read().range(6, 6);
        tmp_8_reg_1608 = p_Val2_s_fu_558_p2.read().range(13, 7);
    }
}

void Conv1DMac_new_1::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new_1::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new_1::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten1_reg_1547_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_6_reg_1574_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten1_reg_1547_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_6_reg_1574_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten1_reg_1547_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_6_reg_1574_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new_1::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new_1::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = (esl_seteq<1,1,1>(exitcond_flatten1_reg_1547_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new_1::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = (esl_seteq<1,1,1>(tmp_6_reg_1574_pp0_iter3_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new_1::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_flatten1_fu_387_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new_1::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new_1::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new_1::thread_exitcond_flatten1_fu_387_p2() {
    exitcond_flatten1_fu_387_p2 = (!indvar_flatten1_reg_311.read().is_01() || !ap_const_lv24_800000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten1_reg_311.read() == ap_const_lv24_800000);
}

void Conv1DMac_new_1::thread_exitcond_flatten_fu_399_p2() {
    exitcond_flatten_fu_399_p2 = (!indvar_flatten_reg_322.read().is_01() || !ap_const_lv16_4000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_322.read() == ap_const_lv16_4000);
}

void Conv1DMac_new_1::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten1_reg_1547_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new_1::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten1_reg_1547_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_indvar_flatten_next1_fu_393_p2() {
    indvar_flatten_next1_fu_393_p2 = (!ap_const_lv24_1.is_01() || !indvar_flatten1_reg_311.read().is_01())? sc_lv<24>(): (sc_biguint<24>(ap_const_lv24_1) + sc_biguint<24>(indvar_flatten1_reg_311.read()));
}

void Conv1DMac_new_1::thread_indvar_flatten_next_fu_531_p3() {
    indvar_flatten_next_fu_531_p3 = (!exitcond_flatten_fu_399_p2.read()[0].is_01())? sc_lv<16>(): ((exitcond_flatten_fu_399_p2.read()[0].to_bool())? ap_const_lv16_1: indvar_flatten_op_fu_525_p2.read());
}

void Conv1DMac_new_1::thread_indvar_flatten_op_fu_525_p2() {
    indvar_flatten_op_fu_525_p2 = (!indvar_flatten_reg_322.read().is_01() || !ap_const_lv16_1.is_01())? sc_lv<16>(): (sc_biguint<16>(indvar_flatten_reg_322.read()) + sc_biguint<16>(ap_const_lv16_1));
}

void Conv1DMac_new_1::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_macRegisters_0_V_fu_863_p2() {
    macRegisters_0_V_fu_863_p2 = (!tmp_9_fu_846_p1.read().is_01() || !tmp1_fu_857_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_9_fu_846_p1.read()) + sc_biguint<8>(tmp1_fu_857_p2.read()));
}

void Conv1DMac_new_1::thread_macRegisters_1_V_fu_886_p2() {
    macRegisters_1_V_fu_886_p2 = (!tmp_16_fu_869_p1.read().is_01() || !tmp2_fu_880_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_16_fu_869_p1.read()) + sc_biguint<8>(tmp2_fu_880_p2.read()));
}

void Conv1DMac_new_1::thread_macRegisters_2_V_fu_906_p2() {
    macRegisters_2_V_fu_906_p2 = (!tmp_21_reg_1638.read().is_01() || !tmp3_fu_900_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_21_reg_1638.read()) + sc_biguint<8>(tmp3_fu_900_p2.read()));
}

void Conv1DMac_new_1::thread_macRegisters_3_V_fu_928_p2() {
    macRegisters_3_V_fu_928_p2 = (!tmp_27_fu_911_p1.read().is_01() || !tmp4_fu_922_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_27_fu_911_p1.read()) + sc_biguint<8>(tmp4_fu_922_p2.read()));
}

void Conv1DMac_new_1::thread_nm_1_fu_447_p2() {
    nm_1_fu_447_p2 = (!ap_const_lv7_1.is_01() || !nm_mid_fu_405_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(nm_mid_fu_405_p3.read()));
}

void Conv1DMac_new_1::thread_nm_mid2_fu_495_p3() {
    nm_mid2_fu_495_p3 = (!tmp_3_mid_fu_441_p2.read()[0].is_01())? sc_lv<7>(): ((tmp_3_mid_fu_441_p2.read()[0].to_bool())? nm_1_fu_447_p2.read(): nm_mid_fu_405_p3.read());
}

void Conv1DMac_new_1::thread_nm_mid_fu_405_p3() {
    nm_mid_fu_405_p3 = (!exitcond_flatten_fu_399_p2.read()[0].is_01())? sc_lv<7>(): ((exitcond_flatten_fu_399_p2.read()[0].to_bool())? ap_const_lv7_0: nm_reg_333.read());
}

void Conv1DMac_new_1::thread_nm_t_mid2_fu_487_p3() {
    nm_t_mid2_fu_487_p3 = (!tmp_3_mid_fu_441_p2.read()[0].is_01())? sc_lv<6>(): ((tmp_3_mid_fu_441_p2.read()[0].to_bool())? tmp_10_fu_467_p1.read(): nm_t_mid_fu_421_p3.read());
}

void Conv1DMac_new_1::thread_nm_t_mid_fu_421_p3() {
    nm_t_mid_fu_421_p3 = (!exitcond_flatten_fu_399_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond_flatten_fu_399_p2.read()[0].to_bool())? ap_const_lv6_0: tmp_fu_375_p1.read());
}

void Conv1DMac_new_1::thread_not_exitcond_flatten_fu_429_p2() {
    not_exitcond_flatten_fu_429_p2 = (exitcond_flatten_fu_399_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new_1::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_6_reg_1574_pp0_iter3_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new_1::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(p_Val2_2_3_reg_1683.read(), p_Val2_2_2_reg_1678.read()), p_Val2_2_1_reg_1673.read()), p_Val2_2_reg_1668.read());
}

void Conv1DMac_new_1::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_6_reg_1574_pp0_iter3_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_p_08_cast_cast_fu_550_p0() {
    p_08_cast_cast_fu_550_p0 = in_V_V_dout.read();
}

void Conv1DMac_new_1::thread_p_08_cast_cast_fu_550_p1() {
    p_08_cast_cast_fu_550_p1 = esl_sext<14,8>(p_08_cast_cast_fu_550_p0.read());
}

void Conv1DMac_new_1::thread_p_08_cast_fu_546_p0() {
    p_08_cast_fu_546_p0 = in_V_V_dout.read();
}

void Conv1DMac_new_1::thread_p_Val2_2_1_fu_1226_p2() {
    p_Val2_2_1_fu_1226_p2 = (!macRegisters_1_V_fu_886_p2.read().is_01() || !tmp_33_fu_1093_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_886_p2.read()) + sc_biguint<8>(tmp_33_fu_1093_p66.read()));
}

void Conv1DMac_new_1::thread_p_Val2_2_2_fu_1365_p2() {
    p_Val2_2_2_fu_1365_p2 = (!macRegisters_2_V_fu_906_p2.read().is_01() || !tmp_34_fu_1232_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_906_p2.read()) + sc_biguint<8>(tmp_34_fu_1232_p66.read()));
}

void Conv1DMac_new_1::thread_p_Val2_2_3_fu_1504_p2() {
    p_Val2_2_3_fu_1504_p2 = (!macRegisters_3_V_fu_928_p2.read().is_01() || !tmp_35_fu_1371_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_fu_928_p2.read()) + sc_biguint<8>(tmp_35_fu_1371_p66.read()));
}

void Conv1DMac_new_1::thread_p_Val2_2_fu_1087_p2() {
    p_Val2_2_fu_1087_p2 = (!macRegisters_0_V_fu_863_p2.read().is_01() || !tmp_32_fu_954_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_863_p2.read()) + sc_biguint<8>(tmp_32_fu_954_p66.read()));
}

void Conv1DMac_new_1::thread_p_Val2_3_fu_768_p0() {
    p_Val2_3_fu_768_p0 = weights21_m_weights_s_q0.read();
}

void Conv1DMac_new_1::thread_p_Val2_3_fu_768_p1() {
    p_Val2_3_fu_768_p1 =  (sc_lv<8>) (p_08_cast_cast_fu_550_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_3_fu_768_p2() {
    p_Val2_3_fu_768_p2 = (!p_Val2_3_fu_768_p0.read().is_01() || !p_Val2_3_fu_768_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_3_fu_768_p0.read()) * sc_bigint<8>(p_Val2_3_fu_768_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_5_fu_698_p0() {
    p_Val2_5_fu_698_p0 = weights21_m_weights_1_q0.read();
}

void Conv1DMac_new_1::thread_p_Val2_5_fu_698_p1() {
    p_Val2_5_fu_698_p1 = p_08_cast_fu_546_p0.read();
}

void Conv1DMac_new_1::thread_p_Val2_5_fu_698_p2() {
    p_Val2_5_fu_698_p2 = (!p_Val2_5_fu_698_p0.read().is_01() || !p_Val2_5_fu_698_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_5_fu_698_p0.read()) * sc_bigint<8>(p_Val2_5_fu_698_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_s_56_fu_628_p0() {
    p_Val2_s_56_fu_628_p0 = weights21_m_weights_2_q0.read();
}

void Conv1DMac_new_1::thread_p_Val2_s_56_fu_628_p1() {
    p_Val2_s_56_fu_628_p1 =  (sc_lv<8>) (p_08_cast_cast_fu_550_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_s_56_fu_628_p2() {
    p_Val2_s_56_fu_628_p2 = (!p_Val2_s_56_fu_628_p0.read().is_01() || !p_Val2_s_56_fu_628_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_s_56_fu_628_p0.read()) * sc_bigint<8>(p_Val2_s_56_fu_628_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_s_fu_558_p0() {
    p_Val2_s_fu_558_p0 = weights21_m_weights_3_q0.read();
}

void Conv1DMac_new_1::thread_p_Val2_s_fu_558_p1() {
    p_Val2_s_fu_558_p1 =  (sc_lv<8>) (p_08_cast_cast_fu_550_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_s_fu_558_p2() {
    p_Val2_s_fu_558_p2 = (!p_Val2_s_fu_558_p0.read().is_01() || !p_Val2_s_fu_558_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_s_fu_558_p0.read()) * sc_bigint<8>(p_Val2_s_fu_558_p1.read());
}

void Conv1DMac_new_1::thread_qb_assign_2_1_fu_872_p2() {
    qb_assign_2_1_fu_872_p2 = (tmp_40_1_reg_1633.read() & tmp_38_reg_1628.read());
}

void Conv1DMac_new_1::thread_qb_assign_2_2_fu_892_p2() {
    qb_assign_2_2_fu_892_p2 = (tmp_40_2_reg_1648.read() & tmp_41_reg_1643.read());
}

void Conv1DMac_new_1::thread_qb_assign_2_3_fu_914_p2() {
    qb_assign_2_3_fu_914_p2 = (tmp_40_3_reg_1663.read() & tmp_44_reg_1658.read());
}

void Conv1DMac_new_1::thread_qb_assign_2_fu_849_p2() {
    qb_assign_2_fu_849_p2 = (tmp_13_reg_1618.read() & tmp_23_reg_1613.read());
}

void Conv1DMac_new_1::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new_1::thread_sf_1_fu_519_p2() {
    sf_1_fu_519_p2 = (!sf_mid2_fu_459_p3.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(sf_mid2_fu_459_p3.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void Conv1DMac_new_1::thread_sf_cast_fu_503_p1() {
    sf_cast_fu_503_p1 = esl_zext<14,9>(sf_mid2_fu_459_p3.read());
}

void Conv1DMac_new_1::thread_sf_mid2_fu_459_p3() {
    sf_mid2_fu_459_p3 = (!tmp_1_fu_453_p2.read()[0].is_01())? sc_lv<9>(): ((tmp_1_fu_453_p2.read()[0].to_bool())? ap_const_lv9_0: sf_reg_344.read());
}

void Conv1DMac_new_1::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new_1::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_tmp1_fu_857_p2() {
    tmp1_fu_857_p2 = (!tmp_14_fu_853_p1.read().is_01() || !macRegisters_0_V_1_fu_230.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_14_fu_853_p1.read()) + sc_biguint<8>(macRegisters_0_V_1_fu_230.read()));
}

void Conv1DMac_new_1::thread_tmp2_fu_880_p2() {
    tmp2_fu_880_p2 = (!tmp_41_1_fu_876_p1.read().is_01() || !macRegisters_1_V_1_fu_234.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_41_1_fu_876_p1.read()) + sc_biguint<8>(macRegisters_1_V_1_fu_234.read()));
}

void Conv1DMac_new_1::thread_tmp3_fu_900_p2() {
    tmp3_fu_900_p2 = (!tmp_41_2_fu_896_p1.read().is_01() || !macRegisters_2_V_1_fu_238.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_41_2_fu_896_p1.read()) + sc_biguint<8>(macRegisters_2_V_1_fu_238.read()));
}

void Conv1DMac_new_1::thread_tmp4_fu_922_p2() {
    tmp4_fu_922_p2 = (!tmp_41_3_fu_918_p1.read().is_01() || !macRegisters_3_V_1_fu_242.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_41_3_fu_918_p1.read()) + sc_biguint<8>(macRegisters_3_V_1_fu_242.read()));
}

void Conv1DMac_new_1::thread_tmp_10_fu_467_p1() {
    tmp_10_fu_467_p1 = nm_1_fu_447_p2.read().range(6-1, 0);
}

void Conv1DMac_new_1::thread_tmp_11_fu_600_p4() {
    tmp_11_fu_600_p4 = p_Val2_s_fu_558_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_12_fu_610_p3() {
    tmp_12_fu_610_p3 = esl_concat<5,1>(tmp_11_fu_600_p4.read(), tmp_7_fu_594_p2.read());
}

void Conv1DMac_new_1::thread_tmp_13_fu_618_p2() {
    tmp_13_fu_618_p2 = (!tmp_12_fu_610_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_12_fu_610_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_14_fu_853_p1() {
    tmp_14_fu_853_p1 = esl_zext<8,1>(qb_assign_2_fu_849_p2.read());
}

void Conv1DMac_new_1::thread_tmp_16_fu_869_p1() {
    tmp_16_fu_869_p1 = esl_sext<8,7>(tmp_15_reg_1623.read());
}

void Conv1DMac_new_1::thread_tmp_17_fu_664_p2() {
    tmp_17_fu_664_p2 = (tmp_39_fu_660_p1.read() | tmp_37_fu_634_p3.read());
}

void Conv1DMac_new_1::thread_tmp_18_fu_564_p3() {
    tmp_18_fu_564_p3 = p_Val2_s_fu_558_p2.read().range(13, 13);
}

void Conv1DMac_new_1::thread_tmp_19_fu_670_p4() {
    tmp_19_fu_670_p4 = p_Val2_s_56_fu_628_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_1_fu_453_p2() {
    tmp_1_fu_453_p2 = (tmp_3_mid_fu_441_p2.read() | exitcond_flatten_fu_399_p2.read());
}

void Conv1DMac_new_1::thread_tmp_20_fu_680_p3() {
    tmp_20_fu_680_p3 = esl_concat<5,1>(tmp_19_fu_670_p4.read(), tmp_17_fu_664_p2.read());
}

void Conv1DMac_new_1::thread_tmp_22_fu_734_p2() {
    tmp_22_fu_734_p2 = (tmp_42_fu_730_p1.read() | tmp_40_fu_704_p3.read());
}

void Conv1DMac_new_1::thread_tmp_24_fu_740_p4() {
    tmp_24_fu_740_p4 = p_Val2_5_fu_698_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_25_fu_750_p3() {
    tmp_25_fu_750_p3 = esl_concat<5,1>(tmp_24_fu_740_p4.read(), tmp_22_fu_734_p2.read());
}

void Conv1DMac_new_1::thread_tmp_27_fu_911_p1() {
    tmp_27_fu_911_p1 = esl_sext<8,7>(tmp_26_reg_1653.read());
}

void Conv1DMac_new_1::thread_tmp_28_fu_804_p2() {
    tmp_28_fu_804_p2 = (tmp_45_fu_800_p1.read() | tmp_43_fu_774_p3.read());
}

void Conv1DMac_new_1::thread_tmp_29_fu_590_p1() {
    tmp_29_fu_590_p1 = p_Val2_s_fu_558_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_2_fu_379_p3() {
    tmp_2_fu_379_p3 = esl_concat<6,8>(tmp_fu_375_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new_1::thread_tmp_2_mid1_fu_471_p3() {
    tmp_2_mid1_fu_471_p3 = esl_concat<6,8>(tmp_10_fu_467_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new_1::thread_tmp_2_mid2_fu_479_p3() {
    tmp_2_mid2_fu_479_p3 = (!tmp_3_mid_fu_441_p2.read()[0].is_01())? sc_lv<14>(): ((tmp_3_mid_fu_441_p2.read()[0].to_bool())? tmp_2_mid1_fu_471_p3.read(): tmp_2_mid_fu_413_p3.read());
}

void Conv1DMac_new_1::thread_tmp_2_mid_fu_413_p3() {
    tmp_2_mid_fu_413_p3 = (!exitcond_flatten_fu_399_p2.read()[0].is_01())? sc_lv<14>(): ((exitcond_flatten_fu_399_p2.read()[0].to_bool())? ap_const_lv14_0: tmp_2_fu_379_p3.read());
}

void Conv1DMac_new_1::thread_tmp_30_fu_810_p4() {
    tmp_30_fu_810_p4 = p_Val2_3_fu_768_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_31_fu_820_p3() {
    tmp_31_fu_820_p3 = esl_concat<5,1>(tmp_30_fu_810_p4.read(), tmp_28_fu_804_p2.read());
}

void Conv1DMac_new_1::thread_tmp_37_fu_634_p3() {
    tmp_37_fu_634_p3 = p_Val2_s_56_fu_628_p2.read().range(13, 13);
}

void Conv1DMac_new_1::thread_tmp_39_fu_660_p1() {
    tmp_39_fu_660_p1 = p_Val2_s_56_fu_628_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_3_fu_435_p2() {
    tmp_3_fu_435_p2 = (!sf_reg_344.read().is_01() || !ap_const_lv9_100.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_344.read() == ap_const_lv9_100);
}

void Conv1DMac_new_1::thread_tmp_3_mid_fu_441_p2() {
    tmp_3_mid_fu_441_p2 = (tmp_3_fu_435_p2.read() & not_exitcond_flatten_fu_429_p2.read());
}

void Conv1DMac_new_1::thread_tmp_40_1_fu_688_p2() {
    tmp_40_1_fu_688_p2 = (!tmp_20_fu_680_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_20_fu_680_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_40_2_fu_758_p2() {
    tmp_40_2_fu_758_p2 = (!tmp_25_fu_750_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_25_fu_750_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_40_3_fu_828_p2() {
    tmp_40_3_fu_828_p2 = (!tmp_31_fu_820_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_31_fu_820_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_40_fu_704_p3() {
    tmp_40_fu_704_p3 = p_Val2_5_fu_698_p2.read().range(14, 14);
}

void Conv1DMac_new_1::thread_tmp_41_1_fu_876_p1() {
    tmp_41_1_fu_876_p1 = esl_zext<8,1>(qb_assign_2_1_fu_872_p2.read());
}

void Conv1DMac_new_1::thread_tmp_41_2_fu_896_p1() {
    tmp_41_2_fu_896_p1 = esl_zext<8,1>(qb_assign_2_2_fu_892_p2.read());
}

void Conv1DMac_new_1::thread_tmp_41_3_fu_918_p1() {
    tmp_41_3_fu_918_p1 = esl_zext<8,1>(qb_assign_2_3_fu_914_p2.read());
}

void Conv1DMac_new_1::thread_tmp_42_fu_730_p1() {
    tmp_42_fu_730_p1 = p_Val2_5_fu_698_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_43_fu_774_p3() {
    tmp_43_fu_774_p3 = p_Val2_3_fu_768_p2.read().range(13, 13);
}

void Conv1DMac_new_1::thread_tmp_45_fu_800_p1() {
    tmp_45_fu_800_p1 = p_Val2_3_fu_768_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_4_fu_507_p2() {
    tmp_4_fu_507_p2 = (!sf_cast_fu_503_p1.read().is_01() || !tmp_2_mid2_fu_479_p3.read().is_01())? sc_lv<14>(): (sc_biguint<14>(sf_cast_fu_503_p1.read()) + sc_biguint<14>(tmp_2_mid2_fu_479_p3.read()));
}

void Conv1DMac_new_1::thread_tmp_5_fu_539_p1() {
    tmp_5_fu_539_p1 = esl_zext<64,14>(tmp_4_reg_1569.read());
}

void Conv1DMac_new_1::thread_tmp_6_fu_513_p2() {
    tmp_6_fu_513_p2 = (!sf_mid2_fu_459_p3.read().is_01() || !ap_const_lv9_FF.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_459_p3.read() == ap_const_lv9_FF);
}

void Conv1DMac_new_1::thread_tmp_7_fu_594_p2() {
    tmp_7_fu_594_p2 = (tmp_29_fu_590_p1.read() | tmp_18_fu_564_p3.read());
}

void Conv1DMac_new_1::thread_tmp_9_fu_846_p1() {
    tmp_9_fu_846_p1 = esl_sext<8,7>(tmp_8_reg_1608.read());
}

void Conv1DMac_new_1::thread_tmp_fu_375_p1() {
    tmp_fu_375_p1 = nm_reg_333.read().range(6-1, 0);
}

void Conv1DMac_new_1::thread_weights21_m_weights_1_address0() {
    weights21_m_weights_1_address0 =  (sc_lv<14>) (tmp_5_fu_539_p1.read());
}

void Conv1DMac_new_1::thread_weights21_m_weights_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights21_m_weights_1_ce0 = ap_const_logic_1;
    } else {
        weights21_m_weights_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_weights21_m_weights_2_address0() {
    weights21_m_weights_2_address0 =  (sc_lv<14>) (tmp_5_fu_539_p1.read());
}

void Conv1DMac_new_1::thread_weights21_m_weights_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights21_m_weights_2_ce0 = ap_const_logic_1;
    } else {
        weights21_m_weights_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_weights21_m_weights_3_address0() {
    weights21_m_weights_3_address0 =  (sc_lv<14>) (tmp_5_fu_539_p1.read());
}

void Conv1DMac_new_1::thread_weights21_m_weights_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights21_m_weights_3_ce0 = ap_const_logic_1;
    } else {
        weights21_m_weights_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_weights21_m_weights_s_address0() {
    weights21_m_weights_s_address0 =  (sc_lv<14>) (tmp_5_fu_539_p1.read());
}

void Conv1DMac_new_1::thread_weights21_m_weights_s_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights21_m_weights_s_ce0 = ap_const_logic_1;
    } else {
        weights21_m_weights_s_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(exitcond_flatten1_fu_387_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)) && !(esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)) || (esl_seteq<1,1,1>(exitcond_flatten1_fu_387_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

