// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        fftInStrm_dout,
        fftInStrm_empty_n,
        fftInStrm_read,
        l_transBlkMatrixStream_din,
        l_transBlkMatrixStream_full_n,
        l_transBlkMatrixStream_write,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_pp1_stage0 = 6'd16;
parameter    ap_ST_fsm_state8 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [511:0] fftInStrm_dout;
input   fftInStrm_empty_n;
output   fftInStrm_read;
output  [511:0] l_transBlkMatrixStream_din;
input   l_transBlkMatrixStream_full_n;
output   l_transBlkMatrixStream_write;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg start_write;
reg fftInStrm_read;
reg l_transBlkMatrixStream_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    fftInStrm_blk_n;
wire    ap_CS_fsm_state3;
reg    l_transBlkMatrixStream_blk_n;
reg    ap_enable_reg_pp1_iter2;
wire    ap_block_pp1_stage0;
reg   [1:0] add_ln89202_reg_582;
reg   [0:0] icmp_ln90201_reg_593;
reg   [1:0] r_16200_reg_604;
reg   [1:0] c199_reg_615;
reg   [1:0] indvar_flatten7198_reg_626;
wire   [2:0] blk_fu_637_p2;
reg   [2:0] blk_reg_1046;
wire    ap_CS_fsm_state2;
wire   [1:0] r_fu_651_p3;
wire   [1:0] c_fu_861_p2;
wire   [1:0] add_ln76_2_fu_867_p2;
wire   [0:0] icmp_ln77_fu_873_p2;
wire   [1:0] add_ln76_fu_879_p2;
wire   [1:0] c_2_fu_899_p3;
reg   [1:0] c_2_reg_1079;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state5_pp1_stage0_iter0;
wire    ap_block_state6_pp1_stage0_iter1;
reg    ap_block_state7_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
wire   [1:0] r_17_fu_939_p2;
reg   [1:0] r_17_reg_1164;
wire   [1:0] add_ln89_2_fu_945_p2;
reg   [1:0] add_ln89_2_reg_1169;
wire   [0:0] icmp_ln90_fu_951_p2;
reg   [0:0] icmp_ln90_reg_1174;
wire   [1:0] add_ln89_fu_957_p2;
reg   [1:0] add_ln89_reg_1179;
wire   [0:0] icmp_ln89_fu_963_p2;
reg   [0:0] icmp_ln89_reg_1184;
wire    ap_CS_fsm_state4;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_flush_enable;
reg    ap_enable_reg_pp1_iter1;
reg   [1:0] l_memWidePipoBuff_superSample_M_real_V_0_address0;
reg    l_memWidePipoBuff_superSample_M_real_V_0_ce0;
reg    l_memWidePipoBuff_superSample_M_real_V_0_we0;
wire   [21:0] l_memWidePipoBuff_superSample_M_real_V_0_d0;
wire   [21:0] l_memWidePipoBuff_superSample_M_real_V_0_q0;
reg   [1:0] l_memWidePipoBuff_superSample_M_real_V_1_address0;
reg    l_memWidePipoBuff_superSample_M_real_V_1_ce0;
reg    l_memWidePipoBuff_superSample_M_real_V_1_we0;
wire   [21:0] l_memWidePipoBuff_superSample_M_real_V_1_d0;
wire   [21:0] l_memWidePipoBuff_superSample_M_real_V_1_q0;
reg   [1:0] l_memWidePipoBuff_superSample_M_real_V_2_address0;
reg    l_memWidePipoBuff_superSample_M_real_V_2_ce0;
reg    l_memWidePipoBuff_superSample_M_real_V_2_we0;
wire   [21:0] l_memWidePipoBuff_superSample_M_real_V_2_d0;
wire   [21:0] l_memWidePipoBuff_superSample_M_real_V_2_q0;
reg   [1:0] l_memWidePipoBuff_superSample_M_real_V_3_address0;
reg    l_memWidePipoBuff_superSample_M_real_V_3_ce0;
reg    l_memWidePipoBuff_superSample_M_real_V_3_we0;
wire   [21:0] l_memWidePipoBuff_superSample_M_real_V_3_d0;
wire   [21:0] l_memWidePipoBuff_superSample_M_real_V_3_q0;
reg   [1:0] l_memWidePipoBuff_superSample_M_real_V_4_address0;
reg    l_memWidePipoBuff_superSample_M_real_V_4_ce0;
reg    l_memWidePipoBuff_superSample_M_real_V_4_we0;
wire   [21:0] l_memWidePipoBuff_superSample_M_real_V_4_d0;
wire   [21:0] l_memWidePipoBuff_superSample_M_real_V_4_q0;
reg   [1:0] l_memWidePipoBuff_superSample_M_real_V_5_address0;
reg    l_memWidePipoBuff_superSample_M_real_V_5_ce0;
reg    l_memWidePipoBuff_superSample_M_real_V_5_we0;
wire   [21:0] l_memWidePipoBuff_superSample_M_real_V_5_d0;
wire   [21:0] l_memWidePipoBuff_superSample_M_real_V_5_q0;
reg   [1:0] l_memWidePipoBuff_superSample_M_real_V_6_address0;
reg    l_memWidePipoBuff_superSample_M_real_V_6_ce0;
reg    l_memWidePipoBuff_superSample_M_real_V_6_we0;
wire   [21:0] l_memWidePipoBuff_superSample_M_real_V_6_d0;
wire   [21:0] l_memWidePipoBuff_superSample_M_real_V_6_q0;
reg   [1:0] l_memWidePipoBuff_superSample_M_real_V_7_address0;
reg    l_memWidePipoBuff_superSample_M_real_V_7_ce0;
reg    l_memWidePipoBuff_superSample_M_real_V_7_we0;
wire   [21:0] l_memWidePipoBuff_superSample_M_real_V_7_d0;
wire   [21:0] l_memWidePipoBuff_superSample_M_real_V_7_q0;
reg   [1:0] l_memWidePipoBuff_superSample_M_imag_V_0_address0;
reg    l_memWidePipoBuff_superSample_M_imag_V_0_ce0;
reg    l_memWidePipoBuff_superSample_M_imag_V_0_we0;
wire   [21:0] l_memWidePipoBuff_superSample_M_imag_V_0_d0;
wire   [21:0] l_memWidePipoBuff_superSample_M_imag_V_0_q0;
reg   [1:0] l_memWidePipoBuff_superSample_M_imag_V_1_address0;
reg    l_memWidePipoBuff_superSample_M_imag_V_1_ce0;
reg    l_memWidePipoBuff_superSample_M_imag_V_1_we0;
wire   [21:0] l_memWidePipoBuff_superSample_M_imag_V_1_d0;
wire   [21:0] l_memWidePipoBuff_superSample_M_imag_V_1_q0;
reg   [1:0] l_memWidePipoBuff_superSample_M_imag_V_2_address0;
reg    l_memWidePipoBuff_superSample_M_imag_V_2_ce0;
reg    l_memWidePipoBuff_superSample_M_imag_V_2_we0;
wire   [21:0] l_memWidePipoBuff_superSample_M_imag_V_2_d0;
wire   [21:0] l_memWidePipoBuff_superSample_M_imag_V_2_q0;
reg   [1:0] l_memWidePipoBuff_superSample_M_imag_V_3_address0;
reg    l_memWidePipoBuff_superSample_M_imag_V_3_ce0;
reg    l_memWidePipoBuff_superSample_M_imag_V_3_we0;
wire   [21:0] l_memWidePipoBuff_superSample_M_imag_V_3_d0;
wire   [21:0] l_memWidePipoBuff_superSample_M_imag_V_3_q0;
reg   [1:0] l_memWidePipoBuff_superSample_M_imag_V_4_address0;
reg    l_memWidePipoBuff_superSample_M_imag_V_4_ce0;
reg    l_memWidePipoBuff_superSample_M_imag_V_4_we0;
wire   [21:0] l_memWidePipoBuff_superSample_M_imag_V_4_d0;
wire   [21:0] l_memWidePipoBuff_superSample_M_imag_V_4_q0;
reg   [1:0] l_memWidePipoBuff_superSample_M_imag_V_5_address0;
reg    l_memWidePipoBuff_superSample_M_imag_V_5_ce0;
reg    l_memWidePipoBuff_superSample_M_imag_V_5_we0;
wire   [21:0] l_memWidePipoBuff_superSample_M_imag_V_5_d0;
wire   [21:0] l_memWidePipoBuff_superSample_M_imag_V_5_q0;
reg   [1:0] l_memWidePipoBuff_superSample_M_imag_V_6_address0;
reg    l_memWidePipoBuff_superSample_M_imag_V_6_ce0;
reg    l_memWidePipoBuff_superSample_M_imag_V_6_we0;
wire   [21:0] l_memWidePipoBuff_superSample_M_imag_V_6_d0;
wire   [21:0] l_memWidePipoBuff_superSample_M_imag_V_6_q0;
reg   [1:0] l_memWidePipoBuff_superSample_M_imag_V_7_address0;
reg    l_memWidePipoBuff_superSample_M_imag_V_7_ce0;
reg    l_memWidePipoBuff_superSample_M_imag_V_7_we0;
wire   [21:0] l_memWidePipoBuff_superSample_M_imag_V_7_d0;
wire   [21:0] l_memWidePipoBuff_superSample_M_imag_V_7_q0;
reg   [2:0] blk208_reg_515;
reg    ap_block_state1;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln71_fu_1040_p2;
reg   [1:0] add_ln76207_reg_527;
wire   [0:0] icmp_ln76_fu_885_p2;
reg   [0:0] icmp_ln77206_reg_538;
reg   [1:0] c_2205_reg_549;
reg   [1:0] r204_reg_560;
reg   [1:0] indvar_flatten203_reg_571;
reg   [1:0] ap_phi_mux_add_ln89202_phi_fu_586_p4;
reg   [0:0] ap_phi_mux_icmp_ln90201_phi_fu_597_p4;
reg   [1:0] ap_phi_mux_r_16200_phi_fu_608_p4;
reg   [1:0] ap_phi_mux_c199_phi_fu_619_p4;
reg   [1:0] ap_phi_mux_indvar_flatten7198_phi_fu_630_p4;
wire   [63:0] zext_ln81_fu_841_p1;
wire   [63:0] zext_ln92_fu_919_p1;
reg    ap_block_pp1_stage0_01001;
wire   [1:0] select_ln76_fu_643_p3;
wire   [1:0] shl_ln76_fu_659_p2;
wire   [1:0] add_ln81_fu_835_p2;
wire   [1:0] select_ln89_fu_891_p3;
wire   [1:0] shl_ln92_fu_907_p2;
wire   [1:0] add_ln92_fu_913_p2;
wire   [501:0] tmp_fu_969_p32;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_int_blocking_cur_n;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
end

fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_l_memWidePbkb #(
    .DataWidth( 22 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
l_memWidePipoBuff_superSample_M_real_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_memWidePipoBuff_superSample_M_real_V_0_address0),
    .ce0(l_memWidePipoBuff_superSample_M_real_V_0_ce0),
    .we0(l_memWidePipoBuff_superSample_M_real_V_0_we0),
    .d0(l_memWidePipoBuff_superSample_M_real_V_0_d0),
    .q0(l_memWidePipoBuff_superSample_M_real_V_0_q0)
);

fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_l_memWidePbkb #(
    .DataWidth( 22 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
l_memWidePipoBuff_superSample_M_real_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_memWidePipoBuff_superSample_M_real_V_1_address0),
    .ce0(l_memWidePipoBuff_superSample_M_real_V_1_ce0),
    .we0(l_memWidePipoBuff_superSample_M_real_V_1_we0),
    .d0(l_memWidePipoBuff_superSample_M_real_V_1_d0),
    .q0(l_memWidePipoBuff_superSample_M_real_V_1_q0)
);

fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_l_memWidePbkb #(
    .DataWidth( 22 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
l_memWidePipoBuff_superSample_M_real_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_memWidePipoBuff_superSample_M_real_V_2_address0),
    .ce0(l_memWidePipoBuff_superSample_M_real_V_2_ce0),
    .we0(l_memWidePipoBuff_superSample_M_real_V_2_we0),
    .d0(l_memWidePipoBuff_superSample_M_real_V_2_d0),
    .q0(l_memWidePipoBuff_superSample_M_real_V_2_q0)
);

fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_l_memWidePbkb #(
    .DataWidth( 22 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
l_memWidePipoBuff_superSample_M_real_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_memWidePipoBuff_superSample_M_real_V_3_address0),
    .ce0(l_memWidePipoBuff_superSample_M_real_V_3_ce0),
    .we0(l_memWidePipoBuff_superSample_M_real_V_3_we0),
    .d0(l_memWidePipoBuff_superSample_M_real_V_3_d0),
    .q0(l_memWidePipoBuff_superSample_M_real_V_3_q0)
);

fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_l_memWidePbkb #(
    .DataWidth( 22 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
l_memWidePipoBuff_superSample_M_real_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_memWidePipoBuff_superSample_M_real_V_4_address0),
    .ce0(l_memWidePipoBuff_superSample_M_real_V_4_ce0),
    .we0(l_memWidePipoBuff_superSample_M_real_V_4_we0),
    .d0(l_memWidePipoBuff_superSample_M_real_V_4_d0),
    .q0(l_memWidePipoBuff_superSample_M_real_V_4_q0)
);

fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_l_memWidePbkb #(
    .DataWidth( 22 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
l_memWidePipoBuff_superSample_M_real_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_memWidePipoBuff_superSample_M_real_V_5_address0),
    .ce0(l_memWidePipoBuff_superSample_M_real_V_5_ce0),
    .we0(l_memWidePipoBuff_superSample_M_real_V_5_we0),
    .d0(l_memWidePipoBuff_superSample_M_real_V_5_d0),
    .q0(l_memWidePipoBuff_superSample_M_real_V_5_q0)
);

fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_l_memWidePbkb #(
    .DataWidth( 22 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
l_memWidePipoBuff_superSample_M_real_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_memWidePipoBuff_superSample_M_real_V_6_address0),
    .ce0(l_memWidePipoBuff_superSample_M_real_V_6_ce0),
    .we0(l_memWidePipoBuff_superSample_M_real_V_6_we0),
    .d0(l_memWidePipoBuff_superSample_M_real_V_6_d0),
    .q0(l_memWidePipoBuff_superSample_M_real_V_6_q0)
);

fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_l_memWidePbkb #(
    .DataWidth( 22 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
l_memWidePipoBuff_superSample_M_real_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_memWidePipoBuff_superSample_M_real_V_7_address0),
    .ce0(l_memWidePipoBuff_superSample_M_real_V_7_ce0),
    .we0(l_memWidePipoBuff_superSample_M_real_V_7_we0),
    .d0(l_memWidePipoBuff_superSample_M_real_V_7_d0),
    .q0(l_memWidePipoBuff_superSample_M_real_V_7_q0)
);

fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_l_memWidePbkb #(
    .DataWidth( 22 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
l_memWidePipoBuff_superSample_M_imag_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_memWidePipoBuff_superSample_M_imag_V_0_address0),
    .ce0(l_memWidePipoBuff_superSample_M_imag_V_0_ce0),
    .we0(l_memWidePipoBuff_superSample_M_imag_V_0_we0),
    .d0(l_memWidePipoBuff_superSample_M_imag_V_0_d0),
    .q0(l_memWidePipoBuff_superSample_M_imag_V_0_q0)
);

fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_l_memWidePbkb #(
    .DataWidth( 22 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
l_memWidePipoBuff_superSample_M_imag_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_memWidePipoBuff_superSample_M_imag_V_1_address0),
    .ce0(l_memWidePipoBuff_superSample_M_imag_V_1_ce0),
    .we0(l_memWidePipoBuff_superSample_M_imag_V_1_we0),
    .d0(l_memWidePipoBuff_superSample_M_imag_V_1_d0),
    .q0(l_memWidePipoBuff_superSample_M_imag_V_1_q0)
);

fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_l_memWidePbkb #(
    .DataWidth( 22 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
l_memWidePipoBuff_superSample_M_imag_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_memWidePipoBuff_superSample_M_imag_V_2_address0),
    .ce0(l_memWidePipoBuff_superSample_M_imag_V_2_ce0),
    .we0(l_memWidePipoBuff_superSample_M_imag_V_2_we0),
    .d0(l_memWidePipoBuff_superSample_M_imag_V_2_d0),
    .q0(l_memWidePipoBuff_superSample_M_imag_V_2_q0)
);

fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_l_memWidePbkb #(
    .DataWidth( 22 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
l_memWidePipoBuff_superSample_M_imag_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_memWidePipoBuff_superSample_M_imag_V_3_address0),
    .ce0(l_memWidePipoBuff_superSample_M_imag_V_3_ce0),
    .we0(l_memWidePipoBuff_superSample_M_imag_V_3_we0),
    .d0(l_memWidePipoBuff_superSample_M_imag_V_3_d0),
    .q0(l_memWidePipoBuff_superSample_M_imag_V_3_q0)
);

fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_l_memWidePbkb #(
    .DataWidth( 22 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
l_memWidePipoBuff_superSample_M_imag_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_memWidePipoBuff_superSample_M_imag_V_4_address0),
    .ce0(l_memWidePipoBuff_superSample_M_imag_V_4_ce0),
    .we0(l_memWidePipoBuff_superSample_M_imag_V_4_we0),
    .d0(l_memWidePipoBuff_superSample_M_imag_V_4_d0),
    .q0(l_memWidePipoBuff_superSample_M_imag_V_4_q0)
);

fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_l_memWidePbkb #(
    .DataWidth( 22 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
l_memWidePipoBuff_superSample_M_imag_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_memWidePipoBuff_superSample_M_imag_V_5_address0),
    .ce0(l_memWidePipoBuff_superSample_M_imag_V_5_ce0),
    .we0(l_memWidePipoBuff_superSample_M_imag_V_5_we0),
    .d0(l_memWidePipoBuff_superSample_M_imag_V_5_d0),
    .q0(l_memWidePipoBuff_superSample_M_imag_V_5_q0)
);

fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_l_memWidePbkb #(
    .DataWidth( 22 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
l_memWidePipoBuff_superSample_M_imag_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_memWidePipoBuff_superSample_M_imag_V_6_address0),
    .ce0(l_memWidePipoBuff_superSample_M_imag_V_6_ce0),
    .we0(l_memWidePipoBuff_superSample_M_imag_V_6_we0),
    .d0(l_memWidePipoBuff_superSample_M_imag_V_6_d0),
    .q0(l_memWidePipoBuff_superSample_M_imag_V_6_q0)
);

fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_l_memWidePbkb #(
    .DataWidth( 22 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
l_memWidePipoBuff_superSample_M_imag_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_memWidePipoBuff_superSample_M_imag_V_7_address0),
    .ce0(l_memWidePipoBuff_superSample_M_imag_V_7_ce0),
    .we0(l_memWidePipoBuff_superSample_M_imag_V_7_we0),
    .d0(l_memWidePipoBuff_superSample_M_imag_V_7_d0),
    .q0(l_memWidePipoBuff_superSample_M_imag_V_7_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln71_fu_1040_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((fftInStrm_empty_n == 1'b1) & (icmp_ln76_fu_885_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln76207_reg_527 <= add_ln76_fu_879_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln76207_reg_527 <= 2'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln89202_reg_582 <= 2'd1;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln89_reg_1184 == 1'd0))) begin
        add_ln89202_reg_582 <= add_ln89_reg_1179;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln71_fu_1040_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        blk208_reg_515 <= blk_reg_1046;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        blk208_reg_515 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c199_reg_615 <= 2'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln89_reg_1184 == 1'd0))) begin
        c199_reg_615 <= c_2_reg_1079;
    end
end

always @ (posedge ap_clk) begin
    if (((fftInStrm_empty_n == 1'b1) & (icmp_ln76_fu_885_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        c_2205_reg_549 <= c_fu_861_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        c_2205_reg_549 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((fftInStrm_empty_n == 1'b1) & (icmp_ln76_fu_885_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln77206_reg_538 <= icmp_ln77_fu_873_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln77206_reg_538 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln90201_reg_593 <= 1'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln89_reg_1184 == 1'd0))) begin
        icmp_ln90201_reg_593 <= icmp_ln90_reg_1174;
    end
end

always @ (posedge ap_clk) begin
    if (((fftInStrm_empty_n == 1'b1) & (icmp_ln76_fu_885_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        indvar_flatten203_reg_571 <= add_ln76_2_fu_867_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten203_reg_571 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        indvar_flatten7198_reg_626 <= 2'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln89_reg_1184 == 1'd0))) begin
        indvar_flatten7198_reg_626 <= add_ln89_2_reg_1169;
    end
end

always @ (posedge ap_clk) begin
    if (((fftInStrm_empty_n == 1'b1) & (icmp_ln76_fu_885_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        r204_reg_560 <= r_fu_651_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        r204_reg_560 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        r_16200_reg_604 <= 2'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln89_reg_1184 == 1'd0))) begin
        r_16200_reg_604 <= r_17_reg_1164;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        add_ln89_2_reg_1169 <= add_ln89_2_fu_945_p2;
        add_ln89_reg_1179 <= add_ln89_fu_957_p2;
        c_2_reg_1079 <= c_2_fu_899_p3;
        icmp_ln90_reg_1174 <= icmp_ln90_fu_951_p2;
        r_17_reg_1164 <= r_17_fu_939_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        blk_reg_1046 <= blk_fu_637_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln89_reg_1184 <= icmp_ln89_fu_963_p2;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((fftInStrm_empty_n == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln89_fu_963_p2 == 1'd1))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln71_fu_1040_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln89_reg_1184 == 1'd0))) begin
        ap_phi_mux_add_ln89202_phi_fu_586_p4 = add_ln89_reg_1179;
    end else begin
        ap_phi_mux_add_ln89202_phi_fu_586_p4 = add_ln89202_reg_582;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln89_reg_1184 == 1'd0))) begin
        ap_phi_mux_c199_phi_fu_619_p4 = c_2_reg_1079;
    end else begin
        ap_phi_mux_c199_phi_fu_619_p4 = c199_reg_615;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln89_reg_1184 == 1'd0))) begin
        ap_phi_mux_icmp_ln90201_phi_fu_597_p4 = icmp_ln90_reg_1174;
    end else begin
        ap_phi_mux_icmp_ln90201_phi_fu_597_p4 = icmp_ln90201_reg_593;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln89_reg_1184 == 1'd0))) begin
        ap_phi_mux_indvar_flatten7198_phi_fu_630_p4 = add_ln89_2_reg_1169;
    end else begin
        ap_phi_mux_indvar_flatten7198_phi_fu_630_p4 = indvar_flatten7198_reg_626;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln89_reg_1184 == 1'd0))) begin
        ap_phi_mux_r_16200_phi_fu_608_p4 = r_17_reg_1164;
    end else begin
        ap_phi_mux_r_16200_phi_fu_608_p4 = r_16200_reg_604;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fftInStrm_blk_n = fftInStrm_empty_n;
    end else begin
        fftInStrm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        fftInStrm_read = 1'b1;
    end else begin
        fftInStrm_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln71_fu_1040_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_memWidePipoBuff_superSample_M_imag_V_0_address0 = zext_ln92_fu_919_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l_memWidePipoBuff_superSample_M_imag_V_0_address0 = zext_ln81_fu_841_p1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_memWidePipoBuff_superSample_M_imag_V_0_ce0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        l_memWidePipoBuff_superSample_M_imag_V_0_we0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_memWidePipoBuff_superSample_M_imag_V_1_address0 = zext_ln92_fu_919_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l_memWidePipoBuff_superSample_M_imag_V_1_address0 = zext_ln81_fu_841_p1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_memWidePipoBuff_superSample_M_imag_V_1_ce0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        l_memWidePipoBuff_superSample_M_imag_V_1_we0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_memWidePipoBuff_superSample_M_imag_V_2_address0 = zext_ln92_fu_919_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l_memWidePipoBuff_superSample_M_imag_V_2_address0 = zext_ln81_fu_841_p1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_memWidePipoBuff_superSample_M_imag_V_2_ce0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        l_memWidePipoBuff_superSample_M_imag_V_2_we0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_memWidePipoBuff_superSample_M_imag_V_3_address0 = zext_ln92_fu_919_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l_memWidePipoBuff_superSample_M_imag_V_3_address0 = zext_ln81_fu_841_p1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_memWidePipoBuff_superSample_M_imag_V_3_ce0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        l_memWidePipoBuff_superSample_M_imag_V_3_we0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_memWidePipoBuff_superSample_M_imag_V_4_address0 = zext_ln92_fu_919_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l_memWidePipoBuff_superSample_M_imag_V_4_address0 = zext_ln81_fu_841_p1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_memWidePipoBuff_superSample_M_imag_V_4_ce0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        l_memWidePipoBuff_superSample_M_imag_V_4_we0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_memWidePipoBuff_superSample_M_imag_V_5_address0 = zext_ln92_fu_919_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l_memWidePipoBuff_superSample_M_imag_V_5_address0 = zext_ln81_fu_841_p1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_memWidePipoBuff_superSample_M_imag_V_5_ce0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        l_memWidePipoBuff_superSample_M_imag_V_5_we0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_memWidePipoBuff_superSample_M_imag_V_6_address0 = zext_ln92_fu_919_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l_memWidePipoBuff_superSample_M_imag_V_6_address0 = zext_ln81_fu_841_p1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_memWidePipoBuff_superSample_M_imag_V_6_ce0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        l_memWidePipoBuff_superSample_M_imag_V_6_we0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_memWidePipoBuff_superSample_M_imag_V_7_address0 = zext_ln92_fu_919_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l_memWidePipoBuff_superSample_M_imag_V_7_address0 = zext_ln81_fu_841_p1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_memWidePipoBuff_superSample_M_imag_V_7_ce0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        l_memWidePipoBuff_superSample_M_imag_V_7_we0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_imag_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_memWidePipoBuff_superSample_M_real_V_0_address0 = zext_ln92_fu_919_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l_memWidePipoBuff_superSample_M_real_V_0_address0 = zext_ln81_fu_841_p1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_memWidePipoBuff_superSample_M_real_V_0_ce0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        l_memWidePipoBuff_superSample_M_real_V_0_we0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_memWidePipoBuff_superSample_M_real_V_1_address0 = zext_ln92_fu_919_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l_memWidePipoBuff_superSample_M_real_V_1_address0 = zext_ln81_fu_841_p1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_memWidePipoBuff_superSample_M_real_V_1_ce0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        l_memWidePipoBuff_superSample_M_real_V_1_we0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_memWidePipoBuff_superSample_M_real_V_2_address0 = zext_ln92_fu_919_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l_memWidePipoBuff_superSample_M_real_V_2_address0 = zext_ln81_fu_841_p1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_memWidePipoBuff_superSample_M_real_V_2_ce0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        l_memWidePipoBuff_superSample_M_real_V_2_we0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_memWidePipoBuff_superSample_M_real_V_3_address0 = zext_ln92_fu_919_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l_memWidePipoBuff_superSample_M_real_V_3_address0 = zext_ln81_fu_841_p1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_memWidePipoBuff_superSample_M_real_V_3_ce0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        l_memWidePipoBuff_superSample_M_real_V_3_we0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_memWidePipoBuff_superSample_M_real_V_4_address0 = zext_ln92_fu_919_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l_memWidePipoBuff_superSample_M_real_V_4_address0 = zext_ln81_fu_841_p1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_memWidePipoBuff_superSample_M_real_V_4_ce0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        l_memWidePipoBuff_superSample_M_real_V_4_we0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_memWidePipoBuff_superSample_M_real_V_5_address0 = zext_ln92_fu_919_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l_memWidePipoBuff_superSample_M_real_V_5_address0 = zext_ln81_fu_841_p1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_memWidePipoBuff_superSample_M_real_V_5_ce0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        l_memWidePipoBuff_superSample_M_real_V_5_we0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_memWidePipoBuff_superSample_M_real_V_6_address0 = zext_ln92_fu_919_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l_memWidePipoBuff_superSample_M_real_V_6_address0 = zext_ln81_fu_841_p1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_memWidePipoBuff_superSample_M_real_V_6_ce0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        l_memWidePipoBuff_superSample_M_real_V_6_we0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_memWidePipoBuff_superSample_M_real_V_7_address0 = zext_ln92_fu_919_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l_memWidePipoBuff_superSample_M_real_V_7_address0 = zext_ln81_fu_841_p1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_memWidePipoBuff_superSample_M_real_V_7_ce0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fftInStrm_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        l_memWidePipoBuff_superSample_M_real_V_7_we0 = 1'b1;
    end else begin
        l_memWidePipoBuff_superSample_M_real_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l_transBlkMatrixStream_blk_n = l_transBlkMatrixStream_full_n;
    end else begin
        l_transBlkMatrixStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        l_transBlkMatrixStream_write = 1'b1;
    end else begin
        l_transBlkMatrixStream_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((fftInStrm_empty_n == 1'b1) & (icmp_ln76_fu_885_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((fftInStrm_empty_n == 1'b1) & (icmp_ln76_fu_885_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln71_fu_1040_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln76_2_fu_867_p2 = (indvar_flatten203_reg_571 + 2'd1);

assign add_ln76_fu_879_p2 = (r_fu_651_p3 + 2'd1);

assign add_ln81_fu_835_p2 = (select_ln76_fu_643_p3 + shl_ln76_fu_659_p2);

assign add_ln89_2_fu_945_p2 = (ap_phi_mux_indvar_flatten7198_phi_fu_630_p4 + 2'd1);

assign add_ln89_fu_957_p2 = (c_2_fu_899_p3 + 2'd1);

assign add_ln92_fu_913_p2 = (shl_ln92_fu_907_p2 + c_2_fu_899_p3);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (l_transBlkMatrixStream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter2 == 1'b1) & (l_transBlkMatrixStream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter2 == 1'b1) & (l_transBlkMatrixStream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp1_stage0_iter2 = (l_transBlkMatrixStream_full_n == 1'b0);
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_ext_blocking_n = (1'b1 & 1'b1);

assign ap_int_blocking_cur_n = (l_transBlkMatrixStream_blk_n & fftInStrm_blk_n);

assign ap_int_blocking_n = (ap_int_blocking_cur_n & 1'b1);

assign ap_ready = internal_ap_ready;

assign ap_str_blocking_n = (1'b1 & 1'b1);

assign blk_fu_637_p2 = (blk208_reg_515 + 3'd1);

assign c_2_fu_899_p3 = ((ap_phi_mux_icmp_ln90201_phi_fu_597_p4[0:0] == 1'b1) ? ap_phi_mux_add_ln89202_phi_fu_586_p4 : ap_phi_mux_c199_phi_fu_619_p4);

assign c_fu_861_p2 = (select_ln76_fu_643_p3 + 2'd1);

assign icmp_ln71_fu_1040_p2 = ((blk208_reg_515 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_885_p2 = ((indvar_flatten203_reg_571 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_873_p2 = ((c_fu_861_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln89_fu_963_p2 = ((ap_phi_mux_indvar_flatten7198_phi_fu_630_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_951_p2 = ((r_17_fu_939_p2 == 2'd2) ? 1'b1 : 1'b0);

assign l_memWidePipoBuff_superSample_M_imag_V_0_d0 = {{fftInStrm_dout[53:32]}};

assign l_memWidePipoBuff_superSample_M_imag_V_1_d0 = {{fftInStrm_dout[117:96]}};

assign l_memWidePipoBuff_superSample_M_imag_V_2_d0 = {{fftInStrm_dout[181:160]}};

assign l_memWidePipoBuff_superSample_M_imag_V_3_d0 = {{fftInStrm_dout[245:224]}};

assign l_memWidePipoBuff_superSample_M_imag_V_4_d0 = {{fftInStrm_dout[309:288]}};

assign l_memWidePipoBuff_superSample_M_imag_V_5_d0 = {{fftInStrm_dout[373:352]}};

assign l_memWidePipoBuff_superSample_M_imag_V_6_d0 = {{fftInStrm_dout[437:416]}};

assign l_memWidePipoBuff_superSample_M_imag_V_7_d0 = {{fftInStrm_dout[501:480]}};

assign l_memWidePipoBuff_superSample_M_real_V_0_d0 = fftInStrm_dout[21:0];

assign l_memWidePipoBuff_superSample_M_real_V_1_d0 = {{fftInStrm_dout[85:64]}};

assign l_memWidePipoBuff_superSample_M_real_V_2_d0 = {{fftInStrm_dout[149:128]}};

assign l_memWidePipoBuff_superSample_M_real_V_3_d0 = {{fftInStrm_dout[213:192]}};

assign l_memWidePipoBuff_superSample_M_real_V_4_d0 = {{fftInStrm_dout[277:256]}};

assign l_memWidePipoBuff_superSample_M_real_V_5_d0 = {{fftInStrm_dout[341:320]}};

assign l_memWidePipoBuff_superSample_M_real_V_6_d0 = {{fftInStrm_dout[405:384]}};

assign l_memWidePipoBuff_superSample_M_real_V_7_d0 = {{fftInStrm_dout[469:448]}};

assign l_transBlkMatrixStream_din = tmp_fu_969_p32;

assign r_17_fu_939_p2 = (select_ln89_fu_891_p3 + 2'd1);

assign r_fu_651_p3 = ((icmp_ln77206_reg_538[0:0] == 1'b1) ? add_ln76207_reg_527 : r204_reg_560);

assign select_ln76_fu_643_p3 = ((icmp_ln77206_reg_538[0:0] == 1'b1) ? 2'd0 : c_2205_reg_549);

assign select_ln89_fu_891_p3 = ((ap_phi_mux_icmp_ln90201_phi_fu_597_p4[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_r_16200_phi_fu_608_p4);

assign shl_ln76_fu_659_p2 = r_fu_651_p3 << 2'd1;

assign shl_ln92_fu_907_p2 = select_ln89_fu_891_p3 << 2'd1;

assign start_out = real_start;

assign tmp_fu_969_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{l_memWidePipoBuff_superSample_M_imag_V_7_q0}, {10'd0}}, {l_memWidePipoBuff_superSample_M_real_V_7_q0}}, {10'd0}}, {l_memWidePipoBuff_superSample_M_imag_V_6_q0}}, {10'd0}}, {l_memWidePipoBuff_superSample_M_real_V_6_q0}}, {10'd0}}, {l_memWidePipoBuff_superSample_M_imag_V_5_q0}}, {10'd0}}, {l_memWidePipoBuff_superSample_M_real_V_5_q0}}, {10'd0}}, {l_memWidePipoBuff_superSample_M_imag_V_4_q0}}, {10'd0}}, {l_memWidePipoBuff_superSample_M_real_V_4_q0}}, {10'd0}}, {l_memWidePipoBuff_superSample_M_imag_V_3_q0}}, {10'd0}}, {l_memWidePipoBuff_superSample_M_real_V_3_q0}}, {10'd0}}, {l_memWidePipoBuff_superSample_M_imag_V_2_q0}}, {10'd0}}, {l_memWidePipoBuff_superSample_M_real_V_2_q0}}, {10'd0}}, {l_memWidePipoBuff_superSample_M_imag_V_1_q0}}, {10'd0}}, {l_memWidePipoBuff_superSample_M_real_V_1_q0}}, {10'd0}}, {l_memWidePipoBuff_superSample_M_imag_V_0_q0}}, {10'd0}}, {l_memWidePipoBuff_superSample_M_real_V_0_q0}};

assign zext_ln81_fu_841_p1 = add_ln81_fu_835_p2;

assign zext_ln92_fu_919_p1 = add_ln92_fu_913_p2;

endmodule //fft2DKernel_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s
