
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Thu Nov  6 03:53:25 2025
| Design       : top
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                              
*********************************************************************************************************************************************
                                                                         Clock   Non-clock                                                   
 Clock                    Period       Waveform            Type          Loads       Loads  Sources                                          
---------------------------------------------------------------------------------------------------------------------------------------------
 clk                      37.0000      {0.0000 18.5000}    Declared          0           0  {clk}                                            
 clk_64M                  15.6250      {0.0000 7.8120}     Declared       3179        2936  {PLL/u_gpll/gpll_inst/CLKOUT0}                   
 clk_6M                   166.6660     {0.0000 83.3330}    Declared      16159        4852  {PLL/u_gpll/gpll_inst/CLKOUT1}                   
 DebugCore_JCLK           50.0000      {0.0000 25.0000}    Declared        143           8  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}      
 DebugCore_CAPTURE        100.0000     {25.0000 75.0000}   Declared         11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR} 
=============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_64M                    64.0000 MHz    158.2278 MHz        15.6250         6.3200          9.305
 clk_6M                      6.0000 MHz     50.5485 MHz       166.6660        19.7830        146.883
 DebugCore_JCLK             20.0000 MHz    106.7578 MHz        50.0000         9.3670         40.633
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_64M                clk_64M                      9.305       0.000              0          25607
 clk_6M                 clk_64M                      1.116       0.000              0            224
 clk_6M                 clk_6M                     146.883       0.000              0          78193
 clk_64M                clk_6M                       0.860       0.000              0            201
 DebugCore_JCLK         DebugCore_JCLK              22.574       0.000              0            581
 DebugCore_CAPTURE      DebugCore_JCLK              22.676       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           46.021       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_64M                clk_64M                      0.349       0.000              0          25607
 clk_6M                 clk_64M                      0.438       0.000              0            224
 clk_6M                 clk_6M                       0.123       0.000              0          78193
 clk_64M                clk_6M                       0.474       0.000              0            201
 DebugCore_JCLK         DebugCore_JCLK               0.289       0.000              0            581
 DebugCore_CAPTURE      DebugCore_JCLK              22.505       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            1.853       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_6M                 clk_6M                     162.869       0.000              0            307
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_6M                 clk_6M                       0.650       0.000              0            307
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_64M                                             6.852       0.000              0           3179
 clk_6M                                             82.373       0.000              0          16159
 DebugCore_JCLK                                     24.040       0.000              0            143
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_64M                clk_64M                     11.283       0.000              0          25607
 clk_6M                 clk_64M                      2.633       0.000              0            224
 clk_6M                 clk_6M                     153.676       0.000              0          78193
 clk_64M                clk_6M                       2.421       0.000              0            201
 DebugCore_JCLK         DebugCore_JCLK              23.518       0.000              0            581
 DebugCore_CAPTURE      DebugCore_JCLK              23.643       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           47.434       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_64M                clk_64M                      0.249       0.000              0          25607
 clk_6M                 clk_64M                      0.253       0.000              0            224
 clk_6M                 clk_6M                       0.101       0.000              0          78193
 clk_64M                clk_6M                       0.271       0.000              0            201
 DebugCore_JCLK         DebugCore_JCLK               0.250       0.000              0            581
 DebugCore_CAPTURE      DebugCore_JCLK              23.489       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            1.403       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_6M                 clk_6M                     164.196       0.000              0            307
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_6M                 clk_6M                       0.455       0.000              0            307
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_64M                                             7.157       0.000              0           3179
 clk_6M                                             82.678       0.000              0          16159
 DebugCore_JCLK                                     24.430       0.000              0            143
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : fre_duty_measure1/N45_m1/gopapm/CLK
Endpoint    : fre_duty_measure1/Divider2/Divider/Mod[28]/opit_0_inv_AQ_perm/CIN
Path Group  : clk_64M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.228
  Launch Clock Delay      :  2.626
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       1.900         ntclkbufg_1      
 HCKB_213_188/CLKOUT               td                    0.287       2.187 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=4110)     0.439       2.626         ntR14021         
 APM_281_120/CLK_1                                                         r       fre_duty_measure1/N45_m1/gopapm/CLK

 APM_281_120/P_1[25]               tco                   1.610       4.236 r       fre_duty_measure1/N45_m1/gopapm/P[25]
                                   net (fanout=1)        2.077       6.313         fre_duty_measure1/_N1
 CLMS_159_175/COUT                 td                    0.336       6.649 f       fre_duty_measure1/Divider2/Divider/Dividend_o[30]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.649         fre_duty_measure1/_N125738
 CLMS_159_181/Y0                   td                    0.068       6.717 r       fre_duty_measure1/N45_a1_5/gateop_perm/Y
                                   net (fanout=32)       0.954       7.671         fre_duty_measure1/N139 [28]
 CLMA_207_114/COUT                 td                    0.302       7.973 f       fre_duty_measure1/Divider2/Divider/Mod[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.973         fre_duty_measure1/Divider2/Divider/N18.co [4]
 CLMA_207_120/COUT                 td                    0.085       8.058 f       fre_duty_measure1/Divider2/Divider/Mod[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.058         fre_duty_measure1/Divider2/Divider/N18.co [8]
 CLMA_207_126/COUT                 td                    0.085       8.143 f       fre_duty_measure1/Divider2/Divider/Mod[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.143         fre_duty_measure1/Divider2/Divider/N18.co [12]
 CLMA_207_132/COUT                 td                    0.085       8.228 f       fre_duty_measure1/Divider2/Divider/Mod[15]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.228         fre_duty_measure1/Divider2/Divider/N18.co [16]
 CLMA_207_138/COUT                 td                    0.085       8.313 f       fre_duty_measure1/Divider2/Divider/Mod[19]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.313         fre_duty_measure1/Divider2/Divider/N18.co [20]
 CLMA_207_144/COUT                 td                    0.085       8.398 f       fre_duty_measure1/Divider2/Divider/Mod[23]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.398         fre_duty_measure1/Divider2/Divider/N18.co [24]
 CLMA_207_156/COUT                 td                    0.078       8.476 r       fre_duty_measure1/Divider2/Divider/Mod[27]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.476         fre_duty_measure1/Divider2/Divider/N18.co [28]
 CLMA_207_162/CIN                                                          r       fre_duty_measure1/Divider2/Divider/Mod[28]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   8.476         Logic Levels: 9  
                                                                                   Logic: 2.819ns(48.188%), Route: 3.031ns(51.812%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                            15.625      15.625 r                        
 GPLL_7_1075/CLKOUT0                                     0.000      15.625 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948      16.573         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143      16.716 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      17.246         ntclkbufg_1      
 HCKB_213_167/CLKOUT               td                    0.245      17.491 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=1281)     0.362      17.853         ntR14019         
 CLMA_207_162/CLK                                                          r       fre_duty_measure1/Divider2/Divider/Mod[31]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.189      18.042                          
 clock uncertainty                                      -0.150      17.892                          

 Setup time                                             -0.111      17.781                          

 Data required time                                                 17.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.781                          
 Data arrival time                                                   8.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.305                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/N45_m1/gopapm/CLK
Endpoint    : fre_duty_measure1/Divider2/Divider/Mod[24]/opit_0_inv_AQ_perm/CIN
Path Group  : clk_64M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.227
  Launch Clock Delay      :  2.626
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       1.900         ntclkbufg_1      
 HCKB_213_188/CLKOUT               td                    0.287       2.187 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=4110)     0.439       2.626         ntR14021         
 APM_281_120/CLK_1                                                         r       fre_duty_measure1/N45_m1/gopapm/CLK

 APM_281_120/P_1[25]               tco                   1.610       4.236 r       fre_duty_measure1/N45_m1/gopapm/P[25]
                                   net (fanout=1)        2.077       6.313         fre_duty_measure1/_N1
 CLMS_159_175/COUT                 td                    0.336       6.649 f       fre_duty_measure1/Divider2/Divider/Dividend_o[30]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.649         fre_duty_measure1/_N125738
 CLMS_159_181/Y0                   td                    0.068       6.717 r       fre_duty_measure1/N45_a1_5/gateop_perm/Y
                                   net (fanout=32)       0.954       7.671         fre_duty_measure1/N139 [28]
 CLMA_207_114/COUT                 td                    0.302       7.973 f       fre_duty_measure1/Divider2/Divider/Mod[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.973         fre_duty_measure1/Divider2/Divider/N18.co [4]
 CLMA_207_120/COUT                 td                    0.085       8.058 f       fre_duty_measure1/Divider2/Divider/Mod[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.058         fre_duty_measure1/Divider2/Divider/N18.co [8]
 CLMA_207_126/COUT                 td                    0.085       8.143 f       fre_duty_measure1/Divider2/Divider/Mod[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.143         fre_duty_measure1/Divider2/Divider/N18.co [12]
 CLMA_207_132/COUT                 td                    0.085       8.228 f       fre_duty_measure1/Divider2/Divider/Mod[15]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.228         fre_duty_measure1/Divider2/Divider/N18.co [16]
 CLMA_207_138/COUT                 td                    0.085       8.313 f       fre_duty_measure1/Divider2/Divider/Mod[19]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.313         fre_duty_measure1/Divider2/Divider/N18.co [20]
 CLMA_207_144/COUT                 td                    0.078       8.391 r       fre_duty_measure1/Divider2/Divider/Mod[23]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.391         fre_duty_measure1/Divider2/Divider/N18.co [24]
 CLMA_207_156/CIN                                                          r       fre_duty_measure1/Divider2/Divider/Mod[24]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   8.391         Logic Levels: 8  
                                                                                   Logic: 2.734ns(47.424%), Route: 3.031ns(52.576%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                            15.625      15.625 r                        
 GPLL_7_1075/CLKOUT0                                     0.000      15.625 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948      16.573         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143      16.716 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      17.246         ntclkbufg_1      
 HCKB_213_167/CLKOUT               td                    0.245      17.491 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=1281)     0.361      17.852         ntR14019         
 CLMA_207_156/CLK                                                          r       fre_duty_measure1/Divider2/Divider/Mod[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.189      18.041                          
 clock uncertainty                                      -0.150      17.891                          

 Setup time                                             -0.111      17.780                          

 Data required time                                                 17.780                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.780                          
 Data arrival time                                                   8.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.389                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/N45_m1/gopapm/CLK
Endpoint    : fre_duty_measure1/Divider2/Divider/Mod[20]/opit_0_inv_AQ_perm/CIN
Path Group  : clk_64M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.225
  Launch Clock Delay      :  2.626
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       1.900         ntclkbufg_1      
 HCKB_213_188/CLKOUT               td                    0.287       2.187 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=4110)     0.439       2.626         ntR14021         
 APM_281_120/CLK_1                                                         r       fre_duty_measure1/N45_m1/gopapm/CLK

 APM_281_120/P_1[25]               tco                   1.610       4.236 r       fre_duty_measure1/N45_m1/gopapm/P[25]
                                   net (fanout=1)        2.077       6.313         fre_duty_measure1/_N1
 CLMS_159_175/COUT                 td                    0.336       6.649 f       fre_duty_measure1/Divider2/Divider/Dividend_o[30]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.649         fre_duty_measure1/_N125738
 CLMS_159_181/Y0                   td                    0.068       6.717 r       fre_duty_measure1/N45_a1_5/gateop_perm/Y
                                   net (fanout=32)       0.954       7.671         fre_duty_measure1/N139 [28]
 CLMA_207_114/COUT                 td                    0.302       7.973 f       fre_duty_measure1/Divider2/Divider/Mod[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.973         fre_duty_measure1/Divider2/Divider/N18.co [4]
 CLMA_207_120/COUT                 td                    0.085       8.058 f       fre_duty_measure1/Divider2/Divider/Mod[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.058         fre_duty_measure1/Divider2/Divider/N18.co [8]
 CLMA_207_126/COUT                 td                    0.085       8.143 f       fre_duty_measure1/Divider2/Divider/Mod[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.143         fre_duty_measure1/Divider2/Divider/N18.co [12]
 CLMA_207_132/COUT                 td                    0.085       8.228 f       fre_duty_measure1/Divider2/Divider/Mod[15]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.228         fre_duty_measure1/Divider2/Divider/N18.co [16]
 CLMA_207_138/COUT                 td                    0.078       8.306 r       fre_duty_measure1/Divider2/Divider/Mod[19]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.306         fre_duty_measure1/Divider2/Divider/N18.co [20]
 CLMA_207_144/CIN                                                          r       fre_duty_measure1/Divider2/Divider/Mod[20]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   8.306         Logic Levels: 7  
                                                                                   Logic: 2.649ns(46.637%), Route: 3.031ns(53.363%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                            15.625      15.625 r                        
 GPLL_7_1075/CLKOUT0                                     0.000      15.625 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948      16.573         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143      16.716 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      17.246         ntclkbufg_1      
 HCKB_213_167/CLKOUT               td                    0.245      17.491 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=1281)     0.359      17.850         ntR14019         
 CLMA_207_144/CLK                                                          r       fre_duty_measure1/Divider2/Divider/Mod[23]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.189      18.039                          
 clock uncertainty                                      -0.150      17.889                          

 Setup time                                             -0.111      17.778                          

 Data required time                                                 17.778                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.778                          
 Data arrival time                                                   8.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.472                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure2/Divider1/Div_flow_loop[8].Divider/Divisor_o[26]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : fre_duty_measure2/Divider1/Div_flow_loop[7].Divider/Mod[26]/opit_0_inv_AQ_perm/I3
Path Group  : clk_64M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.652
  Launch Clock Delay      :  2.260
  Clock Pessimism Removal :  -0.362

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143       1.091 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       1.621         ntclkbufg_1      
 HCKB_213_188/CLKOUT               td                    0.245       1.866 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=4110)     0.394       2.260         ntR14021         
 CLMS_309_265/CLK                                                          r       fre_duty_measure2/Divider1/Div_flow_loop[8].Divider/Divisor_o[26]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_309_265/CR1                  tco                   0.174       2.434 f       fre_duty_measure2/Divider1/Div_flow_loop[8].Divider/Divisor_o[26]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=5)        0.158       2.592         fre_duty_measure2/Divider1/Divisor_reg[8] [26]
 CLMA_315_264/C3                                                           f       fre_duty_measure2/Divider1/Div_flow_loop[7].Divider/Mod[26]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   2.592         Logic Levels: 0  
                                                                                   Logic: 0.174ns(52.410%), Route: 0.158ns(47.590%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       1.900         ntclkbufg_1      
 HCKB_213_188/CLKOUT               td                    0.287       2.187 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=4110)     0.465       2.652         ntR14021         
 CLMA_315_264/CLK                                                          r       fre_duty_measure2/Divider1/Div_flow_loop[7].Divider/Mod[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.362       2.290                          
 clock uncertainty                                       0.000       2.290                          

 Hold time                                              -0.047       2.243                          

 Data required time                                                  2.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.243                          
 Data arrival time                                                   2.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/Divider1/Div_flow_loop[1].Divider/Quotient[20]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[21]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : clk_64M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.622
  Launch Clock Delay      :  2.234
  Clock Pessimism Removal :  -0.387

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143       1.091 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       1.606         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.383       2.234         ntR14018         
 CLMA_177_342/CLK                                                          r       fre_duty_measure1/Divider1/Div_flow_loop[1].Divider/Quotient[20]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_177_342/CR2                  tco                   0.173       2.407 f       fre_duty_measure1/Divider1/Div_flow_loop[1].Divider/Quotient[20]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=1)        0.140       2.547         fre_duty_measure1/Divider1/Quotient_reg[1] [20]
 CLMA_177_342/B3                                                           f       fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[21]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.547         Logic Levels: 0  
                                                                                   Logic: 0.173ns(55.272%), Route: 0.140ns(44.728%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.882         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.453       2.622         ntR14018         
 CLMA_177_342/CLK                                                          r       fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[21]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.387       2.235                          
 clock uncertainty                                       0.000       2.235                          

 Hold time                                              -0.038       2.197                          

 Data required time                                                  2.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.197                          
 Data arrival time                                                   2.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.350                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/Divider1/Div_flow_loop[16].Divider/Quotient[6]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : fre_duty_measure1/Divider1/Div_flow_loop[15].Divider/Quotient[7]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : clk_64M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.622
  Launch Clock Delay      :  2.231
  Clock Pessimism Removal :  -0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143       1.091 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       1.621         ntclkbufg_1      
 HCKB_213_188/CLKOUT               td                    0.245       1.866 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=4110)     0.365       2.231         ntR14021         
 CLMA_231_175/CLK                                                          r       fre_duty_measure1/Divider1/Div_flow_loop[16].Divider/Quotient[6]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_231_175/CR1                  tco                   0.174       2.405 f       fre_duty_measure1/Divider1/Div_flow_loop[16].Divider/Quotient[6]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=1)        0.144       2.549         fre_duty_measure1/Divider1/Quotient_reg[16] [6]
 CLMA_231_175/C4                                                           f       fre_duty_measure1/Divider1/Div_flow_loop[15].Divider/Quotient[7]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   2.549         Logic Levels: 0  
                                                                                   Logic: 0.174ns(54.717%), Route: 0.144ns(45.283%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       1.900         ntclkbufg_1      
 HCKB_213_188/CLKOUT               td                    0.287       2.187 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=4110)     0.435       2.622         ntR14021         
 CLMA_231_175/CLK                                                          r       fre_duty_measure1/Divider1/Div_flow_loop[15].Divider/Quotient[7]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.390       2.232                          
 clock uncertainty                                       0.000       2.232                          

 Hold time                                              -0.033       2.199                          

 Data required time                                                  2.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.199                          
 Data arrival time                                                   2.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.350                          
====================================================================================================

====================================================================================================

Startpoint  : Vpp_measure2/max[2]/opit_0/CLK
Endpoint    : fre_duty_measure2/timer2[23]/opit_0/CE
Path Group  : clk_64M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.239
  Launch Clock Delay      :  2.630
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112     167.778         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168     167.946 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620     168.566         ntclkbufg_0      
 HCKB_213_160/CLKOUT               td                    0.287     168.853 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=4690)     0.443     169.296         ntR14022         
 CLMA_195_216/CLK                                                          r       Vpp_measure2/max[2]/opit_0/CLK

 CLMA_195_216/Q0                   tco                   0.203     169.499 r       Vpp_measure2/max[2]/opit_0/Q
                                   net (fanout=6)        0.573     170.072         Vmax2[2]         
 CLMA_195_216/COUT                 td                    0.073     170.145 f       N30_4/gateop_perm/COUT
                                   net (fanout=1)        0.000     170.145         _N118784         
 CLMA_195_222/Y2                   td                    0.149     170.294 r       N30_7/gateop_perm/Y
                                   net (fanout=1)        0.428     170.722         N30[6]           
 CLMA_195_234/COUT                 td                    0.285     171.007 f       N34.lt_3/gateop_perm/COUT
                                   net (fanout=1)        0.000     171.007         N34.co [6]       
 CLMA_195_240/CR1                  td                    0.197     171.204 r       N34.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.632     171.836         _N1              
 CLMS_189_187/Y0                   td                    0.074     171.910 r       fre_duty_measure2/N125_2/LUT6_inst_perm/L6
                                   net (fanout=38)       0.712     172.622         fre_duty_measure2/N125
 CLMA_207_222/CE                                                           r       fre_duty_measure2/timer2[23]/opit_0/CE

 Data arrival time                                                 172.622         Logic Levels: 5  
                                                                                   Logic: 0.981ns(29.495%), Route: 2.345ns(70.505%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           171.875     171.875 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     171.875 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948     172.823         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143     172.966 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530     173.496         ntclkbufg_1      
 HCKB_213_167/CLKOUT               td                    0.245     173.741 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=1281)     0.373     174.114         ntR14019         
 CLMA_207_222/CLK                                                          r       fre_duty_measure2/timer2[23]/opit_0/CLK
 clock pessimism                                         0.000     174.114                          
 clock uncertainty                                      -0.150     173.964                          

 Setup time                                             -0.226     173.738                          

 Data required time                                                173.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                173.738                          
 Data arrival time                                                 172.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.116                          
====================================================================================================

====================================================================================================

Startpoint  : Vpp_measure2/max[2]/opit_0/CLK
Endpoint    : fre_duty_measure2/timer2[24]/opit_0/CE
Path Group  : clk_64M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.239
  Launch Clock Delay      :  2.630
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112     167.778         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168     167.946 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620     168.566         ntclkbufg_0      
 HCKB_213_160/CLKOUT               td                    0.287     168.853 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=4690)     0.443     169.296         ntR14022         
 CLMA_195_216/CLK                                                          r       Vpp_measure2/max[2]/opit_0/CLK

 CLMA_195_216/Q0                   tco                   0.203     169.499 r       Vpp_measure2/max[2]/opit_0/Q
                                   net (fanout=6)        0.573     170.072         Vmax2[2]         
 CLMA_195_216/COUT                 td                    0.073     170.145 f       N30_4/gateop_perm/COUT
                                   net (fanout=1)        0.000     170.145         _N118784         
 CLMA_195_222/Y2                   td                    0.149     170.294 r       N30_7/gateop_perm/Y
                                   net (fanout=1)        0.428     170.722         N30[6]           
 CLMA_195_234/COUT                 td                    0.285     171.007 f       N34.lt_3/gateop_perm/COUT
                                   net (fanout=1)        0.000     171.007         N34.co [6]       
 CLMA_195_240/CR1                  td                    0.197     171.204 r       N34.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.632     171.836         _N1              
 CLMS_189_187/Y0                   td                    0.074     171.910 r       fre_duty_measure2/N125_2/LUT6_inst_perm/L6
                                   net (fanout=38)       0.712     172.622         fre_duty_measure2/N125
 CLMA_207_222/CE                                                           r       fre_duty_measure2/timer2[24]/opit_0/CE

 Data arrival time                                                 172.622         Logic Levels: 5  
                                                                                   Logic: 0.981ns(29.495%), Route: 2.345ns(70.505%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           171.875     171.875 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     171.875 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948     172.823         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143     172.966 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530     173.496         ntclkbufg_1      
 HCKB_213_167/CLKOUT               td                    0.245     173.741 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=1281)     0.373     174.114         ntR14019         
 CLMA_207_222/CLK                                                          r       fre_duty_measure2/timer2[24]/opit_0/CLK
 clock pessimism                                         0.000     174.114                          
 clock uncertainty                                      -0.150     173.964                          

 Setup time                                             -0.226     173.738                          

 Data required time                                                173.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                173.738                          
 Data arrival time                                                 172.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.116                          
====================================================================================================

====================================================================================================

Startpoint  : Vpp_measure2/max[2]/opit_0/CLK
Endpoint    : fre_duty_measure2/timer2[26]/opit_0/CE
Path Group  : clk_64M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.239
  Launch Clock Delay      :  2.630
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112     167.778         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168     167.946 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620     168.566         ntclkbufg_0      
 HCKB_213_160/CLKOUT               td                    0.287     168.853 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=4690)     0.443     169.296         ntR14022         
 CLMA_195_216/CLK                                                          r       Vpp_measure2/max[2]/opit_0/CLK

 CLMA_195_216/Q0                   tco                   0.203     169.499 r       Vpp_measure2/max[2]/opit_0/Q
                                   net (fanout=6)        0.573     170.072         Vmax2[2]         
 CLMA_195_216/COUT                 td                    0.073     170.145 f       N30_4/gateop_perm/COUT
                                   net (fanout=1)        0.000     170.145         _N118784         
 CLMA_195_222/Y2                   td                    0.149     170.294 r       N30_7/gateop_perm/Y
                                   net (fanout=1)        0.428     170.722         N30[6]           
 CLMA_195_234/COUT                 td                    0.285     171.007 f       N34.lt_3/gateop_perm/COUT
                                   net (fanout=1)        0.000     171.007         N34.co [6]       
 CLMA_195_240/CR1                  td                    0.197     171.204 r       N34.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.632     171.836         _N1              
 CLMS_189_187/Y0                   td                    0.074     171.910 r       fre_duty_measure2/N125_2/LUT6_inst_perm/L6
                                   net (fanout=38)       0.712     172.622         fre_duty_measure2/N125
 CLMA_207_222/CE                                                           r       fre_duty_measure2/timer2[26]/opit_0/CE

 Data arrival time                                                 172.622         Logic Levels: 5  
                                                                                   Logic: 0.981ns(29.495%), Route: 2.345ns(70.505%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           171.875     171.875 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     171.875 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948     172.823         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143     172.966 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530     173.496         ntclkbufg_1      
 HCKB_213_167/CLKOUT               td                    0.245     173.741 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=1281)     0.373     174.114         ntR14019         
 CLMA_207_222/CLK                                                          r       fre_duty_measure2/timer2[26]/opit_0/CLK
 clock pessimism                                         0.000     174.114                          
 clock uncertainty                                      -0.150     173.964                          

 Setup time                                             -0.226     173.738                          

 Data required time                                                173.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                173.738                          
 Data arrival time                                                 172.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.116                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
Endpoint    : adc_transform1/rd_en/opit_0_inv/CE
Path Group  : clk_64M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.614
  Launch Clock Delay      :  2.223
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948       0.948         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       1.606         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.372       2.223         ntR14024         
 CLMS_189_397/CLK                                                          r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK

 CLMS_189_397/CR1                  tco                   0.174       2.397 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/L5Q
                                   net (fanout=20)       0.353       2.750         last1            
 CLMA_195_366/Y0                   td                    0.071       2.821 f       adc_transform1/w_flag/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.317       3.138         adc_transform1/N47
 CLMA_195_366/CE                                                           f       adc_transform1/rd_en/opit_0_inv/CE

 Data arrival time                                                   3.138         Logic Levels: 1  
                                                                                   Logic: 0.245ns(26.776%), Route: 0.670ns(73.224%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.882         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.445       2.614         ntR14018         
 CLMA_195_366/CLK                                                          r       adc_transform1/rd_en/opit_0_inv/CLK
 clock pessimism                                         0.000       2.614                          
 clock uncertainty                                       0.150       2.764                          

 Hold time                                              -0.064       2.700                          

 Data required time                                                  2.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.700                          
 Data arrival time                                                   3.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.438                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
Endpoint    : adc_transform1/w_flag/opit_0_inv_L5Q_perm/CE
Path Group  : clk_64M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.614
  Launch Clock Delay      :  2.223
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948       0.948         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       1.606         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.372       2.223         ntR14024         
 CLMS_189_397/CLK                                                          r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK

 CLMS_189_397/CR1                  tco                   0.174       2.397 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/L5Q
                                   net (fanout=20)       0.353       2.750         last1            
 CLMA_195_366/Y0                   td                    0.071       2.821 f       adc_transform1/w_flag/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.317       3.138         adc_transform1/N47
 CLMA_195_366/CE                                                           f       adc_transform1/w_flag/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   3.138         Logic Levels: 1  
                                                                                   Logic: 0.245ns(26.776%), Route: 0.670ns(73.224%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.882         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.445       2.614         ntR14018         
 CLMA_195_366/CLK                                                          r       adc_transform1/w_flag/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.614                          
 clock uncertainty                                       0.150       2.764                          

 Hold time                                              -0.064       2.700                          

 Data required time                                                  2.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.700                          
 Data arrival time                                                   3.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.438                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
Endpoint    : adc_transform2/rd_en/opit_0_inv/CE
Path Group  : clk_64M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.392  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.617
  Launch Clock Delay      :  2.225
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948       0.948         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       1.606         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.374       2.225         ntR14024         
 CLMA_177_396/CLK                                                          r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK

 CLMA_177_396/CR1                  tco                   0.174       2.399 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/L5Q
                                   net (fanout=18)       0.263       2.662         adc_transform2/empty
 CLMS_171_379/Y0                   td                    0.078       2.740 f       adc_transform2/w_flag/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.442       3.182         adc_transform2/N47
 CLMS_171_379/CE                                                           f       adc_transform2/rd_en/opit_0_inv/CE

 Data arrival time                                                   3.182         Logic Levels: 1  
                                                                                   Logic: 0.252ns(26.332%), Route: 0.705ns(73.668%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       1.882         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.448       2.617         ntR14018         
 CLMS_171_379/CLK                                                          r       adc_transform2/rd_en/opit_0_inv/CLK
 clock pessimism                                         0.000       2.617                          
 clock uncertainty                                       0.150       2.767                          

 Hold time                                              -0.064       2.703                          

 Data required time                                                  2.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.703                          
 Data arrival time                                                   3.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.479                          
====================================================================================================

====================================================================================================

Startpoint  : wave1_judge/root1/N911_m1/gopapm/CLK
Endpoint    : wave1_judge/root1/N942_m1/gopapm/Y[1]
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.259
  Launch Clock Delay      :  2.643
  Clock Pessimism Removal :  0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620       1.900         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.287       2.187 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=4089)     0.456       2.643         ntR14023         
 APM_71_1038/CLK_0                                                         r       wave1_judge/root1/N911_m1/gopapm/CLK

 APM_71_1038/P_0[30]               tco                   1.610       4.253 r       wave1_judge/root1/N911_m1/gopapm/P[30]
                                   net (fanout=2)        4.046       8.299         wave1_judge/root1/_N3088
 CLMA_57_732/COUT                  td                    0.189       8.488 f       wave1_judge/root1/N911_a1_1_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.488         wave1_judge/root1/_N121043
 CLMA_57_738/COUT                  td                    0.085       8.573 f       wave1_judge/root1/N911_a1_1_12/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.573         wave1_judge/root1/_N121047
 CLMA_57_744/Y0                    td                    0.068       8.641 r       wave1_judge/root1/N911_a1_1_13/gateop_perm/Y
                                   net (fanout=1)        3.596      12.237         wave1_judge/root1/_N3137
 APM_71_1074/P_1[26]               td                    1.435      13.672 r       wave1_judge/root1/N911_m3/gopapm/P[26]
                                   net (fanout=2)        3.986      17.658         wave1_judge/root1/_N3176
 CLMA_51_756/COUT                  td                    0.073      17.731 f       wave1_judge/root1/N911_a3_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.731         wave1_judge/root1/_N121087
 CLMA_51_768/Y2                    td                    0.149      17.880 r       wave1_judge/root1/N911_a3_7/gateop_perm/Y
                                   net (fanout=1)        0.806      18.686         wave1_judge/root1/N911 [47]
 CLMA_51_744/COUT                  td                    0.143      18.829 f       wave1_judge/root1/N912.lt_23/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.829         wave1_judge/root1/N912.co [46]
 CLMA_51_750/Y0                    td                    0.068      18.897 r       wave1_judge/root1/Q_q[1][1]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        3.040      21.937         wave1_judge/root1/N1295 [1]
 APM_71_1104/Y_1[1]                                                        r       wave1_judge/root1/N942_m1/gopapm/Y[1]

 Data arrival time                                                  21.937         Logic Levels: 8  
                                                                                   Logic: 3.820ns(19.799%), Route: 15.474ns(80.201%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948     167.614         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143     167.757 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.530     168.287         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.245     168.532 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=4089)     0.393     168.925         ntR14023         
 APM_71_1104/CLK_1                                                         r       wave1_judge/root1/N942_m1/gopapm/CLK
 clock pessimism                                         0.333     169.258                          
 clock uncertainty                                      -0.150     169.108                          

 Setup time                                             -0.288     168.820                          

 Data required time                                                168.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.820                          
 Data arrival time                                                  21.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       146.883                          
====================================================================================================

====================================================================================================

Startpoint  : wave1_judge/root1/N911_m1/gopapm/CLK
Endpoint    : wave1_judge/root1/N942_m1/gopapm/X[1]
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.259
  Launch Clock Delay      :  2.643
  Clock Pessimism Removal :  0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620       1.900         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.287       2.187 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=4089)     0.456       2.643         ntR14023         
 APM_71_1038/CLK_0                                                         r       wave1_judge/root1/N911_m1/gopapm/CLK

 APM_71_1038/P_0[30]               tco                   1.610       4.253 r       wave1_judge/root1/N911_m1/gopapm/P[30]
                                   net (fanout=2)        4.046       8.299         wave1_judge/root1/_N3088
 CLMA_57_732/COUT                  td                    0.189       8.488 f       wave1_judge/root1/N911_a1_1_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.488         wave1_judge/root1/_N121043
 CLMA_57_738/COUT                  td                    0.085       8.573 f       wave1_judge/root1/N911_a1_1_12/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.573         wave1_judge/root1/_N121047
 CLMA_57_744/Y0                    td                    0.068       8.641 r       wave1_judge/root1/N911_a1_1_13/gateop_perm/Y
                                   net (fanout=1)        3.596      12.237         wave1_judge/root1/_N3137
 APM_71_1074/P_1[26]               td                    1.435      13.672 r       wave1_judge/root1/N911_m3/gopapm/P[26]
                                   net (fanout=2)        3.986      17.658         wave1_judge/root1/_N3176
 CLMA_51_756/COUT                  td                    0.073      17.731 f       wave1_judge/root1/N911_a3_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.731         wave1_judge/root1/_N121087
 CLMA_51_768/Y2                    td                    0.149      17.880 r       wave1_judge/root1/N911_a3_7/gateop_perm/Y
                                   net (fanout=1)        0.806      18.686         wave1_judge/root1/N911 [47]
 CLMA_51_744/COUT                  td                    0.143      18.829 f       wave1_judge/root1/N912.lt_23/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.829         wave1_judge/root1/N912.co [46]
 CLMA_51_750/Y0                    td                    0.068      18.897 r       wave1_judge/root1/Q_q[1][1]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        2.517      21.414         wave1_judge/root1/N1295 [1]
 APM_71_1104/X_1[1]                                                        r       wave1_judge/root1/N942_m1/gopapm/X[1]

 Data arrival time                                                  21.414         Logic Levels: 8  
                                                                                   Logic: 3.820ns(20.351%), Route: 14.951ns(79.649%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948     167.614         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143     167.757 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.530     168.287         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.245     168.532 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=4089)     0.393     168.925         ntR14023         
 APM_71_1104/CLK_1                                                         r       wave1_judge/root1/N942_m1/gopapm/CLK
 clock pessimism                                         0.333     169.258                          
 clock uncertainty                                      -0.150     169.108                          

 Setup time                                             -0.446     168.662                          

 Data required time                                                168.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.662                          
 Data arrival time                                                  21.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       147.248                          
====================================================================================================

====================================================================================================

Startpoint  : wave1_judge/root1/N873_m1/gopapm/CLK
Endpoint    : wave1_judge/root1/N911_m3/gopapm/X[2]
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.254
  Launch Clock Delay      :  2.643
  Clock Pessimism Removal :  0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620       1.900         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.287       2.187 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=4089)     0.456       2.643         ntR14023         
 APM_71_1074/CLK_0                                                         r       wave1_judge/root1/N873_m1/gopapm/CLK

 APM_71_1074/P_0[26]               tco                   1.610       4.253 r       wave1_judge/root1/N873_m1/gopapm/P[26]
                                   net (fanout=2)        4.149       8.402         wave1_judge/root1/_N2974
 CLMA_63_690/COUT                  td                    0.282       8.684 f       wave1_judge/root1/N873_a1_1_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.684         wave1_judge/root1/_N121012
 CLMA_63_696/COUT                  td                    0.085       8.769 f       wave1_judge/root1/N873_a1_1_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.769         wave1_judge/root1/_N121016
 CLMA_63_702/COUT                  td                    0.085       8.854 f       wave1_judge/root1/N873_a1_1_12/gateop_perm/COUT
                                   net (fanout=1)        0.000       8.854         wave1_judge/root1/_N121020
 CLMA_63_708/Y1                    td                    0.135       8.989 r       wave1_judge/root1/N873_a1_1_14/gateop_perm/Y
                                   net (fanout=1)        3.431      12.420         wave1_judge/root1/_N3029
 APM_71_1038/P_1[25]               td                    1.435      13.855 r       wave1_judge/root1/N873_m3/gopapm/P[25]
                                   net (fanout=1)        3.207      17.062         wave1_judge/root1/_N3065
 CLMA_75_696/COUT                  td                    0.281      17.343 f       wave1_judge/root1/N873_a3_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      17.343         wave1_judge/root1/_N121057
 CLMA_75_702/Y0                    td                    0.068      17.411 r       wave1_judge/root1/N873_a3_5/gateop_perm/Y
                                   net (fanout=1)        0.691      18.102         wave1_judge/root1/N873 [45]
 CLMS_51_703/COUT                  td                    0.285      18.387 f       wave1_judge/root1/N874.lt_23/gateop_perm/COUT
                                   net (fanout=1)        0.000      18.387         wave1_judge/root1/N874.co [46]
 CLMS_51_709/Y0                    td                    0.068      18.455 r       wave1_judge/root1/Q_q[2][2]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        2.744      21.199         wave1_judge/root1/N1281 [2]
 APM_71_1074/X_1[2]                                                        r       wave1_judge/root1/N911_m3/gopapm/X[2]

 Data arrival time                                                  21.199         Logic Levels: 9  
                                                                                   Logic: 4.334ns(23.356%), Route: 14.222ns(76.644%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948     167.614         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143     167.757 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.530     168.287         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.245     168.532 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=4089)     0.388     168.920         ntR14023         
 APM_71_1074/CLK_1                                                         r       wave1_judge/root1/N911_m3/gopapm/CLK
 clock pessimism                                         0.333     169.253                          
 clock uncertainty                                      -0.150     169.103                          

 Setup time                                             -0.446     168.657                          

 Data required time                                                168.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.657                          
 Data arrival time                                                  21.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       147.458                          
====================================================================================================

====================================================================================================

Startpoint  : fft_transform2/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_addsub_dual.u_apm_addsub_dual/u_gtp_apm_e2/gopapm/CLK
Endpoint    : fft_transform2/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/bfp_en.u_dynamic_b_comp_round/u_dynamic_re_round/u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[2]/opit_0_inv_32X2DL6QL5Q/DIL
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.622
  Launch Clock Delay      :  2.238
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948       0.948         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       1.606         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.387       2.238         ntR14025         
 APM_239_582/CLK_1                                                         r       fft_transform2/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_addsub_dual.u_apm_addsub_dual/u_gtp_apm_e2/gopapm/CLK

 APM_239_582/P_1[37]               tco                   0.155       2.393 f       fft_transform2/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2bf_as_core/u_r2bf_subtractor/use_addsub_dual.u_apm_addsub_dual/u_gtp_apm_e2/gopapm/P[37]
                                   net (fanout=2)        0.391       2.784         fft_transform2/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/as_out_b_im [13]
 CLMS_225_619/M0                                                           f       fft_transform2/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/bfp_en.u_dynamic_b_comp_round/u_dynamic_re_round/u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[2]/opit_0_inv_32X2DL6QL5Q/DIL

 Data arrival time                                                   2.784         Logic Levels: 0  
                                                                                   Logic: 0.155ns(28.388%), Route: 0.391ns(71.612%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       1.882         ntclkbufg_0      
 HCKB_213_535/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=2401)     0.453       2.622         ntR14028         
 CLMS_225_619/CLK                                                          r       fft_transform2/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/bfp_en.u_dynamic_b_comp_round/u_dynamic_re_round/u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[2]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -0.189       2.433                          
 clock uncertainty                                       0.000       2.433                          

 Hold time                                               0.228       2.661                          

 Data required time                                                  2.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.661                          
 Data arrival time                                                   2.784                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.123                          
====================================================================================================

====================================================================================================

Startpoint  : fft_transform2/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/o_re[0]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : fft_transform2/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0_inv_32X2DL6QL5Q/DIL
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.616
  Launch Clock Delay      :  2.232
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948       0.948         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       1.606         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.381       2.232         ntR14024         
 CLMS_189_559/CLK                                                          r       fft_transform2/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/o_re[0]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_189_559/CR0                  tco                   0.173       2.405 f       fft_transform2/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/o_re[0]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.390       2.795         fft_transform2/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [0]
 CLMS_225_553/M2                                                           f       fft_transform2/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0_inv_32X2DL6QL5Q/DIL

 Data arrival time                                                   2.795         Logic Levels: 0  
                                                                                   Logic: 0.173ns(30.728%), Route: 0.390ns(69.272%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       1.882         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.447       2.616         ntR14025         
 CLMS_225_553/CLK                                                          r       fft_transform2/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -0.189       2.427                          
 clock uncertainty                                       0.000       2.427                          

 Hold time                                               0.228       2.655                          

 Data required time                                                  2.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.655                          
 Data arrival time                                                   2.795                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.140                          
====================================================================================================

====================================================================================================

Startpoint  : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/o_im[0]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0_inv_32X2DL6QL5Q/DIL
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.614
  Launch Clock Delay      :  2.224
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948       0.948         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       1.606         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.373       2.224         ntR14025         
 CLMA_225_528/CLK                                                          r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/o_im[0]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_225_528/CR2                  tco                   0.173       2.397 f       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/o_im[0]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.268       2.665         fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [0]
 CLMS_243_529/M0                                                           f       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0_inv_32X2DL6QL5Q/DIL

 Data arrival time                                                   2.665         Logic Levels: 0  
                                                                                   Logic: 0.173ns(39.229%), Route: 0.268ns(60.771%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       1.882         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.445       2.614         ntR14025         
 CLMS_243_529/CLK                                                          r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -0.318       2.296                          
 clock uncertainty                                       0.000       2.296                          

 Hold time                                               0.228       2.524                          

 Data required time                                                  2.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.524                          
 Data arrival time                                                   2.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.141                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform2/rd_en/opit_0_inv/CLK
Endpoint    : adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_4/gateop_perm/CIN
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.392  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.225
  Launch Clock Delay      :  2.617
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           828.125     828.125 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     828.125 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112     829.237         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168     829.405 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602     830.007         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.287     830.294 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.448     830.742         ntR14018         
 CLMS_171_379/CLK                                                          r       adc_transform2/rd_en/opit_0_inv/CLK

 CLMS_171_379/Q0                   tco                   0.203     830.945 r       adc_transform2/rd_en/opit_0_inv/Q
                                   net (fanout=14)       1.817     832.762         adc_transform2/rd_en
 CLMS_171_385/Y3                   td                    0.423     833.185 r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.523     833.708         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N84 [4]
 CLMA_171_390/Y1                   td                    0.179     833.887 r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.268     834.155         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/rrptr [4]
 CLMA_177_390/COUT                 td                    0.285     834.440 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000     834.440         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.co [6]
 CLMA_177_396/CIN                                                          f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_4/gateop_perm/CIN

 Data arrival time                                                 834.440         Logic Levels: 3  
                                                                                   Logic: 1.090ns(29.475%), Route: 2.608ns(70.525%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            833.330     833.330 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     833.330 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948     834.278         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143     834.421 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     834.936         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.245     835.181 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.374     835.555         ntR14024         
 CLMA_177_396/CLK                                                          r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.000     835.555                          
 clock uncertainty                                      -0.150     835.405                          

 Setup time                                             -0.105     835.300                          

 Data required time                                                835.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                835.300                          
 Data arrival time                                                 834.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.860                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/rd_en/opit_0_inv/CLK
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/I0
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.223
  Launch Clock Delay      :  2.614
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           828.125     828.125 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     828.125 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112     829.237         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168     829.405 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602     830.007         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.287     830.294 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.445     830.739         ntR14018         
 CLMA_195_366/CLK                                                          r       adc_transform1/rd_en/opit_0_inv/CLK

 CLMA_195_366/Q0                   tco                   0.203     830.942 r       adc_transform1/rd_en/opit_0_inv/Q
                                   net (fanout=14)       1.762     832.704         adc_transform1/rd_en
 CLMA_189_378/COUT                 td                    0.368     833.072 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000     833.072         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/_N128476
 CLMA_189_384/COUT                 td                    0.085     833.157 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000     833.157         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/_N128480
 CLMA_189_390/Y2                   td                    0.149     833.306 r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=1)        0.269     833.575         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N84 [11]
 CLMS_189_397/Y2                   td                    0.096     833.671 r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.552     834.223         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/rrptr [11]
 CLMS_189_397/B0                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/I0

 Data arrival time                                                 834.223         Logic Levels: 4  
                                                                                   Logic: 0.901ns(25.861%), Route: 2.583ns(74.139%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            833.330     833.330 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     833.330 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948     834.278         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143     834.421 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     834.936         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.245     835.181 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.372     835.553         ntR14024         
 CLMS_189_397/CLK                                                          r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.000     835.553                          
 clock uncertainty                                      -0.150     835.403                          

 Setup time                                             -0.314     835.089                          

 Data required time                                                835.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                835.089                          
 Data arrival time                                                 834.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.866                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform2/rd_en/opit_0_inv/CLK
Endpoint    : adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_4/gateop_perm/I4
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.392  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.225
  Launch Clock Delay      :  2.617
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           828.125     828.125 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     828.125 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112     829.237         adc_clk          
 USCM_215_627/CLKOUT               td                    0.168     829.405 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602     830.007         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.287     830.294 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.448     830.742         ntR14018         
 CLMS_171_379/CLK                                                          r       adc_transform2/rd_en/opit_0_inv/CLK

 CLMS_171_379/Q0                   tco                   0.203     830.945 r       adc_transform2/rd_en/opit_0_inv/Q
                                   net (fanout=14)       1.817     832.762         adc_transform2/rd_en
 CLMS_171_385/COUT                 td                    0.375     833.137 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000     833.137         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/_N128506
 CLMS_171_391/Y3                   td                    0.214     833.351 r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.396     833.747         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N84 [8]
 CLMA_177_403/Y0                   td                    0.096     833.843 r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.389     834.232         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/rrptr [8]
 CLMA_177_396/A4                                                           r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_4/gateop_perm/I4

 Data arrival time                                                 834.232         Logic Levels: 3  
                                                                                   Logic: 0.888ns(25.444%), Route: 2.602ns(74.556%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            833.330     833.330 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     833.330 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948     834.278         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143     834.421 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     834.936         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.245     835.181 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.374     835.555         ntR14024         
 CLMA_177_396/CLK                                                          r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.000     835.555                          
 clock uncertainty                                      -0.150     835.405                          

 Setup time                                             -0.224     835.181                          

 Data required time                                                835.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                835.181                          
 Data arrival time                                                 834.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.949                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[7]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : esp8266/tx_data[6]/opit_0_inv_L6Q_perm/I5
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.407  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.642
  Launch Clock Delay      :  2.235
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           500.000     500.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     500.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948     500.948         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143     501.091 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     501.606         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.245     501.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.384     502.235         ntR14018         
 CLMA_177_336/CLK                                                          r       fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[7]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_177_336/Q2                   tco                   0.158     502.393 f       fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[7]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=4)        0.299     502.692         fre1[6]          
 CLMS_183_301/Y1                   td                    0.071     502.763 f       esp8266/N2835_and[6]_45/LUT6_inst_perm/L6
                                   net (fanout=1)        0.166     502.929         esp8266/_N183343 
 CLMS_183_289/Y1                   td                    0.071     503.000 f       esp8266/N2835_and[6]_57/gateop_perm/L6
                                   net (fanout=1)        0.244     503.244         esp8266/_N183355 
 CLMA_189_276/C5                                                           f       esp8266/tx_data[6]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                 503.244         Logic Levels: 2  
                                                                                   Logic: 0.300ns(29.732%), Route: 0.709ns(70.268%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            499.998     499.998 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     499.998 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112     501.110         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168     501.278 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.620     501.898         ntclkbufg_0      
 HCKB_213_160/CLKOUT               td                    0.287     502.185 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=4690)     0.455     502.640         ntR14022         
 CLMA_189_276/CLK                                                          r       esp8266/tx_data[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000     502.640                          
 clock uncertainty                                       0.150     502.790                          

 Hold time                                              -0.020     502.770                          

 Data required time                                                502.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.770                          
 Data arrival time                                                 503.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.474                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure2/Divider1/Div_flow_loop[0].Divider/Quotient[25]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : threshold_warning/led[7]/opit_0_inv/D
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.612
  Launch Clock Delay      :  2.227
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           500.000     500.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     500.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948     500.948         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143     501.091 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     501.606         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.245     501.851 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=493)      0.376     502.227         ntR14020         
 CLMS_225_355/CLK                                                          r       fre_duty_measure2/Divider1/Div_flow_loop[0].Divider/Quotient[25]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_225_355/Q0                   tco                   0.158     502.385 f       fre_duty_measure2/Divider1/Div_flow_loop[0].Divider/Quotient[25]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.157     502.542         fre2[24]         
 CLMA_225_360/CR3                  td                    0.208     502.750 f       threshold_warning/N111.lt_12/gateop_l6l5_perm/L5
                                   net (fanout=2)        0.482     503.232         _N13             
 CLMS_189_385/M0                                                           f       threshold_warning/led[7]/opit_0_inv/D

 Data arrival time                                                 503.232         Logic Levels: 1  
                                                                                   Logic: 0.366ns(36.418%), Route: 0.639ns(63.582%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            499.998     499.998 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     499.998 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112     501.110         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168     501.278 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602     501.880         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.287     502.167 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.443     502.610         ntR14024         
 CLMS_189_385/CLK                                                          r       threshold_warning/led[7]/opit_0_inv/CLK
 clock pessimism                                         0.000     502.610                          
 clock uncertainty                                       0.150     502.760                          

 Hold time                                              -0.049     502.711                          

 Data required time                                                502.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.711                          
 Data arrival time                                                 503.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.521                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/rd_en/opit_0_inv/CLK
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CEB[0]
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.395  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.622
  Launch Clock Delay      :  2.227
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           500.000     500.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     500.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948     500.948         adc_clk          
 USCM_215_627/CLKOUT               td                    0.143     501.091 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     501.606         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.245     501.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.376     502.227         ntR14018         
 CLMA_195_366/CLK                                                          r       adc_transform1/rd_en/opit_0_inv/CLK

 CLMA_195_366/Q0                   tco                   0.158     502.385 f       adc_transform1/rd_en/opit_0_inv/Q
                                   net (fanout=14)       0.910     503.295         adc_transform1/rd_en
 DRM_256_336/CEB[0]                                                        f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CEB[0]

 Data arrival time                                                 503.295         Logic Levels: 0  
                                                                                   Logic: 0.158ns(14.794%), Route: 0.910ns(85.206%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            499.998     499.998 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     499.998 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112     501.110         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168     501.278 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602     501.880         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.287     502.167 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.453     502.620         ntR14025         
 DRM_256_336/CLKB[0]                                                       r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 clock pessimism                                         0.000     502.620                          
 clock uncertainty                                       0.150     502.770                          

 Hold time                                              -0.012     502.758                          

 Data required time                                                502.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.758                          
 Data arrival time                                                 503.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.687
  Launch Clock Delay      :  4.790
  Clock Pessimism Removal :  0.716

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.981       1.981         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       2.149 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       2.751         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.287       3.038 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.587       3.625         ntR13763         
 CLMA_195_781/CR1                  td                    0.227       3.852 r       CLKROUTE_1458/CR 
                                   net (fanout=1)        0.938       4.790         ntR13765         
 CLMA_195_661/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_195_661/CR0                  tco                   0.249       5.039 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.572       5.611         u_CORES/u_jtag_hub/data_ctrl
 CLMS_207_685/C3                                                           r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/I3

 Data arrival time                                                   5.611         Logic Levels: 0  
                                                                                   Logic: 0.249ns(30.329%), Route: 0.572ns(69.671%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.419      26.419         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      26.562 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      27.077         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.245      27.322 f       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.365      27.687         ntR13763         
 CLMS_207_685/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.716      28.403                          
 clock uncertainty                                      -0.050      28.353                          

 Setup time                                             -0.168      28.185                          

 Data required time                                                 28.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.185                          
 Data arrival time                                                   5.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.574                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.687
  Launch Clock Delay      :  4.790
  Clock Pessimism Removal :  0.716

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.981       1.981         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       2.149 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       2.751         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.287       3.038 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.587       3.625         ntR13763         
 CLMA_195_781/CR1                  td                    0.227       3.852 r       CLKROUTE_1458/CR 
                                   net (fanout=1)        0.938       4.790         ntR13765         
 CLMA_195_661/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_195_661/CR0                  tco                   0.249       5.039 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.572       5.611         u_CORES/u_jtag_hub/data_ctrl
 CLMS_207_685/D4                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   5.611         Logic Levels: 0  
                                                                                   Logic: 0.249ns(30.329%), Route: 0.572ns(69.671%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.419      26.419         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      26.562 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      27.077         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.245      27.322 f       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.365      27.687         ntR13763         
 CLMS_207_685/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.716      28.403                          
 clock uncertainty                                      -0.050      28.353                          

 Setup time                                             -0.149      28.204                          

 Data required time                                                 28.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.204                          
 Data arrival time                                                   5.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.593                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.687
  Launch Clock Delay      :  4.790
  Clock Pessimism Removal :  0.716

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.981       1.981         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       2.149 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       2.751         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.287       3.038 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.587       3.625         ntR13763         
 CLMA_195_781/CR1                  td                    0.227       3.852 r       CLKROUTE_1458/CR 
                                   net (fanout=1)        0.938       4.790         ntR13765         
 CLMA_195_661/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_195_661/CR0                  tco                   0.249       5.039 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.563       5.602         u_CORES/u_jtag_hub/data_ctrl
 CLMS_207_685/A4                                                           r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   5.602         Logic Levels: 0  
                                                                                   Logic: 0.249ns(30.665%), Route: 0.563ns(69.335%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.419      26.419         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      26.562 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      27.077         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.245      27.322 f       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.365      27.687         ntR13763         
 CLMS_207_685/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.716      28.403                          
 clock uncertainty                                      -0.050      28.353                          

 Setup time                                             -0.155      28.198                          

 Data required time                                                 28.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.198                          
 Data arrival time                                                   5.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.596                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/ADB0[4]
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.719  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.118
  Launch Clock Delay      :  2.744
  Clock Pessimism Removal :  -0.655

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.480       1.480         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143       1.623 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       2.138         ntclkbufg_2      
 HCKB_213_488/CLKOUT               td                    0.245       2.383 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.361       2.744         ntR13761         
 CLMA_219_469/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/CLK

 CLMA_219_469/Q0                   tco                   0.158       2.902 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.921       3.823         u_CORES/u_debug_core_0/ram_radr [1]
 DRM_298_426/ADB0[4]                                                       f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/ADB0[4]

 Data arrival time                                                   3.823         Logic Levels: 0  
                                                                                   Logic: 0.158ns(14.643%), Route: 0.921ns(85.357%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.981       1.981         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       2.149 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       2.751         ntclkbufg_2      
 HCKB_213_488/CLKOUT               td                    0.287       3.038 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.598       3.636         ntR13761         
 CLMA_291_432/CR0                  td                    0.220       3.856 r       CLKROUTE_1459/CR 
                                   net (fanout=1)        0.262       4.118         ntR13760         
 DRM_298_426/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.655       3.463                          
 clock uncertainty                                       0.000       3.463                          

 Hold time                                               0.071       3.534                          

 Data required time                                                  3.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.534                          
 Data arrival time                                                   3.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.289                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/ADB0[7]
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.719  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.118
  Launch Clock Delay      :  2.744
  Clock Pessimism Removal :  -0.655

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.480       1.480         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143       1.623 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       2.138         ntclkbufg_2      
 HCKB_213_488/CLKOUT               td                    0.245       2.383 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.361       2.744         ntR13761         
 CLMA_219_469/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/CLK

 CLMA_219_469/Q3                   tco                   0.158       2.902 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/Q
                                   net (fanout=6)        0.924       3.826         u_CORES/u_debug_core_0/ram_radr [4]
 DRM_298_426/ADB0[7]                                                       f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/ADB0[7]

 Data arrival time                                                   3.826         Logic Levels: 0  
                                                                                   Logic: 0.158ns(14.603%), Route: 0.924ns(85.397%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.981       1.981         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       2.149 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       2.751         ntclkbufg_2      
 HCKB_213_488/CLKOUT               td                    0.287       3.038 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.598       3.636         ntR13761         
 CLMA_291_432/CR0                  td                    0.220       3.856 r       CLKROUTE_1459/CR 
                                   net (fanout=1)        0.262       4.118         ntR13760         
 DRM_298_426/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.655       3.463                          
 clock uncertainty                                       0.000       3.463                          

 Hold time                                               0.071       3.534                          

 Data required time                                                  3.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.534                          
 Data arrival time                                                   3.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/ADB0[9]
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.718  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.118
  Launch Clock Delay      :  2.745
  Clock Pessimism Removal :  -0.655

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.480       1.480         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143       1.623 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       2.138         ntclkbufg_2      
 HCKB_213_488/CLKOUT               td                    0.245       2.383 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.362       2.745         ntR13761         
 CLMA_219_475/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CLK

 CLMA_219_475/Q1                   tco                   0.158       2.903 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=6)        0.927       3.830         u_CORES/u_debug_core_0/ram_radr [6]
 DRM_298_426/ADB0[9]                                                       f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/ADB0[9]

 Data arrival time                                                   3.830         Logic Levels: 0  
                                                                                   Logic: 0.158ns(14.562%), Route: 0.927ns(85.438%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.981       1.981         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       2.149 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       2.751         ntclkbufg_2      
 HCKB_213_488/CLKOUT               td                    0.287       3.038 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.598       3.636         ntR13761         
 CLMA_291_432/CR0                  td                    0.220       3.856 r       CLKROUTE_1459/CR 
                                   net (fanout=1)        0.262       4.118         ntR13760         
 DRM_298_426/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.655       3.463                          
 clock uncertainty                                       0.000       3.463                          

 Hold time                                               0.071       3.534                          

 Data required time                                                  3.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.534                          
 Data arrival time                                                   3.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_AQ_perm/CIN
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.753  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.746
  Launch Clock Delay      :  0.993
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.993      25.993         u_CORES/capt_o   
 CLMA_207_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_207_690/Q0                   tco                   0.203      26.196 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=11)       0.956      27.152         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_243_661/Y0                   td                    0.224      27.376 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/LUT6D_inst_perm/L6
                                   net (fanout=5)        0.434      27.810         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_231_649/Y2                   td                    0.096      27.906 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11:0]_2/LUT6_inst_perm/L6
                                   net (fanout=10)       1.360      29.266         u_CORES/u_debug_core_0/u_rd_addr_gen/_N964
 CLMA_219_475/CR3                  td                    0.125      29.391 r       CLKROUTE_1206/CR 
                                   net (fanout=2)        0.248      29.639         ntR13508         
 CLMA_219_475/COUT                 td                    0.299      29.938 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000      29.938         u_CORES/u_debug_core_0/u_rd_addr_gen/_N114
 CLMA_219_481/CIN                                                          f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                  29.938         Logic Levels: 4  
                                                                                   Logic: 0.947ns(24.005%), Route: 2.998ns(75.995%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.480      51.480         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      51.623 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      52.138         ntclkbufg_2      
 HCKB_213_488/CLKOUT               td                    0.245      52.383 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.363      52.746         ntR13761         
 CLMA_219_481/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      52.746                          
 clock uncertainty                                      -0.050      52.696                          

 Setup time                                             -0.082      52.614                          

 Data required time                                                 52.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.614                          
 Data arrival time                                                  29.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_AQ_perm/CIN
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.752  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.745
  Launch Clock Delay      :  0.993
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.993      25.993         u_CORES/capt_o   
 CLMA_207_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_207_690/Q0                   tco                   0.203      26.196 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=11)       0.956      27.152         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_243_661/Y0                   td                    0.224      27.376 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/LUT6D_inst_perm/L6
                                   net (fanout=5)        0.434      27.810         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_231_649/Y2                   td                    0.096      27.906 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11:0]_2/LUT6_inst_perm/L6
                                   net (fanout=10)       1.360      29.266         u_CORES/u_debug_core_0/u_rd_addr_gen/_N964
 CLMA_219_475/CR3                  td                    0.125      29.391 r       CLKROUTE_1206/CR 
                                   net (fanout=2)        0.270      29.661         ntR13508         
 CLMA_219_469/COUT                 td                    0.153      29.814 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000      29.814         u_CORES/u_debug_core_0/u_rd_addr_gen/_N110
 CLMA_219_475/CIN                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                  29.814         Logic Levels: 4  
                                                                                   Logic: 0.801ns(20.963%), Route: 3.020ns(79.037%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.480      51.480         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      51.623 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      52.138         ntclkbufg_2      
 HCKB_213_488/CLKOUT               td                    0.245      52.383 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.362      52.745         ntR13761         
 CLMA_219_475/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      52.745                          
 clock uncertainty                                      -0.050      52.695                          

 Setup time                                             -0.111      52.584                          

 Data required time                                                 52.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.584                          
 Data arrival time                                                  29.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.751  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.744
  Launch Clock Delay      :  0.993
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.993      25.993         u_CORES/capt_o   
 CLMA_207_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_207_690/Q0                   tco                   0.203      26.196 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=11)       0.956      27.152         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_243_661/Y0                   td                    0.224      27.376 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/LUT6D_inst_perm/L6
                                   net (fanout=5)        0.434      27.810         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_231_649/Y2                   td                    0.096      27.906 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11:0]_2/LUT6_inst_perm/L6
                                   net (fanout=10)       1.360      29.266         u_CORES/u_debug_core_0/u_rd_addr_gen/_N964
 CLMA_219_475/CR3                  td                    0.125      29.391 r       CLKROUTE_1206/CR 
                                   net (fanout=2)        0.270      29.661         ntR13508         
 CLMA_219_469/D3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                  29.661         Logic Levels: 3  
                                                                                   Logic: 0.648ns(17.666%), Route: 3.020ns(82.334%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.480      51.480         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      51.623 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515      52.138         ntclkbufg_2      
 HCKB_213_488/CLKOUT               td                    0.245      52.383 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.361      52.744         ntR13761         
 CLMA_219_469/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      52.744                          
 clock uncertainty                                      -0.050      52.694                          

 Setup time                                             -0.145      52.549                          

 Data required time                                                 52.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.549                          
 Data arrival time                                                  29.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.888                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.444
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.730      25.730         u_CORES/capt_o   
 CLMA_219_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_219_690/Q3                   tco                   0.158      25.888 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=11)       0.380      26.268         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_243_661/Y0                   td                    0.078      26.346 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/LUT6D_inst_perm/L6
                                   net (fanout=5)        0.158      26.504         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_249_661/Y0                   td                    0.078      26.582 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=7)        0.377      26.959         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_273_648/C4                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  26.959         Logic Levels: 2  
                                                                                   Logic: 0.314ns(25.549%), Route: 0.915ns(74.451%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.981       1.981         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       2.149 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       2.751         ntclkbufg_2      
 HCKB_213_534/CLKOUT               td                    0.287       3.038 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=89)       0.609       3.647         ntR13756         
 CLMA_261_648/CR1                  td                    0.227       3.874 r       CLKROUTE_1456/CR 
                                   net (fanout=2)        0.570       4.444         ntR13766         
 CLMA_273_648/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.444                          
 clock uncertainty                                       0.050       4.494                          

 Hold time                                              -0.040       4.454                          

 Data required time                                                  4.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.454                          
 Data arrival time                                                  26.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.505                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.444
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.730      25.730         u_CORES/capt_o   
 CLMA_219_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_219_690/Q3                   tco                   0.158      25.888 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=11)       0.380      26.268         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_243_661/Y0                   td                    0.078      26.346 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/LUT6D_inst_perm/L6
                                   net (fanout=5)        0.158      26.504         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_249_661/Y0                   td                    0.078      26.582 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=7)        0.377      26.959         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_273_648/D3                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  26.959         Logic Levels: 2  
                                                                                   Logic: 0.314ns(25.549%), Route: 0.915ns(74.451%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.981       1.981         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       2.149 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       2.751         ntclkbufg_2      
 HCKB_213_534/CLKOUT               td                    0.287       3.038 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=89)       0.609       3.647         ntR13756         
 CLMA_261_648/CR1                  td                    0.227       3.874 r       CLKROUTE_1456/CR 
                                   net (fanout=2)        0.570       4.444         ntR13766         
 CLMA_273_648/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.444                          
 clock uncertainty                                       0.050       4.494                          

 Hold time                                              -0.043       4.451                          

 Data required time                                                  4.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.451                          
 Data arrival time                                                  26.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.508                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.746  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.476
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.730      25.730         u_CORES/capt_o   
 CLMA_219_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_219_690/Q3                   tco                   0.158      25.888 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=11)       0.160      26.048         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_219_696/B4                                                           f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  26.048         Logic Levels: 0  
                                                                                   Logic: 0.158ns(49.686%), Route: 0.160ns(50.314%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.981       1.981         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       2.149 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       2.751         ntclkbufg_2      
 HCKB_213_534/CLKOUT               td                    0.287       3.038 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=89)       0.438       3.476         ntR13756         
 CLMA_219_696/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       3.476                          
 clock uncertainty                                       0.050       3.526                          

 Hold time                                              -0.036       3.490                          

 Data required time                                                  3.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.490                          
 Data arrival time                                                  26.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.558                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.747  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.713
  Launch Clock Delay      :  3.460
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.969      76.969         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168      77.137 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602      77.739         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.287      78.026 f       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.434      78.460         ntR13763         
 CLMS_207_685/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_207_685/Q3                   tco                   0.204      78.664 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.752      79.416         u_CORES/conf_sel [0]
 CLMA_207_690/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.416         Logic Levels: 0  
                                                                                   Logic: 0.204ns(21.339%), Route: 0.752ns(78.661%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.713     125.713         u_CORES/capt_o   
 CLMA_207_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.713                          
 clock uncertainty                                      -0.050     125.663                          

 Setup time                                             -0.226     125.437                          

 Data required time                                                125.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.437                          
 Data arrival time                                                  79.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.021                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.767  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.693
  Launch Clock Delay      :  3.460
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.969      76.969         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168      77.137 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602      77.739         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.287      78.026 f       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.434      78.460         ntR13763         
 CLMS_207_685/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_207_685/Q1                   tco                   0.204      78.664 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.675      79.339         u_CORES/id_o [2] 
 CLMS_201_691/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                  79.339         Logic Levels: 0  
                                                                                   Logic: 0.204ns(23.208%), Route: 0.675ns(76.792%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.693     125.693         u_CORES/capt_o   
 CLMS_201_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.693                          
 clock uncertainty                                      -0.050     125.643                          

 Setup time                                             -0.136     125.507                          

 Data required time                                                125.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.507                          
 Data arrival time                                                  79.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.730  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.730
  Launch Clock Delay      :  3.460
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.969      76.969         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168      77.137 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602      77.739         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.287      78.026 f       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.434      78.460         ntR13763         
 CLMS_207_685/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_207_685/Q3                   tco                   0.204      78.664 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.548      79.212         u_CORES/conf_sel [0]
 CLMA_219_690/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.212         Logic Levels: 0  
                                                                                   Logic: 0.204ns(27.128%), Route: 0.548ns(72.872%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.730     125.730         u_CORES/capt_o   
 CLMA_219_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.730                          
 clock uncertainty                                      -0.050     125.680                          

 Setup time                                             -0.226     125.454                          

 Data required time                                                125.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.454                          
 Data arrival time                                                  79.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.513  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.174
  Launch Clock Delay      :  2.687
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.419     126.419         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143     126.562 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     127.077         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.245     127.322 f       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.365     127.687         ntR13763         
 CLMS_207_685/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_207_685/CR1                  tco                   0.175     127.862 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.258     128.120         u_CORES/id_o [1] 
 CLMA_219_685/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 128.120         Logic Levels: 0  
                                                                                   Logic: 0.175ns(40.416%), Route: 0.258ns(59.584%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.174     126.174         u_CORES/capt_o   
 CLMA_219_685/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.174                          
 clock uncertainty                                       0.050     126.224                          

 Hold time                                               0.043     126.267                          

 Data required time                                                126.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.267                          
 Data arrival time                                                 128.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.853                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.513  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.174
  Launch Clock Delay      :  2.687
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.419     126.419         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143     126.562 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     127.077         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.245     127.322 f       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.365     127.687         ntR13763         
 CLMS_207_685/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_207_685/CR0                  tco                   0.173     127.860 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.258     128.118         u_CORES/id_o [3] 
 CLMA_219_685/M2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 128.118         Logic Levels: 0  
                                                                                   Logic: 0.173ns(40.139%), Route: 0.258ns(59.861%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.174     126.174         u_CORES/capt_o   
 CLMA_219_685/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.174                          
 clock uncertainty                                       0.050     126.224                          

 Hold time                                              -0.049     126.175                          

 Data required time                                                126.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.175                          
 Data arrival time                                                 128.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.943                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.513  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.174
  Launch Clock Delay      :  2.687
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.419     126.419         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143     126.562 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515     127.077         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.245     127.322 f       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.365     127.687         ntR13763         
 CLMS_207_685/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_207_685/Q0                   tco                   0.159     127.846 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.283     128.129         u_CORES/id_o [4] 
 CLMA_219_685/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.129         Logic Levels: 0  
                                                                                   Logic: 0.159ns(35.973%), Route: 0.283ns(64.027%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.174     126.174         u_CORES/capt_o   
 CLMA_219_685/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.174                          
 clock uncertainty                                       0.050     126.224                          

 Hold time                                              -0.049     126.175                          

 Data required time                                                126.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.175                          
 Data arrival time                                                 128.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.954                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv_srl/RS
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.209
  Launch Clock Delay      :  2.606
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       1.882         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.437       2.606         ntR14025         
 CLMA_225_402/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_225_402/CR0                  tco                   0.249       2.855 r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=281)      2.976       5.831         u_CORES/u_debug_core_0/resetn
 CLMA_261_786/RSCO                 td                    0.089       5.920 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[96]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=7)        0.000       5.920         ntR5596          
 CLMA_261_792/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv_srl/RS

 Data arrival time                                                   5.920         Logic Levels: 1  
                                                                                   Logic: 0.338ns(10.199%), Route: 2.976ns(89.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948     167.614         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143     167.757 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     168.272         ntclkbufg_0      
 HCKB_213_535/CLKOUT               td                    0.245     168.517 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=2401)     0.358     168.875         ntR14028         
 CLMA_261_792/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv_srl/CLK
 clock pessimism                                         0.189     169.064                          
 clock uncertainty                                      -0.150     168.914                          

 Recovery time                                          -0.125     168.789                          

 Data required time                                                168.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.789                          
 Data arrival time                                                   5.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       162.869                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[9]/opit_0_inv_L6Q_perm/RS
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.209
  Launch Clock Delay      :  2.606
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       1.882         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.437       2.606         ntR14025         
 CLMA_225_402/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_225_402/CR0                  tco                   0.249       2.855 r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=281)      2.976       5.831         u_CORES/u_debug_core_0/resetn
 CLMA_261_786/RSCO                 td                    0.089       5.920 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[96]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=7)        0.000       5.920         ntR5596          
 CLMA_261_792/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[9]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.920         Logic Levels: 1  
                                                                                   Logic: 0.338ns(10.199%), Route: 2.976ns(89.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948     167.614         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143     167.757 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     168.272         ntclkbufg_0      
 HCKB_213_535/CLKOUT               td                    0.245     168.517 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=2401)     0.358     168.875         ntR14028         
 CLMA_261_792/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[9]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.189     169.064                          
 clock uncertainty                                      -0.150     168.914                          

 Recovery time                                          -0.125     168.789                          

 Data required time                                                168.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.789                          
 Data arrival time                                                   5.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       162.869                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L6Q_perm/RS
Path Group  : clk_6M
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.209
  Launch Clock Delay      :  2.606
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       1.882         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.437       2.606         ntR14025         
 CLMA_225_402/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_225_402/CR0                  tco                   0.249       2.855 r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=281)      2.976       5.831         u_CORES/u_debug_core_0/resetn
 CLMA_261_786/RSCO                 td                    0.089       5.920 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[96]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=7)        0.000       5.920         ntR5596          
 CLMA_261_792/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.920         Logic Levels: 1  
                                                                                   Logic: 0.338ns(10.199%), Route: 2.976ns(89.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948     167.614         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143     167.757 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515     168.272         ntclkbufg_0      
 HCKB_213_535/CLKOUT               td                    0.245     168.517 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=2401)     0.358     168.875         ntR14028         
 CLMA_261_792/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.189     169.064                          
 clock uncertainty                                      -0.150     168.914                          

 Recovery time                                          -0.125     168.789                          

 Data required time                                                168.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.789                          
 Data arrival time                                                   5.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       162.869                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L6Q_perm/RS
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.602
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948       0.948         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       1.606         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.367       2.218         ntR14025         
 CLMA_225_402/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_225_402/CR0                  tco                   0.173       2.391 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=281)      0.608       2.999         u_CORES/u_debug_core_0/resetn
 CLMA_201_468/RS                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.999         Logic Levels: 0  
                                                                                   Logic: 0.173ns(22.151%), Route: 0.608ns(77.849%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       1.882         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.433       2.602         ntR14024         
 CLMA_201_468/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.189       2.413                          
 clock uncertainty                                       0.000       2.413                          

 Removal time                                           -0.064       2.349                          

 Data required time                                                  2.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.349                          
 Data arrival time                                                   2.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L6Q_perm/RS
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.602
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948       0.948         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       1.606         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.367       2.218         ntR14025         
 CLMA_225_402/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_225_402/CR0                  tco                   0.173       2.391 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=281)      0.608       2.999         u_CORES/u_debug_core_0/resetn
 CLMA_201_468/RS                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.999         Logic Levels: 0  
                                                                                   Logic: 0.173ns(22.151%), Route: 0.608ns(77.849%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       1.882         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.433       2.602         ntR14024         
 CLMA_201_468/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.189       2.413                          
 clock uncertainty                                       0.000       2.413                          

 Removal time                                           -0.064       2.349                          

 Data required time                                                  2.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.349                          
 Data arrival time                                                   2.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RS
Path Group  : clk_6M
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.602
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.948       0.948         uart_clk         
 USCM_215_624/CLKOUT               td                    0.143       1.091 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.515       1.606         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.367       2.218         ntR14025         
 CLMA_225_402/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_225_402/CR0                  tco                   0.173       2.391 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=281)      0.608       2.999         u_CORES/u_debug_core_0/resetn
 CLMS_201_469/RS                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RS

 Data arrival time                                                   2.999         Logic Levels: 0  
                                                                                   Logic: 0.173ns(22.151%), Route: 0.608ns(77.849%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        1.112       1.112         uart_clk         
 USCM_215_624/CLKOUT               td                    0.168       1.280 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.602       1.882         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.433       2.602         ntR14024         
 CLMS_201_469/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/CLK
 clock pessimism                                        -0.189       2.413                          
 clock uncertainty                                       0.000       2.413                          

 Removal time                                           -0.064       2.349                          

 Data required time                                                  2.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.349                          
 Data arrival time                                                   2.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave1_judge/root3/N455_m1/gopapm/RST_X
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.855       0.991 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.105       1.096 r       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6764)     3.623       4.719         nt_rst           
 CLMA_165_378/CR1                  td                    0.286       5.005 r       display_HMI/N10996_13/gateop_LUT6DL5_perm/L5
                                   net (fanout=498)      7.110      12.115         Vpp_measure1/N0  
 APM_71_1194/RST_X_1                                                       r       wave1_judge/root3/N455_m1/gopapm/RST_X

 Data arrival time                                                  12.115         Logic Levels: 3  
                                                                                   Logic: 1.246ns(10.285%), Route: 10.869ns(89.715%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave1_judge/root3/N455_m1/gopapm/RST_Y
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.855       0.991 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.105       1.096 r       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6764)     3.623       4.719         nt_rst           
 CLMA_165_378/CR1                  td                    0.286       5.005 r       display_HMI/N10996_13/gateop_LUT6DL5_perm/L5
                                   net (fanout=498)      7.110      12.115         Vpp_measure1/N0  
 APM_71_1194/RST_Y_1                                                       r       wave1_judge/root3/N455_m1/gopapm/RST_Y

 Data arrival time                                                  12.115         Logic Levels: 3  
                                                                                   Logic: 1.246ns(10.285%), Route: 10.869ns(89.715%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave1_judge/root3/N455_m3/gopapm/RST_X
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.855       0.991 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.105       1.096 r       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6764)     3.623       4.719         nt_rst           
 CLMA_165_378/CR1                  td                    0.286       5.005 r       display_HMI/N10996_13/gateop_LUT6DL5_perm/L5
                                   net (fanout=498)      6.521      11.526         Vpp_measure1/N0  
 APM_71_1194/RST_X_0                                                       r       wave1_judge/root3/N455_m3/gopapm/RST_X

 Data arrival time                                                  11.526         Logic Levels: 3  
                                                                                   Logic: 1.246ns(10.810%), Route: 10.280ns(89.190%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave2_judge/divider3/Div_flow_loop[7].Divider/Divisor_o[8]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.646       0.782 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6764)     0.286       1.159         nt_rst           
 CLMA_27_990/RS                                                            f       wave2_judge/divider3/Div_flow_loop[7].Divider/Divisor_o[8]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   1.159         Logic Levels: 2  
                                                                                   Logic: 0.737ns(63.589%), Route: 0.422ns(36.411%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave2_judge/divider3/Div_flow_loop[7].Divider/Divisor_o[10]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.646       0.782 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6764)     0.286       1.159         nt_rst           
 CLMA_27_990/RS                                                            f       wave2_judge/divider3/Div_flow_loop[7].Divider/Divisor_o[10]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   1.159         Logic Levels: 2  
                                                                                   Logic: 0.737ns(63.589%), Route: 0.422ns(36.411%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave2_judge/divider3/Div_flow_loop[7].Divider/Divisor_o[16]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.646       0.782 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6764)     0.286       1.159         nt_rst           
 CLMA_27_990/RS                                                            f       wave2_judge/divider3/Div_flow_loop[7].Divider/Divisor_o[16]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   1.159         Logic Levels: 2  
                                                                                   Logic: 0.737ns(63.589%), Route: 0.422ns(36.411%)
====================================================================================================

{clk_64M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.852       7.812           0.960           High Pulse Width  DRM_256_336/CLKA[0]     adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 6.852       7.812           0.960           High Pulse Width  DRM_256_366/CLKA[0]     adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 6.853       7.813           0.960           Low Pulse Width   DRM_256_336/CLKA[0]     adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
====================================================================================================

{clk_6M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 82.373      83.333          0.960           High Pulse Width  DRM_256_336/CLKB[0]     adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 82.373      83.333          0.960           Low Pulse Width   DRM_256_336/CLKB[0]     adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 82.373      83.333          0.960           High Pulse Width  DRM_256_366/CLKB[0]     adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.040      25.000          0.960           High Pulse Width  DRM_298_426/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.040      25.000          0.960           Low Pulse Width   DRM_298_426/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.040      25.000          0.960           High Pulse Width  DRM_256_426/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/gopdrm_36k/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMA_219_690/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMA_219_690/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMA_219_690/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : fre_duty_measure1/N45_m1/gopapm/CLK
Endpoint    : fre_duty_measure1/Divider2/Divider/Mod[28]/opit_0_inv_AQ_perm/CIN
Path Group  : clk_64M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.503
  Launch Clock Delay      :  1.797
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.395       1.268         ntclkbufg_1      
 HCKB_213_188/CLKOUT               td                    0.233       1.501 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=4110)     0.296       1.797         ntR14021         
 APM_281_120/CLK_1                                                         r       fre_duty_measure1/N45_m1/gopapm/CLK

 APM_281_120/P_1[25]               tco                   1.245       3.042 f       fre_duty_measure1/N45_m1/gopapm/P[25]
                                   net (fanout=1)        1.330       4.372         fre_duty_measure1/_N1
 CLMS_159_175/COUT                 td                    0.228       4.600 f       fre_duty_measure1/Divider2/Divider/Dividend_o[30]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.600         fre_duty_measure1/_N125738
 CLMS_159_181/Y0                   td                    0.037       4.637 f       fre_duty_measure1/N45_a1_5/gateop_perm/Y
                                   net (fanout=32)       0.615       5.252         fre_duty_measure1/N139 [28]
 CLMA_207_114/COUT                 td                    0.201       5.453 f       fre_duty_measure1/Divider2/Divider/Mod[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.453         fre_duty_measure1/Divider2/Divider/N18.co [4]
 CLMA_207_120/COUT                 td                    0.056       5.509 f       fre_duty_measure1/Divider2/Divider/Mod[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.509         fre_duty_measure1/Divider2/Divider/N18.co [8]
 CLMA_207_126/COUT                 td                    0.056       5.565 f       fre_duty_measure1/Divider2/Divider/Mod[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.565         fre_duty_measure1/Divider2/Divider/N18.co [12]
 CLMA_207_132/COUT                 td                    0.056       5.621 f       fre_duty_measure1/Divider2/Divider/Mod[15]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.621         fre_duty_measure1/Divider2/Divider/N18.co [16]
 CLMA_207_138/COUT                 td                    0.056       5.677 f       fre_duty_measure1/Divider2/Divider/Mod[19]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.677         fre_duty_measure1/Divider2/Divider/N18.co [20]
 CLMA_207_144/COUT                 td                    0.056       5.733 f       fre_duty_measure1/Divider2/Divider/Mod[23]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.733         fre_duty_measure1/Divider2/Divider/N18.co [24]
 CLMA_207_156/COUT                 td                    0.046       5.779 r       fre_duty_measure1/Divider2/Divider/Mod[27]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.779         fre_duty_measure1/Divider2/Divider/N18.co [28]
 CLMA_207_162/CIN                                                          r       fre_duty_measure1/Divider2/Divider/Mod[28]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   5.779         Logic Levels: 9  
                                                                                   Logic: 2.037ns(51.155%), Route: 1.945ns(48.845%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                            15.625      15.625 r                        
 GPLL_7_1075/CLKOUT0                                     0.000      15.625 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635      16.260         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097      16.357 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336      16.693         ntclkbufg_1      
 HCKB_213_167/CLKOUT               td                    0.195      16.888 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=1281)     0.240      17.128         ntR14019         
 CLMA_207_162/CLK                                                          r       fre_duty_measure1/Divider2/Divider/Mod[31]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.141      17.269                          
 clock uncertainty                                      -0.150      17.119                          

 Setup time                                             -0.057      17.062                          

 Data required time                                                 17.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.062                          
 Data arrival time                                                   5.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.283                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/N45_m1/gopapm/CLK
Endpoint    : fre_duty_measure1/Divider2/Divider/Mod[24]/opit_0_inv_AQ_perm/CIN
Path Group  : clk_64M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.502
  Launch Clock Delay      :  1.797
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.395       1.268         ntclkbufg_1      
 HCKB_213_188/CLKOUT               td                    0.233       1.501 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=4110)     0.296       1.797         ntR14021         
 APM_281_120/CLK_1                                                         r       fre_duty_measure1/N45_m1/gopapm/CLK

 APM_281_120/P_1[25]               tco                   1.245       3.042 f       fre_duty_measure1/N45_m1/gopapm/P[25]
                                   net (fanout=1)        1.330       4.372         fre_duty_measure1/_N1
 CLMS_159_175/COUT                 td                    0.228       4.600 f       fre_duty_measure1/Divider2/Divider/Dividend_o[30]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.600         fre_duty_measure1/_N125738
 CLMS_159_181/Y0                   td                    0.037       4.637 f       fre_duty_measure1/N45_a1_5/gateop_perm/Y
                                   net (fanout=32)       0.615       5.252         fre_duty_measure1/N139 [28]
 CLMA_207_114/COUT                 td                    0.201       5.453 f       fre_duty_measure1/Divider2/Divider/Mod[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.453         fre_duty_measure1/Divider2/Divider/N18.co [4]
 CLMA_207_120/COUT                 td                    0.056       5.509 f       fre_duty_measure1/Divider2/Divider/Mod[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.509         fre_duty_measure1/Divider2/Divider/N18.co [8]
 CLMA_207_126/COUT                 td                    0.056       5.565 f       fre_duty_measure1/Divider2/Divider/Mod[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.565         fre_duty_measure1/Divider2/Divider/N18.co [12]
 CLMA_207_132/COUT                 td                    0.056       5.621 f       fre_duty_measure1/Divider2/Divider/Mod[15]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.621         fre_duty_measure1/Divider2/Divider/N18.co [16]
 CLMA_207_138/COUT                 td                    0.056       5.677 f       fre_duty_measure1/Divider2/Divider/Mod[19]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.677         fre_duty_measure1/Divider2/Divider/N18.co [20]
 CLMA_207_144/COUT                 td                    0.046       5.723 r       fre_duty_measure1/Divider2/Divider/Mod[23]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.723         fre_duty_measure1/Divider2/Divider/N18.co [24]
 CLMA_207_156/CIN                                                          r       fre_duty_measure1/Divider2/Divider/Mod[24]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   5.723         Logic Levels: 8  
                                                                                   Logic: 1.981ns(50.458%), Route: 1.945ns(49.542%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                            15.625      15.625 r                        
 GPLL_7_1075/CLKOUT0                                     0.000      15.625 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635      16.260         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097      16.357 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336      16.693         ntclkbufg_1      
 HCKB_213_167/CLKOUT               td                    0.195      16.888 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=1281)     0.239      17.127         ntR14019         
 CLMA_207_156/CLK                                                          r       fre_duty_measure1/Divider2/Divider/Mod[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.141      17.268                          
 clock uncertainty                                      -0.150      17.118                          

 Setup time                                             -0.057      17.061                          

 Data required time                                                 17.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.061                          
 Data arrival time                                                   5.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.338                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/N45_m1/gopapm/CLK
Endpoint    : fre_duty_measure1/Divider2/Divider/Mod[20]/opit_0_inv_AQ_perm/CIN
Path Group  : clk_64M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.156  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.500
  Launch Clock Delay      :  1.797
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.395       1.268         ntclkbufg_1      
 HCKB_213_188/CLKOUT               td                    0.233       1.501 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=4110)     0.296       1.797         ntR14021         
 APM_281_120/CLK_1                                                         r       fre_duty_measure1/N45_m1/gopapm/CLK

 APM_281_120/P_1[25]               tco                   1.245       3.042 f       fre_duty_measure1/N45_m1/gopapm/P[25]
                                   net (fanout=1)        1.330       4.372         fre_duty_measure1/_N1
 CLMS_159_175/COUT                 td                    0.228       4.600 f       fre_duty_measure1/Divider2/Divider/Dividend_o[30]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.600         fre_duty_measure1/_N125738
 CLMS_159_181/Y0                   td                    0.037       4.637 f       fre_duty_measure1/N45_a1_5/gateop_perm/Y
                                   net (fanout=32)       0.615       5.252         fre_duty_measure1/N139 [28]
 CLMA_207_114/COUT                 td                    0.201       5.453 f       fre_duty_measure1/Divider2/Divider/Mod[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.453         fre_duty_measure1/Divider2/Divider/N18.co [4]
 CLMA_207_120/COUT                 td                    0.056       5.509 f       fre_duty_measure1/Divider2/Divider/Mod[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.509         fre_duty_measure1/Divider2/Divider/N18.co [8]
 CLMA_207_126/COUT                 td                    0.056       5.565 f       fre_duty_measure1/Divider2/Divider/Mod[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.565         fre_duty_measure1/Divider2/Divider/N18.co [12]
 CLMA_207_132/COUT                 td                    0.056       5.621 f       fre_duty_measure1/Divider2/Divider/Mod[15]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.621         fre_duty_measure1/Divider2/Divider/N18.co [16]
 CLMA_207_138/COUT                 td                    0.046       5.667 r       fre_duty_measure1/Divider2/Divider/Mod[19]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.667         fre_duty_measure1/Divider2/Divider/N18.co [20]
 CLMA_207_144/CIN                                                          r       fre_duty_measure1/Divider2/Divider/Mod[20]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   5.667         Logic Levels: 7  
                                                                                   Logic: 1.925ns(49.742%), Route: 1.945ns(50.258%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                            15.625      15.625 r                        
 GPLL_7_1075/CLKOUT0                                     0.000      15.625 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635      16.260         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097      16.357 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336      16.693         ntclkbufg_1      
 HCKB_213_167/CLKOUT               td                    0.195      16.888 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=1281)     0.237      17.125         ntR14019         
 CLMA_207_144/CLK                                                          r       fre_duty_measure1/Divider2/Divider/Mod[23]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.141      17.266                          
 clock uncertainty                                      -0.150      17.116                          

 Setup time                                             -0.057      17.059                          

 Data required time                                                 17.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.059                          
 Data arrival time                                                   5.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.392                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/Divider2/Div_flow_loop[22].Divider/Dividend_o[14]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : fre_duty_measure1/Divider2/Div_flow_loop[21].Divider/Dividend_o[14]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : clk_64M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.806
  Launch Clock Delay      :  1.519
  Clock Pessimism Removal :  -0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097       0.732 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336       1.068         ntclkbufg_1      
 HCKB_213_188/CLKOUT               td                    0.195       1.263 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=4110)     0.256       1.519         ntR14021         
 CLMA_267_210/CLK                                                          r       fre_duty_measure1/Divider2/Div_flow_loop[22].Divider/Dividend_o[14]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_267_210/CR1                  tco                   0.123       1.642 r       fre_duty_measure1/Divider2/Div_flow_loop[22].Divider/Dividend_o[14]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=1)        0.109       1.751         fre_duty_measure1/Divider2/Dividend_ini_reg[22] [14]
 CLMA_267_210/C4                                                           r       fre_duty_measure1/Divider2/Div_flow_loop[21].Divider/Dividend_o[14]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   1.751         Logic Levels: 0  
                                                                                   Logic: 0.123ns(53.017%), Route: 0.109ns(46.983%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.395       1.268         ntclkbufg_1      
 HCKB_213_188/CLKOUT               td                    0.233       1.501 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=4110)     0.305       1.806         ntR14021         
 CLMA_267_210/CLK                                                          r       fre_duty_measure1/Divider2/Div_flow_loop[21].Divider/Dividend_o[14]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.286       1.520                          
 clock uncertainty                                       0.000       1.520                          

 Hold time                                              -0.018       1.502                          

 Data required time                                                  1.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.502                          
 Data arrival time                                                   1.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/Divider1/Div_flow_loop[1].Divider/Quotient[20]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[21]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : clk_64M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.801
  Launch Clock Delay      :  1.517
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097       0.732 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       1.060         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.262       1.517         ntR14018         
 CLMA_177_342/CLK                                                          r       fre_duty_measure1/Divider1/Div_flow_loop[1].Divider/Quotient[20]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_177_342/CR2                  tco                   0.123       1.640 f       fre_duty_measure1/Divider1/Div_flow_loop[1].Divider/Quotient[20]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=1)        0.101       1.741         fre_duty_measure1/Divider1/Quotient_reg[1] [20]
 CLMA_177_342/B3                                                           f       fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[21]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   1.741         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.911%), Route: 0.101ns(45.089%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.258         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.310       1.801         ntR14018         
 CLMA_177_342/CLK                                                          r       fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[21]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.284       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Hold time                                              -0.026       1.491                          

 Data required time                                                  1.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.491                          
 Data arrival time                                                   1.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/Divider1/Div_flow_loop[6].Divider/Divisor_o[2]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : fre_duty_measure1/Divider1/Div_flow_loop[5].Divider/Mod[4]/opit_0_inv_AQ_perm/CIN
Path Group  : clk_64M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.135  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.534
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097       0.732 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336       1.068         ntclkbufg_1      
 HCKB_213_188/CLKOUT               td                    0.195       1.263 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=4110)     0.271       1.534         ntR14021         
 CLMS_267_295/CLK                                                          r       fre_duty_measure1/Divider1/Div_flow_loop[6].Divider/Divisor_o[2]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_267_295/CR1                  tco                   0.124       1.658 f       fre_duty_measure1/Divider1/Div_flow_loop[6].Divider/Divisor_o[2]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=5)        0.112       1.770         fre_duty_measure1/Divider1/Divisor_reg[6] [2]
 CLMA_267_300/COUT                 td                    0.135       1.905 r       fre_duty_measure1/Divider1/Div_flow_loop[5].Divider/Mod[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       1.905         fre_duty_measure1/Divider1/Div_flow_loop[5].Divider/N18_1.co [3]
 CLMA_267_306/CIN                                                          r       fre_duty_measure1/Divider1/Div_flow_loop[5].Divider/Mod[4]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   1.905         Logic Levels: 1  
                                                                                   Logic: 0.259ns(69.811%), Route: 0.112ns(30.189%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.258         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=493)      0.319       1.810         ntR14020         
 CLMA_267_306/CLK                                                          r       fre_duty_measure1/Divider1/Div_flow_loop[5].Divider/Mod[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.141       1.669                          
 clock uncertainty                                       0.000       1.669                          

 Hold time                                              -0.014       1.655                          

 Data required time                                                  1.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.655                          
 Data arrival time                                                   1.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : Vpp_measure2/min[1]/opit_0/CLK
Endpoint    : fre_duty_measure2/timer2[23]/opit_0/CE
Path Group  : clk_64M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.514
  Launch Clock Delay      :  1.804
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758     167.424         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115     167.539 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.395     167.934         ntclkbufg_0      
 HCKB_213_160/CLKOUT               td                    0.233     168.167 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=4690)     0.303     168.470         ntR14022         
 CLMA_189_222/CLK                                                          r       Vpp_measure2/min[1]/opit_0/CLK

 CLMA_189_222/Q0                   tco                   0.125     168.595 f       Vpp_measure2/min[1]/opit_0/Q
                                   net (fanout=4)        0.164     168.759         Vmin2[1]         
 CLMA_195_216/COUT                 td                    0.228     168.987 f       N30_4/gateop_perm/COUT
                                   net (fanout=1)        0.000     168.987         _N118784         
 CLMA_195_222/Y2                   td                    0.093     169.080 f       N30_7/gateop_perm/Y
                                   net (fanout=1)        0.240     169.320         N30[6]           
 CLMA_195_234/COUT                 td                    0.197     169.517 f       N34.lt_3/gateop_perm/COUT
                                   net (fanout=1)        0.000     169.517         N34.co [6]       
 CLMA_195_240/CR1                  td                    0.119     169.636 f       N34.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.405     170.041         _N1              
 CLMS_189_187/Y0                   td                    0.040     170.081 r       fre_duty_measure2/N125_2/LUT6_inst_perm/L6
                                   net (fanout=38)       0.409     170.490         fre_duty_measure2/N125
 CLMA_207_222/CE                                                           r       fre_duty_measure2/timer2[23]/opit_0/CE

 Data arrival time                                                 170.490         Logic Levels: 5  
                                                                                   Logic: 0.802ns(39.703%), Route: 1.218ns(60.297%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           171.875     171.875 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     171.875 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635     172.510         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097     172.607 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336     172.943         ntclkbufg_1      
 HCKB_213_167/CLKOUT               td                    0.195     173.138 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=1281)     0.251     173.389         ntR14019         
 CLMA_207_222/CLK                                                          r       fre_duty_measure2/timer2[23]/opit_0/CLK
 clock pessimism                                         0.000     173.389                          
 clock uncertainty                                      -0.150     173.239                          

 Setup time                                             -0.116     173.123                          

 Data required time                                                173.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                173.123                          
 Data arrival time                                                 170.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.633                          
====================================================================================================

====================================================================================================

Startpoint  : Vpp_measure2/min[1]/opit_0/CLK
Endpoint    : fre_duty_measure2/timer2[24]/opit_0/CE
Path Group  : clk_64M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.514
  Launch Clock Delay      :  1.804
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758     167.424         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115     167.539 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.395     167.934         ntclkbufg_0      
 HCKB_213_160/CLKOUT               td                    0.233     168.167 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=4690)     0.303     168.470         ntR14022         
 CLMA_189_222/CLK                                                          r       Vpp_measure2/min[1]/opit_0/CLK

 CLMA_189_222/Q0                   tco                   0.125     168.595 f       Vpp_measure2/min[1]/opit_0/Q
                                   net (fanout=4)        0.164     168.759         Vmin2[1]         
 CLMA_195_216/COUT                 td                    0.228     168.987 f       N30_4/gateop_perm/COUT
                                   net (fanout=1)        0.000     168.987         _N118784         
 CLMA_195_222/Y2                   td                    0.093     169.080 f       N30_7/gateop_perm/Y
                                   net (fanout=1)        0.240     169.320         N30[6]           
 CLMA_195_234/COUT                 td                    0.197     169.517 f       N34.lt_3/gateop_perm/COUT
                                   net (fanout=1)        0.000     169.517         N34.co [6]       
 CLMA_195_240/CR1                  td                    0.119     169.636 f       N34.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.405     170.041         _N1              
 CLMS_189_187/Y0                   td                    0.040     170.081 r       fre_duty_measure2/N125_2/LUT6_inst_perm/L6
                                   net (fanout=38)       0.409     170.490         fre_duty_measure2/N125
 CLMA_207_222/CE                                                           r       fre_duty_measure2/timer2[24]/opit_0/CE

 Data arrival time                                                 170.490         Logic Levels: 5  
                                                                                   Logic: 0.802ns(39.703%), Route: 1.218ns(60.297%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           171.875     171.875 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     171.875 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635     172.510         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097     172.607 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336     172.943         ntclkbufg_1      
 HCKB_213_167/CLKOUT               td                    0.195     173.138 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=1281)     0.251     173.389         ntR14019         
 CLMA_207_222/CLK                                                          r       fre_duty_measure2/timer2[24]/opit_0/CLK
 clock pessimism                                         0.000     173.389                          
 clock uncertainty                                      -0.150     173.239                          

 Setup time                                             -0.116     173.123                          

 Data required time                                                173.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                173.123                          
 Data arrival time                                                 170.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.633                          
====================================================================================================

====================================================================================================

Startpoint  : Vpp_measure2/min[1]/opit_0/CLK
Endpoint    : fre_duty_measure2/timer2[26]/opit_0/CE
Path Group  : clk_64M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.514
  Launch Clock Delay      :  1.804
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758     167.424         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115     167.539 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.395     167.934         ntclkbufg_0      
 HCKB_213_160/CLKOUT               td                    0.233     168.167 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=4690)     0.303     168.470         ntR14022         
 CLMA_189_222/CLK                                                          r       Vpp_measure2/min[1]/opit_0/CLK

 CLMA_189_222/Q0                   tco                   0.125     168.595 f       Vpp_measure2/min[1]/opit_0/Q
                                   net (fanout=4)        0.164     168.759         Vmin2[1]         
 CLMA_195_216/COUT                 td                    0.228     168.987 f       N30_4/gateop_perm/COUT
                                   net (fanout=1)        0.000     168.987         _N118784         
 CLMA_195_222/Y2                   td                    0.093     169.080 f       N30_7/gateop_perm/Y
                                   net (fanout=1)        0.240     169.320         N30[6]           
 CLMA_195_234/COUT                 td                    0.197     169.517 f       N34.lt_3/gateop_perm/COUT
                                   net (fanout=1)        0.000     169.517         N34.co [6]       
 CLMA_195_240/CR1                  td                    0.119     169.636 f       N34.lt_5/gateop_l6l5_perm/L5
                                   net (fanout=21)       0.405     170.041         _N1              
 CLMS_189_187/Y0                   td                    0.040     170.081 r       fre_duty_measure2/N125_2/LUT6_inst_perm/L6
                                   net (fanout=38)       0.409     170.490         fre_duty_measure2/N125
 CLMA_207_222/CE                                                           r       fre_duty_measure2/timer2[26]/opit_0/CE

 Data arrival time                                                 170.490         Logic Levels: 5  
                                                                                   Logic: 0.802ns(39.703%), Route: 1.218ns(60.297%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           171.875     171.875 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     171.875 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635     172.510         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097     172.607 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336     172.943         ntclkbufg_1      
 HCKB_213_167/CLKOUT               td                    0.195     173.138 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=1281)     0.251     173.389         ntR14019         
 CLMA_207_222/CLK                                                          r       fre_duty_measure2/timer2[26]/opit_0/CLK
 clock pessimism                                         0.000     173.389                          
 clock uncertainty                                      -0.150     173.239                          

 Setup time                                             -0.116     173.123                          

 Data required time                                                173.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                173.123                          
 Data arrival time                                                 170.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.633                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
Endpoint    : adc_transform1/rd_en/opit_0_inv/CE
Path Group  : clk_64M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.794
  Launch Clock Delay      :  1.505
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635       0.635         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.060         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.250       1.505         ntR14024         
 CLMS_189_397/CLK                                                          r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK

 CLMS_189_397/CR1                  tco                   0.124       1.629 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/L5Q
                                   net (fanout=20)       0.249       1.878         last1            
 CLMA_195_366/Y0                   td                    0.056       1.934 f       adc_transform1/w_flag/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.225       2.159         adc_transform1/N47
 CLMA_195_366/CE                                                           f       adc_transform1/rd_en/opit_0_inv/CE

 Data arrival time                                                   2.159         Logic Levels: 1  
                                                                                   Logic: 0.180ns(27.523%), Route: 0.474ns(72.477%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.258         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.303       1.794         ntR14018         
 CLMA_195_366/CLK                                                          r       adc_transform1/rd_en/opit_0_inv/CLK
 clock pessimism                                         0.000       1.794                          
 clock uncertainty                                       0.150       1.944                          

 Hold time                                              -0.038       1.906                          

 Data required time                                                  1.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.906                          
 Data arrival time                                                   2.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
Endpoint    : adc_transform1/w_flag/opit_0_inv_L5Q_perm/CE
Path Group  : clk_64M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.794
  Launch Clock Delay      :  1.505
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635       0.635         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.060         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.250       1.505         ntR14024         
 CLMS_189_397/CLK                                                          r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK

 CLMS_189_397/CR1                  tco                   0.124       1.629 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/L5Q
                                   net (fanout=20)       0.249       1.878         last1            
 CLMA_195_366/Y0                   td                    0.056       1.934 f       adc_transform1/w_flag/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.225       2.159         adc_transform1/N47
 CLMA_195_366/CE                                                           f       adc_transform1/w_flag/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   2.159         Logic Levels: 1  
                                                                                   Logic: 0.180ns(27.523%), Route: 0.474ns(72.477%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.258         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.303       1.794         ntR14018         
 CLMA_195_366/CLK                                                          r       adc_transform1/w_flag/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       1.794                          
 clock uncertainty                                       0.150       1.944                          

 Hold time                                              -0.038       1.906                          

 Data required time                                                  1.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.906                          
 Data arrival time                                                   2.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
Endpoint    : adc_transform2/rd_en/opit_0_inv/CE
Path Group  : clk_64M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.796
  Launch Clock Delay      :  1.507
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635       0.635         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.060         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.252       1.507         ntR14024         
 CLMA_177_396/CLK                                                          r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK

 CLMA_177_396/CR1                  tco                   0.124       1.631 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/L5Q
                                   net (fanout=18)       0.184       1.815         adc_transform2/empty
 CLMS_171_379/Y0                   td                    0.061       1.876 f       adc_transform2/w_flag/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.313       2.189         adc_transform2/N47
 CLMS_171_379/CE                                                           f       adc_transform2/rd_en/opit_0_inv/CE

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 0.185ns(27.126%), Route: 0.497ns(72.874%)
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                             0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.258         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.305       1.796         ntR14018         
 CLMS_171_379/CLK                                                          r       adc_transform2/rd_en/opit_0_inv/CLK
 clock pessimism                                         0.000       1.796                          
 clock uncertainty                                       0.150       1.946                          

 Hold time                                              -0.038       1.908                          

 Data required time                                                  1.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.908                          
 Data arrival time                                                   2.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : wave1_judge/root1/N911_m1/gopapm/CLK
Endpoint    : wave1_judge/root1/N942_m1/gopapm/Y[1]
Path Group  : clk_6M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.536
  Launch Clock Delay      :  1.814
  Clock Pessimism Removal :  0.248

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.395       1.268         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.233       1.501 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=4089)     0.313       1.814         ntR14023         
 APM_71_1038/CLK_0                                                         r       wave1_judge/root1/N911_m1/gopapm/CLK

 APM_71_1038/P_0[30]               tco                   1.245       3.059 f       wave1_judge/root1/N911_m1/gopapm/P[30]
                                   net (fanout=2)        2.489       5.548         wave1_judge/root1/_N3088
 CLMA_57_732/COUT                  td                    0.198       5.746 f       wave1_judge/root1/N911_a1_1_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.746         wave1_judge/root1/_N121043
 CLMA_57_738/COUT                  td                    0.056       5.802 f       wave1_judge/root1/N911_a1_1_12/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.802         wave1_judge/root1/_N121047
 CLMA_57_744/Y0                    td                    0.037       5.839 f       wave1_judge/root1/N911_a1_1_13/gateop_perm/Y
                                   net (fanout=1)        2.263       8.102         wave1_judge/root1/_N3137
 APM_71_1074/P_1[26]               td                    1.126       9.228 f       wave1_judge/root1/N911_m3/gopapm/P[26]
                                   net (fanout=2)        2.509      11.737         wave1_judge/root1/_N3176
 CLMA_51_756/COUT                  td                    0.046      11.783 f       wave1_judge/root1/N911_a3_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      11.783         wave1_judge/root1/_N121087
 CLMA_51_768/Y2                    td                    0.093      11.876 f       wave1_judge/root1/N911_a3_7/gateop_perm/Y
                                   net (fanout=1)        0.519      12.395         wave1_judge/root1/N911 [47]
 CLMA_51_744/COUT                  td                    0.097      12.492 f       wave1_judge/root1/N912.lt_23/gateop_perm/COUT
                                   net (fanout=1)        0.000      12.492         wave1_judge/root1/N912.co [46]
 CLMA_51_750/Y0                    td                    0.037      12.529 f       wave1_judge/root1/Q_q[1][1]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        1.845      14.374         wave1_judge/root1/N1295 [1]
 APM_71_1104/Y_1[1]                                                        f       wave1_judge/root1/N942_m1/gopapm/Y[1]

 Data arrival time                                                  14.374         Logic Levels: 8  
                                                                                   Logic: 2.935ns(23.368%), Route: 9.625ns(76.632%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635     167.301         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097     167.398 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.336     167.734         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.195     167.929 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=4089)     0.273     168.202         ntR14023         
 APM_71_1104/CLK_1                                                         r       wave1_judge/root1/N942_m1/gopapm/CLK
 clock pessimism                                         0.248     168.450                          
 clock uncertainty                                      -0.150     168.300                          

 Setup time                                             -0.250     168.050                          

 Data required time                                                168.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.050                          
 Data arrival time                                                  14.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       153.676                          
====================================================================================================

====================================================================================================

Startpoint  : wave1_judge/root1/N911_m1/gopapm/CLK
Endpoint    : wave1_judge/root1/N942_m1/gopapm/X[1]
Path Group  : clk_6M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.536
  Launch Clock Delay      :  1.814
  Clock Pessimism Removal :  0.248

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.395       1.268         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.233       1.501 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=4089)     0.313       1.814         ntR14023         
 APM_71_1038/CLK_0                                                         r       wave1_judge/root1/N911_m1/gopapm/CLK

 APM_71_1038/P_0[30]               tco                   1.245       3.059 f       wave1_judge/root1/N911_m1/gopapm/P[30]
                                   net (fanout=2)        2.489       5.548         wave1_judge/root1/_N3088
 CLMA_57_732/COUT                  td                    0.198       5.746 f       wave1_judge/root1/N911_a1_1_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.746         wave1_judge/root1/_N121043
 CLMA_57_738/COUT                  td                    0.056       5.802 f       wave1_judge/root1/N911_a1_1_12/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.802         wave1_judge/root1/_N121047
 CLMA_57_744/Y0                    td                    0.037       5.839 f       wave1_judge/root1/N911_a1_1_13/gateop_perm/Y
                                   net (fanout=1)        2.263       8.102         wave1_judge/root1/_N3137
 APM_71_1074/P_1[26]               td                    1.126       9.228 f       wave1_judge/root1/N911_m3/gopapm/P[26]
                                   net (fanout=2)        2.509      11.737         wave1_judge/root1/_N3176
 CLMA_51_756/COUT                  td                    0.046      11.783 f       wave1_judge/root1/N911_a3_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      11.783         wave1_judge/root1/_N121087
 CLMA_51_768/Y2                    td                    0.093      11.876 f       wave1_judge/root1/N911_a3_7/gateop_perm/Y
                                   net (fanout=1)        0.519      12.395         wave1_judge/root1/N911 [47]
 CLMA_51_744/COUT                  td                    0.097      12.492 f       wave1_judge/root1/N912.lt_23/gateop_perm/COUT
                                   net (fanout=1)        0.000      12.492         wave1_judge/root1/N912.co [46]
 CLMA_51_750/Y0                    td                    0.037      12.529 f       wave1_judge/root1/Q_q[1][1]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        1.560      14.089         wave1_judge/root1/N1295 [1]
 APM_71_1104/X_1[1]                                                        f       wave1_judge/root1/N942_m1/gopapm/X[1]

 Data arrival time                                                  14.089         Logic Levels: 8  
                                                                                   Logic: 2.935ns(23.910%), Route: 9.340ns(76.090%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635     167.301         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097     167.398 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.336     167.734         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.195     167.929 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=4089)     0.273     168.202         ntR14023         
 APM_71_1104/CLK_1                                                         r       wave1_judge/root1/N942_m1/gopapm/CLK
 clock pessimism                                         0.248     168.450                          
 clock uncertainty                                      -0.150     168.300                          

 Setup time                                             -0.308     167.992                          

 Data required time                                                167.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                167.992                          
 Data arrival time                                                  14.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       153.903                          
====================================================================================================

====================================================================================================

Startpoint  : wave1_judge/root1/N873_m1/gopapm/CLK
Endpoint    : wave1_judge/root1/N911_m3/gopapm/X[2]
Path Group  : clk_6M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.530
  Launch Clock Delay      :  1.814
  Clock Pessimism Removal :  0.248

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.395       1.268         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.233       1.501 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=4089)     0.313       1.814         ntR14023         
 APM_71_1074/CLK_0                                                         r       wave1_judge/root1/N873_m1/gopapm/CLK

 APM_71_1074/P_0[26]               tco                   1.245       3.059 f       wave1_judge/root1/N873_m1/gopapm/P[26]
                                   net (fanout=2)        2.721       5.780         wave1_judge/root1/_N2974
 CLMA_63_690/COUT                  td                    0.194       5.974 f       wave1_judge/root1/N873_a1_1_4/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.974         wave1_judge/root1/_N121012
 CLMA_63_696/COUT                  td                    0.056       6.030 f       wave1_judge/root1/N873_a1_1_8/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.030         wave1_judge/root1/_N121016
 CLMA_63_702/COUT                  td                    0.056       6.086 f       wave1_judge/root1/N873_a1_1_12/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.086         wave1_judge/root1/_N121020
 CLMA_63_708/Y1                    td                    0.087       6.173 f       wave1_judge/root1/N873_a1_1_14/gateop_perm/Y
                                   net (fanout=1)        2.157       8.330         wave1_judge/root1/_N3029
 APM_71_1038/P_1[4]                td                    1.126       9.456 f       wave1_judge/root1/N873_m3/gopapm/P[4]
                                   net (fanout=1)        2.476      11.932         wave1_judge/root1/N873 [21]
 CLMS_51_685/COUT                  td                    0.197      12.129 f       wave1_judge/root1/N874.lt_11/gateop_perm/COUT
                                   net (fanout=1)        0.000      12.129         wave1_judge/root1/N874.co [22]
 CLMS_51_691/COUT                  td                    0.056      12.185 f       wave1_judge/root1/N874.lt_15/gateop_perm/COUT
                                   net (fanout=1)        0.000      12.185         wave1_judge/root1/N874.co [30]
 CLMS_51_697/COUT                  td                    0.056      12.241 f       wave1_judge/root1/N874.lt_19/gateop_perm/COUT
                                   net (fanout=1)        0.000      12.241         wave1_judge/root1/N874.co [38]
 CLMS_51_703/COUT                  td                    0.056      12.297 f       wave1_judge/root1/N874.lt_23/gateop_perm/COUT
                                   net (fanout=1)        0.000      12.297         wave1_judge/root1/N874.co [46]
 CLMS_51_709/Y0                    td                    0.037      12.334 f       wave1_judge/root1/Q_q[2][2]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        1.711      14.045         wave1_judge/root1/N1281 [2]
 APM_71_1074/X_1[2]                                                        f       wave1_judge/root1/N911_m3/gopapm/X[2]

 Data arrival time                                                  14.045         Logic Levels: 10 
                                                                                   Logic: 3.166ns(25.885%), Route: 9.065ns(74.115%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635     167.301         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097     167.398 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.336     167.734         ntclkbufg_0      
 HCKB_213_1078/CLKOUT              td                    0.195     167.929 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=4089)     0.267     168.196         ntR14023         
 APM_71_1074/CLK_1                                                         r       wave1_judge/root1/N911_m3/gopapm/CLK
 clock pessimism                                         0.248     168.444                          
 clock uncertainty                                      -0.150     168.294                          

 Setup time                                             -0.308     167.986                          

 Data required time                                                167.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                167.986                          
 Data arrival time                                                  14.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       153.941                          
====================================================================================================

====================================================================================================

Startpoint  : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/o_im[0]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0_inv_32X2DL6QL5Q/DIL
Path Group  : clk_6M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.794
  Launch Clock Delay      :  1.506
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635       0.635         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.060         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.251       1.506         ntR14025         
 CLMA_225_528/CLK                                                          r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/o_im[0]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_225_528/CR2                  tco                   0.123       1.629 f       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/o_im[0]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=1)        0.191       1.820         fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [0]
 CLMS_243_529/M0                                                           f       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0_inv_32X2DL6QL5Q/DIL

 Data arrival time                                                   1.820         Logic Levels: 0  
                                                                                   Logic: 0.123ns(39.172%), Route: 0.191ns(60.828%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.258         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.303       1.794         ntR14025         
 CLMS_243_529/CLK                                                          r       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[1]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -0.236       1.558                          
 clock uncertainty                                       0.000       1.558                          

 Hold time                                               0.161       1.719                          

 Data required time                                                  1.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.719                          
 Data arrival time                                                   1.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : wave1_judge/root2/D[15][46]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : wave1_judge/root2/D[14][45]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : clk_6M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  1.559
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635       0.635         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.336       1.068         ntclkbufg_0      
 HCKB_213_160/CLKOUT               td                    0.195       1.263 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=4690)     0.296       1.559         ntR14022         
 CLMA_33_300/CLK                                                           r       wave1_judge/root2/D[15][46]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_33_300/Q3                    tco                   0.103       1.662 r       wave1_judge/root2/D[15][46]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=2)        0.116       1.778         wave1_judge/root2/D[15] [45]
 CLMS_33_307/B4                                                            r       wave1_judge/root2/D[14][45]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   1.778         Logic Levels: 0  
                                                                                   Logic: 0.103ns(47.032%), Route: 0.116ns(52.968%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.258         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.342       1.833         ntR14024         
 CLMS_33_307/CLK                                                           r       wave1_judge/root2/D[14][45]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.141       1.692                          
 clock uncertainty                                       0.000       1.692                          

 Hold time                                              -0.015       1.677                          

 Data required time                                                  1.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.677                          
 Data arrival time                                                   1.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : wave1_judge/root2/D[15][48]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : wave1_judge/root2/D[14][47]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : clk_6M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  1.559
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635       0.635         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.336       1.068         ntclkbufg_0      
 HCKB_213_160/CLKOUT               td                    0.195       1.263 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=4690)     0.296       1.559         ntR14022         
 CLMA_33_300/CLK                                                           r       wave1_judge/root2/D[15][48]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_33_300/Q2                    tco                   0.103       1.662 r       wave1_judge/root2/D[15][48]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=2)        0.116       1.778         wave1_judge/root2/D[15] [47]
 CLMS_33_307/A4                                                            r       wave1_judge/root2/D[14][47]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   1.778         Logic Levels: 0  
                                                                                   Logic: 0.103ns(47.032%), Route: 0.116ns(52.968%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.258         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.342       1.833         ntR14024         
 CLMS_33_307/CLK                                                           r       wave1_judge/root2/D[14][47]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.141       1.692                          
 clock uncertainty                                       0.000       1.692                          

 Hold time                                              -0.015       1.677                          

 Data required time                                                  1.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.677                          
 Data arrival time                                                   1.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform2/rd_en/opit_0_inv/CLK
Endpoint    : adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_4/gateop_perm/CIN
Path Group  : clk_6M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.507
  Launch Clock Delay      :  1.796
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           828.125     828.125 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     828.125 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758     828.883         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115     828.998 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385     829.383         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.233     829.616 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.305     829.921         ntR14018         
 CLMS_171_379/CLK                                                          r       adc_transform2/rd_en/opit_0_inv/CLK

 CLMS_171_379/Q0                   tco                   0.125     830.046 f       adc_transform2/rd_en/opit_0_inv/Q
                                   net (fanout=14)       1.147     831.193         adc_transform2/rd_en
 CLMS_171_385/Y3                   td                    0.251     831.444 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.310     831.754         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N84 [4]
 CLMA_171_390/Y1                   td                    0.100     831.854 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.160     832.014         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/rrptr [4]
 CLMA_177_390/COUT                 td                    0.197     832.211 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000     832.211         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.co [6]
 CLMA_177_396/CIN                                                          f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_4/gateop_perm/CIN

 Data arrival time                                                 832.211         Logic Levels: 3  
                                                                                   Logic: 0.673ns(29.389%), Route: 1.617ns(70.611%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            833.330     833.330 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     833.330 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635     833.965         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097     834.062 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     834.390         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.195     834.585 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.252     834.837         ntR14024         
 CLMA_177_396/CLK                                                          r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.000     834.837                          
 clock uncertainty                                      -0.150     834.687                          

 Setup time                                             -0.055     834.632                          

 Data required time                                                834.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                834.632                          
 Data arrival time                                                 832.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.421                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform2/rd_en/opit_0_inv/CLK
Endpoint    : adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_4/gateop_perm/I4
Path Group  : clk_6M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.507
  Launch Clock Delay      :  1.796
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           828.125     828.125 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     828.125 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758     828.883         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115     828.998 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385     829.383         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.233     829.616 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.305     829.921         ntR14018         
 CLMS_171_379/CLK                                                          r       adc_transform2/rd_en/opit_0_inv/CLK

 CLMS_171_379/Q0                   tco                   0.125     830.046 f       adc_transform2/rd_en/opit_0_inv/Q
                                   net (fanout=14)       1.147     831.193         adc_transform2/rd_en
 CLMS_171_385/COUT                 td                    0.248     831.441 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000     831.441         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/_N128506
 CLMS_171_391/Y3                   td                    0.140     831.581 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.242     831.823         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N84 [8]
 CLMA_177_403/Y0                   td                    0.066     831.889 f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        0.227     832.116         adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/rrptr [8]
 CLMA_177_396/A4                                                           f       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N170.eq_4/gateop_perm/I4

 Data arrival time                                                 832.116         Logic Levels: 3  
                                                                                   Logic: 0.579ns(26.378%), Route: 1.616ns(73.622%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            833.330     833.330 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     833.330 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635     833.965         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097     834.062 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     834.390         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.195     834.585 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.252     834.837         ntR14024         
 CLMA_177_396/CLK                                                          r       adc_transform2/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.000     834.837                          
 clock uncertainty                                      -0.150     834.687                          

 Setup time                                             -0.145     834.542                          

 Data required time                                                834.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                834.542                          
 Data arrival time                                                 832.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.426                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/rd_en/opit_0_inv/CLK
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/I0
Path Group  : clk_6M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.505
  Launch Clock Delay      :  1.794
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           828.125     828.125 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     828.125 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758     828.883         adc_clk          
 USCM_215_627/CLKOUT               td                    0.115     828.998 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385     829.383         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.233     829.616 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.303     829.919         ntR14018         
 CLMA_195_366/CLK                                                          r       adc_transform1/rd_en/opit_0_inv/CLK

 CLMA_195_366/Q0                   tco                   0.125     830.044 f       adc_transform1/rd_en/opit_0_inv/Q
                                   net (fanout=14)       1.099     831.143         adc_transform1/rd_en
 CLMA_189_378/COUT                 td                    0.245     831.388 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000     831.388         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/_N128476
 CLMA_189_384/COUT                 td                    0.056     831.444 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000     831.444         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/_N128480
 CLMA_189_390/Y2                   td                    0.093     831.537 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=1)        0.160     831.697         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/N84 [11]
 CLMS_189_397/Y2                   td                    0.066     831.763 f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.321     832.084         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/rrptr [11]
 CLMS_189_397/B0                                                           f       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/I0

 Data arrival time                                                 832.084         Logic Levels: 4  
                                                                                   Logic: 0.585ns(27.021%), Route: 1.580ns(72.979%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            833.330     833.330 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     833.330 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635     833.965         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097     834.062 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     834.390         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.195     834.585 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.250     834.835         ntR14024         
 CLMS_189_397/CLK                                                          r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_AL5Q_perm/CLK
 clock pessimism                                         0.000     834.835                          
 clock uncertainty                                      -0.150     834.685                          

 Setup time                                             -0.167     834.518                          

 Data required time                                                834.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                834.518                          
 Data arrival time                                                 832.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.434                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[7]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : esp8266/tx_data[6]/opit_0_inv_L6Q_perm/I5
Path Group  : clk_6M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.813
  Launch Clock Delay      :  1.518
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           500.000     500.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     500.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635     500.635         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097     500.732 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     501.060         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.195     501.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.263     501.518         ntR14018         
 CLMA_177_336/CLK                                                          r       fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[7]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_177_336/Q2                   tco                   0.103     501.621 r       fre_duty_measure1/Divider1/Div_flow_loop[0].Divider/Quotient[7]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=4)        0.206     501.827         fre1[6]          
 CLMS_183_301/Y1                   td                    0.047     501.874 r       esp8266/N2835_and[6]_45/LUT6_inst_perm/L6
                                   net (fanout=1)        0.120     501.994         esp8266/_N183343 
 CLMS_183_289/Y1                   td                    0.056     502.050 f       esp8266/N2835_and[6]_57/gateop_perm/L6
                                   net (fanout=1)        0.172     502.222         esp8266/_N183355 
 CLMA_189_276/C5                                                           f       esp8266/tx_data[6]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                 502.222         Logic Levels: 2  
                                                                                   Logic: 0.206ns(29.261%), Route: 0.498ns(70.739%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            499.998     499.998 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     499.998 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758     500.756         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115     500.871 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.395     501.266         ntclkbufg_0      
 HCKB_213_160/CLKOUT               td                    0.233     501.499 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=4690)     0.312     501.811         ntR14022         
 CLMA_189_276/CLK                                                          r       esp8266/tx_data[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000     501.811                          
 clock uncertainty                                       0.150     501.961                          

 Hold time                                              -0.010     501.951                          

 Data required time                                                501.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.951                          
 Data arrival time                                                 502.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv_srl/D
Path Group  : clk_6M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.792
  Launch Clock Delay      :  1.507
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           500.000     500.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     500.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635     500.635         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097     500.732 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     501.060         ntclkbufg_1      
 HCKB_213_467/CLKOUT               td                    0.195     501.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=229)      0.252     501.507         ntR14018         
 CLMA_195_379/CLK                                                          r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_195_379/CR0                  tco                   0.122     501.629 r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=1)        0.584     502.213         adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/wptr [0]
 CLMA_195_378/M2                                                           r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv_srl/D

 Data arrival time                                                 502.213         Logic Levels: 0  
                                                                                   Logic: 0.122ns(17.280%), Route: 0.584ns(82.720%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            499.998     499.998 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     499.998 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758     500.756         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115     500.871 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385     501.256         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.233     501.489 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.301     501.790         ntR14024         
 CLMA_195_378/CLK                                                          r       adc_transform1/adc_fifo/U_ipm2l_fifo_adc_fifo/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv_srl/CLK
 clock pessimism                                         0.000     501.790                          
 clock uncertainty                                       0.150     501.940                          

 Hold time                                              -0.025     501.915                          

 Data required time                                                501.915                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.915                          
 Data arrival time                                                 502.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : fre_duty_measure2/Divider1/Div_flow_loop[0].Divider/Quotient[25]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : threshold_warning/led[7]/opit_0_inv/D
Path Group  : clk_6M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.792
  Launch Clock Delay      :  1.509
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_64M (rising edge)                           500.000     500.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000     500.000 r       PLL/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635     500.635         adc_clk          
 USCM_215_627/CLKOUT               td                    0.097     500.732 r       clkbufg_24/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     501.060         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.195     501.255 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=493)      0.254     501.509         ntR14020         
 CLMS_225_355/CLK                                                          r       fre_duty_measure2/Divider1/Div_flow_loop[0].Divider/Quotient[25]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_225_355/Q0                   tco                   0.103     501.612 r       fre_duty_measure2/Divider1/Div_flow_loop[0].Divider/Quotient[25]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.116     501.728         fre2[24]         
 CLMA_225_360/CR3                  td                    0.134     501.862 r       threshold_warning/N111.lt_12/gateop_l6l5_perm/L5
                                   net (fanout=2)        0.353     502.215         _N13             
 CLMS_189_385/M0                                                           r       threshold_warning/led[7]/opit_0_inv/D

 Data arrival time                                                 502.215         Logic Levels: 1  
                                                                                   Logic: 0.237ns(33.569%), Route: 0.469ns(66.431%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            499.998     499.998 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     499.998 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758     500.756         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115     500.871 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385     501.256         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.233     501.489 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.301     501.790         ntR14024         
 CLMS_189_385/CLK                                                          r       threshold_warning/led[7]/opit_0_inv/CLK
 clock pessimism                                         0.000     501.790                          
 clock uncertainty                                       0.150     501.940                          

 Hold time                                              -0.025     501.915                          

 Data required time                                                501.915                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.915                          
 Data arrival time                                                 502.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.832  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.849
  Launch Clock Delay      :  2.952
  Clock Pessimism Removal :  0.271

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.135       1.135         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.250 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.635         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.233       1.868 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.384       2.252         ntR13763         
 CLMA_195_781/CR1                  td                    0.135       2.387 r       CLKROUTE_1458/CR 
                                   net (fanout=1)        0.565       2.952         ntR13765         
 CLMA_195_661/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_195_661/CR0                  tco                   0.141       3.093 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.361       3.454         u_CORES/u_jtag_hub/data_ctrl
 CLMS_207_685/C3                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/I3

 Data arrival time                                                   3.454         Logic Levels: 0  
                                                                                   Logic: 0.141ns(28.088%), Route: 0.361ns(71.912%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.977      25.977         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      26.074 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      26.402         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.195      26.597 f       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.252      26.849         ntR13763         
 CLMS_207_685/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.271      27.120                          
 clock uncertainty                                      -0.050      27.070                          

 Setup time                                             -0.098      26.972                          

 Data required time                                                 26.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.972                          
 Data arrival time                                                   3.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.518                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.832  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.849
  Launch Clock Delay      :  2.952
  Clock Pessimism Removal :  0.271

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.135       1.135         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.250 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.635         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.233       1.868 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.384       2.252         ntR13763         
 CLMA_195_781/CR1                  td                    0.135       2.387 r       CLKROUTE_1458/CR 
                                   net (fanout=1)        0.565       2.952         ntR13765         
 CLMA_195_661/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_195_661/CR0                  tco                   0.141       3.093 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.361       3.454         u_CORES/u_jtag_hub/data_ctrl
 CLMS_207_685/D4                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.454         Logic Levels: 0  
                                                                                   Logic: 0.141ns(28.088%), Route: 0.361ns(71.912%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.977      25.977         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      26.074 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      26.402         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.195      26.597 f       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.252      26.849         ntR13763         
 CLMS_207_685/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.271      27.120                          
 clock uncertainty                                      -0.050      27.070                          

 Setup time                                             -0.091      26.979                          

 Data required time                                                 26.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.979                          
 Data arrival time                                                   3.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.832  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.849
  Launch Clock Delay      :  2.952
  Clock Pessimism Removal :  0.271

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.135       1.135         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.250 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.635         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.233       1.868 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.384       2.252         ntR13763         
 CLMA_195_781/CR1                  td                    0.135       2.387 r       CLKROUTE_1458/CR 
                                   net (fanout=1)        0.565       2.952         ntR13765         
 CLMA_195_661/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_195_661/CR0                  tco                   0.141       3.093 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.346       3.439         u_CORES/u_jtag_hub/data_ctrl
 CLMS_207_685/A4                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   3.439         Logic Levels: 0  
                                                                                   Logic: 0.141ns(28.953%), Route: 0.346ns(71.047%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.977      25.977         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      26.074 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      26.402         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.195      26.597 f       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.252      26.849         ntR13763         
 CLMS_207_685/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.271      27.120                          
 clock uncertainty                                      -0.050      27.070                          

 Setup time                                             -0.093      26.977                          

 Data required time                                                 26.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.977                          
 Data arrival time                                                   3.439                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.538                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.167
  Launch Clock Delay      :  1.770
  Clock Pessimism Removal :  -0.397

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899       0.899         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097       0.996 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       1.324         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.195       1.519 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.251       1.770         ntR13763         
 CLMS_201_685/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMS_201_685/CR3                  tco                   0.120       1.890 r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.109       1.999         u_CORES/u_jtag_hub/shift_data [3]
 CLMS_201_685/A3                                                           r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/I3

 Data arrival time                                                   1.999         Logic Levels: 0  
                                                                                   Logic: 0.120ns(52.402%), Route: 0.109ns(47.598%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.135       1.135         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.250 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.635         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.233       1.868 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.299       2.167         ntR13763         
 CLMS_201_685/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.397       1.770                          
 clock uncertainty                                       0.000       1.770                          

 Hold time                                              -0.021       1.749                          

 Data required time                                                  1.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.749                          
 Data arrival time                                                   1.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/tdi_sample.conf_tdi_s/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[132]/opit_0_inv_L6QL5Q1_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.161
  Launch Clock Delay      :  1.766
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899       0.899         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097       0.996 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       1.324         ntclkbufg_2      
 HCKB_213_534/CLKOUT               td                    0.195       1.519 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=89)       0.247       1.766         ntR13756         
 CLMA_243_720/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/tdi_sample.conf_tdi_s/opit_0_inv/CLK

 CLMA_243_720/Q0                   tco                   0.103       1.869 r       u_CORES/u_debug_core_0/u_hub_data_decode/tdi_sample.conf_tdi_s/opit_0_inv/Q
                                   net (fanout=1)        0.129       1.998         u_CORES/u_debug_core_0/conf_tdi
 CLMA_231_720/B0                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[132]/opit_0_inv_L6QL5Q1_perm/I0

 Data arrival time                                                   1.998         Logic Levels: 0  
                                                                                   Logic: 0.103ns(44.397%), Route: 0.129ns(55.603%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.135       1.135         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.250 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.635         ntclkbufg_2      
 HCKB_213_534/CLKOUT               td                    0.233       1.868 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=89)       0.293       2.161         ntR13756         
 CLMA_231_720/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[132]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.349       1.812                          
 clock uncertainty                                       0.000       1.812                          

 Hold time                                              -0.066       1.746                          

 Data required time                                                  1.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.746                          
 Data arrival time                                                   1.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.165
  Launch Clock Delay      :  1.769
  Clock Pessimism Removal :  -0.382

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899       0.899         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097       0.996 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       1.324         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.195       1.519 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.250       1.769         ntR13763         
 CLMA_207_684/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK

 CLMA_207_684/CR1                  tco                   0.124       1.893 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/Q
                                   net (fanout=3)        0.112       2.005         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [0]
 CLMS_207_691/D3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   2.005         Logic Levels: 0  
                                                                                   Logic: 0.124ns(52.542%), Route: 0.112ns(47.458%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.135       1.135         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.250 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.635         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.233       1.868 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.297       2.165         ntR13763         
 CLMS_207_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.382       1.783                          
 clock uncertainty                                       0.000       1.783                          

 Hold time                                              -0.031       1.752                          

 Data required time                                                  1.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.752                          
 Data arrival time                                                   2.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_AQ_perm/CIN
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.760
  Launch Clock Delay      :  0.574
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.574      25.574         u_CORES/capt_o   
 CLMA_207_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_207_690/Q0                   tco                   0.125      25.699 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=11)       0.563      26.262         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_243_661/Y0                   td                    0.122      26.384 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/LUT6D_inst_perm/L6
                                   net (fanout=5)        0.272      26.656         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_231_649/Y2                   td                    0.066      26.722 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11:0]_2/LUT6_inst_perm/L6
                                   net (fanout=10)       0.884      27.606         u_CORES/u_debug_core_0/u_rd_addr_gen/_N964
 CLMA_219_475/CR3                  td                    0.068      27.674 f       CLKROUTE_1206/CR 
                                   net (fanout=2)        0.148      27.822         ntR13508         
 CLMA_219_475/COUT                 td                    0.198      28.020 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000      28.020         u_CORES/u_debug_core_0/u_rd_addr_gen/_N114
 CLMA_219_481/CIN                                                          f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                  28.020         Logic Levels: 4  
                                                                                   Logic: 0.579ns(23.671%), Route: 1.867ns(76.329%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899      50.899         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      50.996 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      51.324         ntclkbufg_2      
 HCKB_213_488/CLKOUT               td                    0.195      51.519 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.241      51.760         ntR13761         
 CLMA_219_481/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      51.760                          
 clock uncertainty                                      -0.050      51.710                          

 Setup time                                             -0.047      51.663                          

 Data required time                                                 51.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.663                          
 Data arrival time                                                  28.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_AQ_perm/CIN
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.759
  Launch Clock Delay      :  0.574
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.574      25.574         u_CORES/capt_o   
 CLMA_207_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_207_690/Q0                   tco                   0.125      25.699 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=11)       0.563      26.262         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_243_661/Y0                   td                    0.122      26.384 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/LUT6D_inst_perm/L6
                                   net (fanout=5)        0.272      26.656         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_231_649/Y2                   td                    0.066      26.722 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11:0]_2/LUT6_inst_perm/L6
                                   net (fanout=10)       1.027      27.749         u_CORES/u_debug_core_0/u_rd_addr_gen/_N964
 CLMA_219_469/COUT                 td                    0.194      27.943 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000      27.943         u_CORES/u_debug_core_0/u_rd_addr_gen/_N110
 CLMA_219_475/CIN                                                          f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                  27.943         Logic Levels: 3  
                                                                                   Logic: 0.507ns(21.401%), Route: 1.862ns(78.599%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899      50.899         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      50.996 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      51.324         ntclkbufg_2      
 HCKB_213_488/CLKOUT               td                    0.195      51.519 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.240      51.759         ntR13761         
 CLMA_219_475/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      51.759                          
 clock uncertainty                                      -0.050      51.709                          

 Setup time                                             -0.047      51.662                          

 Data required time                                                 51.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.662                          
 Data arrival time                                                  27.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.758
  Launch Clock Delay      :  0.574
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.574      25.574         u_CORES/capt_o   
 CLMA_207_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_207_690/Q0                   tco                   0.125      25.699 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=11)       0.563      26.262         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_243_661/Y0                   td                    0.122      26.384 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/LUT6D_inst_perm/L6
                                   net (fanout=5)        0.272      26.656         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_231_649/Y2                   td                    0.066      26.722 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11:0]_2/LUT6_inst_perm/L6
                                   net (fanout=10)       0.884      27.606         u_CORES/u_debug_core_0/u_rd_addr_gen/_N964
 CLMA_219_475/CR3                  td                    0.068      27.674 f       CLKROUTE_1206/CR 
                                   net (fanout=2)        0.160      27.834         ntR13508         
 CLMA_219_469/D3                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                  27.834         Logic Levels: 3  
                                                                                   Logic: 0.381ns(16.858%), Route: 1.879ns(83.142%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899      50.899         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      50.996 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328      51.324         ntclkbufg_2      
 HCKB_213_488/CLKOUT               td                    0.195      51.519 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.239      51.758         ntR13761         
 CLMA_219_469/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      51.758                          
 clock uncertainty                                      -0.050      51.708                          

 Setup time                                             -0.080      51.628                          

 Data required time                                                 51.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.628                          
 Data arrival time                                                  27.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.794                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.741  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.166
  Launch Clock Delay      :  0.425
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.425      25.425         u_CORES/capt_o   
 CLMS_201_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_201_691/Q0                   tco                   0.109      25.534 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.117      25.651         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_207_684/B2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                  25.651         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.230%), Route: 0.117ns(51.770%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.135       1.135         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.250 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.635         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.233       1.868 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.298       2.166         ntR13763         
 CLMA_207_684/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.166                          
 clock uncertainty                                       0.050       2.216                          

 Hold time                                              -0.054       2.162                          

 Data required time                                                  2.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.162                          
 Data arrival time                                                  25.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.489                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.706  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.163
  Launch Clock Delay      :  0.457
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.457      25.457         u_CORES/capt_o   
 CLMA_219_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_219_690/Q3                   tco                   0.103      25.560 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=11)       0.122      25.682         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_219_696/B4                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  25.682         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.778%), Route: 0.122ns(54.222%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.135       1.135         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.250 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.635         ntclkbufg_2      
 HCKB_213_534/CLKOUT               td                    0.233       1.868 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=89)       0.295       2.163         ntR13756         
 CLMA_219_696/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.163                          
 clock uncertainty                                       0.050       2.213                          

 Hold time                                              -0.022       2.191                          

 Data required time                                                  2.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.191                          
 Data arrival time                                                  25.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.491                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.706  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.163
  Launch Clock Delay      :  0.457
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.457      25.457         u_CORES/capt_o   
 CLMA_219_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_219_690/Q3                   tco                   0.103      25.560 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=11)       0.122      25.682         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_219_696/A3                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  25.682         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.778%), Route: 0.122ns(54.222%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.135       1.135         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.250 r       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       1.635         ntclkbufg_2      
 HCKB_213_534/CLKOUT               td                    0.233       1.868 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=89)       0.295       2.163         ntR13756         
 CLMA_219_696/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.163                          
 clock uncertainty                                       0.050       2.213                          

 Hold time                                              -0.028       2.185                          

 Data required time                                                  2.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.185                          
 Data arrival time                                                  25.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.848  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.441
  Launch Clock Delay      :  2.289
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.256      76.256         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115      76.371 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385      76.756         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.233      76.989 f       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.300      77.289         ntR13763         
 CLMS_207_685/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_207_685/Q3                   tco                   0.120      77.409 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.432      77.841         u_CORES/conf_sel [0]
 CLMA_207_690/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  77.841         Logic Levels: 0  
                                                                                   Logic: 0.120ns(21.739%), Route: 0.432ns(78.261%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.441     125.441         u_CORES/capt_o   
 CLMA_207_690/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.441                          
 clock uncertainty                                      -0.050     125.391                          

 Setup time                                             -0.116     125.275                          

 Data required time                                                125.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.275                          
 Data arrival time                                                  77.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.864  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.425
  Launch Clock Delay      :  2.289
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.256      76.256         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115      76.371 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385      76.756         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.233      76.989 f       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.300      77.289         ntR13763         
 CLMS_207_685/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_207_685/Q1                   tco                   0.126      77.415 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.395      77.810         u_CORES/id_o [2] 
 CLMS_201_691/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                  77.810         Logic Levels: 0  
                                                                                   Logic: 0.126ns(24.184%), Route: 0.395ns(75.816%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.425     125.425         u_CORES/capt_o   
 CLMS_201_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.425                          
 clock uncertainty                                      -0.050     125.375                          

 Setup time                                             -0.074     125.301                          

 Data required time                                                125.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.301                          
 Data arrival time                                                  77.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.491                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.864  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.425
  Launch Clock Delay      :  2.289
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.256      76.256         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115      76.371 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385      76.756         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.233      76.989 f       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.300      77.289         ntR13763         
 CLMS_207_685/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMS_207_685/Q2                   tco                   0.126      77.415 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.331      77.746         u_CORES/id_o [0] 
 CLMS_201_691/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                  77.746         Logic Levels: 0  
                                                                                   Logic: 0.126ns(27.571%), Route: 0.331ns(72.429%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.425     125.425         u_CORES/capt_o   
 CLMS_201_691/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.425                          
 clock uncertainty                                      -0.050     125.375                          

 Setup time                                             -0.074     125.301                          

 Data required time                                                125.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.301                          
 Data arrival time                                                  77.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.555                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.680
  Launch Clock Delay      :  1.849
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.977     125.977         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097     126.074 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     126.402         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.195     126.597 f       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.252     126.849         ntR13763         
 CLMS_207_685/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_207_685/CR1                  tco                   0.123     126.972 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.188     127.160         u_CORES/id_o [1] 
 CLMA_219_685/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 127.160         Logic Levels: 0  
                                                                                   Logic: 0.123ns(39.550%), Route: 0.188ns(60.450%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.680     125.680         u_CORES/capt_o   
 CLMA_219_685/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.680                          
 clock uncertainty                                       0.050     125.730                          

 Hold time                                               0.027     125.757                          

 Data required time                                                125.757                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.757                          
 Data arrival time                                                 127.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.680
  Launch Clock Delay      :  1.849
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.977     125.977         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097     126.074 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     126.402         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.195     126.597 f       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.252     126.849         ntR13763         
 CLMS_207_685/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_207_685/CR0                  tco                   0.122     126.971 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.188     127.159         u_CORES/id_o [3] 
 CLMA_219_685/M2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 127.159         Logic Levels: 0  
                                                                                   Logic: 0.122ns(39.355%), Route: 0.188ns(60.645%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.680     125.680         u_CORES/capt_o   
 CLMA_219_685/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.680                          
 clock uncertainty                                       0.050     125.730                          

 Hold time                                              -0.028     125.702                          

 Data required time                                                125.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.702                          
 Data arrival time                                                 127.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.457                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.680
  Launch Clock Delay      :  1.849
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.977     125.977         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097     126.074 f       clkbufg_25/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328     126.402         ntclkbufg_2      
 HCKB_213_515/CLKOUT               td                    0.195     126.597 f       HCKBROUTE_3/CLKOUT
                                   net (fanout=28)       0.252     126.849         ntR13763         
 CLMS_207_685/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_207_685/Q0                   tco                   0.104     126.953 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.209     127.162         u_CORES/id_o [4] 
 CLMA_219_685/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 127.162         Logic Levels: 0  
                                                                                   Logic: 0.104ns(33.227%), Route: 0.209ns(66.773%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.680     125.680         u_CORES/capt_o   
 CLMA_219_685/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.680                          
 clock uncertainty                                       0.050     125.730                          

 Hold time                                              -0.025     125.705                          

 Data required time                                                125.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.705                          
 Data arrival time                                                 127.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.457                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv_srl/RS
Path Group  : clk_6M
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.491
  Launch Clock Delay      :  1.785
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.258         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.294       1.785         ntR14025         
 CLMA_225_402/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_225_402/CR0                  tco                   0.141       1.926 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=281)      1.858       3.784         u_CORES/u_debug_core_0/resetn
 CLMA_261_786/RSCO                 td                    0.052       3.836 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[96]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=7)        0.000       3.836         ntR5596          
 CLMA_261_792/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv_srl/RS

 Data arrival time                                                   3.836         Logic Levels: 1  
                                                                                   Logic: 0.193ns(9.410%), Route: 1.858ns(90.590%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635     167.301         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097     167.398 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     167.726         ntclkbufg_0      
 HCKB_213_535/CLKOUT               td                    0.195     167.921 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=2401)     0.236     168.157         ntR14028         
 CLMA_261_792/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv_srl/CLK
 clock pessimism                                         0.141     168.298                          
 clock uncertainty                                      -0.150     168.148                          

 Recovery time                                          -0.116     168.032                          

 Data required time                                                168.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.032                          
 Data arrival time                                                   3.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       164.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[9]/opit_0_inv_L6Q_perm/RS
Path Group  : clk_6M
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.491
  Launch Clock Delay      :  1.785
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.258         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.294       1.785         ntR14025         
 CLMA_225_402/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_225_402/CR0                  tco                   0.141       1.926 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=281)      1.858       3.784         u_CORES/u_debug_core_0/resetn
 CLMA_261_786/RSCO                 td                    0.052       3.836 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[96]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=7)        0.000       3.836         ntR5596          
 CLMA_261_792/RSCI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[9]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.836         Logic Levels: 1  
                                                                                   Logic: 0.193ns(9.410%), Route: 1.858ns(90.590%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635     167.301         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097     167.398 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     167.726         ntclkbufg_0      
 HCKB_213_535/CLKOUT               td                    0.195     167.921 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=2401)     0.236     168.157         ntR14028         
 CLMA_261_792/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[9]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.141     168.298                          
 clock uncertainty                                      -0.150     168.148                          

 Recovery time                                          -0.116     168.032                          

 Data required time                                                168.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.032                          
 Data arrival time                                                   3.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       164.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L6Q_perm/RS
Path Group  : clk_6M
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.491
  Launch Clock Delay      :  1.785
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.258         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.294       1.785         ntR14025         
 CLMA_225_402/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_225_402/CR0                  tco                   0.141       1.926 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=281)      1.858       3.784         u_CORES/u_debug_core_0/resetn
 CLMA_261_786/RSCO                 td                    0.052       3.836 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[96]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=7)        0.000       3.836         ntR5596          
 CLMA_261_792/RSCI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.836         Logic Levels: 1  
                                                                                   Logic: 0.193ns(9.410%), Route: 1.858ns(90.590%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                            166.666     166.666 r                        
 GPLL_7_1075/CLKOUT1                                     0.000     166.666 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635     167.301         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097     167.398 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328     167.726         ntclkbufg_0      
 HCKB_213_535/CLKOUT               td                    0.195     167.921 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=2401)     0.236     168.157         ntR14028         
 CLMA_261_792/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.141     168.298                          
 clock uncertainty                                      -0.150     168.148                          

 Recovery time                                          -0.116     168.032                          

 Data required time                                                168.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                168.032                          
 Data arrival time                                                   3.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       164.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L6Q_perm/RS
Path Group  : clk_6M
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.781
  Launch Clock Delay      :  1.501
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635       0.635         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.060         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.246       1.501         ntR14025         
 CLMA_225_402/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_225_402/CR0                  tco                   0.123       1.624 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=281)      0.433       2.057         u_CORES/u_debug_core_0/resetn
 CLMA_201_468/RS                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.057         Logic Levels: 0  
                                                                                   Logic: 0.123ns(22.122%), Route: 0.433ns(77.878%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.258         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.290       1.781         ntR14024         
 CLMA_201_468/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.141       1.640                          
 clock uncertainty                                       0.000       1.640                          

 Removal time                                           -0.038       1.602                          

 Data required time                                                  1.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.602                          
 Data arrival time                                                   2.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L6Q_perm/RS
Path Group  : clk_6M
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.781
  Launch Clock Delay      :  1.501
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635       0.635         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.060         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.246       1.501         ntR14025         
 CLMA_225_402/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_225_402/CR0                  tco                   0.123       1.624 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=281)      0.433       2.057         u_CORES/u_debug_core_0/resetn
 CLMA_201_468/RS                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.057         Logic Levels: 0  
                                                                                   Logic: 0.123ns(22.122%), Route: 0.433ns(77.878%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.258         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.290       1.781         ntR14024         
 CLMA_201_468/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.141       1.640                          
 clock uncertainty                                       0.000       1.640                          

 Removal time                                           -0.038       1.602                          

 Data required time                                                  1.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.602                          
 Data arrival time                                                   2.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RS
Path Group  : clk_6M
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.781
  Launch Clock Delay      :  1.501
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.635       0.635         uart_clk         
 USCM_215_624/CLKOUT               td                    0.097       0.732 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.328       1.060         ntclkbufg_0      
 HCKB_213_496/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=1740)     0.246       1.501         ntR14025         
 CLMA_225_402/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_225_402/CR0                  tco                   0.123       1.624 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=281)      0.433       2.057         u_CORES/u_debug_core_0/resetn
 CLMS_201_469/RS                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/RS

 Data arrival time                                                   2.057         Logic Levels: 0  
                                                                                   Logic: 0.123ns(22.122%), Route: 0.433ns(77.878%)
----------------------------------------------------------------------------------------------------

 Clock clk_6M (rising edge)                              0.000       0.000 r                        
 GPLL_7_1075/CLKOUT1                                     0.000       0.000 r       PLL/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.758       0.758         uart_clk         
 USCM_215_624/CLKOUT               td                    0.115       0.873 r       clkbufg_23/gopclkbufg/CLKOUT
                                   net (fanout=8)        0.385       1.258         ntclkbufg_0      
 HCKB_213_472/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=3667)     0.290       1.781         ntR14024         
 CLMS_201_469/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/CLK
 clock pessimism                                        -0.141       1.640                          
 clock uncertainty                                       0.000       1.640                          

 Removal time                                           -0.038       1.602                          

 Data required time                                                  1.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.602                          
 Data arrival time                                                   2.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave1_judge/root3/N455_m1/gopapm/RST_X
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.515       0.651 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.651         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.087       0.738 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6764)     2.326       3.064         nt_rst           
 CLMA_165_378/CR1                  td                    0.165       3.229 f       display_HMI/N10996_13/gateop_LUT6DL5_perm/L5
                                   net (fanout=498)      4.569       7.798         Vpp_measure1/N0  
 APM_71_1194/RST_X_1                                                       f       wave1_judge/root3/N455_m1/gopapm/RST_X

 Data arrival time                                                   7.798         Logic Levels: 3  
                                                                                   Logic: 0.767ns(9.836%), Route: 7.031ns(90.164%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave1_judge/root3/N455_m1/gopapm/RST_Y
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.515       0.651 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.651         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.087       0.738 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6764)     2.326       3.064         nt_rst           
 CLMA_165_378/CR1                  td                    0.165       3.229 f       display_HMI/N10996_13/gateop_LUT6DL5_perm/L5
                                   net (fanout=498)      4.569       7.798         Vpp_measure1/N0  
 APM_71_1194/RST_Y_1                                                       f       wave1_judge/root3/N455_m1/gopapm/RST_Y

 Data arrival time                                                   7.798         Logic Levels: 3  
                                                                                   Logic: 0.767ns(9.836%), Route: 7.031ns(90.164%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave1_judge/root3/N455_m3/gopapm/RST_X
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.515       0.651 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.651         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.087       0.738 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6764)     2.326       3.064         nt_rst           
 CLMA_165_378/CR1                  td                    0.165       3.229 f       display_HMI/N10996_13/gateop_LUT6DL5_perm/L5
                                   net (fanout=498)      4.223       7.452         Vpp_measure1/N0  
 APM_71_1194/RST_X_0                                                       f       wave1_judge/root3/N455_m3/gopapm/RST_X

 Data arrival time                                                   7.452         Logic Levels: 3  
                                                                                   Logic: 0.767ns(10.293%), Route: 6.685ns(89.707%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave2_judge/divider3/Div_flow_loop[7].Divider/Divisor_o[8]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.440       0.576 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.576         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.649 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6764)     0.204       0.853         nt_rst           
 CLMA_27_990/RS                                                            f       wave2_judge/divider3/Div_flow_loop[7].Divider/Divisor_o[8]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   0.853         Logic Levels: 2  
                                                                                   Logic: 0.513ns(60.141%), Route: 0.340ns(39.859%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave2_judge/divider3/Div_flow_loop[7].Divider/Divisor_o[10]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.440       0.576 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.576         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.649 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6764)     0.204       0.853         nt_rst           
 CLMA_27_990/RS                                                            f       wave2_judge/divider3/Div_flow_loop[7].Divider/Divisor_o[10]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   0.853         Logic Levels: 2  
                                                                                   Logic: 0.513ns(60.141%), Route: 0.340ns(39.859%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : wave2_judge/divider3/Div_flow_loop[7].Divider/Divisor_o[16]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.136       0.136         rst              
 IOBD_0_990/DIN                    td                    0.440       0.576 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.576         rst_ibuf/ntD     
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.649 f       rst_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=6764)     0.204       0.853         nt_rst           
 CLMA_27_990/RS                                                            f       wave2_judge/divider3/Div_flow_loop[7].Divider/Divisor_o[16]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   0.853         Logic Levels: 2  
                                                                                   Logic: 0.513ns(60.141%), Route: 0.340ns(39.859%)
====================================================================================================

{clk_64M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 7.157       7.812           0.655           High Pulse Width  APM_281_120/CLK_1       fre_duty_measure1/N45_m1/gopapm/CLK
 7.157       7.812           0.655           High Pulse Width  APM_281_156/CLK_1       fre_duty_measure2/N45_m1/gopapm/CLK
 7.158       7.813           0.655           Low Pulse Width   APM_281_120/CLK_1       fre_duty_measure1/N45_m1/gopapm/CLK
====================================================================================================

{clk_6M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 82.678      83.333          0.655           Low Pulse Width   APM_239_702/CLK_1       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t1.u_comp_mult_t1/u_3mult_1/u_gtp_apm_e2_1/gopapm/CLK
 82.678      83.333          0.655           High Pulse Width  APM_239_702/CLK_1       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t1.u_comp_mult_t1/u_3mult_1/u_gtp_apm_e2_1/gopapm/CLK
 82.678      83.333          0.655           High Pulse Width  APM_71_1008/CLK_1       fft_transform1/FFT_calculation/fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_comp_mult/t1.u_comp_mult_t1/u_3mult_2/u_gtp_apm_e2_1/gopapm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.430      25.000          0.570           High Pulse Width  DRM_298_426/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.430      25.000          0.570           Low Pulse Width   DRM_298_426/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.430      25.000          0.570           High Pulse Width  DRM_256_426/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/gopdrm_36k/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMA_219_690/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMA_219_690/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMA_219_690/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------+
| Type       | File Name                                                                
+----------------------------------------------------------------------------------------+
| Input      | C:/Users/27102/Desktop/pds project/project/place_route/top_pnr.adf       
| Output     | C:/Users/27102/Desktop/pds project/project/report_timing/top_rtp.adf     
|            | C:/Users/27102/Desktop/pds project/project/report_timing/top.rtr         
|            | C:/Users/27102/Desktop/pds project/project/report_timing/rtr.db          
+----------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 3,067 MB
Total CPU time to report_timing completion : 0h:0m:38s
Process Total CPU time to report_timing completion : 0h:0m:46s
Total real time to report_timing completion : 0h:0m:42s
