\hypertarget{union__hw__ftm__cnt}{}\section{\+\_\+hw\+\_\+ftm\+\_\+cnt Union Reference}
\label{union__hw__ftm__cnt}\index{\+\_\+hw\+\_\+ftm\+\_\+cnt@{\+\_\+hw\+\_\+ftm\+\_\+cnt}}


H\+W\+\_\+\+F\+T\+M\+\_\+\+C\+NT -\/ Counter (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+ftm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__ftm__cnt_1_1__hw__ftm__cnt__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+cnt\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__ftm__cnt_aa5f6002051ad1c1c73ada4d5ddc50ba2}{}\label{union__hw__ftm__cnt_aa5f6002051ad1c1c73ada4d5ddc50ba2}

\item 
struct \hyperlink{struct__hw__ftm__cnt_1_1__hw__ftm__cnt__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+cnt\+::\+\_\+hw\+\_\+ftm\+\_\+cnt\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__ftm__cnt_ad4f01cdc8c6eeca21c1859003459e1ef}{}\label{union__hw__ftm__cnt_ad4f01cdc8c6eeca21c1859003459e1ef}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+T\+M\+\_\+\+C\+NT -\/ Counter (RW) 

Reset value\+: 0x00000000U

The C\+NT register contains the F\+TM counter value. Reset clears the C\+NT register. Writing any value to C\+O\+U\+NT updates the counter with its initial value, C\+N\+T\+IN. When B\+DM is active, the F\+TM counter is frozen. This is the value that you may read. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+ftm.\+h\end{DoxyCompactItemize}
