#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 29 20:08:48 2019
# Process ID: 1964
# Current directory: D:/competition
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12452 D:\competition\competition.xpr
# Log file: D:/competition/vivado.log
# Journal file: D:/competition\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/competition/competition.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CE {true}] [get_ips Shift_RAM_3X3_8bit]
generate_target all [get_files  D:/competition/competition.srcs/sources_1/ip/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit.xci]
catch { config_ip_cache -export [get_ips -all Shift_RAM_3X3_8bit] }
export_ip_user_files -of_objects [get_files D:/competition/competition.srcs/sources_1/ip/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit.xci] -no_script -sync -force -quiet
reset_run Shift_RAM_3X3_8bit_synth_1
launch_runs -jobs 4 Shift_RAM_3X3_8bit_synth_1
export_simulation -of_objects [get_files D:/competition/competition.srcs/sources_1/ip/Shift_RAM_3X3_8bit/Shift_RAM_3X3_8bit.xci] -directory D:/competition/competition.ip_user_files/sim_scripts -ip_user_files_dir D:/competition/competition.ip_user_files -ipstatic_source_dir D:/competition/competition.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/competition/competition.cache/compile_simlib/modelsim} {questa=D:/competition/competition.cache/compile_simlib/questa} {riviera=D:/competition/competition.cache/compile_simlib/riviera} {activehdl=D:/competition/competition.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
set_property is_loc_fixed true [get_ports [list  {data[4]} {data[3]} {data[2]} {data[1]} {data[0]} clk]]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top picture_show [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
place_ports rst P15
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
