Timing Analyzer report for skeleton
Thu Nov 15 13:26:48 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; skeleton                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.90        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  37.4%      ;
;     Processor 3            ;  33.3%      ;
;     Processor 4            ;  19.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; inclock ; div|altpll_component|auto_generated|pll1|inclk[0] ; { div|altpll_component|auto_generated|pll1|clk[0] } ;
; inclock                                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { inclock }                                         ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 16.75 MHz ; 16.75 MHz       ; div|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 20.148 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.351 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.819  ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.707 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 20.148 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 29.776     ;
; 20.163 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 29.764     ;
; 20.171 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 29.755     ;
; 20.200 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 29.725     ;
; 20.285 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.119     ; 29.634     ;
; 20.300 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.116     ; 29.622     ;
; 20.308 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 29.613     ;
; 20.337 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.118     ; 29.583     ;
; 20.438 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 29.490     ;
; 20.549 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 29.379     ;
; 20.564 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 29.367     ;
; 20.569 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.120     ; 29.349     ;
; 20.572 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 29.358     ;
; 20.575 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 29.348     ;
; 20.584 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.116     ; 29.338     ;
; 20.597 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.120     ; 29.321     ;
; 20.599 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 29.326     ;
; 20.601 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 29.328     ;
; 20.607 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 29.317     ;
; 20.620 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 29.308     ;
; 20.636 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 29.287     ;
; 20.706 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 29.207     ;
; 20.734 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 29.179     ;
; 20.757 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 29.166     ;
; 20.806 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.116     ; 29.116     ;
; 20.839 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 29.093     ;
; 20.874 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 29.052     ;
; 20.943 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.121     ; 28.974     ;
; 20.970 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.116     ; 28.952     ;
; 20.998 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.116     ; 28.924     ;
; 21.005 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.122     ; 28.911     ;
; 21.021 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 28.911     ;
; 21.033 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.122     ; 28.883     ;
; 21.056 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 28.870     ;
; 21.142 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 28.785     ;
; 21.157 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 28.773     ;
; 21.165 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 28.764     ;
; 21.194 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 28.734     ;
; 21.207 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 28.719     ;
; 21.242 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.118     ; 28.678     ;
; 21.432 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 28.499     ;
; 21.563 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 28.358     ;
; 21.591 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.117     ; 28.330     ;
; 21.612 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.100     ; 28.326     ;
; 21.614 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 28.326     ;
; 21.614 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 28.317     ;
; 21.749 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 28.184     ;
; 21.751 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.103     ; 28.184     ;
; 21.800 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 28.125     ;
; 21.855 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 28.086     ;
; 21.888 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 28.056     ;
; 21.892 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.129     ; 28.017     ;
; 21.900 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 28.044     ;
; 21.992 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.102     ; 27.944     ;
; 22.013 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 27.929     ;
; 22.015 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 27.929     ;
; 22.025 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 27.914     ;
; 22.029 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.134     ; 27.875     ;
; 22.037 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 27.902     ;
; 22.048 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.102     ; 27.888     ;
; 22.050 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.100     ; 27.888     ;
; 22.249 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.103     ; 27.686     ;
; 22.256 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.093     ; 27.689     ;
; 22.264 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.100     ; 27.674     ;
; 22.271 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 27.673     ;
; 22.272 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.101     ; 27.665     ;
; 22.289 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.090     ; 27.659     ;
; 22.291 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 27.648     ;
; 22.293 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 27.620     ;
; 22.301 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.090     ; 27.647     ;
; 22.301 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.102     ; 27.635     ;
; 22.324 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 27.618     ;
; 22.328 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.131     ; 27.579     ;
; 22.336 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 27.606     ;
; 22.408 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 27.531     ;
; 22.539 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 27.400     ;
; 22.606 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 27.335     ;
; 22.608 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 27.335     ;
; 22.645 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.134     ; 27.259     ;
; 22.672 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.090     ; 27.276     ;
; 22.673 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.134     ; 27.231     ;
; 22.707 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 27.235     ;
; 22.721 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 27.218     ;
; 22.849 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 27.095     ;
; 22.882 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 27.065     ;
; 22.886 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.126     ; 27.026     ;
; 22.894 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 27.053     ;
; 22.907 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 27.026     ;
; 23.265 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 26.682     ;
; 23.663 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.139     ; 26.236     ;
; 23.665 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.137     ; 26.236     ;
; 23.906 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.136     ; 25.996     ;
; 23.939 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.133     ; 25.966     ;
; 23.951 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.133     ; 25.954     ;
; 23.968 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.143     ; 25.927     ;
; 24.322 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.133     ; 25.583     ;
; 25.216 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.126     ; 24.696     ;
; 25.231 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 24.684     ;
; 25.239 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 24.675     ;
; 25.268 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 24.645     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.351 ; ps2:myps2|tail[2]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.015      ;
; 0.374 ; ps2:myps2|tail[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.038      ;
; 0.402 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[1][5]        ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[4][5]        ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; ps2:myps2|fifo_write         ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|shift              ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|break_code         ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|reading_key        ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|bcount[3]          ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|bcount[2]          ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|bcount[1]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2:myps2|ps2_clock_filtered ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[12][5]       ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|line2[14][5]       ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|ptr[3]             ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|ptr[2]             ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|ptr[1]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|printed_crlf       ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|state1.A           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[0]           ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[5]           ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[4]           ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[3]           ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[2]           ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[1]           ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|cstart             ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|state1.B           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|cdone              ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|mstart             ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; lcd:mylcd|lcd_en             ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|count[3]           ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|count[2]           ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|count[1]           ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|count[0]           ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.406 ; ps2:myps2|tail[3]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.070      ;
; 0.417 ; ps2:myps2|tail[0]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.081      ;
; 0.420 ; ps2:myps2|tail[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.084      ;
; 0.420 ; ps2:myps2|head[4]            ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.686      ;
; 0.428 ; lcd:mylcd|delay[17]          ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; lcd:mylcd|prestart           ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.435 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line1[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; lcd:mylcd|state2.D           ; lcd:mylcd|state2.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; lcd:mylcd|prestart           ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.438 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line1[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line1[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.442 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.708      ;
; 0.443 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.710      ;
; 0.445 ; lcd:mylcd|state1.B           ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.711      ;
; 0.457 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.723      ;
; 0.465 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.731      ;
; 0.468 ; lcd:mylcd|state2.C           ; lcd:mylcd|count[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.733      ;
; 0.468 ; lcd:mylcd|state2.C           ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.733      ;
; 0.473 ; lcd:mylcd|count[4]           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.738      ;
; 0.493 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.759      ;
; 0.498 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.764      ;
; 0.593 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line1[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.859      ;
; 0.601 ; ps2:myps2|shift_reg[8]       ; ps2:myps2|shift_reg[7]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.603 ; lcd:mylcd|line2[14][3]       ; lcd:mylcd|line1[14][3]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.869      ;
; 0.606 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line1[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.873      ;
; 0.607 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line1[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; lcd:mylcd|line2[4][5]        ; lcd:mylcd|line1[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.874      ;
; 0.608 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line1[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.875      ;
; 0.611 ; lcd:mylcd|line2[3][0]        ; lcd:mylcd|line1[3][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.877      ;
; 0.619 ; lcd:mylcd|line2[0][3]        ; lcd:mylcd|line1[0][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.885      ;
; 0.625 ; lcd:mylcd|line2[0][0]        ; lcd:mylcd|line1[0][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.892      ;
; 0.627 ; lcd:mylcd|line2[1][3]        ; lcd:mylcd|line1[1][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.894      ;
; 0.630 ; lcd:mylcd|line2[14][0]       ; lcd:mylcd|line1[14][0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.897      ;
; 0.633 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line1[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.899      ;
; 0.634 ; ps2:myps2|head[3]            ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.900      ;
; 0.634 ; ps2:myps2|head[1]            ; ps2:myps2|head[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.900      ;
; 0.639 ; ps2:myps2|head[2]            ; ps2:myps2|head[2]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; ps2:myps2|tail[4]            ; ps2:myps2|fifo_rtl_0_bypass[9]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.906      ;
; 0.642 ; ps2:myps2|size[1]            ; ps2:myps2|size[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; ps2:myps2|size[3]            ; ps2:myps2|size[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; lcd:mylcd|delay[9]           ; lcd:mylcd|delay[9]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; lcd:mylcd|delay[6]           ; lcd:mylcd|delay[6]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; lcd:mylcd|delay[7]           ; lcd:mylcd|delay[7]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; lcd:mylcd|delay[8]           ; lcd:mylcd|delay[8]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; lcd:mylcd|delay[4]           ; lcd:mylcd|delay[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; lcd:mylcd|delay[5]           ; lcd:mylcd|delay[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 194.682 ns




+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 18.28 MHz ; 18.28 MHz       ; div|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 22.651 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.348 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.799  ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.709 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 22.651 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 27.282     ;
; 22.659 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.093     ; 27.278     ;
; 22.666 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 27.270     ;
; 22.695 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 27.240     ;
; 22.772 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.102     ; 27.156     ;
; 22.780 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 27.152     ;
; 22.787 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 27.144     ;
; 22.816 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.100     ; 27.114     ;
; 22.868 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 27.070     ;
; 22.936 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.103     ; 26.991     ;
; 22.962 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.103     ; 26.965     ;
; 22.985 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 26.953     ;
; 22.989 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 26.944     ;
; 23.047 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 26.891     ;
; 23.050 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 26.881     ;
; 23.055 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 26.887     ;
; 23.057 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 26.865     ;
; 23.058 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 26.877     ;
; 23.062 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 26.879     ;
; 23.065 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 26.869     ;
; 23.083 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 26.839     ;
; 23.091 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.090     ; 26.849     ;
; 23.094 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 26.839     ;
; 23.106 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 26.827     ;
; 23.259 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.099     ; 26.672     ;
; 23.264 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 26.679     ;
; 23.267 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 26.669     ;
; 23.332 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 26.600     ;
; 23.335 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 26.590     ;
; 23.358 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 26.574     ;
; 23.361 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 26.564     ;
; 23.380 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.104     ; 26.546     ;
; 23.381 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 26.562     ;
; 23.384 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 26.552     ;
; 23.531 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.095     ; 26.404     ;
; 23.539 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 26.400     ;
; 23.546 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 26.392     ;
; 23.575 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.093     ; 26.362     ;
; 23.655 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 26.281     ;
; 23.658 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.101     ; 26.271     ;
; 23.748 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.090     ; 26.192     ;
; 23.816 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.101     ; 26.113     ;
; 23.842 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.101     ; 26.087     ;
; 23.865 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.090     ; 26.075     ;
; 23.993 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.085     ; 25.952     ;
; 24.002 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 25.945     ;
; 24.114 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.090     ; 25.826     ;
; 24.123 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 25.819     ;
; 24.139 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 25.794     ;
; 24.188 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 25.761     ;
; 24.223 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.078     ; 25.729     ;
; 24.237 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 25.682     ;
; 24.238 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 25.713     ;
; 24.309 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 25.635     ;
; 24.344 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 25.603     ;
; 24.358 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.116     ; 25.556     ;
; 24.359 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 25.587     ;
; 24.389 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.080     ; 25.561     ;
; 24.392 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 25.551     ;
; 24.398 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.078     ; 25.554     ;
; 24.401 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.085     ; 25.544     ;
; 24.526 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 25.416     ;
; 24.534 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.084     ; 25.412     ;
; 24.541 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.085     ; 25.404     ;
; 24.570 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.086     ; 25.374     ;
; 24.579 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.078     ; 25.373     ;
; 24.584 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 25.370     ;
; 24.587 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 25.360     ;
; 24.619 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 25.338     ;
; 24.622 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.080     ; 25.328     ;
; 24.633 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 25.291     ;
; 24.634 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 25.322     ;
; 24.636 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 25.281     ;
; 24.637 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 25.312     ;
; 24.700 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 25.247     ;
; 24.743 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 25.204     ;
; 24.789 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.116     ; 25.125     ;
; 24.815 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.116     ; 25.099     ;
; 24.860 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 25.087     ;
; 24.873 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.083     ; 25.074     ;
; 24.882 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 25.067     ;
; 24.975 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 24.982     ;
; 24.978 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.080     ; 24.972     ;
; 25.068 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 24.883     ;
; 25.103 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 24.851     ;
; 25.117 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 24.804     ;
; 25.118 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.077     ; 24.835     ;
; 25.134 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.090     ; 24.806     ;
; 25.459 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 24.495     ;
; 25.824 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.120     ; 24.086     ;
; 25.833 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.118     ; 24.079     ;
; 26.019 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.116     ; 23.895     ;
; 26.054 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 23.863     ;
; 26.069 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 23.847     ;
; 26.090 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 23.816     ;
; 26.410 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 23.507     ;
; 27.218 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 22.703     ;
; 27.226 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 22.699     ;
; 27.233 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 22.691     ;
; 27.262 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 22.661     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.348 ; ps2:myps2|tail[2]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.944      ;
; 0.354 ; ps2:myps2|bcount[3]          ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2:myps2|ps2_clock_filtered ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[1][5]        ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[4][5]        ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[12][5]       ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[14][5]       ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[3]             ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[2]             ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[1]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|printed_crlf       ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state1.A           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[0]           ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[5]           ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[4]           ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[3]           ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[2]           ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[1]           ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|cstart             ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state1.B           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; ps2:myps2|fifo_write         ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2:myps2|shift              ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2:myps2|break_code         ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2:myps2|reading_key        ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2:myps2|bcount[2]          ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2:myps2|bcount[1]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|cdone              ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd:mylcd|mstart             ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; lcd:mylcd|lcd_en             ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; lcd:mylcd|count[3]           ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; lcd:mylcd|count[2]           ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; lcd:mylcd|count[1]           ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; lcd:mylcd|count[0]           ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.368 ; ps2:myps2|tail[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.964      ;
; 0.381 ; ps2:myps2|head[4]            ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.623      ;
; 0.387 ; lcd:mylcd|delay[17]          ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; lcd:mylcd|prestart           ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.630      ;
; 0.395 ; lcd:mylcd|state2.D           ; lcd:mylcd|state2.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.637      ;
; 0.400 ; ps2:myps2|tail[3]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.996      ;
; 0.401 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line1[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; lcd:mylcd|state1.B           ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; lcd:mylcd|prestart           ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line1[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line1[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.411 ; ps2:myps2|tail[0]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.007      ;
; 0.420 ; ps2:myps2|tail[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.016      ;
; 0.420 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.663      ;
; 0.425 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.668      ;
; 0.429 ; lcd:mylcd|count[4]           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.670      ;
; 0.431 ; lcd:mylcd|state2.C           ; lcd:mylcd|count[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.672      ;
; 0.431 ; lcd:mylcd|state2.C           ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.672      ;
; 0.454 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.696      ;
; 0.459 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.701      ;
; 0.549 ; ps2:myps2|shift_reg[8]       ; ps2:myps2|shift_reg[7]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line1[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.791      ;
; 0.554 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line1[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.797      ;
; 0.554 ; lcd:mylcd|line2[14][3]       ; lcd:mylcd|line1[14][3]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.796      ;
; 0.555 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line1[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.798      ;
; 0.555 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line1[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.798      ;
; 0.555 ; lcd:mylcd|line2[4][5]        ; lcd:mylcd|line1[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.798      ;
; 0.558 ; lcd:mylcd|line2[3][0]        ; lcd:mylcd|line1[3][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.800      ;
; 0.571 ; lcd:mylcd|line2[0][3]        ; lcd:mylcd|line1[0][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.813      ;
; 0.577 ; lcd:mylcd|line2[0][0]        ; lcd:mylcd|line1[0][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.821      ;
; 0.580 ; ps2:myps2|head[3]            ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.822      ;
; 0.580 ; ps2:myps2|head[1]            ; ps2:myps2|head[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.822      ;
; 0.580 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line1[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.822      ;
; 0.580 ; lcd:mylcd|line2[1][3]        ; lcd:mylcd|line1[1][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.824      ;
; 0.585 ; ps2:myps2|tail[4]            ; ps2:myps2|fifo_rtl_0_bypass[9]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; ps2:myps2|head[2]            ; ps2:myps2|head[2]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; ps2:myps2|size[3]            ; ps2:myps2|size[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; lcd:mylcd|line2[14][0]       ; lcd:mylcd|line1[14][0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.829      ;
; 0.586 ; lcd:mylcd|delay[6]           ; lcd:mylcd|delay[6]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; lcd:mylcd|delay[12]          ; lcd:mylcd|delay[12]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; ps2:myps2|size[1]            ; ps2:myps2|size[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; lcd:mylcd|delay[4]           ; lcd:mylcd|delay[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; lcd:mylcd|delay[9]           ; lcd:mylcd|delay[9]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; lcd:mylcd|delay[8]           ; lcd:mylcd|delay[8]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; lcd:mylcd|delay[14]          ; lcd:mylcd|delay[14]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 195.175 ns




+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 35.024 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.146 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.400  ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.753 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 35.024 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 14.957     ;
; 35.024 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 14.954     ;
; 35.025 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.029     ; 14.955     ;
; 35.045 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.029     ; 14.935     ;
; 35.059 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 14.915     ;
; 35.059 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 14.912     ;
; 35.060 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.036     ; 14.913     ;
; 35.080 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.036     ; 14.893     ;
; 35.082 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 14.899     ;
; 35.091 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 14.883     ;
; 35.105 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 14.869     ;
; 35.117 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 14.857     ;
; 35.126 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.027     ; 14.856     ;
; 35.126 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 14.841     ;
; 35.129 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 14.857     ;
; 35.129 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 14.854     ;
; 35.130 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.024     ; 14.855     ;
; 35.140 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 14.827     ;
; 35.150 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.024     ; 14.835     ;
; 35.161 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 14.814     ;
; 35.187 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 14.799     ;
; 35.196 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 14.783     ;
; 35.210 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 14.769     ;
; 35.231 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.022     ; 14.756     ;
; 35.238 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 14.741     ;
; 35.238 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.033     ; 14.738     ;
; 35.239 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 14.739     ;
; 35.259 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 14.719     ;
; 35.296 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 14.683     ;
; 35.305 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 14.667     ;
; 35.319 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 14.653     ;
; 35.340 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.029     ; 14.640     ;
; 35.373 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.033     ; 14.603     ;
; 35.408 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 14.561     ;
; 35.478 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 14.503     ;
; 35.521 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.027     ; 14.461     ;
; 35.521 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 14.458     ;
; 35.522 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 14.459     ;
; 35.542 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 14.439     ;
; 35.579 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.027     ; 14.403     ;
; 35.587 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 14.387     ;
; 35.588 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 14.387     ;
; 35.602 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 14.373     ;
; 35.623 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 14.360     ;
; 35.799 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.024     ; 14.186     ;
; 35.806 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.022     ; 14.181     ;
; 35.834 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 14.144     ;
; 35.841 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.029     ; 14.139     ;
; 35.870 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 14.107     ;
; 35.904 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.019     ; 14.086     ;
; 35.911 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 14.081     ;
; 35.916 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.020     ; 14.073     ;
; 35.951 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.019     ; 14.039     ;
; 35.951 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.018     ; 14.040     ;
; 35.951 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.027     ; 14.031     ;
; 35.956 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 14.012     ;
; 35.986 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 13.997     ;
; 35.986 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.025     ; 13.998     ;
; 35.991 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 13.970     ;
; 36.013 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 13.970     ;
; 36.020 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.024     ; 13.965     ;
; 36.021 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.015     ; 13.973     ;
; 36.056 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.014     ; 13.939     ;
; 36.056 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.013     ; 13.940     ;
; 36.061 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.036     ; 13.912     ;
; 36.130 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.022     ; 13.857     ;
; 36.148 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.018     ; 13.843     ;
; 36.165 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.021     ; 13.823     ;
; 36.165 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.020     ; 13.824     ;
; 36.170 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 13.796     ;
; 36.171 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 13.812     ;
; 36.171 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.029     ; 13.809     ;
; 36.172 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.027     ; 13.810     ;
; 36.183 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.025     ; 13.801     ;
; 36.192 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.027     ; 13.790     ;
; 36.223 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 13.738     ;
; 36.229 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 13.754     ;
; 36.237 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 13.724     ;
; 36.253 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.013     ; 13.743     ;
; 36.273 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a3~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.025     ; 13.711     ;
; 36.296 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 13.690     ;
; 36.303 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.021     ; 13.685     ;
; 36.362 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.020     ; 13.627     ;
; 36.413 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.019     ; 13.577     ;
; 36.448 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.018     ; 13.543     ;
; 36.448 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 13.544     ;
; 36.453 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 13.516     ;
; 36.520 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 13.458     ;
; 36.645 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 13.347     ;
; 36.916 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a18~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.052     ; 13.041     ;
; 36.923 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a26~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.050     ; 13.036     ;
; 37.033 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a24~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 12.928     ;
; 37.068 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a28~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.047     ; 12.894     ;
; 37.068 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a20~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 12.895     ;
; 37.088 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.054     ; 12.867     ;
; 37.265 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a30~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 12.698     ;
; 37.561 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 12.406     ;
; 37.561 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 12.403     ;
; 37.562 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 12.404     ;
; 37.582 ; processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a19~porta_address_reg0 ; processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a22~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 12.384     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.146 ; ps2:myps2|tail[2]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.477      ;
; 0.159 ; ps2:myps2|tail[1]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.490      ;
; 0.170 ; ps2:myps2|tail[3]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.501      ;
; 0.176 ; ps2:myps2|tail[0]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.507      ;
; 0.176 ; ps2:myps2|tail[4]            ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.507      ;
; 0.181 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[13][5]       ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[10][5]       ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[0][5]        ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[8][5]        ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[1][5]        ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[4][5]        ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[12][5]       ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[14][5]       ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ps2:myps2|fifo_write         ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2:myps2|shift              ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2:myps2|break_code         ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2:myps2|reading_key        ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2:myps2|bcount[3]          ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2:myps2|bcount[2]          ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2:myps2|bcount[1]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2:myps2|ps2_clock_filtered ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|ptr[3]             ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|ptr[2]             ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|ptr[1]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|printed_crlf       ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|state1.A           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[0]           ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[5]           ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[4]           ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[3]           ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[2]           ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[1]           ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|cstart             ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|state1.B           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|cdone              ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|mstart             ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|buf_changed_ack    ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; lcd:mylcd|lcd_en             ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|count[3]           ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|count[2]           ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|count[1]           ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|count[0]           ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd:mylcd|state2.C           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; ps2:myps2|head[4]            ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.192 ; lcd:mylcd|prestart           ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; lcd:mylcd|buf_changed        ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; lcd:mylcd|line2[7][5]        ; lcd:mylcd|line1[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; lcd:mylcd|delay[17]          ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; lcd:mylcd|line2[2][5]        ; lcd:mylcd|line1[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; lcd:mylcd|line2[6][5]        ; lcd:mylcd|line1[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.197 ; lcd:mylcd|prestart           ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.322      ;
; 0.200 ; ps2:myps2|bcount[0]          ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; lcd:mylcd|state2.D           ; lcd:mylcd|state2.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.203 ; lcd:mylcd|state1.C           ; lcd:mylcd|state1.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.205 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.207 ; lcd:mylcd|state1.B           ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.332      ;
; 0.208 ; lcd:mylcd|state1.D           ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.333      ;
; 0.209 ; lcd:mylcd|state2.C           ; lcd:mylcd|count[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.333      ;
; 0.209 ; lcd:mylcd|state2.C           ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.333      ;
; 0.216 ; lcd:mylcd|ptr[0]             ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.341      ;
; 0.221 ; lcd:mylcd|count[4]           ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.345      ;
; 0.222 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.347      ;
; 0.227 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.352      ;
; 0.258 ; lcd:mylcd|line2[5][5]        ; lcd:mylcd|line1[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.382      ;
; 0.262 ; lcd:mylcd|line2[14][3]       ; lcd:mylcd|line1[14][3]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.386      ;
; 0.263 ; ps2:myps2|shift_reg[8]       ; ps2:myps2|shift_reg[7]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.267 ; lcd:mylcd|line2[15][5]       ; lcd:mylcd|line1[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; lcd:mylcd|line2[3][5]        ; lcd:mylcd|line1[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; lcd:mylcd|line2[11][5]       ; lcd:mylcd|line1[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; lcd:mylcd|line2[4][5]        ; lcd:mylcd|line1[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; lcd:mylcd|line2[0][3]        ; lcd:mylcd|line1[0][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.391      ;
; 0.268 ; lcd:mylcd|line2[0][0]        ; lcd:mylcd|line1[0][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.395      ;
; 0.268 ; lcd:mylcd|line2[3][0]        ; lcd:mylcd|line1[3][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.394      ;
; 0.272 ; lcd:mylcd|line2[1][3]        ; lcd:mylcd|line1[1][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.398      ;
; 0.272 ; lcd:mylcd|line2[14][0]       ; lcd:mylcd|line1[14][0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.399      ;
; 0.275 ; lcd:mylcd|line2[9][5]        ; lcd:mylcd|line1[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.399      ;
; 0.281 ; ps2:myps2|reading_key        ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.405      ;
; 0.285 ; ps2:myps2|tail[4]            ; ps2:myps2|fifo_rtl_0_bypass[9]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.410      ;
; 0.288 ; ps2:myps2|head[1]            ; ps2:myps2|head[1]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.413      ;
; 0.289 ; ps2:myps2|head[3]            ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.291 ; ps2:myps2|head[2]            ; ps2:myps2|head[2]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; lcd:mylcd|delay[9]           ; lcd:mylcd|delay[9]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; lcd:mylcd|delay[7]           ; lcd:mylcd|delay[7]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; lcd:mylcd|delay[8]           ; lcd:mylcd|delay[8]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; ps2:myps2|size[3]            ; ps2:myps2|size[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; lcd:mylcd|delay[1]           ; lcd:mylcd|delay[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; lcd:mylcd|delay[6]           ; lcd:mylcd|delay[6]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; lcd:mylcd|delay[12]          ; lcd:mylcd|delay[12]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 197.424 ns




+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 20.148 ; 0.146 ; N/A      ; N/A     ; 9.400               ;
;  div|altpll_component|auto_generated|pll1|clk[0] ; 20.148 ; 0.146 ; N/A      ; N/A     ; 49.707              ;
;  inclock                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  div|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inclock                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_en        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_on        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; resetn                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; inclock                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_clock               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_data                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 94431533 ; 992      ; 7102322  ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 94431533 ; 992      ; 7102322  ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 1366  ; 1366 ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; inclock                                         ; inclock                                         ; Base      ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ps2_clock  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lcd_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_en      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ps2_clock  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lcd_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_en      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 15 13:26:42 2018
Info: Command: quartus_sta cpu550-2016fa -c skeleton
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name inclock inclock
    Info (332110): create_generated_clock -source {div|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {div|altpll_component|auto_generated|pll1|clk[0]} {div|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 20.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    20.148               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.351               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.819               0.000 inclock 
    Info (332119):    49.707               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 194.682 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 22.651
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    22.651               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.348
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.348               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.799               0.000 inclock 
    Info (332119):    49.709               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 195.175 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 35.024
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.024               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.146               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 inclock 
    Info (332119):    49.753               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 197.424 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4911 megabytes
    Info: Processing ended: Thu Nov 15 13:26:48 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


