
Curtain_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b70  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000358  08007c80  08007c80  00017c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007fd8  08007fd8  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08007fd8  08007fd8  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007fd8  08007fd8  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007fd8  08007fd8  00017fd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007fdc  08007fdc  00017fdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08007fe0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d30  20000088  08008068  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001db8  08008068  00021db8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bdc5  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003cad  00000000  00000000  0003be76  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001630  00000000  00000000  0003fb28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001458  00000000  00000000  00041158  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018765  00000000  00000000  000425b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001341b  00000000  00000000  0005ad15  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00081eea  00000000  00000000  0006e130  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f001a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006250  00000000  00000000  000f0098  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000088 	.word	0x20000088
 800012c:	00000000 	.word	0x00000000
 8000130:	08007c68 	.word	0x08007c68

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000008c 	.word	0x2000008c
 800014c:	08007c68 	.word	0x08007c68

08000150 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b084      	sub	sp, #16
 8000154:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000156:	1d3b      	adds	r3, r7, #4
 8000158:	2200      	movs	r2, #0
 800015a:	601a      	str	r2, [r3, #0]
 800015c:	605a      	str	r2, [r3, #4]
 800015e:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000160:	4b20      	ldr	r3, [pc, #128]	; (80001e4 <MX_ADC1_Init+0x94>)
 8000162:	4a21      	ldr	r2, [pc, #132]	; (80001e8 <MX_ADC1_Init+0x98>)
 8000164:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000166:	4b1f      	ldr	r3, [pc, #124]	; (80001e4 <MX_ADC1_Init+0x94>)
 8000168:	f44f 7280 	mov.w	r2, #256	; 0x100
 800016c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800016e:	4b1d      	ldr	r3, [pc, #116]	; (80001e4 <MX_ADC1_Init+0x94>)
 8000170:	2201      	movs	r2, #1
 8000172:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000174:	4b1b      	ldr	r3, [pc, #108]	; (80001e4 <MX_ADC1_Init+0x94>)
 8000176:	2200      	movs	r2, #0
 8000178:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800017a:	4b1a      	ldr	r3, [pc, #104]	; (80001e4 <MX_ADC1_Init+0x94>)
 800017c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000180:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000182:	4b18      	ldr	r3, [pc, #96]	; (80001e4 <MX_ADC1_Init+0x94>)
 8000184:	2200      	movs	r2, #0
 8000186:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000188:	4b16      	ldr	r3, [pc, #88]	; (80001e4 <MX_ADC1_Init+0x94>)
 800018a:	2202      	movs	r2, #2
 800018c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800018e:	4815      	ldr	r0, [pc, #84]	; (80001e4 <MX_ADC1_Init+0x94>)
 8000190:	f001 fa78 	bl	8001684 <HAL_ADC_Init>
 8000194:	4603      	mov	r3, r0
 8000196:	2b00      	cmp	r3, #0
 8000198:	d001      	beq.n	800019e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800019a:	f000 fec2 	bl	8000f22 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800019e:	2307      	movs	r3, #7
 80001a0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80001a2:	2301      	movs	r3, #1
 80001a4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80001a6:	2300      	movs	r3, #0
 80001a8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001aa:	1d3b      	adds	r3, r7, #4
 80001ac:	4619      	mov	r1, r3
 80001ae:	480d      	ldr	r0, [pc, #52]	; (80001e4 <MX_ADC1_Init+0x94>)
 80001b0:	f001 fc3a 	bl	8001a28 <HAL_ADC_ConfigChannel>
 80001b4:	4603      	mov	r3, r0
 80001b6:	2b00      	cmp	r3, #0
 80001b8:	d001      	beq.n	80001be <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80001ba:	f000 feb2 	bl	8000f22 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80001be:	2308      	movs	r3, #8
 80001c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80001c2:	2302      	movs	r3, #2
 80001c4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001c6:	1d3b      	adds	r3, r7, #4
 80001c8:	4619      	mov	r1, r3
 80001ca:	4806      	ldr	r0, [pc, #24]	; (80001e4 <MX_ADC1_Init+0x94>)
 80001cc:	f001 fc2c 	bl	8001a28 <HAL_ADC_ConfigChannel>
 80001d0:	4603      	mov	r3, r0
 80001d2:	2b00      	cmp	r3, #0
 80001d4:	d001      	beq.n	80001da <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80001d6:	f000 fea4 	bl	8000f22 <Error_Handler>
  }

}
 80001da:	bf00      	nop
 80001dc:	3710      	adds	r7, #16
 80001de:	46bd      	mov	sp, r7
 80001e0:	bd80      	pop	{r7, pc}
 80001e2:	bf00      	nop
 80001e4:	200019e4 	.word	0x200019e4
 80001e8:	40012400 	.word	0x40012400

080001ec <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b08a      	sub	sp, #40	; 0x28
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001f4:	f107 0318 	add.w	r3, r7, #24
 80001f8:	2200      	movs	r2, #0
 80001fa:	601a      	str	r2, [r3, #0]
 80001fc:	605a      	str	r2, [r3, #4]
 80001fe:	609a      	str	r2, [r3, #8]
 8000200:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	4a33      	ldr	r2, [pc, #204]	; (80002d4 <HAL_ADC_MspInit+0xe8>)
 8000208:	4293      	cmp	r3, r2
 800020a:	d15f      	bne.n	80002cc <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800020c:	4b32      	ldr	r3, [pc, #200]	; (80002d8 <HAL_ADC_MspInit+0xec>)
 800020e:	699b      	ldr	r3, [r3, #24]
 8000210:	4a31      	ldr	r2, [pc, #196]	; (80002d8 <HAL_ADC_MspInit+0xec>)
 8000212:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000216:	6193      	str	r3, [r2, #24]
 8000218:	4b2f      	ldr	r3, [pc, #188]	; (80002d8 <HAL_ADC_MspInit+0xec>)
 800021a:	699b      	ldr	r3, [r3, #24]
 800021c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000220:	617b      	str	r3, [r7, #20]
 8000222:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000224:	4b2c      	ldr	r3, [pc, #176]	; (80002d8 <HAL_ADC_MspInit+0xec>)
 8000226:	699b      	ldr	r3, [r3, #24]
 8000228:	4a2b      	ldr	r2, [pc, #172]	; (80002d8 <HAL_ADC_MspInit+0xec>)
 800022a:	f043 0304 	orr.w	r3, r3, #4
 800022e:	6193      	str	r3, [r2, #24]
 8000230:	4b29      	ldr	r3, [pc, #164]	; (80002d8 <HAL_ADC_MspInit+0xec>)
 8000232:	699b      	ldr	r3, [r3, #24]
 8000234:	f003 0304 	and.w	r3, r3, #4
 8000238:	613b      	str	r3, [r7, #16]
 800023a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800023c:	4b26      	ldr	r3, [pc, #152]	; (80002d8 <HAL_ADC_MspInit+0xec>)
 800023e:	699b      	ldr	r3, [r3, #24]
 8000240:	4a25      	ldr	r2, [pc, #148]	; (80002d8 <HAL_ADC_MspInit+0xec>)
 8000242:	f043 0308 	orr.w	r3, r3, #8
 8000246:	6193      	str	r3, [r2, #24]
 8000248:	4b23      	ldr	r3, [pc, #140]	; (80002d8 <HAL_ADC_MspInit+0xec>)
 800024a:	699b      	ldr	r3, [r3, #24]
 800024c:	f003 0308 	and.w	r3, r3, #8
 8000250:	60fb      	str	r3, [r7, #12]
 8000252:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = ADC1_Pin;
 8000254:	2380      	movs	r3, #128	; 0x80
 8000256:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000258:	2303      	movs	r3, #3
 800025a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_GPIO_Port, &GPIO_InitStruct);
 800025c:	f107 0318 	add.w	r3, r7, #24
 8000260:	4619      	mov	r1, r3
 8000262:	481e      	ldr	r0, [pc, #120]	; (80002dc <HAL_ADC_MspInit+0xf0>)
 8000264:	f002 f93c 	bl	80024e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC2_Pin;
 8000268:	2301      	movs	r3, #1
 800026a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800026c:	2303      	movs	r3, #3
 800026e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC2_GPIO_Port, &GPIO_InitStruct);
 8000270:	f107 0318 	add.w	r3, r7, #24
 8000274:	4619      	mov	r1, r3
 8000276:	481a      	ldr	r0, [pc, #104]	; (80002e0 <HAL_ADC_MspInit+0xf4>)
 8000278:	f002 f932 	bl	80024e0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800027c:	4b19      	ldr	r3, [pc, #100]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 800027e:	4a1a      	ldr	r2, [pc, #104]	; (80002e8 <HAL_ADC_MspInit+0xfc>)
 8000280:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000282:	4b18      	ldr	r3, [pc, #96]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 8000284:	2200      	movs	r2, #0
 8000286:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000288:	4b16      	ldr	r3, [pc, #88]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 800028a:	2200      	movs	r2, #0
 800028c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800028e:	4b15      	ldr	r3, [pc, #84]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 8000290:	2280      	movs	r2, #128	; 0x80
 8000292:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000294:	4b13      	ldr	r3, [pc, #76]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 8000296:	f44f 7200 	mov.w	r2, #512	; 0x200
 800029a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800029c:	4b11      	ldr	r3, [pc, #68]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 800029e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80002a2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80002a4:	4b0f      	ldr	r3, [pc, #60]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 80002a6:	2220      	movs	r2, #32
 80002a8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80002aa:	4b0e      	ldr	r3, [pc, #56]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80002b0:	480c      	ldr	r0, [pc, #48]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 80002b2:	f001 feb1 	bl	8002018 <HAL_DMA_Init>
 80002b6:	4603      	mov	r3, r0
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d001      	beq.n	80002c0 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 80002bc:	f000 fe31 	bl	8000f22 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	4a08      	ldr	r2, [pc, #32]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 80002c4:	621a      	str	r2, [r3, #32]
 80002c6:	4a07      	ldr	r2, [pc, #28]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002cc:	bf00      	nop
 80002ce:	3728      	adds	r7, #40	; 0x28
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	40012400 	.word	0x40012400
 80002d8:	40021000 	.word	0x40021000
 80002dc:	40010800 	.word	0x40010800
 80002e0:	40010c00 	.word	0x40010c00
 80002e4:	20001a14 	.word	0x20001a14
 80002e8:	40020008 	.word	0x40020008

080002ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b082      	sub	sp, #8
 80002f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002f2:	4b14      	ldr	r3, [pc, #80]	; (8000344 <MX_DMA_Init+0x58>)
 80002f4:	695b      	ldr	r3, [r3, #20]
 80002f6:	4a13      	ldr	r2, [pc, #76]	; (8000344 <MX_DMA_Init+0x58>)
 80002f8:	f043 0301 	orr.w	r3, r3, #1
 80002fc:	6153      	str	r3, [r2, #20]
 80002fe:	4b11      	ldr	r3, [pc, #68]	; (8000344 <MX_DMA_Init+0x58>)
 8000300:	695b      	ldr	r3, [r3, #20]
 8000302:	f003 0301 	and.w	r3, r3, #1
 8000306:	607b      	str	r3, [r7, #4]
 8000308:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800030a:	2200      	movs	r2, #0
 800030c:	2100      	movs	r1, #0
 800030e:	200b      	movs	r0, #11
 8000310:	f001 fe4b 	bl	8001faa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000314:	200b      	movs	r0, #11
 8000316:	f001 fe64 	bl	8001fe2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800031a:	2200      	movs	r2, #0
 800031c:	2100      	movs	r1, #0
 800031e:	2010      	movs	r0, #16
 8000320:	f001 fe43 	bl	8001faa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000324:	2010      	movs	r0, #16
 8000326:	f001 fe5c 	bl	8001fe2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800032a:	2200      	movs	r2, #0
 800032c:	2100      	movs	r1, #0
 800032e:	2011      	movs	r0, #17
 8000330:	f001 fe3b 	bl	8001faa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000334:	2011      	movs	r0, #17
 8000336:	f001 fe54 	bl	8001fe2 <HAL_NVIC_EnableIRQ>

}
 800033a:	bf00      	nop
 800033c:	3708      	adds	r7, #8
 800033e:	46bd      	mov	sp, r7
 8000340:	bd80      	pop	{r7, pc}
 8000342:	bf00      	nop
 8000344:	40021000 	.word	0x40021000

08000348 <Usart2DmaPrintf>:
	uint32_t temp = *(__IO uint32_t*) (addr);

	Usart2DmaPrintf("addr:0x%x, data:0x%x\r\n", addr, temp);
}

void Usart2DmaPrintf(const char *format, ...) {
 8000348:	b40f      	push	{r0, r1, r2, r3}
 800034a:	b580      	push	{r7, lr}
 800034c:	b082      	sub	sp, #8
 800034e:	af00      	add	r7, sp, #0
	uint16_t len;
	va_list args;
	va_start(args, format);
 8000350:	f107 0314 	add.w	r3, r7, #20
 8000354:	603b      	str	r3, [r7, #0]
	len = vsnprintf((char*) UartTxBuf, sizeof(UartTxBuf) + 1, (char*) format,
 8000356:	683b      	ldr	r3, [r7, #0]
 8000358:	693a      	ldr	r2, [r7, #16]
 800035a:	2165      	movs	r1, #101	; 0x65
 800035c:	480a      	ldr	r0, [pc, #40]	; (8000388 <Usart2DmaPrintf+0x40>)
 800035e:	f006 fd43 	bl	8006de8 <vsniprintf>
 8000362:	4603      	mov	r3, r0
 8000364:	80fb      	strh	r3, [r7, #6]
			args);
	va_end(args);
	HAL_UART_Transmit_DMA(&huart2, UartTxBuf, len);
 8000366:	88fb      	ldrh	r3, [r7, #6]
 8000368:	461a      	mov	r2, r3
 800036a:	4907      	ldr	r1, [pc, #28]	; (8000388 <Usart2DmaPrintf+0x40>)
 800036c:	4807      	ldr	r0, [pc, #28]	; (800038c <Usart2DmaPrintf+0x44>)
 800036e:	f003 faef 	bl	8003950 <HAL_UART_Transmit_DMA>
	osDelay(10); //避免資料穿插
 8000372:	200a      	movs	r0, #10
 8000374:	f004 f8e2 	bl	800453c <osDelay>

}
 8000378:	bf00      	nop
 800037a:	3708      	adds	r7, #8
 800037c:	46bd      	mov	sp, r7
 800037e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000382:	b004      	add	sp, #16
 8000384:	4770      	bx	lr
 8000386:	bf00      	nop
 8000388:	20001c04 	.word	0x20001c04
 800038c:	20001d30 	.word	0x20001d30

08000390 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000390:	b580      	push	{r7, lr}
 8000392:	b082      	sub	sp, #8
 8000394:	af00      	add	r7, sp, #0
 8000396:	4603      	mov	r3, r0
 8000398:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin) {
 800039a:	88fb      	ldrh	r3, [r7, #6]
 800039c:	2b20      	cmp	r3, #32
 800039e:	d014      	beq.n	80003ca <HAL_GPIO_EXTI_Callback+0x3a>
 80003a0:	2b20      	cmp	r3, #32
 80003a2:	dc02      	bgt.n	80003aa <HAL_GPIO_EXTI_Callback+0x1a>
 80003a4:	2b10      	cmp	r3, #16
 80003a6:	d005      	beq.n	80003b4 <HAL_GPIO_EXTI_Callback+0x24>
	case GPIO_PIN_7:
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); //PC13 Led
		buttom_flag[4]++;
		break;
	}
}
 80003a8:	e030      	b.n	800040c <HAL_GPIO_EXTI_Callback+0x7c>
	switch (GPIO_Pin) {
 80003aa:	2b40      	cmp	r3, #64	; 0x40
 80003ac:	d018      	beq.n	80003e0 <HAL_GPIO_EXTI_Callback+0x50>
 80003ae:	2b80      	cmp	r3, #128	; 0x80
 80003b0:	d021      	beq.n	80003f6 <HAL_GPIO_EXTI_Callback+0x66>
}
 80003b2:	e02b      	b.n	800040c <HAL_GPIO_EXTI_Callback+0x7c>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); //PC13 Led
 80003b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003b8:	4816      	ldr	r0, [pc, #88]	; (8000414 <HAL_GPIO_EXTI_Callback+0x84>)
 80003ba:	f002 fa03 	bl	80027c4 <HAL_GPIO_TogglePin>
		buttom_flag[1]++;
 80003be:	4b16      	ldr	r3, [pc, #88]	; (8000418 <HAL_GPIO_EXTI_Callback+0x88>)
 80003c0:	685b      	ldr	r3, [r3, #4]
 80003c2:	3301      	adds	r3, #1
 80003c4:	4a14      	ldr	r2, [pc, #80]	; (8000418 <HAL_GPIO_EXTI_Callback+0x88>)
 80003c6:	6053      	str	r3, [r2, #4]
		break;
 80003c8:	e020      	b.n	800040c <HAL_GPIO_EXTI_Callback+0x7c>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); //PC13 Led
 80003ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003ce:	4811      	ldr	r0, [pc, #68]	; (8000414 <HAL_GPIO_EXTI_Callback+0x84>)
 80003d0:	f002 f9f8 	bl	80027c4 <HAL_GPIO_TogglePin>
		buttom_flag[2]++;
 80003d4:	4b10      	ldr	r3, [pc, #64]	; (8000418 <HAL_GPIO_EXTI_Callback+0x88>)
 80003d6:	689b      	ldr	r3, [r3, #8]
 80003d8:	3301      	adds	r3, #1
 80003da:	4a0f      	ldr	r2, [pc, #60]	; (8000418 <HAL_GPIO_EXTI_Callback+0x88>)
 80003dc:	6093      	str	r3, [r2, #8]
		break;
 80003de:	e015      	b.n	800040c <HAL_GPIO_EXTI_Callback+0x7c>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); //PC13 Led
 80003e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003e4:	480b      	ldr	r0, [pc, #44]	; (8000414 <HAL_GPIO_EXTI_Callback+0x84>)
 80003e6:	f002 f9ed 	bl	80027c4 <HAL_GPIO_TogglePin>
		buttom_flag[3]++;
 80003ea:	4b0b      	ldr	r3, [pc, #44]	; (8000418 <HAL_GPIO_EXTI_Callback+0x88>)
 80003ec:	68db      	ldr	r3, [r3, #12]
 80003ee:	3301      	adds	r3, #1
 80003f0:	4a09      	ldr	r2, [pc, #36]	; (8000418 <HAL_GPIO_EXTI_Callback+0x88>)
 80003f2:	60d3      	str	r3, [r2, #12]
		break;
 80003f4:	e00a      	b.n	800040c <HAL_GPIO_EXTI_Callback+0x7c>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); //PC13 Led
 80003f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003fa:	4806      	ldr	r0, [pc, #24]	; (8000414 <HAL_GPIO_EXTI_Callback+0x84>)
 80003fc:	f002 f9e2 	bl	80027c4 <HAL_GPIO_TogglePin>
		buttom_flag[4]++;
 8000400:	4b05      	ldr	r3, [pc, #20]	; (8000418 <HAL_GPIO_EXTI_Callback+0x88>)
 8000402:	691b      	ldr	r3, [r3, #16]
 8000404:	3301      	adds	r3, #1
 8000406:	4a04      	ldr	r2, [pc, #16]	; (8000418 <HAL_GPIO_EXTI_Callback+0x88>)
 8000408:	6113      	str	r3, [r2, #16]
		break;
 800040a:	bf00      	nop
}
 800040c:	bf00      	nop
 800040e:	3708      	adds	r7, #8
 8000410:	46bd      	mov	sp, r7
 8000412:	bd80      	pop	{r7, pc}
 8000414:	40011000 	.word	0x40011000
 8000418:	200000ac 	.word	0x200000ac

0800041c <clean_buttom_flag>:

void clean_buttom_flag(void) {
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
	//Usart2DmaPrintf("clena\n");
	for (i = 0; i <= 5; i++) { //clean flag
 8000420:	4b0b      	ldr	r3, [pc, #44]	; (8000450 <clean_buttom_flag+0x34>)
 8000422:	2200      	movs	r2, #0
 8000424:	601a      	str	r2, [r3, #0]
 8000426:	e00d      	b.n	8000444 <clean_buttom_flag+0x28>
		buttom_flag[i] = 0;
 8000428:	4b09      	ldr	r3, [pc, #36]	; (8000450 <clean_buttom_flag+0x34>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a09      	ldr	r2, [pc, #36]	; (8000454 <clean_buttom_flag+0x38>)
 800042e:	2100      	movs	r1, #0
 8000430:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		osDelay(1);
 8000434:	2001      	movs	r0, #1
 8000436:	f004 f881 	bl	800453c <osDelay>
	for (i = 0; i <= 5; i++) { //clean flag
 800043a:	4b05      	ldr	r3, [pc, #20]	; (8000450 <clean_buttom_flag+0x34>)
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	3301      	adds	r3, #1
 8000440:	4a03      	ldr	r2, [pc, #12]	; (8000450 <clean_buttom_flag+0x34>)
 8000442:	6013      	str	r3, [r2, #0]
 8000444:	4b02      	ldr	r3, [pc, #8]	; (8000450 <clean_buttom_flag+0x34>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	2b05      	cmp	r3, #5
 800044a:	dded      	ble.n	8000428 <clean_buttom_flag+0xc>
	}
}
 800044c:	bf00      	nop
 800044e:	bd80      	pop	{r7, pc}
 8000450:	200000a8 	.word	0x200000a8
 8000454:	200000ac 	.word	0x200000ac

08000458 <zheng_zhuan>:

void zheng_zhuan(int pwm) {
 8000458:	b580      	push	{r7, lr}
 800045a:	b082      	sub	sp, #8
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
	//HAL_UART_Transmit_DMA(&huart2, "zheng_zhuan\n",sizeof("zheng_zhuan\n") - 1);
	Usart2DmaPrintf("zheng_zhuan\n");
 8000460:	480b      	ldr	r0, [pc, #44]	; (8000490 <zheng_zhuan+0x38>)
 8000462:	f7ff ff71 	bl	8000348 <Usart2DmaPrintf>
	HAL_GPIO_WritePin(MC_1_GPIO_Port, MC_1_Pin, GPIO_PIN_RESET);
 8000466:	2200      	movs	r2, #0
 8000468:	f44f 7100 	mov.w	r1, #512	; 0x200
 800046c:	4809      	ldr	r0, [pc, #36]	; (8000494 <zheng_zhuan+0x3c>)
 800046e:	f002 f991 	bl	8002794 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MC_2_GPIO_Port, MC_2_Pin, GPIO_PIN_SET);
 8000472:	2201      	movs	r2, #1
 8000474:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000478:	4806      	ldr	r0, [pc, #24]	; (8000494 <zheng_zhuan+0x3c>)
 800047a:	f002 f98b 	bl	8002794 <HAL_GPIO_WritePin>
	user_pwm_setvalue_1(pwm);
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	b29b      	uxth	r3, r3
 8000482:	4618      	mov	r0, r3
 8000484:	f000 ff66 	bl	8001354 <user_pwm_setvalue_1>
}
 8000488:	bf00      	nop
 800048a:	3708      	adds	r7, #8
 800048c:	46bd      	mov	sp, r7
 800048e:	bd80      	pop	{r7, pc}
 8000490:	08007cc4 	.word	0x08007cc4
 8000494:	40010800 	.word	0x40010800

08000498 <fan_zhuan>:
void fan_zhuan(int pwm) {
 8000498:	b580      	push	{r7, lr}
 800049a:	b082      	sub	sp, #8
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
	//HAL_UART_Transmit_DMA(&huart2, "fan_zhuan\n", sizeof("fan_zhuan\n") - 1);
	Usart2DmaPrintf("fan_zhuan\n");
 80004a0:	480b      	ldr	r0, [pc, #44]	; (80004d0 <fan_zhuan+0x38>)
 80004a2:	f7ff ff51 	bl	8000348 <Usart2DmaPrintf>
	HAL_GPIO_WritePin(MC_1_GPIO_Port, MC_1_Pin, GPIO_PIN_SET);
 80004a6:	2201      	movs	r2, #1
 80004a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004ac:	4809      	ldr	r0, [pc, #36]	; (80004d4 <fan_zhuan+0x3c>)
 80004ae:	f002 f971 	bl	8002794 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MC_2_GPIO_Port, MC_2_Pin, GPIO_PIN_RESET);
 80004b2:	2200      	movs	r2, #0
 80004b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004b8:	4806      	ldr	r0, [pc, #24]	; (80004d4 <fan_zhuan+0x3c>)
 80004ba:	f002 f96b 	bl	8002794 <HAL_GPIO_WritePin>
	user_pwm_setvalue_2(pwm);
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	b29b      	uxth	r3, r3
 80004c2:	4618      	mov	r0, r3
 80004c4:	f000 ff64 	bl	8001390 <user_pwm_setvalue_2>
}
 80004c8:	bf00      	nop
 80004ca:	3708      	adds	r7, #8
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	08007cd4 	.word	0x08007cd4
 80004d4:	40010800 	.word	0x40010800

080004d8 <stop_motor>:
void stop_motor(void) {
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
	//HAL_UART_Transmit_DMA(&huart2, "stop_motor\n", sizeof("stop_motor\n") - 1);
	Usart2DmaPrintf("stop_motor\n");
 80004dc:	480c      	ldr	r0, [pc, #48]	; (8000510 <stop_motor+0x38>)
 80004de:	f7ff ff33 	bl	8000348 <Usart2DmaPrintf>
	HAL_GPIO_WritePin(MC_1_GPIO_Port, MC_1_Pin, GPIO_PIN_RESET);
 80004e2:	2200      	movs	r2, #0
 80004e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004e8:	480a      	ldr	r0, [pc, #40]	; (8000514 <stop_motor+0x3c>)
 80004ea:	f002 f953 	bl	8002794 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MC_2_GPIO_Port, MC_2_Pin, GPIO_PIN_RESET);
 80004ee:	2200      	movs	r2, #0
 80004f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004f4:	4807      	ldr	r0, [pc, #28]	; (8000514 <stop_motor+0x3c>)
 80004f6:	f002 f94d 	bl	8002794 <HAL_GPIO_WritePin>
	user_pwm_setvalue_1(0);
 80004fa:	2000      	movs	r0, #0
 80004fc:	f000 ff2a 	bl	8001354 <user_pwm_setvalue_1>
	user_pwm_setvalue_2(0);
 8000500:	2000      	movs	r0, #0
 8000502:	f000 ff45 	bl	8001390 <user_pwm_setvalue_2>
	osDelay(100);
 8000506:	2064      	movs	r0, #100	; 0x64
 8000508:	f004 f818 	bl	800453c <osDelay>
}
 800050c:	bf00      	nop
 800050e:	bd80      	pop	{r7, pc}
 8000510:	08007ce0 	.word	0x08007ce0
 8000514:	40010800 	.word	0x40010800

08000518 <run_motor>:
void run_motor(int dir, int action, int slow_flag) {
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	60f8      	str	r0, [r7, #12]
 8000520:	60b9      	str	r1, [r7, #8]
 8000522:	607a      	str	r2, [r7, #4]
	//HAL_UART_Transmit_DMA(&huart2, "run_motor\n", sizeof("run_motor\n") - 1);
	Usart2DmaPrintf("run_motor\n");
 8000524:	4829      	ldr	r0, [pc, #164]	; (80005cc <run_motor+0xb4>)
 8000526:	f7ff ff0f 	bl	8000348 <Usart2DmaPrintf>
	if (action == 0) { //關門
 800052a:	68bb      	ldr	r3, [r7, #8]
 800052c:	2b00      	cmp	r3, #0
 800052e:	d123      	bne.n	8000578 <run_motor+0x60>
		if (dir == 0) {
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	2b00      	cmp	r3, #0
 8000534:	d10e      	bne.n	8000554 <run_motor+0x3c>
			if (slow_flag == 1) {
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	2b01      	cmp	r3, #1
 800053a:	d105      	bne.n	8000548 <run_motor+0x30>
				zheng_zhuan(run_pwm_s);
 800053c:	4b24      	ldr	r3, [pc, #144]	; (80005d0 <run_motor+0xb8>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4618      	mov	r0, r3
 8000542:	f7ff ff89 	bl	8000458 <zheng_zhuan>
			}
		}
	}
	//fan_zhuan(run_pwm_n);

}
 8000546:	e03d      	b.n	80005c4 <run_motor+0xac>
				zheng_zhuan(run_pwm_n);
 8000548:	4b22      	ldr	r3, [pc, #136]	; (80005d4 <run_motor+0xbc>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4618      	mov	r0, r3
 800054e:	f7ff ff83 	bl	8000458 <zheng_zhuan>
}
 8000552:	e037      	b.n	80005c4 <run_motor+0xac>
		} else if (dir == 1) {
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	2b01      	cmp	r3, #1
 8000558:	d134      	bne.n	80005c4 <run_motor+0xac>
			if (slow_flag == 1) {
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	2b01      	cmp	r3, #1
 800055e:	d105      	bne.n	800056c <run_motor+0x54>
				fan_zhuan(run_pwm_s);
 8000560:	4b1b      	ldr	r3, [pc, #108]	; (80005d0 <run_motor+0xb8>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	4618      	mov	r0, r3
 8000566:	f7ff ff97 	bl	8000498 <fan_zhuan>
}
 800056a:	e02b      	b.n	80005c4 <run_motor+0xac>
				fan_zhuan(run_pwm_n);
 800056c:	4b19      	ldr	r3, [pc, #100]	; (80005d4 <run_motor+0xbc>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4618      	mov	r0, r3
 8000572:	f7ff ff91 	bl	8000498 <fan_zhuan>
}
 8000576:	e025      	b.n	80005c4 <run_motor+0xac>
	} else if (action == 1) { //開門
 8000578:	68bb      	ldr	r3, [r7, #8]
 800057a:	2b01      	cmp	r3, #1
 800057c:	d122      	bne.n	80005c4 <run_motor+0xac>
		if (dir == 0) {
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	2b00      	cmp	r3, #0
 8000582:	d10e      	bne.n	80005a2 <run_motor+0x8a>
			if (slow_flag == 1) {
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	2b01      	cmp	r3, #1
 8000588:	d105      	bne.n	8000596 <run_motor+0x7e>
				fan_zhuan(run_pwm_s);
 800058a:	4b11      	ldr	r3, [pc, #68]	; (80005d0 <run_motor+0xb8>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4618      	mov	r0, r3
 8000590:	f7ff ff82 	bl	8000498 <fan_zhuan>
}
 8000594:	e016      	b.n	80005c4 <run_motor+0xac>
				fan_zhuan(run_pwm_n);
 8000596:	4b0f      	ldr	r3, [pc, #60]	; (80005d4 <run_motor+0xbc>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	4618      	mov	r0, r3
 800059c:	f7ff ff7c 	bl	8000498 <fan_zhuan>
}
 80005a0:	e010      	b.n	80005c4 <run_motor+0xac>
		} else if (dir == 1) {
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	2b01      	cmp	r3, #1
 80005a6:	d10d      	bne.n	80005c4 <run_motor+0xac>
			if (slow_flag == 1) {
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	2b01      	cmp	r3, #1
 80005ac:	d105      	bne.n	80005ba <run_motor+0xa2>
				zheng_zhuan(run_pwm_s);
 80005ae:	4b08      	ldr	r3, [pc, #32]	; (80005d0 <run_motor+0xb8>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	4618      	mov	r0, r3
 80005b4:	f7ff ff50 	bl	8000458 <zheng_zhuan>
}
 80005b8:	e004      	b.n	80005c4 <run_motor+0xac>
				zheng_zhuan(run_pwm_n);
 80005ba:	4b06      	ldr	r3, [pc, #24]	; (80005d4 <run_motor+0xbc>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	4618      	mov	r0, r3
 80005c0:	f7ff ff4a 	bl	8000458 <zheng_zhuan>
}
 80005c4:	bf00      	nop
 80005c6:	3710      	adds	r7, #16
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	08007cec 	.word	0x08007cec
 80005d0:	2000000c 	.word	0x2000000c
 80005d4:	20000008 	.word	0x20000008

080005d8 <point_motor>:
void point_motor(void) { //上下點動
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
	//HAL_UART_Transmit_DMA(&huart2, "point_motor\n",sizeof("point_motor\n") - 1);
	Usart2DmaPrintf("point_motor\n");
 80005dc:	480a      	ldr	r0, [pc, #40]	; (8000608 <point_motor+0x30>)
 80005de:	f7ff feb3 	bl	8000348 <Usart2DmaPrintf>
	fan_zhuan(run_pwm_n);
 80005e2:	4b0a      	ldr	r3, [pc, #40]	; (800060c <point_motor+0x34>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	4618      	mov	r0, r3
 80005e8:	f7ff ff56 	bl	8000498 <fan_zhuan>
	stop_motor();
 80005ec:	f7ff ff74 	bl	80004d8 <stop_motor>
	zheng_zhuan(run_pwm_n);
 80005f0:	4b06      	ldr	r3, [pc, #24]	; (800060c <point_motor+0x34>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4618      	mov	r0, r3
 80005f6:	f7ff ff2f 	bl	8000458 <zheng_zhuan>
	stop_motor();
 80005fa:	f7ff ff6d 	bl	80004d8 <stop_motor>
	clean_buttom_flag();
 80005fe:	f7ff ff0d 	bl	800041c <clean_buttom_flag>
}
 8000602:	bf00      	nop
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	08007cf8 	.word	0x08007cf8
 800060c:	20000008 	.word	0x20000008

08000610 <auto_limits>:
	default:
		break;
	}
}

void auto_limits(int setting_mode) {
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
	Usart2DmaPrintf("auto_limits\n");
 8000618:	480b      	ldr	r0, [pc, #44]	; (8000648 <auto_limits+0x38>)
 800061a:	f7ff fe95 	bl	8000348 <Usart2DmaPrintf>
	switch (setting_mode) {
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	2b02      	cmp	r3, #2
 8000622:	d007      	beq.n	8000634 <auto_limits+0x24>
 8000624:	2b03      	cmp	r3, #3
 8000626:	d007      	beq.n	8000638 <auto_limits+0x28>
 8000628:	2b01      	cmp	r3, #1
 800062a:	d007      	beq.n	800063c <auto_limits+0x2c>
	case 2:
		break;
	case 3:
		break;
	default:
		printf("auto limits error\n");
 800062c:	4807      	ldr	r0, [pc, #28]	; (800064c <auto_limits+0x3c>)
 800062e:	f006 fba7 	bl	8006d80 <puts>
	}
}
 8000632:	e004      	b.n	800063e <auto_limits+0x2e>
		break;
 8000634:	bf00      	nop
 8000636:	e002      	b.n	800063e <auto_limits+0x2e>
		break;
 8000638:	bf00      	nop
 800063a:	e000      	b.n	800063e <auto_limits+0x2e>
		break;
 800063c:	bf00      	nop
}
 800063e:	bf00      	nop
 8000640:	3708      	adds	r7, #8
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	08007d14 	.word	0x08007d14
 800064c:	08007d24 	.word	0x08007d24

08000650 <save_limits_set>:
void save_limits_set(int save_data) {
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
	Usart2DmaPrintf("save_limits_set\n");
 8000658:	480b      	ldr	r0, [pc, #44]	; (8000688 <save_limits_set+0x38>)
 800065a:	f7ff fe75 	bl	8000348 <Usart2DmaPrintf>
	switch (save_data) {
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	2b01      	cmp	r3, #1
 8000662:	d007      	beq.n	8000674 <save_limits_set+0x24>
 8000664:	2b02      	cmp	r3, #2
 8000666:	d007      	beq.n	8000678 <save_limits_set+0x28>
 8000668:	2b00      	cmp	r3, #0
 800066a:	d007      	beq.n	800067c <save_limits_set+0x2c>
	case 1:
		break;
	case 2:
		break;
	default:
		printf("save data mode error\n");
 800066c:	4807      	ldr	r0, [pc, #28]	; (800068c <save_limits_set+0x3c>)
 800066e:	f006 fb87 	bl	8006d80 <puts>
	}
}
 8000672:	e004      	b.n	800067e <save_limits_set+0x2e>
		break;
 8000674:	bf00      	nop
 8000676:	e002      	b.n	800067e <save_limits_set+0x2e>
		break;
 8000678:	bf00      	nop
 800067a:	e000      	b.n	800067e <save_limits_set+0x2e>
		break;
 800067c:	bf00      	nop
}
 800067e:	bf00      	nop
 8000680:	3708      	adds	r7, #8
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	08007d38 	.word	0x08007d38
 800068c:	08007d4c 	.word	0x08007d4c

08000690 <print_sysinfo>:

void print_sysinfo(int mode) {
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af02      	add	r7, sp, #8
 8000696:	6078      	str	r0, [r7, #4]

	switch (mode) {
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	2b01      	cmp	r3, #1
 800069c:	d04a      	beq.n	8000734 <print_sysinfo+0xa4>
 800069e:	2b02      	cmp	r3, #2
 80006a0:	d04a      	beq.n	8000738 <print_sysinfo+0xa8>
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d142      	bne.n	800072c <print_sysinfo+0x9c>
	case 0: //All
		Usart2DmaPrintf("\n==============================\n");
 80006a6:	4827      	ldr	r0, [pc, #156]	; (8000744 <print_sysinfo+0xb4>)
 80006a8:	f7ff fe4e 	bl	8000348 <Usart2DmaPrintf>
		Usart2DmaPrintf("| Sys time : %d\n", xTaskGetTickCount());
 80006ac:	f005 f800 	bl	80056b0 <xTaskGetTickCount>
 80006b0:	4603      	mov	r3, r0
 80006b2:	4619      	mov	r1, r3
 80006b4:	4824      	ldr	r0, [pc, #144]	; (8000748 <print_sysinfo+0xb8>)
 80006b6:	f7ff fe47 	bl	8000348 <Usart2DmaPrintf>
		Usart2DmaPrintf("| Mode:\t%d  \t\tSetMode:\t\t%d  \t|\n", sys_mode,
 80006ba:	4b24      	ldr	r3, [pc, #144]	; (800074c <print_sysinfo+0xbc>)
 80006bc:	6819      	ldr	r1, [r3, #0]
 80006be:	4b24      	ldr	r3, [pc, #144]	; (8000750 <print_sysinfo+0xc0>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	461a      	mov	r2, r3
 80006c4:	4823      	ldr	r0, [pc, #140]	; (8000754 <print_sysinfo+0xc4>)
 80006c6:	f7ff fe3f 	bl	8000348 <Usart2DmaPrintf>
				sys_setting);
		Usart2DmaPrintf("| m_dir:\t%d  \t\tSmoothMode:\t%d  \t|\n", motor_dir,
 80006ca:	4b23      	ldr	r3, [pc, #140]	; (8000758 <print_sysinfo+0xc8>)
 80006cc:	6819      	ldr	r1, [r3, #0]
 80006ce:	4b23      	ldr	r3, [pc, #140]	; (800075c <print_sysinfo+0xcc>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	461a      	mov	r2, r3
 80006d4:	4822      	ldr	r0, [pc, #136]	; (8000760 <print_sysinfo+0xd0>)
 80006d6:	f7ff fe37 	bl	8000348 <Usart2DmaPrintf>
				smooth_mode);
		Usart2DmaPrintf("| TimeN:\t%dms\tTimeSlow:\t%dms\t|\n", run_time_n,
 80006da:	4b22      	ldr	r3, [pc, #136]	; (8000764 <print_sysinfo+0xd4>)
 80006dc:	6819      	ldr	r1, [r3, #0]
 80006de:	4b22      	ldr	r3, [pc, #136]	; (8000768 <print_sysinfo+0xd8>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	461a      	mov	r2, r3
 80006e4:	4821      	ldr	r0, [pc, #132]	; (800076c <print_sysinfo+0xdc>)
 80006e6:	f7ff fe2f 	bl	8000348 <Usart2DmaPrintf>
				run_time_s);
		Usart2DmaPrintf("| pwmN:\t%d  \tPWNSlow:\t%d  \t|\n", run_pwm_n,
 80006ea:	4b21      	ldr	r3, [pc, #132]	; (8000770 <print_sysinfo+0xe0>)
 80006ec:	6819      	ldr	r1, [r3, #0]
 80006ee:	4b21      	ldr	r3, [pc, #132]	; (8000774 <print_sysinfo+0xe4>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	461a      	mov	r2, r3
 80006f4:	4820      	ldr	r0, [pc, #128]	; (8000778 <print_sysinfo+0xe8>)
 80006f6:	f7ff fe27 	bl	8000348 <Usart2DmaPrintf>
				run_pwm_s);
		Usart2DmaPrintf("| Buttom Flag:[%d] [%d] [%d] [%d] \t\t\t|\n",
 80006fa:	4b20      	ldr	r3, [pc, #128]	; (800077c <print_sysinfo+0xec>)
 80006fc:	6859      	ldr	r1, [r3, #4]
 80006fe:	4b1f      	ldr	r3, [pc, #124]	; (800077c <print_sysinfo+0xec>)
 8000700:	689a      	ldr	r2, [r3, #8]
 8000702:	4b1e      	ldr	r3, [pc, #120]	; (800077c <print_sysinfo+0xec>)
 8000704:	68d8      	ldr	r0, [r3, #12]
 8000706:	4b1d      	ldr	r3, [pc, #116]	; (800077c <print_sysinfo+0xec>)
 8000708:	691b      	ldr	r3, [r3, #16]
 800070a:	9300      	str	r3, [sp, #0]
 800070c:	4603      	mov	r3, r0
 800070e:	481c      	ldr	r0, [pc, #112]	; (8000780 <print_sysinfo+0xf0>)
 8000710:	f7ff fe1a 	bl	8000348 <Usart2DmaPrintf>
				buttom_flag[1], buttom_flag[2], buttom_flag[3], buttom_flag[4]);
		Usart2DmaPrintf("| ADC1:\t%d  \tADC2:\t%d \t\t|\n", real_adc1,
 8000714:	4b1b      	ldr	r3, [pc, #108]	; (8000784 <print_sysinfo+0xf4>)
 8000716:	6819      	ldr	r1, [r3, #0]
 8000718:	4b1b      	ldr	r3, [pc, #108]	; (8000788 <print_sysinfo+0xf8>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	461a      	mov	r2, r3
 800071e:	481b      	ldr	r0, [pc, #108]	; (800078c <print_sysinfo+0xfc>)
 8000720:	f7ff fe12 	bl	8000348 <Usart2DmaPrintf>
				real_adc2);
		Usart2DmaPrintf("==============================\n");
 8000724:	481a      	ldr	r0, [pc, #104]	; (8000790 <print_sysinfo+0x100>)
 8000726:	f7ff fe0f 	bl	8000348 <Usart2DmaPrintf>
		break;
 800072a:	e006      	b.n	800073a <print_sysinfo+0xaa>
	case 1:
		break;
	case 2:
		break;
	default:
		printf("save data mode error\n");
 800072c:	4819      	ldr	r0, [pc, #100]	; (8000794 <print_sysinfo+0x104>)
 800072e:	f006 fb27 	bl	8006d80 <puts>
	}
}
 8000732:	e002      	b.n	800073a <print_sysinfo+0xaa>
		break;
 8000734:	bf00      	nop
 8000736:	e000      	b.n	800073a <print_sysinfo+0xaa>
		break;
 8000738:	bf00      	nop
}
 800073a:	bf00      	nop
 800073c:	3708      	adds	r7, #8
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	08007d64 	.word	0x08007d64
 8000748:	08007d88 	.word	0x08007d88
 800074c:	200000c0 	.word	0x200000c0
 8000750:	200000c4 	.word	0x200000c4
 8000754:	08007d9c 	.word	0x08007d9c
 8000758:	200000c8 	.word	0x200000c8
 800075c:	20000010 	.word	0x20000010
 8000760:	08007dbc 	.word	0x08007dbc
 8000764:	20000000 	.word	0x20000000
 8000768:	20000004 	.word	0x20000004
 800076c:	08007de0 	.word	0x08007de0
 8000770:	20000008 	.word	0x20000008
 8000774:	2000000c 	.word	0x2000000c
 8000778:	08007e00 	.word	0x08007e00
 800077c:	200000ac 	.word	0x200000ac
 8000780:	08007e20 	.word	0x08007e20
 8000784:	20001c00 	.word	0x20001c00
 8000788:	20001a64 	.word	0x20001a64
 800078c:	08007e48 	.word	0x08007e48
 8000790:	08007e64 	.word	0x08007e64
 8000794:	08007d4c 	.word	0x08007d4c

08000798 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Init */
	//stop_motor();
	//printf("Helloworld!\n");
	HAL_GPIO_WritePin(MC_1_GPIO_Port, MC_1_Pin, GPIO_PIN_RESET);
 800079c:	2200      	movs	r2, #0
 800079e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007a2:	481c      	ldr	r0, [pc, #112]	; (8000814 <MX_FREERTOS_Init+0x7c>)
 80007a4:	f001 fff6 	bl	8002794 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MC_2_GPIO_Port, MC_2_Pin, GPIO_PIN_RESET);
 80007a8:	2200      	movs	r2, #0
 80007aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007ae:	4819      	ldr	r0, [pc, #100]	; (8000814 <MX_FREERTOS_Init+0x7c>)
 80007b0:	f001 fff0 	bl	8002794 <HAL_GPIO_WritePin>
	user_pwm_setvalue_1(0);
 80007b4:	2000      	movs	r0, #0
 80007b6:	f000 fdcd 	bl	8001354 <user_pwm_setvalue_1>
	user_pwm_setvalue_2(0);
 80007ba:	2000      	movs	r0, #0
 80007bc:	f000 fde8 	bl	8001390 <user_pwm_setvalue_2>
	if (HAL_UART_Receive_DMA(&huart2, (uint8_t*) rxData, sizeof(rxData) - 1)
 80007c0:	2200      	movs	r2, #0
 80007c2:	4915      	ldr	r1, [pc, #84]	; (8000818 <MX_FREERTOS_Init+0x80>)
 80007c4:	4815      	ldr	r0, [pc, #84]	; (800081c <MX_FREERTOS_Init+0x84>)
 80007c6:	f003 f92f 	bl	8003a28 <HAL_UART_Receive_DMA>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <MX_FREERTOS_Init+0x3c>
			!= HAL_OK)	//main函数while(1)前，启动一次DMA接收
			{
		Error_Handler();
 80007d0:	f000 fba7 	bl	8000f22 <Error_Handler>
	}
	HAL_UART_Transmit_DMA(&huart2, "Sys Run\n", sizeof("Sys Run\n") - 1);//可以通过DMA把数据发出去
 80007d4:	2208      	movs	r2, #8
 80007d6:	4912      	ldr	r1, [pc, #72]	; (8000820 <MX_FREERTOS_Init+0x88>)
 80007d8:	4810      	ldr	r0, [pc, #64]	; (800081c <MX_FREERTOS_Init+0x84>)
 80007da:	f003 f8b9 	bl	8003950 <HAL_UART_Transmit_DMA>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of defaultTask */
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL,
 80007de:	4a11      	ldr	r2, [pc, #68]	; (8000824 <MX_FREERTOS_Init+0x8c>)
 80007e0:	2100      	movs	r1, #0
 80007e2:	4811      	ldr	r0, [pc, #68]	; (8000828 <MX_FREERTOS_Init+0x90>)
 80007e4:	f003 fe00 	bl	80043e8 <osThreadNew>
 80007e8:	4602      	mov	r2, r0
 80007ea:	4b10      	ldr	r3, [pc, #64]	; (800082c <MX_FREERTOS_Init+0x94>)
 80007ec:	601a      	str	r2, [r3, #0]
			&defaultTask_attributes);

	/* creation of myTaskoutput */
	myTaskoutputHandle = osThreadNew(StartTask02, NULL,
 80007ee:	4a10      	ldr	r2, [pc, #64]	; (8000830 <MX_FREERTOS_Init+0x98>)
 80007f0:	2100      	movs	r1, #0
 80007f2:	4810      	ldr	r0, [pc, #64]	; (8000834 <MX_FREERTOS_Init+0x9c>)
 80007f4:	f003 fdf8 	bl	80043e8 <osThreadNew>
 80007f8:	4602      	mov	r2, r0
 80007fa:	4b0f      	ldr	r3, [pc, #60]	; (8000838 <MX_FREERTOS_Init+0xa0>)
 80007fc:	601a      	str	r2, [r3, #0]
			&myTaskoutput_attributes);

	/* creation of myTask_BUTTON */
	myTask_BUTTONHandle = osThreadNew(StartTask03, NULL,
 80007fe:	4a0f      	ldr	r2, [pc, #60]	; (800083c <MX_FREERTOS_Init+0xa4>)
 8000800:	2100      	movs	r1, #0
 8000802:	480f      	ldr	r0, [pc, #60]	; (8000840 <MX_FREERTOS_Init+0xa8>)
 8000804:	f003 fdf0 	bl	80043e8 <osThreadNew>
 8000808:	4602      	mov	r2, r0
 800080a:	4b0e      	ldr	r3, [pc, #56]	; (8000844 <MX_FREERTOS_Init+0xac>)
 800080c:	601a      	str	r2, [r3, #0]

	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

}
 800080e:	bf00      	nop
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	40010800 	.word	0x40010800
 8000818:	200000cc 	.word	0x200000cc
 800081c:	20001d30 	.word	0x20001d30
 8000820:	08007e84 	.word	0x08007e84
 8000824:	08007ebc 	.word	0x08007ebc
 8000828:	08000849 	.word	0x08000849
 800082c:	20001a58 	.word	0x20001a58
 8000830:	08007ee0 	.word	0x08007ee0
 8000834:	08000a35 	.word	0x08000a35
 8000838:	20001a5c 	.word	0x20001a5c
 800083c:	08007f04 	.word	0x08007f04
 8000840:	08000af5 	.word	0x08000af5
 8000844:	20001a60 	.word	0x20001a60

08000848 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartDefaultTask */
	//int time_count=0;
	/* Infinite loop */
	for (;;) {
		osDelay(1000);
 8000850:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000854:	f003 fe72 	bl	800453c <osDelay>
		while (sys_setting == 1) {
 8000858:	e002      	b.n	8000860 <StartDefaultTask+0x18>
			osDelay(10);
 800085a:	200a      	movs	r0, #10
 800085c:	f003 fe6e 	bl	800453c <osDelay>
		while (sys_setting == 1) {
 8000860:	4b6c      	ldr	r3, [pc, #432]	; (8000a14 <StartDefaultTask+0x1cc>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	2b01      	cmp	r3, #1
 8000866:	d0f8      	beq.n	800085a <StartDefaultTask+0x12>
		}
		if (sys_mode == 1) {
 8000868:	4b6b      	ldr	r3, [pc, #428]	; (8000a18 <StartDefaultTask+0x1d0>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	2b01      	cmp	r3, #1
 800086e:	d161      	bne.n	8000934 <StartDefaultTask+0xec>
			//clean_buttom_flag();
			timer_conut = 0;
 8000870:	4b6a      	ldr	r3, [pc, #424]	; (8000a1c <StartDefaultTask+0x1d4>)
 8000872:	2200      	movs	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
			run_motor(motor_dir, 0, smooth_mode);
 8000876:	4b6a      	ldr	r3, [pc, #424]	; (8000a20 <StartDefaultTask+0x1d8>)
 8000878:	6818      	ldr	r0, [r3, #0]
 800087a:	4b6a      	ldr	r3, [pc, #424]	; (8000a24 <StartDefaultTask+0x1dc>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	461a      	mov	r2, r3
 8000880:	2100      	movs	r1, #0
 8000882:	f7ff fe49 	bl	8000518 <run_motor>
			while (timer_conut < run_time_s) {
 8000886:	e00b      	b.n	80008a0 <StartDefaultTask+0x58>
				timer_conut++;
 8000888:	4b64      	ldr	r3, [pc, #400]	; (8000a1c <StartDefaultTask+0x1d4>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	3301      	adds	r3, #1
 800088e:	4a63      	ldr	r2, [pc, #396]	; (8000a1c <StartDefaultTask+0x1d4>)
 8000890:	6013      	str	r3, [r2, #0]
				if (buttom_flag[2] > 0)
 8000892:	4b65      	ldr	r3, [pc, #404]	; (8000a28 <StartDefaultTask+0x1e0>)
 8000894:	689b      	ldr	r3, [r3, #8]
 8000896:	2b00      	cmp	r3, #0
 8000898:	dc09      	bgt.n	80008ae <StartDefaultTask+0x66>
					break;
				osDelay(1);
 800089a:	2001      	movs	r0, #1
 800089c:	f003 fe4e 	bl	800453c <osDelay>
			while (timer_conut < run_time_s) {
 80008a0:	4b5e      	ldr	r3, [pc, #376]	; (8000a1c <StartDefaultTask+0x1d4>)
 80008a2:	681a      	ldr	r2, [r3, #0]
 80008a4:	4b61      	ldr	r3, [pc, #388]	; (8000a2c <StartDefaultTask+0x1e4>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	429a      	cmp	r2, r3
 80008aa:	dbed      	blt.n	8000888 <StartDefaultTask+0x40>
 80008ac:	e000      	b.n	80008b0 <StartDefaultTask+0x68>
					break;
 80008ae:	bf00      	nop
			}
			timer_conut = 0;
 80008b0:	4b5a      	ldr	r3, [pc, #360]	; (8000a1c <StartDefaultTask+0x1d4>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	601a      	str	r2, [r3, #0]
			run_motor(motor_dir, 0, 0);
 80008b6:	4b5a      	ldr	r3, [pc, #360]	; (8000a20 <StartDefaultTask+0x1d8>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	2200      	movs	r2, #0
 80008bc:	2100      	movs	r1, #0
 80008be:	4618      	mov	r0, r3
 80008c0:	f7ff fe2a 	bl	8000518 <run_motor>
			while (timer_conut < run_time_n) {
 80008c4:	e00b      	b.n	80008de <StartDefaultTask+0x96>
				timer_conut++;
 80008c6:	4b55      	ldr	r3, [pc, #340]	; (8000a1c <StartDefaultTask+0x1d4>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	3301      	adds	r3, #1
 80008cc:	4a53      	ldr	r2, [pc, #332]	; (8000a1c <StartDefaultTask+0x1d4>)
 80008ce:	6013      	str	r3, [r2, #0]
				if (buttom_flag[2] > 0)
 80008d0:	4b55      	ldr	r3, [pc, #340]	; (8000a28 <StartDefaultTask+0x1e0>)
 80008d2:	689b      	ldr	r3, [r3, #8]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	dc09      	bgt.n	80008ec <StartDefaultTask+0xa4>
					break;
				osDelay(1);
 80008d8:	2001      	movs	r0, #1
 80008da:	f003 fe2f 	bl	800453c <osDelay>
			while (timer_conut < run_time_n) {
 80008de:	4b4f      	ldr	r3, [pc, #316]	; (8000a1c <StartDefaultTask+0x1d4>)
 80008e0:	681a      	ldr	r2, [r3, #0]
 80008e2:	4b53      	ldr	r3, [pc, #332]	; (8000a30 <StartDefaultTask+0x1e8>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	429a      	cmp	r2, r3
 80008e8:	dbed      	blt.n	80008c6 <StartDefaultTask+0x7e>
 80008ea:	e000      	b.n	80008ee <StartDefaultTask+0xa6>
					break;
 80008ec:	bf00      	nop
			}
			timer_conut = 0;
 80008ee:	4b4b      	ldr	r3, [pc, #300]	; (8000a1c <StartDefaultTask+0x1d4>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	601a      	str	r2, [r3, #0]
			run_motor(motor_dir, 0, smooth_mode);
 80008f4:	4b4a      	ldr	r3, [pc, #296]	; (8000a20 <StartDefaultTask+0x1d8>)
 80008f6:	6818      	ldr	r0, [r3, #0]
 80008f8:	4b4a      	ldr	r3, [pc, #296]	; (8000a24 <StartDefaultTask+0x1dc>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	461a      	mov	r2, r3
 80008fe:	2100      	movs	r1, #0
 8000900:	f7ff fe0a 	bl	8000518 <run_motor>
			while (timer_conut < run_time_s) {
 8000904:	e00b      	b.n	800091e <StartDefaultTask+0xd6>
				timer_conut++;
 8000906:	4b45      	ldr	r3, [pc, #276]	; (8000a1c <StartDefaultTask+0x1d4>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	3301      	adds	r3, #1
 800090c:	4a43      	ldr	r2, [pc, #268]	; (8000a1c <StartDefaultTask+0x1d4>)
 800090e:	6013      	str	r3, [r2, #0]
				if (buttom_flag[2] > 0)
 8000910:	4b45      	ldr	r3, [pc, #276]	; (8000a28 <StartDefaultTask+0x1e0>)
 8000912:	689b      	ldr	r3, [r3, #8]
 8000914:	2b00      	cmp	r3, #0
 8000916:	dc09      	bgt.n	800092c <StartDefaultTask+0xe4>
					break;
				osDelay(1);
 8000918:	2001      	movs	r0, #1
 800091a:	f003 fe0f 	bl	800453c <osDelay>
			while (timer_conut < run_time_s) {
 800091e:	4b3f      	ldr	r3, [pc, #252]	; (8000a1c <StartDefaultTask+0x1d4>)
 8000920:	681a      	ldr	r2, [r3, #0]
 8000922:	4b42      	ldr	r3, [pc, #264]	; (8000a2c <StartDefaultTask+0x1e4>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	429a      	cmp	r2, r3
 8000928:	dbed      	blt.n	8000906 <StartDefaultTask+0xbe>
 800092a:	e000      	b.n	800092e <StartDefaultTask+0xe6>
					break;
 800092c:	bf00      	nop
			}
			stop_motor();
 800092e:	f7ff fdd3 	bl	80004d8 <stop_motor>
 8000932:	e06b      	b.n	8000a0c <StartDefaultTask+0x1c4>
		} else if (sys_mode == 2) {
 8000934:	4b38      	ldr	r3, [pc, #224]	; (8000a18 <StartDefaultTask+0x1d0>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	2b02      	cmp	r3, #2
 800093a:	d102      	bne.n	8000942 <StartDefaultTask+0xfa>
			//clean_buttom_flag();
			stop_motor();
 800093c:	f7ff fdcc 	bl	80004d8 <stop_motor>
 8000940:	e064      	b.n	8000a0c <StartDefaultTask+0x1c4>
		} else if (sys_mode == 3) {
 8000942:	4b35      	ldr	r3, [pc, #212]	; (8000a18 <StartDefaultTask+0x1d0>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	2b03      	cmp	r3, #3
 8000948:	d160      	bne.n	8000a0c <StartDefaultTask+0x1c4>
			//clean_buttom_flag();
			timer_conut = 0;
 800094a:	4b34      	ldr	r3, [pc, #208]	; (8000a1c <StartDefaultTask+0x1d4>)
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
			run_motor(motor_dir, 1, smooth_mode);
 8000950:	4b33      	ldr	r3, [pc, #204]	; (8000a20 <StartDefaultTask+0x1d8>)
 8000952:	6818      	ldr	r0, [r3, #0]
 8000954:	4b33      	ldr	r3, [pc, #204]	; (8000a24 <StartDefaultTask+0x1dc>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	461a      	mov	r2, r3
 800095a:	2101      	movs	r1, #1
 800095c:	f7ff fddc 	bl	8000518 <run_motor>
			while (timer_conut < run_time_s) {
 8000960:	e00b      	b.n	800097a <StartDefaultTask+0x132>
				timer_conut++;
 8000962:	4b2e      	ldr	r3, [pc, #184]	; (8000a1c <StartDefaultTask+0x1d4>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	3301      	adds	r3, #1
 8000968:	4a2c      	ldr	r2, [pc, #176]	; (8000a1c <StartDefaultTask+0x1d4>)
 800096a:	6013      	str	r3, [r2, #0]
				if (buttom_flag[2] > 0)
 800096c:	4b2e      	ldr	r3, [pc, #184]	; (8000a28 <StartDefaultTask+0x1e0>)
 800096e:	689b      	ldr	r3, [r3, #8]
 8000970:	2b00      	cmp	r3, #0
 8000972:	dc09      	bgt.n	8000988 <StartDefaultTask+0x140>
					break;
				osDelay(1);
 8000974:	2001      	movs	r0, #1
 8000976:	f003 fde1 	bl	800453c <osDelay>
			while (timer_conut < run_time_s) {
 800097a:	4b28      	ldr	r3, [pc, #160]	; (8000a1c <StartDefaultTask+0x1d4>)
 800097c:	681a      	ldr	r2, [r3, #0]
 800097e:	4b2b      	ldr	r3, [pc, #172]	; (8000a2c <StartDefaultTask+0x1e4>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	429a      	cmp	r2, r3
 8000984:	dbed      	blt.n	8000962 <StartDefaultTask+0x11a>
 8000986:	e000      	b.n	800098a <StartDefaultTask+0x142>
					break;
 8000988:	bf00      	nop
			}
			timer_conut = 0;
 800098a:	4b24      	ldr	r3, [pc, #144]	; (8000a1c <StartDefaultTask+0x1d4>)
 800098c:	2200      	movs	r2, #0
 800098e:	601a      	str	r2, [r3, #0]
			run_motor(motor_dir, 1, 0);
 8000990:	4b23      	ldr	r3, [pc, #140]	; (8000a20 <StartDefaultTask+0x1d8>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	2200      	movs	r2, #0
 8000996:	2101      	movs	r1, #1
 8000998:	4618      	mov	r0, r3
 800099a:	f7ff fdbd 	bl	8000518 <run_motor>
			while (timer_conut < run_time_n) {
 800099e:	e00b      	b.n	80009b8 <StartDefaultTask+0x170>
				timer_conut++;
 80009a0:	4b1e      	ldr	r3, [pc, #120]	; (8000a1c <StartDefaultTask+0x1d4>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	3301      	adds	r3, #1
 80009a6:	4a1d      	ldr	r2, [pc, #116]	; (8000a1c <StartDefaultTask+0x1d4>)
 80009a8:	6013      	str	r3, [r2, #0]
				if (buttom_flag[2] > 0)
 80009aa:	4b1f      	ldr	r3, [pc, #124]	; (8000a28 <StartDefaultTask+0x1e0>)
 80009ac:	689b      	ldr	r3, [r3, #8]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	dc09      	bgt.n	80009c6 <StartDefaultTask+0x17e>
					break;
				osDelay(1);
 80009b2:	2001      	movs	r0, #1
 80009b4:	f003 fdc2 	bl	800453c <osDelay>
			while (timer_conut < run_time_n) {
 80009b8:	4b18      	ldr	r3, [pc, #96]	; (8000a1c <StartDefaultTask+0x1d4>)
 80009ba:	681a      	ldr	r2, [r3, #0]
 80009bc:	4b1c      	ldr	r3, [pc, #112]	; (8000a30 <StartDefaultTask+0x1e8>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	429a      	cmp	r2, r3
 80009c2:	dbed      	blt.n	80009a0 <StartDefaultTask+0x158>
 80009c4:	e000      	b.n	80009c8 <StartDefaultTask+0x180>
					break;
 80009c6:	bf00      	nop
			}
			timer_conut = 0;
 80009c8:	4b14      	ldr	r3, [pc, #80]	; (8000a1c <StartDefaultTask+0x1d4>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	601a      	str	r2, [r3, #0]
			run_motor(motor_dir, 1, smooth_mode);
 80009ce:	4b14      	ldr	r3, [pc, #80]	; (8000a20 <StartDefaultTask+0x1d8>)
 80009d0:	6818      	ldr	r0, [r3, #0]
 80009d2:	4b14      	ldr	r3, [pc, #80]	; (8000a24 <StartDefaultTask+0x1dc>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	461a      	mov	r2, r3
 80009d8:	2101      	movs	r1, #1
 80009da:	f7ff fd9d 	bl	8000518 <run_motor>
			while (timer_conut < run_time_s) {
 80009de:	e00b      	b.n	80009f8 <StartDefaultTask+0x1b0>
				timer_conut++;
 80009e0:	4b0e      	ldr	r3, [pc, #56]	; (8000a1c <StartDefaultTask+0x1d4>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	3301      	adds	r3, #1
 80009e6:	4a0d      	ldr	r2, [pc, #52]	; (8000a1c <StartDefaultTask+0x1d4>)
 80009e8:	6013      	str	r3, [r2, #0]
				if (buttom_flag[2] > 0)
 80009ea:	4b0f      	ldr	r3, [pc, #60]	; (8000a28 <StartDefaultTask+0x1e0>)
 80009ec:	689b      	ldr	r3, [r3, #8]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	dc09      	bgt.n	8000a06 <StartDefaultTask+0x1be>
					break;
				osDelay(1);
 80009f2:	2001      	movs	r0, #1
 80009f4:	f003 fda2 	bl	800453c <osDelay>
			while (timer_conut < run_time_s) {
 80009f8:	4b08      	ldr	r3, [pc, #32]	; (8000a1c <StartDefaultTask+0x1d4>)
 80009fa:	681a      	ldr	r2, [r3, #0]
 80009fc:	4b0b      	ldr	r3, [pc, #44]	; (8000a2c <StartDefaultTask+0x1e4>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	dbed      	blt.n	80009e0 <StartDefaultTask+0x198>
 8000a04:	e000      	b.n	8000a08 <StartDefaultTask+0x1c0>
					break;
 8000a06:	bf00      	nop
			}
			stop_motor();
 8000a08:	f7ff fd66 	bl	80004d8 <stop_motor>
		}
		clean_buttom_flag();
 8000a0c:	f7ff fd06 	bl	800041c <clean_buttom_flag>
		osDelay(1000);
 8000a10:	e71e      	b.n	8000850 <StartDefaultTask+0x8>
 8000a12:	bf00      	nop
 8000a14:	200000c4 	.word	0x200000c4
 8000a18:	200000c0 	.word	0x200000c0
 8000a1c:	200000a4 	.word	0x200000a4
 8000a20:	200000c8 	.word	0x200000c8
 8000a24:	20000010 	.word	0x20000010
 8000a28:	200000ac 	.word	0x200000ac
 8000a2c:	20000004 	.word	0x20000004
 8000a30:	20000000 	.word	0x20000000

08000a34 <StartTask02>:
 * @brief Function implementing the myTaskoutput thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument) {
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTask02 */
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &ADC_Value, 100);
 8000a3c:	2264      	movs	r2, #100	; 0x64
 8000a3e:	4924      	ldr	r1, [pc, #144]	; (8000ad0 <StartTask02+0x9c>)
 8000a40:	4824      	ldr	r0, [pc, #144]	; (8000ad4 <StartTask02+0xa0>)
 8000a42:	f000 fef7 	bl	8001834 <HAL_ADC_Start_DMA>
	/* Infinite loop */
	for (;;) {
		for (i = 0, ad1 = 0, ad2 = 0; i < 100;) {
 8000a46:	4b24      	ldr	r3, [pc, #144]	; (8000ad8 <StartTask02+0xa4>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	4b23      	ldr	r3, [pc, #140]	; (8000adc <StartTask02+0xa8>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	601a      	str	r2, [r3, #0]
 8000a52:	4b23      	ldr	r3, [pc, #140]	; (8000ae0 <StartTask02+0xac>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	601a      	str	r2, [r3, #0]
 8000a58:	e01c      	b.n	8000a94 <StartTask02+0x60>
			ad1 += ADC_Value[i++];
 8000a5a:	4b1f      	ldr	r3, [pc, #124]	; (8000ad8 <StartTask02+0xa4>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	1c5a      	adds	r2, r3, #1
 8000a60:	491d      	ldr	r1, [pc, #116]	; (8000ad8 <StartTask02+0xa4>)
 8000a62:	600a      	str	r2, [r1, #0]
 8000a64:	4a1a      	ldr	r2, [pc, #104]	; (8000ad0 <StartTask02+0x9c>)
 8000a66:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a6a:	4b1c      	ldr	r3, [pc, #112]	; (8000adc <StartTask02+0xa8>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	4413      	add	r3, r2
 8000a70:	4a1a      	ldr	r2, [pc, #104]	; (8000adc <StartTask02+0xa8>)
 8000a72:	6013      	str	r3, [r2, #0]
			ad2 += ADC_Value[i++];
 8000a74:	4b18      	ldr	r3, [pc, #96]	; (8000ad8 <StartTask02+0xa4>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	1c5a      	adds	r2, r3, #1
 8000a7a:	4917      	ldr	r1, [pc, #92]	; (8000ad8 <StartTask02+0xa4>)
 8000a7c:	600a      	str	r2, [r1, #0]
 8000a7e:	4a14      	ldr	r2, [pc, #80]	; (8000ad0 <StartTask02+0x9c>)
 8000a80:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a84:	4b16      	ldr	r3, [pc, #88]	; (8000ae0 <StartTask02+0xac>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4413      	add	r3, r2
 8000a8a:	4a15      	ldr	r2, [pc, #84]	; (8000ae0 <StartTask02+0xac>)
 8000a8c:	6013      	str	r3, [r2, #0]
			osDelay(10);
 8000a8e:	200a      	movs	r0, #10
 8000a90:	f003 fd54 	bl	800453c <osDelay>
		for (i = 0, ad1 = 0, ad2 = 0; i < 100;) {
 8000a94:	4b10      	ldr	r3, [pc, #64]	; (8000ad8 <StartTask02+0xa4>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	2b63      	cmp	r3, #99	; 0x63
 8000a9a:	ddde      	ble.n	8000a5a <StartTask02+0x26>
		}
		real_adc1 = ad1 / 50;
 8000a9c:	4b0f      	ldr	r3, [pc, #60]	; (8000adc <StartTask02+0xa8>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a10      	ldr	r2, [pc, #64]	; (8000ae4 <StartTask02+0xb0>)
 8000aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8000aa6:	091b      	lsrs	r3, r3, #4
 8000aa8:	4a0f      	ldr	r2, [pc, #60]	; (8000ae8 <StartTask02+0xb4>)
 8000aaa:	6013      	str	r3, [r2, #0]
		real_adc2 = ad2 / 50;
 8000aac:	4b0c      	ldr	r3, [pc, #48]	; (8000ae0 <StartTask02+0xac>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a0c      	ldr	r2, [pc, #48]	; (8000ae4 <StartTask02+0xb0>)
 8000ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ab6:	091b      	lsrs	r3, r3, #4
 8000ab8:	4a0c      	ldr	r2, [pc, #48]	; (8000aec <StartTask02+0xb8>)
 8000aba:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000abc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ac0:	480b      	ldr	r0, [pc, #44]	; (8000af0 <StartTask02+0xbc>)
 8000ac2:	f001 fe7f 	bl	80027c4 <HAL_GPIO_TogglePin>
		print_sysinfo(0);
 8000ac6:	2000      	movs	r0, #0
 8000ac8:	f7ff fde2 	bl	8000690 <print_sysinfo>
		for (i = 0, ad1 = 0, ad2 = 0; i < 100;) {
 8000acc:	e7bb      	b.n	8000a46 <StartTask02+0x12>
 8000ace:	bf00      	nop
 8000ad0:	20001a68 	.word	0x20001a68
 8000ad4:	200019e4 	.word	0x200019e4
 8000ad8:	200000a8 	.word	0x200000a8
 8000adc:	20001bf8 	.word	0x20001bf8
 8000ae0:	20001bfc 	.word	0x20001bfc
 8000ae4:	51eb851f 	.word	0x51eb851f
 8000ae8:	20001c00 	.word	0x20001c00
 8000aec:	20001a64 	.word	0x20001a64
 8000af0:	40011000 	.word	0x40011000

08000af4 <StartTask03>:
 * @brief Function implementing the myTask_BUTTON thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument) {
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTask03 */
	/* Infinite loop */
	for (;;) {
		if (buttom_flag[1] > 0) {                        //up
 8000afc:	4b63      	ldr	r3, [pc, #396]	; (8000c8c <StartTask03+0x198>)
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	dd02      	ble.n	8000b0a <StartTask03+0x16>
			sys_mode = 1;
 8000b04:	4b62      	ldr	r3, [pc, #392]	; (8000c90 <StartTask03+0x19c>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	601a      	str	r2, [r3, #0]
			//run_motor(motor_dir, 1);
		}
		if (buttom_flag[2] > 0) {                        //mind
 8000b0a:	4b60      	ldr	r3, [pc, #384]	; (8000c8c <StartTask03+0x198>)
 8000b0c:	689b      	ldr	r3, [r3, #8]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	dd02      	ble.n	8000b18 <StartTask03+0x24>
			sys_mode = 2;
 8000b12:	4b5f      	ldr	r3, [pc, #380]	; (8000c90 <StartTask03+0x19c>)
 8000b14:	2202      	movs	r2, #2
 8000b16:	601a      	str	r2, [r3, #0]
			//stop_motor();
		}
		if (buttom_flag[3] > 0) {                        //down
 8000b18:	4b5c      	ldr	r3, [pc, #368]	; (8000c8c <StartTask03+0x198>)
 8000b1a:	68db      	ldr	r3, [r3, #12]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	dd02      	ble.n	8000b26 <StartTask03+0x32>
			sys_mode = 3;
 8000b20:	4b5b      	ldr	r3, [pc, #364]	; (8000c90 <StartTask03+0x19c>)
 8000b22:	2203      	movs	r2, #3
 8000b24:	601a      	str	r2, [r3, #0]
			//run_motor(motor_dir, 1);
		}
		if (buttom_flag[4] > 0) {                        //jump setting
 8000b26:	4b59      	ldr	r3, [pc, #356]	; (8000c8c <StartTask03+0x198>)
 8000b28:	691b      	ldr	r3, [r3, #16]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	dd04      	ble.n	8000b38 <StartTask03+0x44>
			sys_setting = 0;
 8000b2e:	4b59      	ldr	r3, [pc, #356]	; (8000c94 <StartTask03+0x1a0>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
			point_motor();
 8000b34:	f7ff fd50 	bl	80005d8 <point_motor>
		}

		if (buttom_flag[1] > 0 && buttom_flag[3] > 0) {      //into setting mode
 8000b38:	4b54      	ldr	r3, [pc, #336]	; (8000c8c <StartTask03+0x198>)
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	f340 80a1 	ble.w	8000c84 <StartTask03+0x190>
 8000b42:	4b52      	ldr	r3, [pc, #328]	; (8000c8c <StartTask03+0x198>)
 8000b44:	68db      	ldr	r3, [r3, #12]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	f340 809c 	ble.w	8000c84 <StartTask03+0x190>
			sys_setting = 1;
 8000b4c:	4b51      	ldr	r3, [pc, #324]	; (8000c94 <StartTask03+0x1a0>)
 8000b4e:	2201      	movs	r2, #1
 8000b50:	601a      	str	r2, [r3, #0]
			clean_buttom_flag();
 8000b52:	f7ff fc63 	bl	800041c <clean_buttom_flag>
			point_motor();
 8000b56:	f7ff fd3f 	bl	80005d8 <point_motor>
			while (sys_setting > 0) {
 8000b5a:	e08e      	b.n	8000c7a <StartTask03+0x186>

				if (buttom_flag[1] > 0 && buttom_flag[3] > 0) { //Auto set Both limits
 8000b5c:	4b4b      	ldr	r3, [pc, #300]	; (8000c8c <StartTask03+0x198>)
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	dd0c      	ble.n	8000b7e <StartTask03+0x8a>
 8000b64:	4b49      	ldr	r3, [pc, #292]	; (8000c8c <StartTask03+0x198>)
 8000b66:	68db      	ldr	r3, [r3, #12]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	dd08      	ble.n	8000b7e <StartTask03+0x8a>
					clean_buttom_flag();
 8000b6c:	f7ff fc56 	bl	800041c <clean_buttom_flag>
					sys_setting = 2;
 8000b70:	4b48      	ldr	r3, [pc, #288]	; (8000c94 <StartTask03+0x1a0>)
 8000b72:	2202      	movs	r2, #2
 8000b74:	601a      	str	r2, [r3, #0]
					auto_limits(1);
 8000b76:	2001      	movs	r0, #1
 8000b78:	f7ff fd4a 	bl	8000610 <auto_limits>
 8000b7c:	e052      	b.n	8000c24 <StartTask03+0x130>
					//sys_setting = 1;
				} else if (buttom_flag[2] > 0 && buttom_flag[3] > 0) { //Top limit Set by user
 8000b7e:	4b43      	ldr	r3, [pc, #268]	; (8000c8c <StartTask03+0x198>)
 8000b80:	689b      	ldr	r3, [r3, #8]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	dd23      	ble.n	8000bce <StartTask03+0xda>
 8000b86:	4b41      	ldr	r3, [pc, #260]	; (8000c8c <StartTask03+0x198>)
 8000b88:	68db      	ldr	r3, [r3, #12]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	dd1f      	ble.n	8000bce <StartTask03+0xda>
					clean_buttom_flag();
 8000b8e:	f7ff fc45 	bl	800041c <clean_buttom_flag>
					sys_setting = 3;
 8000b92:	4b40      	ldr	r3, [pc, #256]	; (8000c94 <StartTask03+0x1a0>)
 8000b94:	2203      	movs	r2, #3
 8000b96:	601a      	str	r2, [r3, #0]
					run_motor(motor_dir, 1, 0);
 8000b98:	4b3f      	ldr	r3, [pc, #252]	; (8000c98 <StartTask03+0x1a4>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	2101      	movs	r1, #1
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff fcb9 	bl	8000518 <run_motor>
					while (1) {                        //keep run
						clean_buttom_flag();
 8000ba6:	f7ff fc39 	bl	800041c <clean_buttom_flag>
						if (buttom_flag[2] > 0) {
 8000baa:	4b38      	ldr	r3, [pc, #224]	; (8000c8c <StartTask03+0x198>)
 8000bac:	689b      	ldr	r3, [r3, #8]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	dd09      	ble.n	8000bc6 <StartTask03+0xd2>
							stop_motor();
 8000bb2:	f7ff fc91 	bl	80004d8 <stop_motor>
							save_limits_set(2);
 8000bb6:	2002      	movs	r0, #2
 8000bb8:	f7ff fd4a 	bl	8000650 <save_limits_set>
							sys_setting = 1;
 8000bbc:	4b35      	ldr	r3, [pc, #212]	; (8000c94 <StartTask03+0x1a0>)
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	601a      	str	r2, [r3, #0]
							break;
 8000bc2:	bf00      	nop
				} else if (buttom_flag[2] > 0 && buttom_flag[3] > 0) { //Top limit Set by user
 8000bc4:	e02e      	b.n	8000c24 <StartTask03+0x130>
						}
						osDelay(1);
 8000bc6:	2001      	movs	r0, #1
 8000bc8:	f003 fcb8 	bl	800453c <osDelay>
						clean_buttom_flag();
 8000bcc:	e7eb      	b.n	8000ba6 <StartTask03+0xb2>
					}
				} else if (buttom_flag[1] > 0 && buttom_flag[2] > 0) { //Bottom limit Set by user
 8000bce:	4b2f      	ldr	r3, [pc, #188]	; (8000c8c <StartTask03+0x198>)
 8000bd0:	685b      	ldr	r3, [r3, #4]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	dd26      	ble.n	8000c24 <StartTask03+0x130>
 8000bd6:	4b2d      	ldr	r3, [pc, #180]	; (8000c8c <StartTask03+0x198>)
 8000bd8:	689b      	ldr	r3, [r3, #8]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	dd22      	ble.n	8000c24 <StartTask03+0x130>
					clean_buttom_flag();
 8000bde:	f7ff fc1d 	bl	800041c <clean_buttom_flag>
					sys_setting = 4;
 8000be2:	4b2c      	ldr	r3, [pc, #176]	; (8000c94 <StartTask03+0x1a0>)
 8000be4:	2204      	movs	r2, #4
 8000be6:	601a      	str	r2, [r3, #0]
					run_motor(abs(motor_dir - 1), 0, 0);
 8000be8:	4b2b      	ldr	r3, [pc, #172]	; (8000c98 <StartTask03+0x1a4>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	3b01      	subs	r3, #1
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	bfb8      	it	lt
 8000bf2:	425b      	neglt	r3, r3
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f7ff fc8d 	bl	8000518 <run_motor>
					while (1) {                        //keep run
						clean_buttom_flag();
 8000bfe:	f7ff fc0d 	bl	800041c <clean_buttom_flag>
						if (buttom_flag[2] > 0) {
 8000c02:	4b22      	ldr	r3, [pc, #136]	; (8000c8c <StartTask03+0x198>)
 8000c04:	689b      	ldr	r3, [r3, #8]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	dd08      	ble.n	8000c1c <StartTask03+0x128>
							stop_motor();
 8000c0a:	f7ff fc65 	bl	80004d8 <stop_motor>
							save_limits_set(3);
 8000c0e:	2003      	movs	r0, #3
 8000c10:	f7ff fd1e 	bl	8000650 <save_limits_set>
							sys_setting = 1;
 8000c14:	4b1f      	ldr	r3, [pc, #124]	; (8000c94 <StartTask03+0x1a0>)
 8000c16:	2201      	movs	r2, #1
 8000c18:	601a      	str	r2, [r3, #0]
							break;
 8000c1a:	e003      	b.n	8000c24 <StartTask03+0x130>
						}
						osDelay(1);
 8000c1c:	2001      	movs	r0, #1
 8000c1e:	f003 fc8d 	bl	800453c <osDelay>
						clean_buttom_flag();
 8000c22:	e7ec      	b.n	8000bfe <StartTask03+0x10a>
					}
				}
				if (buttom_flag[2] > 0 && sys_setting == 1) {           //改變旋轉方向
 8000c24:	4b19      	ldr	r3, [pc, #100]	; (8000c8c <StartTask03+0x198>)
 8000c26:	689b      	ldr	r3, [r3, #8]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	dd10      	ble.n	8000c4e <StartTask03+0x15a>
 8000c2c:	4b19      	ldr	r3, [pc, #100]	; (8000c94 <StartTask03+0x1a0>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d10c      	bne.n	8000c4e <StartTask03+0x15a>
					point_motor();
 8000c34:	f7ff fcd0 	bl	80005d8 <point_motor>
					if (motor_dir == 1) {
 8000c38:	4b17      	ldr	r3, [pc, #92]	; (8000c98 <StartTask03+0x1a4>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d103      	bne.n	8000c48 <StartTask03+0x154>
						motor_dir = 0;
 8000c40:	4b15      	ldr	r3, [pc, #84]	; (8000c98 <StartTask03+0x1a4>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	601a      	str	r2, [r3, #0]
 8000c46:	e002      	b.n	8000c4e <StartTask03+0x15a>
					} else {
						motor_dir = 1;
 8000c48:	4b13      	ldr	r3, [pc, #76]	; (8000c98 <StartTask03+0x1a4>)
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	601a      	str	r2, [r3, #0]
					}
				}
				if (buttom_flag[2]) {
 8000c4e:	4b0f      	ldr	r3, [pc, #60]	; (8000c8c <StartTask03+0x198>)
 8000c50:	689b      	ldr	r3, [r3, #8]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d004      	beq.n	8000c60 <StartTask03+0x16c>
					save_limits_set(0);
 8000c56:	2000      	movs	r0, #0
 8000c58:	f7ff fcfa 	bl	8000650 <save_limits_set>
					point_motor();
 8000c5c:	f7ff fcbc 	bl	80005d8 <point_motor>
				}
				if (buttom_flag[4] > 0) {                        //exit setting
 8000c60:	4b0a      	ldr	r3, [pc, #40]	; (8000c8c <StartTask03+0x198>)
 8000c62:	691b      	ldr	r3, [r3, #16]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	dd05      	ble.n	8000c74 <StartTask03+0x180>
					point_motor();
 8000c68:	f7ff fcb6 	bl	80005d8 <point_motor>
					sys_setting = 0;
 8000c6c:	4b09      	ldr	r3, [pc, #36]	; (8000c94 <StartTask03+0x1a0>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	601a      	str	r2, [r3, #0]
					break;
 8000c72:	e007      	b.n	8000c84 <StartTask03+0x190>
				}
				osDelay(250);
 8000c74:	20fa      	movs	r0, #250	; 0xfa
 8000c76:	f003 fc61 	bl	800453c <osDelay>
			while (sys_setting > 0) {
 8000c7a:	4b06      	ldr	r3, [pc, #24]	; (8000c94 <StartTask03+0x1a0>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	f73f af6c 	bgt.w	8000b5c <StartTask03+0x68>
			}
		}
		osDelay(250);
 8000c84:	20fa      	movs	r0, #250	; 0xfa
 8000c86:	f003 fc59 	bl	800453c <osDelay>
		if (buttom_flag[1] > 0) {                        //up
 8000c8a:	e737      	b.n	8000afc <StartTask03+0x8>
 8000c8c:	200000ac 	.word	0x200000ac
 8000c90:	200000c0 	.word	0x200000c0
 8000c94:	200000c4 	.word	0x200000c4
 8000c98:	200000c8 	.word	0x200000c8

08000c9c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b088      	sub	sp, #32
 8000ca0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca2:	f107 0310 	add.w	r3, r7, #16
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	601a      	str	r2, [r3, #0]
 8000caa:	605a      	str	r2, [r3, #4]
 8000cac:	609a      	str	r2, [r3, #8]
 8000cae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cb0:	4b41      	ldr	r3, [pc, #260]	; (8000db8 <MX_GPIO_Init+0x11c>)
 8000cb2:	699b      	ldr	r3, [r3, #24]
 8000cb4:	4a40      	ldr	r2, [pc, #256]	; (8000db8 <MX_GPIO_Init+0x11c>)
 8000cb6:	f043 0310 	orr.w	r3, r3, #16
 8000cba:	6193      	str	r3, [r2, #24]
 8000cbc:	4b3e      	ldr	r3, [pc, #248]	; (8000db8 <MX_GPIO_Init+0x11c>)
 8000cbe:	699b      	ldr	r3, [r3, #24]
 8000cc0:	f003 0310 	and.w	r3, r3, #16
 8000cc4:	60fb      	str	r3, [r7, #12]
 8000cc6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc8:	4b3b      	ldr	r3, [pc, #236]	; (8000db8 <MX_GPIO_Init+0x11c>)
 8000cca:	699b      	ldr	r3, [r3, #24]
 8000ccc:	4a3a      	ldr	r2, [pc, #232]	; (8000db8 <MX_GPIO_Init+0x11c>)
 8000cce:	f043 0304 	orr.w	r3, r3, #4
 8000cd2:	6193      	str	r3, [r2, #24]
 8000cd4:	4b38      	ldr	r3, [pc, #224]	; (8000db8 <MX_GPIO_Init+0x11c>)
 8000cd6:	699b      	ldr	r3, [r3, #24]
 8000cd8:	f003 0304 	and.w	r3, r3, #4
 8000cdc:	60bb      	str	r3, [r7, #8]
 8000cde:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce0:	4b35      	ldr	r3, [pc, #212]	; (8000db8 <MX_GPIO_Init+0x11c>)
 8000ce2:	699b      	ldr	r3, [r3, #24]
 8000ce4:	4a34      	ldr	r2, [pc, #208]	; (8000db8 <MX_GPIO_Init+0x11c>)
 8000ce6:	f043 0308 	orr.w	r3, r3, #8
 8000cea:	6193      	str	r3, [r2, #24]
 8000cec:	4b32      	ldr	r3, [pc, #200]	; (8000db8 <MX_GPIO_Init+0x11c>)
 8000cee:	699b      	ldr	r3, [r3, #24]
 8000cf0:	f003 0308 	and.w	r3, r3, #8
 8000cf4:	607b      	str	r3, [r7, #4]
 8000cf6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cfe:	482f      	ldr	r0, [pc, #188]	; (8000dbc <MX_GPIO_Init+0x120>)
 8000d00:	f001 fd48 	bl	8002794 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MC_4_Pin|MC_3_Pin, GPIO_PIN_RESET);
 8000d04:	2200      	movs	r2, #0
 8000d06:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8000d0a:	482d      	ldr	r0, [pc, #180]	; (8000dc0 <MX_GPIO_Init+0x124>)
 8000d0c:	f001 fd42 	bl	8002794 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MC_2_Pin|MC_1_Pin|LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 8000d10:	2200      	movs	r2, #0
 8000d12:	f44f 51d8 	mov.w	r1, #6912	; 0x1b00
 8000d16:	482b      	ldr	r0, [pc, #172]	; (8000dc4 <MX_GPIO_Init+0x128>)
 8000d18:	f001 fd3c 	bl	8002794 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000d1c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d22:	2301      	movs	r3, #1
 8000d24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d26:	2300      	movs	r3, #0
 8000d28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000d2e:	f107 0310 	add.w	r3, r7, #16
 8000d32:	4619      	mov	r1, r3
 8000d34:	4821      	ldr	r0, [pc, #132]	; (8000dbc <MX_GPIO_Init+0x120>)
 8000d36:	f001 fbd3 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = MC_4_Pin|MC_3_Pin;
 8000d3a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000d3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d40:	2301      	movs	r3, #1
 8000d42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d48:	2302      	movs	r3, #2
 8000d4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d4c:	f107 0310 	add.w	r3, r7, #16
 8000d50:	4619      	mov	r1, r3
 8000d52:	481b      	ldr	r0, [pc, #108]	; (8000dc0 <MX_GPIO_Init+0x124>)
 8000d54:	f001 fbc4 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = MC_2_Pin|MC_1_Pin|LED2_Pin|LED1_Pin;
 8000d58:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000d5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d62:	2300      	movs	r3, #0
 8000d64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d66:	2302      	movs	r3, #2
 8000d68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d6a:	f107 0310 	add.w	r3, r7, #16
 8000d6e:	4619      	mov	r1, r3
 8000d70:	4814      	ldr	r0, [pc, #80]	; (8000dc4 <MX_GPIO_Init+0x128>)
 8000d72:	f001 fbb5 	bl	80024e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin|BUTTON4_Pin;
 8000d76:	23f0      	movs	r3, #240	; 0xf0
 8000d78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d7a:	4b13      	ldr	r3, [pc, #76]	; (8000dc8 <MX_GPIO_Init+0x12c>)
 8000d7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d82:	f107 0310 	add.w	r3, r7, #16
 8000d86:	4619      	mov	r1, r3
 8000d88:	480d      	ldr	r0, [pc, #52]	; (8000dc0 <MX_GPIO_Init+0x124>)
 8000d8a:	f001 fba9 	bl	80024e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	2100      	movs	r1, #0
 8000d92:	200a      	movs	r0, #10
 8000d94:	f001 f909 	bl	8001faa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000d98:	200a      	movs	r0, #10
 8000d9a:	f001 f922 	bl	8001fe2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	2100      	movs	r1, #0
 8000da2:	2017      	movs	r0, #23
 8000da4:	f001 f901 	bl	8001faa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000da8:	2017      	movs	r0, #23
 8000daa:	f001 f91a 	bl	8001fe2 <HAL_NVIC_EnableIRQ>

}
 8000dae:	bf00      	nop
 8000db0:	3720      	adds	r7, #32
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40021000 	.word	0x40021000
 8000dbc:	40011000 	.word	0x40011000
 8000dc0:	40010c00 	.word	0x40010c00
 8000dc4:	40010800 	.word	0x40010800
 8000dc8:	10110000 	.word	0x10110000

08000dcc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000dd4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000dd8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000ddc:	f003 0301 	and.w	r3, r3, #1
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d013      	beq.n	8000e0c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000de4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000de8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000dec:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d00b      	beq.n	8000e0c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000df4:	e000      	b.n	8000df8 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000df6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000df8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d0f9      	beq.n	8000df6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000e02:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000e06:	687a      	ldr	r2, [r7, #4]
 8000e08:	b2d2      	uxtb	r2, r2
 8000e0a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000e0c:	687b      	ldr	r3, [r7, #4]
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	370c      	adds	r7, #12
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bc80      	pop	{r7}
 8000e16:	4770      	bx	lr

08000e18 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file , char *ptr,int len)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b086      	sub	sp, #24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	60f8      	str	r0, [r7, #12]
 8000e20:	60b9      	str	r1, [r7, #8]
 8000e22:	607a      	str	r2, [r7, #4]
    int i = 0;
 8000e24:	2300      	movs	r3, #0
 8000e26:	617b      	str	r3, [r7, #20]
    for(i = 0;i<len;i++)
 8000e28:	2300      	movs	r3, #0
 8000e2a:	617b      	str	r3, [r7, #20]
 8000e2c:	e009      	b.n	8000e42 <_write+0x2a>
        ITM_SendChar((*ptr++));
 8000e2e:	68bb      	ldr	r3, [r7, #8]
 8000e30:	1c5a      	adds	r2, r3, #1
 8000e32:	60ba      	str	r2, [r7, #8]
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	4618      	mov	r0, r3
 8000e38:	f7ff ffc8 	bl	8000dcc <ITM_SendChar>
    for(i = 0;i<len;i++)
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	3301      	adds	r3, #1
 8000e40:	617b      	str	r3, [r7, #20]
 8000e42:	697a      	ldr	r2, [r7, #20]
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	429a      	cmp	r2, r3
 8000e48:	dbf1      	blt.n	8000e2e <_write+0x16>
    return len;
 8000e4a:	687b      	ldr	r3, [r7, #4]
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3718      	adds	r7, #24
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e58:	f000 fbb2 	bl	80015c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e5c:	f000 f811 	bl	8000e82 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e60:	f7ff ff1c 	bl	8000c9c <MX_GPIO_Init>
  MX_DMA_Init();
 8000e64:	f7ff fa42 	bl	80002ec <MX_DMA_Init>
  MX_ADC1_Init();
 8000e68:	f7ff f972 	bl	8000150 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000e6c:	f000 f9ac 	bl	80011c8 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000e70:	f000 faac 	bl	80013cc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8000e74:	f003 fa52 	bl	800431c <osKernelInitialize>
  MX_FREERTOS_Init();
 8000e78:	f7ff fc8e 	bl	8000798 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000e7c:	f003 fa80 	bl	8004380 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e80:	e7fe      	b.n	8000e80 <main+0x2c>

08000e82 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	b094      	sub	sp, #80	; 0x50
 8000e86:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e88:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e8c:	2228      	movs	r2, #40	; 0x28
 8000e8e:	2100      	movs	r1, #0
 8000e90:	4618      	mov	r0, r3
 8000e92:	f005 ff10 	bl	8006cb6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e96:	f107 0314 	add.w	r3, r7, #20
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	605a      	str	r2, [r3, #4]
 8000ea0:	609a      	str	r2, [r3, #8]
 8000ea2:	60da      	str	r2, [r3, #12]
 8000ea4:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ea6:	1d3b      	adds	r3, r7, #4
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	605a      	str	r2, [r3, #4]
 8000eae:	609a      	str	r2, [r3, #8]
 8000eb0:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000eba:	2310      	movs	r3, #16
 8000ebc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ec2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f001 fcac 	bl	8002824 <HAL_RCC_OscConfig>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000ed2:	f000 f826 	bl	8000f22 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ed6:	230f      	movs	r3, #15
 8000ed8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000eda:	2300      	movs	r3, #0
 8000edc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000eea:	f107 0314 	add.w	r3, r7, #20
 8000eee:	2100      	movs	r1, #0
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f001 ff17 	bl	8002d24 <HAL_RCC_ClockConfig>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000efc:	f000 f811 	bl	8000f22 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000f00:	2302      	movs	r3, #2
 8000f02:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000f04:	2300      	movs	r3, #0
 8000f06:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f08:	1d3b      	adds	r3, r7, #4
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f002 f8a6 	bl	800305c <HAL_RCCEx_PeriphCLKConfig>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000f16:	f000 f804 	bl	8000f22 <Error_Handler>
  }
}
 8000f1a:	bf00      	nop
 8000f1c:	3750      	adds	r7, #80	; 0x50
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f22:	b480      	push	{r7}
 8000f24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000f26:	bf00      	nop
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bc80      	pop	{r7}
 8000f2c:	4770      	bx	lr
	...

08000f30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f36:	4b15      	ldr	r3, [pc, #84]	; (8000f8c <HAL_MspInit+0x5c>)
 8000f38:	699b      	ldr	r3, [r3, #24]
 8000f3a:	4a14      	ldr	r2, [pc, #80]	; (8000f8c <HAL_MspInit+0x5c>)
 8000f3c:	f043 0301 	orr.w	r3, r3, #1
 8000f40:	6193      	str	r3, [r2, #24]
 8000f42:	4b12      	ldr	r3, [pc, #72]	; (8000f8c <HAL_MspInit+0x5c>)
 8000f44:	699b      	ldr	r3, [r3, #24]
 8000f46:	f003 0301 	and.w	r3, r3, #1
 8000f4a:	60bb      	str	r3, [r7, #8]
 8000f4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f4e:	4b0f      	ldr	r3, [pc, #60]	; (8000f8c <HAL_MspInit+0x5c>)
 8000f50:	69db      	ldr	r3, [r3, #28]
 8000f52:	4a0e      	ldr	r2, [pc, #56]	; (8000f8c <HAL_MspInit+0x5c>)
 8000f54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f58:	61d3      	str	r3, [r2, #28]
 8000f5a:	4b0c      	ldr	r3, [pc, #48]	; (8000f8c <HAL_MspInit+0x5c>)
 8000f5c:	69db      	ldr	r3, [r3, #28]
 8000f5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f62:	607b      	str	r3, [r7, #4]
 8000f64:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f66:	4b0a      	ldr	r3, [pc, #40]	; (8000f90 <HAL_MspInit+0x60>)
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	60fb      	str	r3, [r7, #12]
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000f72:	60fb      	str	r3, [r7, #12]
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f7a:	60fb      	str	r3, [r7, #12]
 8000f7c:	4a04      	ldr	r2, [pc, #16]	; (8000f90 <HAL_MspInit+0x60>)
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f82:	bf00      	nop
 8000f84:	3714      	adds	r7, #20
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bc80      	pop	{r7}
 8000f8a:	4770      	bx	lr
 8000f8c:	40021000 	.word	0x40021000
 8000f90:	40010000 	.word	0x40010000

08000f94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000f98:	bf00      	nop
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bc80      	pop	{r7}
 8000f9e:	4770      	bx	lr

08000fa0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fa4:	e7fe      	b.n	8000fa4 <HardFault_Handler+0x4>

08000fa6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000faa:	e7fe      	b.n	8000faa <MemManage_Handler+0x4>

08000fac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fb0:	e7fe      	b.n	8000fb0 <BusFault_Handler+0x4>

08000fb2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fb6:	e7fe      	b.n	8000fb6 <UsageFault_Handler+0x4>

08000fb8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fbc:	bf00      	nop
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bc80      	pop	{r7}
 8000fc2:	4770      	bx	lr

08000fc4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fc8:	f000 fb40 	bl	800164c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000fcc:	f004 fea0 	bl	8005d10 <xTaskGetSchedulerState>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d001      	beq.n	8000fda <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000fd6:	f005 fbe7 	bl	80067a8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8000fe2:	2010      	movs	r0, #16
 8000fe4:	f001 fc06 	bl	80027f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8000fe8:	bf00      	nop
 8000fea:	bd80      	pop	{r7, pc}

08000fec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000ff0:	4802      	ldr	r0, [pc, #8]	; (8000ffc <DMA1_Channel1_IRQHandler+0x10>)
 8000ff2:	f001 f941 	bl	8002278 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20001a14 	.word	0x20001a14

08001000 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001004:	4802      	ldr	r0, [pc, #8]	; (8001010 <DMA1_Channel6_IRQHandler+0x10>)
 8001006:	f001 f937 	bl	8002278 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800100a:	bf00      	nop
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	20001ca8 	.word	0x20001ca8

08001014 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001018:	4802      	ldr	r0, [pc, #8]	; (8001024 <DMA1_Channel7_IRQHandler+0x10>)
 800101a:	f001 f92d 	bl	8002278 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */
  //HAL_UART_Init(&huart2);

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800101e:	bf00      	nop
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	20001cec 	.word	0x20001cec

08001028 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

	//speed_flag=speed_flag+100;
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800102c:	2020      	movs	r0, #32
 800102e:	f001 fbe1 	bl	80027f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001032:	2040      	movs	r0, #64	; 0x40
 8001034:	f001 fbde 	bl	80027f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001038:	2080      	movs	r0, #128	; 0x80
 800103a:	f001 fbdb 	bl	80027f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
	...

08001044 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001048:	4802      	ldr	r0, [pc, #8]	; (8001054 <USART2_IRQHandler+0x10>)
 800104a:	f002 fd6d 	bl	8003b28 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	20001d30 	.word	0x20001d30

08001058 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b086      	sub	sp, #24
 800105c:	af00      	add	r7, sp, #0
 800105e:	60f8      	str	r0, [r7, #12]
 8001060:	60b9      	str	r1, [r7, #8]
 8001062:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001064:	2300      	movs	r3, #0
 8001066:	617b      	str	r3, [r7, #20]
 8001068:	e00a      	b.n	8001080 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800106a:	f3af 8000 	nop.w
 800106e:	4601      	mov	r1, r0
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	1c5a      	adds	r2, r3, #1
 8001074:	60ba      	str	r2, [r7, #8]
 8001076:	b2ca      	uxtb	r2, r1
 8001078:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	3301      	adds	r3, #1
 800107e:	617b      	str	r3, [r7, #20]
 8001080:	697a      	ldr	r2, [r7, #20]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	429a      	cmp	r2, r3
 8001086:	dbf0      	blt.n	800106a <_read+0x12>
	}

return len;
 8001088:	687b      	ldr	r3, [r7, #4]
}
 800108a:	4618      	mov	r0, r3
 800108c:	3718      	adds	r7, #24
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001092:	b480      	push	{r7}
 8001094:	b083      	sub	sp, #12
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
	return -1;
 800109a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800109e:	4618      	mov	r0, r3
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bc80      	pop	{r7}
 80010a6:	4770      	bx	lr

080010a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010b8:	605a      	str	r2, [r3, #4]
	return 0;
 80010ba:	2300      	movs	r3, #0
}
 80010bc:	4618      	mov	r0, r3
 80010be:	370c      	adds	r7, #12
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bc80      	pop	{r7}
 80010c4:	4770      	bx	lr

080010c6 <_isatty>:

int _isatty(int file)
{
 80010c6:	b480      	push	{r7}
 80010c8:	b083      	sub	sp, #12
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	6078      	str	r0, [r7, #4]
	return 1;
 80010ce:	2301      	movs	r3, #1
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bc80      	pop	{r7}
 80010d8:	4770      	bx	lr

080010da <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010da:	b480      	push	{r7}
 80010dc:	b085      	sub	sp, #20
 80010de:	af00      	add	r7, sp, #0
 80010e0:	60f8      	str	r0, [r7, #12]
 80010e2:	60b9      	str	r1, [r7, #8]
 80010e4:	607a      	str	r2, [r7, #4]
	return 0;
 80010e6:	2300      	movs	r3, #0
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3714      	adds	r7, #20
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bc80      	pop	{r7}
 80010f0:	4770      	bx	lr
	...

080010f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b086      	sub	sp, #24
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010fc:	4a14      	ldr	r2, [pc, #80]	; (8001150 <_sbrk+0x5c>)
 80010fe:	4b15      	ldr	r3, [pc, #84]	; (8001154 <_sbrk+0x60>)
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001108:	4b13      	ldr	r3, [pc, #76]	; (8001158 <_sbrk+0x64>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d102      	bne.n	8001116 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001110:	4b11      	ldr	r3, [pc, #68]	; (8001158 <_sbrk+0x64>)
 8001112:	4a12      	ldr	r2, [pc, #72]	; (800115c <_sbrk+0x68>)
 8001114:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001116:	4b10      	ldr	r3, [pc, #64]	; (8001158 <_sbrk+0x64>)
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4413      	add	r3, r2
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	429a      	cmp	r2, r3
 8001122:	d207      	bcs.n	8001134 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001124:	f005 fd92 	bl	8006c4c <__errno>
 8001128:	4602      	mov	r2, r0
 800112a:	230c      	movs	r3, #12
 800112c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800112e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001132:	e009      	b.n	8001148 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001134:	4b08      	ldr	r3, [pc, #32]	; (8001158 <_sbrk+0x64>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800113a:	4b07      	ldr	r3, [pc, #28]	; (8001158 <_sbrk+0x64>)
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4413      	add	r3, r2
 8001142:	4a05      	ldr	r2, [pc, #20]	; (8001158 <_sbrk+0x64>)
 8001144:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001146:	68fb      	ldr	r3, [r7, #12]
}
 8001148:	4618      	mov	r0, r3
 800114a:	3718      	adds	r7, #24
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	20005000 	.word	0x20005000
 8001154:	00000400 	.word	0x00000400
 8001158:	200000d0 	.word	0x200000d0
 800115c:	20001db8 	.word	0x20001db8

08001160 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001164:	4b15      	ldr	r3, [pc, #84]	; (80011bc <SystemInit+0x5c>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a14      	ldr	r2, [pc, #80]	; (80011bc <SystemInit+0x5c>)
 800116a:	f043 0301 	orr.w	r3, r3, #1
 800116e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001170:	4b12      	ldr	r3, [pc, #72]	; (80011bc <SystemInit+0x5c>)
 8001172:	685a      	ldr	r2, [r3, #4]
 8001174:	4911      	ldr	r1, [pc, #68]	; (80011bc <SystemInit+0x5c>)
 8001176:	4b12      	ldr	r3, [pc, #72]	; (80011c0 <SystemInit+0x60>)
 8001178:	4013      	ands	r3, r2
 800117a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800117c:	4b0f      	ldr	r3, [pc, #60]	; (80011bc <SystemInit+0x5c>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a0e      	ldr	r2, [pc, #56]	; (80011bc <SystemInit+0x5c>)
 8001182:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001186:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800118a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800118c:	4b0b      	ldr	r3, [pc, #44]	; (80011bc <SystemInit+0x5c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a0a      	ldr	r2, [pc, #40]	; (80011bc <SystemInit+0x5c>)
 8001192:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001196:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001198:	4b08      	ldr	r3, [pc, #32]	; (80011bc <SystemInit+0x5c>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	4a07      	ldr	r2, [pc, #28]	; (80011bc <SystemInit+0x5c>)
 800119e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80011a2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80011a4:	4b05      	ldr	r3, [pc, #20]	; (80011bc <SystemInit+0x5c>)
 80011a6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80011aa:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80011ac:	4b05      	ldr	r3, [pc, #20]	; (80011c4 <SystemInit+0x64>)
 80011ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80011b2:	609a      	str	r2, [r3, #8]
#endif 
}
 80011b4:	bf00      	nop
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc80      	pop	{r7}
 80011ba:	4770      	bx	lr
 80011bc:	40021000 	.word	0x40021000
 80011c0:	f8ff0000 	.word	0xf8ff0000
 80011c4:	e000ed00 	.word	0xe000ed00

080011c8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b08a      	sub	sp, #40	; 0x28
 80011cc:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011ce:	f107 0320 	add.w	r3, r7, #32
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011d8:	1d3b      	adds	r3, r7, #4
 80011da:	2200      	movs	r2, #0
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	605a      	str	r2, [r3, #4]
 80011e0:	609a      	str	r2, [r3, #8]
 80011e2:	60da      	str	r2, [r3, #12]
 80011e4:	611a      	str	r2, [r3, #16]
 80011e6:	615a      	str	r2, [r3, #20]
 80011e8:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 80011ea:	4b28      	ldr	r3, [pc, #160]	; (800128c <MX_TIM2_Init+0xc4>)
 80011ec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011f0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80011f2:	4b26      	ldr	r3, [pc, #152]	; (800128c <MX_TIM2_Init+0xc4>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011f8:	4b24      	ldr	r3, [pc, #144]	; (800128c <MX_TIM2_Init+0xc4>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 80011fe:	4b23      	ldr	r3, [pc, #140]	; (800128c <MX_TIM2_Init+0xc4>)
 8001200:	f242 720f 	movw	r2, #9999	; 0x270f
 8001204:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001206:	4b21      	ldr	r3, [pc, #132]	; (800128c <MX_TIM2_Init+0xc4>)
 8001208:	2200      	movs	r2, #0
 800120a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800120c:	4b1f      	ldr	r3, [pc, #124]	; (800128c <MX_TIM2_Init+0xc4>)
 800120e:	2200      	movs	r2, #0
 8001210:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001212:	481e      	ldr	r0, [pc, #120]	; (800128c <MX_TIM2_Init+0xc4>)
 8001214:	f001 ffd8 	bl	80031c8 <HAL_TIM_PWM_Init>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800121e:	f7ff fe80 	bl	8000f22 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001222:	2300      	movs	r3, #0
 8001224:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001226:	2300      	movs	r3, #0
 8001228:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800122a:	f107 0320 	add.w	r3, r7, #32
 800122e:	4619      	mov	r1, r3
 8001230:	4816      	ldr	r0, [pc, #88]	; (800128c <MX_TIM2_Init+0xc4>)
 8001232:	f002 fafb 	bl	800382c <HAL_TIMEx_MasterConfigSynchronization>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800123c:	f7ff fe71 	bl	8000f22 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001240:	2360      	movs	r3, #96	; 0x60
 8001242:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001244:	2300      	movs	r3, #0
 8001246:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001248:	2300      	movs	r3, #0
 800124a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800124c:	2300      	movs	r3, #0
 800124e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001250:	1d3b      	adds	r3, r7, #4
 8001252:	2208      	movs	r2, #8
 8001254:	4619      	mov	r1, r3
 8001256:	480d      	ldr	r0, [pc, #52]	; (800128c <MX_TIM2_Init+0xc4>)
 8001258:	f002 f814 	bl	8003284 <HAL_TIM_PWM_ConfigChannel>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001262:	f7ff fe5e 	bl	8000f22 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001266:	1d3b      	adds	r3, r7, #4
 8001268:	220c      	movs	r2, #12
 800126a:	4619      	mov	r1, r3
 800126c:	4807      	ldr	r0, [pc, #28]	; (800128c <MX_TIM2_Init+0xc4>)
 800126e:	f002 f809 	bl	8003284 <HAL_TIM_PWM_ConfigChannel>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001278:	f7ff fe53 	bl	8000f22 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 800127c:	4803      	ldr	r0, [pc, #12]	; (800128c <MX_TIM2_Init+0xc4>)
 800127e:	f000 f823 	bl	80012c8 <HAL_TIM_MspPostInit>

}
 8001282:	bf00      	nop
 8001284:	3728      	adds	r7, #40	; 0x28
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	20001c68 	.word	0x20001c68

08001290 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001290:	b480      	push	{r7}
 8001292:	b085      	sub	sp, #20
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012a0:	d10b      	bne.n	80012ba <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012a2:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <HAL_TIM_PWM_MspInit+0x34>)
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	4a07      	ldr	r2, [pc, #28]	; (80012c4 <HAL_TIM_PWM_MspInit+0x34>)
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	61d3      	str	r3, [r2, #28]
 80012ae:	4b05      	ldr	r3, [pc, #20]	; (80012c4 <HAL_TIM_PWM_MspInit+0x34>)
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	f003 0301 	and.w	r3, r3, #1
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80012ba:	bf00      	nop
 80012bc:	3714      	adds	r7, #20
 80012be:	46bd      	mov	sp, r7
 80012c0:	bc80      	pop	{r7}
 80012c2:	4770      	bx	lr
 80012c4:	40021000 	.word	0x40021000

080012c8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b088      	sub	sp, #32
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d0:	f107 030c 	add.w	r3, r7, #12
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012e6:	d12a      	bne.n	800133e <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012e8:	4b17      	ldr	r3, [pc, #92]	; (8001348 <HAL_TIM_MspPostInit+0x80>)
 80012ea:	699b      	ldr	r3, [r3, #24]
 80012ec:	4a16      	ldr	r2, [pc, #88]	; (8001348 <HAL_TIM_MspPostInit+0x80>)
 80012ee:	f043 0308 	orr.w	r3, r3, #8
 80012f2:	6193      	str	r3, [r2, #24]
 80012f4:	4b14      	ldr	r3, [pc, #80]	; (8001348 <HAL_TIM_MspPostInit+0x80>)
 80012f6:	699b      	ldr	r3, [r3, #24]
 80012f8:	f003 0308 	and.w	r3, r3, #8
 80012fc:	60bb      	str	r3, [r7, #8]
 80012fe:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 8001300:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001304:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001306:	2302      	movs	r3, #2
 8001308:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130a:	2302      	movs	r3, #2
 800130c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800130e:	f107 030c 	add.w	r3, r7, #12
 8001312:	4619      	mov	r1, r3
 8001314:	480d      	ldr	r0, [pc, #52]	; (800134c <HAL_TIM_MspPostInit+0x84>)
 8001316:	f001 f8e3 	bl	80024e0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 800131a:	4b0d      	ldr	r3, [pc, #52]	; (8001350 <HAL_TIM_MspPostInit+0x88>)
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	61fb      	str	r3, [r7, #28]
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001326:	61fb      	str	r3, [r7, #28]
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800132e:	61fb      	str	r3, [r7, #28]
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001336:	61fb      	str	r3, [r7, #28]
 8001338:	4a05      	ldr	r2, [pc, #20]	; (8001350 <HAL_TIM_MspPostInit+0x88>)
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800133e:	bf00      	nop
 8001340:	3720      	adds	r7, #32
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	40021000 	.word	0x40021000
 800134c:	40010c00 	.word	0x40010c00
 8001350:	40010000 	.word	0x40010000

08001354 <user_pwm_setvalue_1>:

/* USER CODE BEGIN 1 */


void user_pwm_setvalue_1(uint16_t value)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b08a      	sub	sp, #40	; 0x28
 8001358:	af00      	add	r7, sp, #0
 800135a:	4603      	mov	r3, r0
 800135c:	80fb      	strh	r3, [r7, #6]
    TIM_OC_InitTypeDef sConfigOC;

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800135e:	2360      	movs	r3, #96	; 0x60
 8001360:	60fb      	str	r3, [r7, #12]
    sConfigOC.Pulse = value;
 8001362:	88fb      	ldrh	r3, [r7, #6]
 8001364:	613b      	str	r3, [r7, #16]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001366:	2300      	movs	r3, #0
 8001368:	617b      	str	r3, [r7, #20]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800136a:	2300      	movs	r3, #0
 800136c:	61fb      	str	r3, [r7, #28]
    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 800136e:	f107 030c 	add.w	r3, r7, #12
 8001372:	2208      	movs	r2, #8
 8001374:	4619      	mov	r1, r3
 8001376:	4805      	ldr	r0, [pc, #20]	; (800138c <user_pwm_setvalue_1+0x38>)
 8001378:	f001 ff84 	bl	8003284 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800137c:	2108      	movs	r1, #8
 800137e:	4803      	ldr	r0, [pc, #12]	; (800138c <user_pwm_setvalue_1+0x38>)
 8001380:	f001 ff4e 	bl	8003220 <HAL_TIM_PWM_Start>
    //HAL_TIM_MspPostInit(&htim2);
}
 8001384:	bf00      	nop
 8001386:	3728      	adds	r7, #40	; 0x28
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	20001c68 	.word	0x20001c68

08001390 <user_pwm_setvalue_2>:
void user_pwm_setvalue_2(uint16_t value)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b08a      	sub	sp, #40	; 0x28
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	80fb      	strh	r3, [r7, #6]
    TIM_OC_InitTypeDef sConfigOC;

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800139a:	2360      	movs	r3, #96	; 0x60
 800139c:	60fb      	str	r3, [r7, #12]
    sConfigOC.Pulse = value;
 800139e:	88fb      	ldrh	r3, [r7, #6]
 80013a0:	613b      	str	r3, [r7, #16]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013a2:	2300      	movs	r3, #0
 80013a4:	617b      	str	r3, [r7, #20]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013a6:	2300      	movs	r3, #0
 80013a8:	61fb      	str	r3, [r7, #28]
    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 80013aa:	f107 030c 	add.w	r3, r7, #12
 80013ae:	220c      	movs	r2, #12
 80013b0:	4619      	mov	r1, r3
 80013b2:	4805      	ldr	r0, [pc, #20]	; (80013c8 <user_pwm_setvalue_2+0x38>)
 80013b4:	f001 ff66 	bl	8003284 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80013b8:	210c      	movs	r1, #12
 80013ba:	4803      	ldr	r0, [pc, #12]	; (80013c8 <user_pwm_setvalue_2+0x38>)
 80013bc:	f001 ff30 	bl	8003220 <HAL_TIM_PWM_Start>
   // HAL_TIM_MspPostInit(&htim2);
}
 80013c0:	bf00      	nop
 80013c2:	3728      	adds	r7, #40	; 0x28
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20001c68 	.word	0x20001c68

080013cc <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80013d0:	4b11      	ldr	r3, [pc, #68]	; (8001418 <MX_USART2_UART_Init+0x4c>)
 80013d2:	4a12      	ldr	r2, [pc, #72]	; (800141c <MX_USART2_UART_Init+0x50>)
 80013d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013d6:	4b10      	ldr	r3, [pc, #64]	; (8001418 <MX_USART2_UART_Init+0x4c>)
 80013d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013de:	4b0e      	ldr	r3, [pc, #56]	; (8001418 <MX_USART2_UART_Init+0x4c>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013e4:	4b0c      	ldr	r3, [pc, #48]	; (8001418 <MX_USART2_UART_Init+0x4c>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013ea:	4b0b      	ldr	r3, [pc, #44]	; (8001418 <MX_USART2_UART_Init+0x4c>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013f0:	4b09      	ldr	r3, [pc, #36]	; (8001418 <MX_USART2_UART_Init+0x4c>)
 80013f2:	220c      	movs	r2, #12
 80013f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013f6:	4b08      	ldr	r3, [pc, #32]	; (8001418 <MX_USART2_UART_Init+0x4c>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013fc:	4b06      	ldr	r3, [pc, #24]	; (8001418 <MX_USART2_UART_Init+0x4c>)
 80013fe:	2200      	movs	r2, #0
 8001400:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001402:	4805      	ldr	r0, [pc, #20]	; (8001418 <MX_USART2_UART_Init+0x4c>)
 8001404:	f002 fa56 	bl	80038b4 <HAL_UART_Init>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800140e:	f7ff fd88 	bl	8000f22 <Error_Handler>
  }

}
 8001412:	bf00      	nop
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	20001d30 	.word	0x20001d30
 800141c:	40004400 	.word	0x40004400

08001420 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b088      	sub	sp, #32
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	f107 0310 	add.w	r3, r7, #16
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a47      	ldr	r2, [pc, #284]	; (8001558 <HAL_UART_MspInit+0x138>)
 800143c:	4293      	cmp	r3, r2
 800143e:	f040 8086 	bne.w	800154e <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001442:	4b46      	ldr	r3, [pc, #280]	; (800155c <HAL_UART_MspInit+0x13c>)
 8001444:	69db      	ldr	r3, [r3, #28]
 8001446:	4a45      	ldr	r2, [pc, #276]	; (800155c <HAL_UART_MspInit+0x13c>)
 8001448:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800144c:	61d3      	str	r3, [r2, #28]
 800144e:	4b43      	ldr	r3, [pc, #268]	; (800155c <HAL_UART_MspInit+0x13c>)
 8001450:	69db      	ldr	r3, [r3, #28]
 8001452:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001456:	60fb      	str	r3, [r7, #12]
 8001458:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800145a:	4b40      	ldr	r3, [pc, #256]	; (800155c <HAL_UART_MspInit+0x13c>)
 800145c:	699b      	ldr	r3, [r3, #24]
 800145e:	4a3f      	ldr	r2, [pc, #252]	; (800155c <HAL_UART_MspInit+0x13c>)
 8001460:	f043 0304 	orr.w	r3, r3, #4
 8001464:	6193      	str	r3, [r2, #24]
 8001466:	4b3d      	ldr	r3, [pc, #244]	; (800155c <HAL_UART_MspInit+0x13c>)
 8001468:	699b      	ldr	r3, [r3, #24]
 800146a:	f003 0304 	and.w	r3, r3, #4
 800146e:	60bb      	str	r3, [r7, #8]
 8001470:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001472:	2304      	movs	r3, #4
 8001474:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001476:	2302      	movs	r3, #2
 8001478:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800147a:	2303      	movs	r3, #3
 800147c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800147e:	f107 0310 	add.w	r3, r7, #16
 8001482:	4619      	mov	r1, r3
 8001484:	4836      	ldr	r0, [pc, #216]	; (8001560 <HAL_UART_MspInit+0x140>)
 8001486:	f001 f82b 	bl	80024e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800148a:	2308      	movs	r3, #8
 800148c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800148e:	2300      	movs	r3, #0
 8001490:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001492:	2300      	movs	r3, #0
 8001494:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001496:	f107 0310 	add.w	r3, r7, #16
 800149a:	4619      	mov	r1, r3
 800149c:	4830      	ldr	r0, [pc, #192]	; (8001560 <HAL_UART_MspInit+0x140>)
 800149e:	f001 f81f 	bl	80024e0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80014a2:	4b30      	ldr	r3, [pc, #192]	; (8001564 <HAL_UART_MspInit+0x144>)
 80014a4:	4a30      	ldr	r2, [pc, #192]	; (8001568 <HAL_UART_MspInit+0x148>)
 80014a6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014a8:	4b2e      	ldr	r3, [pc, #184]	; (8001564 <HAL_UART_MspInit+0x144>)
 80014aa:	2210      	movs	r2, #16
 80014ac:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014ae:	4b2d      	ldr	r3, [pc, #180]	; (8001564 <HAL_UART_MspInit+0x144>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80014b4:	4b2b      	ldr	r3, [pc, #172]	; (8001564 <HAL_UART_MspInit+0x144>)
 80014b6:	2280      	movs	r2, #128	; 0x80
 80014b8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014ba:	4b2a      	ldr	r3, [pc, #168]	; (8001564 <HAL_UART_MspInit+0x144>)
 80014bc:	2200      	movs	r2, #0
 80014be:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014c0:	4b28      	ldr	r3, [pc, #160]	; (8001564 <HAL_UART_MspInit+0x144>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80014c6:	4b27      	ldr	r3, [pc, #156]	; (8001564 <HAL_UART_MspInit+0x144>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80014cc:	4b25      	ldr	r3, [pc, #148]	; (8001564 <HAL_UART_MspInit+0x144>)
 80014ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014d2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80014d4:	4823      	ldr	r0, [pc, #140]	; (8001564 <HAL_UART_MspInit+0x144>)
 80014d6:	f000 fd9f 	bl	8002018 <HAL_DMA_Init>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 80014e0:	f7ff fd1f 	bl	8000f22 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	4a1f      	ldr	r2, [pc, #124]	; (8001564 <HAL_UART_MspInit+0x144>)
 80014e8:	631a      	str	r2, [r3, #48]	; 0x30
 80014ea:	4a1e      	ldr	r2, [pc, #120]	; (8001564 <HAL_UART_MspInit+0x144>)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80014f0:	4b1e      	ldr	r3, [pc, #120]	; (800156c <HAL_UART_MspInit+0x14c>)
 80014f2:	4a1f      	ldr	r2, [pc, #124]	; (8001570 <HAL_UART_MspInit+0x150>)
 80014f4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014f6:	4b1d      	ldr	r3, [pc, #116]	; (800156c <HAL_UART_MspInit+0x14c>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014fc:	4b1b      	ldr	r3, [pc, #108]	; (800156c <HAL_UART_MspInit+0x14c>)
 80014fe:	2200      	movs	r2, #0
 8001500:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001502:	4b1a      	ldr	r3, [pc, #104]	; (800156c <HAL_UART_MspInit+0x14c>)
 8001504:	2280      	movs	r2, #128	; 0x80
 8001506:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001508:	4b18      	ldr	r3, [pc, #96]	; (800156c <HAL_UART_MspInit+0x14c>)
 800150a:	2200      	movs	r2, #0
 800150c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800150e:	4b17      	ldr	r3, [pc, #92]	; (800156c <HAL_UART_MspInit+0x14c>)
 8001510:	2200      	movs	r2, #0
 8001512:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001514:	4b15      	ldr	r3, [pc, #84]	; (800156c <HAL_UART_MspInit+0x14c>)
 8001516:	2200      	movs	r2, #0
 8001518:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800151a:	4b14      	ldr	r3, [pc, #80]	; (800156c <HAL_UART_MspInit+0x14c>)
 800151c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001520:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001522:	4812      	ldr	r0, [pc, #72]	; (800156c <HAL_UART_MspInit+0x14c>)
 8001524:	f000 fd78 	bl	8002018 <HAL_DMA_Init>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 800152e:	f7ff fcf8 	bl	8000f22 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	4a0d      	ldr	r2, [pc, #52]	; (800156c <HAL_UART_MspInit+0x14c>)
 8001536:	635a      	str	r2, [r3, #52]	; 0x34
 8001538:	4a0c      	ldr	r2, [pc, #48]	; (800156c <HAL_UART_MspInit+0x14c>)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 800153e:	2200      	movs	r2, #0
 8001540:	2101      	movs	r1, #1
 8001542:	2026      	movs	r0, #38	; 0x26
 8001544:	f000 fd31 	bl	8001faa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001548:	2026      	movs	r0, #38	; 0x26
 800154a:	f000 fd4a 	bl	8001fe2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800154e:	bf00      	nop
 8001550:	3720      	adds	r7, #32
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40004400 	.word	0x40004400
 800155c:	40021000 	.word	0x40021000
 8001560:	40010800 	.word	0x40010800
 8001564:	20001cec 	.word	0x20001cec
 8001568:	40020080 	.word	0x40020080
 800156c:	20001ca8 	.word	0x20001ca8
 8001570:	4002006c 	.word	0x4002006c

08001574 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001574:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001576:	e003      	b.n	8001580 <LoopCopyDataInit>

08001578 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001578:	4b0b      	ldr	r3, [pc, #44]	; (80015a8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800157a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800157c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800157e:	3104      	adds	r1, #4

08001580 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001580:	480a      	ldr	r0, [pc, #40]	; (80015ac <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001582:	4b0b      	ldr	r3, [pc, #44]	; (80015b0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001584:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001586:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001588:	d3f6      	bcc.n	8001578 <CopyDataInit>
  ldr r2, =_sbss
 800158a:	4a0a      	ldr	r2, [pc, #40]	; (80015b4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800158c:	e002      	b.n	8001594 <LoopFillZerobss>

0800158e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800158e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001590:	f842 3b04 	str.w	r3, [r2], #4

08001594 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001594:	4b08      	ldr	r3, [pc, #32]	; (80015b8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001596:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001598:	d3f9      	bcc.n	800158e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800159a:	f7ff fde1 	bl	8001160 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800159e:	f005 fb5b 	bl	8006c58 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015a2:	f7ff fc57 	bl	8000e54 <main>
  bx lr
 80015a6:	4770      	bx	lr
  ldr r3, =_sidata
 80015a8:	08007fe0 	.word	0x08007fe0
  ldr r0, =_sdata
 80015ac:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80015b0:	20000088 	.word	0x20000088
  ldr r2, =_sbss
 80015b4:	20000088 	.word	0x20000088
  ldr r3, = _ebss
 80015b8:	20001db8 	.word	0x20001db8

080015bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015bc:	e7fe      	b.n	80015bc <ADC1_2_IRQHandler>
	...

080015c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015c4:	4b08      	ldr	r3, [pc, #32]	; (80015e8 <HAL_Init+0x28>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a07      	ldr	r2, [pc, #28]	; (80015e8 <HAL_Init+0x28>)
 80015ca:	f043 0310 	orr.w	r3, r3, #16
 80015ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015d0:	2003      	movs	r0, #3
 80015d2:	f000 fcdf 	bl	8001f94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015d6:	2000      	movs	r0, #0
 80015d8:	f000 f808 	bl	80015ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015dc:	f7ff fca8 	bl	8000f30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	40022000 	.word	0x40022000

080015ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015f4:	4b12      	ldr	r3, [pc, #72]	; (8001640 <HAL_InitTick+0x54>)
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	4b12      	ldr	r3, [pc, #72]	; (8001644 <HAL_InitTick+0x58>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	4619      	mov	r1, r3
 80015fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001602:	fbb3 f3f1 	udiv	r3, r3, r1
 8001606:	fbb2 f3f3 	udiv	r3, r2, r3
 800160a:	4618      	mov	r0, r3
 800160c:	f000 fcf7 	bl	8001ffe <HAL_SYSTICK_Config>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e00e      	b.n	8001638 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2b0f      	cmp	r3, #15
 800161e:	d80a      	bhi.n	8001636 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001620:	2200      	movs	r2, #0
 8001622:	6879      	ldr	r1, [r7, #4]
 8001624:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001628:	f000 fcbf 	bl	8001faa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800162c:	4a06      	ldr	r2, [pc, #24]	; (8001648 <HAL_InitTick+0x5c>)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001632:	2300      	movs	r3, #0
 8001634:	e000      	b.n	8001638 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
}
 8001638:	4618      	mov	r0, r3
 800163a:	3708      	adds	r7, #8
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	20000014 	.word	0x20000014
 8001644:	2000001c 	.word	0x2000001c
 8001648:	20000018 	.word	0x20000018

0800164c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001650:	4b05      	ldr	r3, [pc, #20]	; (8001668 <HAL_IncTick+0x1c>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	461a      	mov	r2, r3
 8001656:	4b05      	ldr	r3, [pc, #20]	; (800166c <HAL_IncTick+0x20>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4413      	add	r3, r2
 800165c:	4a03      	ldr	r2, [pc, #12]	; (800166c <HAL_IncTick+0x20>)
 800165e:	6013      	str	r3, [r2, #0]
}
 8001660:	bf00      	nop
 8001662:	46bd      	mov	sp, r7
 8001664:	bc80      	pop	{r7}
 8001666:	4770      	bx	lr
 8001668:	2000001c 	.word	0x2000001c
 800166c:	20001d70 	.word	0x20001d70

08001670 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  return uwTick;
 8001674:	4b02      	ldr	r3, [pc, #8]	; (8001680 <HAL_GetTick+0x10>)
 8001676:	681b      	ldr	r3, [r3, #0]
}
 8001678:	4618      	mov	r0, r3
 800167a:	46bd      	mov	sp, r7
 800167c:	bc80      	pop	{r7}
 800167e:	4770      	bx	lr
 8001680:	20001d70 	.word	0x20001d70

08001684 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b086      	sub	sp, #24
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800168c:	2300      	movs	r3, #0
 800168e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001690:	2300      	movs	r3, #0
 8001692:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001694:	2300      	movs	r3, #0
 8001696:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001698:	2300      	movs	r3, #0
 800169a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d101      	bne.n	80016a6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
 80016a4:	e0be      	b.n	8001824 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	689b      	ldr	r3, [r3, #8]
 80016aa:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d109      	bne.n	80016c8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2200      	movs	r2, #0
 80016b8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2200      	movs	r2, #0
 80016be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f7fe fd92 	bl	80001ec <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80016c8:	6878      	ldr	r0, [r7, #4]
 80016ca:	f000 faf7 	bl	8001cbc <ADC_ConversionStop_Disable>
 80016ce:	4603      	mov	r3, r0
 80016d0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016d6:	f003 0310 	and.w	r3, r3, #16
 80016da:	2b00      	cmp	r3, #0
 80016dc:	f040 8099 	bne.w	8001812 <HAL_ADC_Init+0x18e>
 80016e0:	7dfb      	ldrb	r3, [r7, #23]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	f040 8095 	bne.w	8001812 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ec:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80016f0:	f023 0302 	bic.w	r3, r3, #2
 80016f4:	f043 0202 	orr.w	r2, r3, #2
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001704:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	7b1b      	ldrb	r3, [r3, #12]
 800170a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800170c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800170e:	68ba      	ldr	r2, [r7, #8]
 8001710:	4313      	orrs	r3, r2
 8001712:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800171c:	d003      	beq.n	8001726 <HAL_ADC_Init+0xa2>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	2b01      	cmp	r3, #1
 8001724:	d102      	bne.n	800172c <HAL_ADC_Init+0xa8>
 8001726:	f44f 7380 	mov.w	r3, #256	; 0x100
 800172a:	e000      	b.n	800172e <HAL_ADC_Init+0xaa>
 800172c:	2300      	movs	r3, #0
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	4313      	orrs	r3, r2
 8001732:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	7d1b      	ldrb	r3, [r3, #20]
 8001738:	2b01      	cmp	r3, #1
 800173a:	d119      	bne.n	8001770 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	7b1b      	ldrb	r3, [r3, #12]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d109      	bne.n	8001758 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	699b      	ldr	r3, [r3, #24]
 8001748:	3b01      	subs	r3, #1
 800174a:	035a      	lsls	r2, r3, #13
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	4313      	orrs	r3, r2
 8001750:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001754:	613b      	str	r3, [r7, #16]
 8001756:	e00b      	b.n	8001770 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800175c:	f043 0220 	orr.w	r2, r3, #32
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001768:	f043 0201 	orr.w	r2, r3, #1
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	693a      	ldr	r2, [r7, #16]
 8001780:	430a      	orrs	r2, r1
 8001782:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	689a      	ldr	r2, [r3, #8]
 800178a:	4b28      	ldr	r3, [pc, #160]	; (800182c <HAL_ADC_Init+0x1a8>)
 800178c:	4013      	ands	r3, r2
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	6812      	ldr	r2, [r2, #0]
 8001792:	68b9      	ldr	r1, [r7, #8]
 8001794:	430b      	orrs	r3, r1
 8001796:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80017a0:	d003      	beq.n	80017aa <HAL_ADC_Init+0x126>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d104      	bne.n	80017b4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	691b      	ldr	r3, [r3, #16]
 80017ae:	3b01      	subs	r3, #1
 80017b0:	051b      	lsls	r3, r3, #20
 80017b2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ba:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	68fa      	ldr	r2, [r7, #12]
 80017c4:	430a      	orrs	r2, r1
 80017c6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	689a      	ldr	r2, [r3, #8]
 80017ce:	4b18      	ldr	r3, [pc, #96]	; (8001830 <HAL_ADC_Init+0x1ac>)
 80017d0:	4013      	ands	r3, r2
 80017d2:	68ba      	ldr	r2, [r7, #8]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d10b      	bne.n	80017f0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2200      	movs	r2, #0
 80017dc:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017e2:	f023 0303 	bic.w	r3, r3, #3
 80017e6:	f043 0201 	orr.w	r2, r3, #1
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80017ee:	e018      	b.n	8001822 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017f4:	f023 0312 	bic.w	r3, r3, #18
 80017f8:	f043 0210 	orr.w	r2, r3, #16
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001804:	f043 0201 	orr.w	r2, r3, #1
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001810:	e007      	b.n	8001822 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001816:	f043 0210 	orr.w	r2, r3, #16
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001822:	7dfb      	ldrb	r3, [r7, #23]
}
 8001824:	4618      	mov	r0, r3
 8001826:	3718      	adds	r7, #24
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	ffe1f7fd 	.word	0xffe1f7fd
 8001830:	ff1f0efe 	.word	0xff1f0efe

08001834 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b086      	sub	sp, #24
 8001838:	af00      	add	r7, sp, #0
 800183a:	60f8      	str	r0, [r7, #12]
 800183c:	60b9      	str	r1, [r7, #8]
 800183e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001840:	2300      	movs	r3, #0
 8001842:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a64      	ldr	r2, [pc, #400]	; (80019dc <HAL_ADC_Start_DMA+0x1a8>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d004      	beq.n	8001858 <HAL_ADC_Start_DMA+0x24>
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a63      	ldr	r2, [pc, #396]	; (80019e0 <HAL_ADC_Start_DMA+0x1ac>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d106      	bne.n	8001866 <HAL_ADC_Start_DMA+0x32>
 8001858:	4b60      	ldr	r3, [pc, #384]	; (80019dc <HAL_ADC_Start_DMA+0x1a8>)
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001860:	2b00      	cmp	r3, #0
 8001862:	f040 80b3 	bne.w	80019cc <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800186c:	2b01      	cmp	r3, #1
 800186e:	d101      	bne.n	8001874 <HAL_ADC_Start_DMA+0x40>
 8001870:	2302      	movs	r3, #2
 8001872:	e0ae      	b.n	80019d2 <HAL_ADC_Start_DMA+0x19e>
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2201      	movs	r2, #1
 8001878:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800187c:	68f8      	ldr	r0, [r7, #12]
 800187e:	f000 f9cb 	bl	8001c18 <ADC_Enable>
 8001882:	4603      	mov	r3, r0
 8001884:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001886:	7dfb      	ldrb	r3, [r7, #23]
 8001888:	2b00      	cmp	r3, #0
 800188a:	f040 809a 	bne.w	80019c2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001892:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001896:	f023 0301 	bic.w	r3, r3, #1
 800189a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a4e      	ldr	r2, [pc, #312]	; (80019e0 <HAL_ADC_Start_DMA+0x1ac>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d105      	bne.n	80018b8 <HAL_ADC_Start_DMA+0x84>
 80018ac:	4b4b      	ldr	r3, [pc, #300]	; (80019dc <HAL_ADC_Start_DMA+0x1a8>)
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d115      	bne.n	80018e4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018bc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d026      	beq.n	8001920 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018d6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80018da:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80018e2:	e01d      	b.n	8001920 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018e8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a39      	ldr	r2, [pc, #228]	; (80019dc <HAL_ADC_Start_DMA+0x1a8>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d004      	beq.n	8001904 <HAL_ADC_Start_DMA+0xd0>
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a38      	ldr	r2, [pc, #224]	; (80019e0 <HAL_ADC_Start_DMA+0x1ac>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d10d      	bne.n	8001920 <HAL_ADC_Start_DMA+0xec>
 8001904:	4b35      	ldr	r3, [pc, #212]	; (80019dc <HAL_ADC_Start_DMA+0x1a8>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800190c:	2b00      	cmp	r3, #0
 800190e:	d007      	beq.n	8001920 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001914:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001918:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001924:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d006      	beq.n	800193a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001930:	f023 0206 	bic.w	r2, r3, #6
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	62da      	str	r2, [r3, #44]	; 0x2c
 8001938:	e002      	b.n	8001940 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	2200      	movs	r2, #0
 800193e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	2200      	movs	r2, #0
 8001944:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	6a1b      	ldr	r3, [r3, #32]
 800194c:	4a25      	ldr	r2, [pc, #148]	; (80019e4 <HAL_ADC_Start_DMA+0x1b0>)
 800194e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	6a1b      	ldr	r3, [r3, #32]
 8001954:	4a24      	ldr	r2, [pc, #144]	; (80019e8 <HAL_ADC_Start_DMA+0x1b4>)
 8001956:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	6a1b      	ldr	r3, [r3, #32]
 800195c:	4a23      	ldr	r2, [pc, #140]	; (80019ec <HAL_ADC_Start_DMA+0x1b8>)
 800195e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f06f 0202 	mvn.w	r2, #2
 8001968:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	689a      	ldr	r2, [r3, #8]
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001978:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	6a18      	ldr	r0, [r3, #32]
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	334c      	adds	r3, #76	; 0x4c
 8001984:	4619      	mov	r1, r3
 8001986:	68ba      	ldr	r2, [r7, #8]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	f000 fb9f 	bl	80020cc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001998:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800199c:	d108      	bne.n	80019b0 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	689a      	ldr	r2, [r3, #8]
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80019ac:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80019ae:	e00f      	b.n	80019d0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	689a      	ldr	r2, [r3, #8]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80019be:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80019c0:	e006      	b.n	80019d0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	2200      	movs	r2, #0
 80019c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80019ca:	e001      	b.n	80019d0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80019d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3718      	adds	r7, #24
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	40012400 	.word	0x40012400
 80019e0:	40012800 	.word	0x40012800
 80019e4:	08001d31 	.word	0x08001d31
 80019e8:	08001dad 	.word	0x08001dad
 80019ec:	08001dc9 	.word	0x08001dc9

080019f0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80019f8:	bf00      	nop
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bc80      	pop	{r7}
 8001a00:	4770      	bx	lr

08001a02 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001a02:	b480      	push	{r7}
 8001a04:	b083      	sub	sp, #12
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001a0a:	bf00      	nop
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bc80      	pop	{r7}
 8001a12:	4770      	bx	lr

08001a14 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001a1c:	bf00      	nop
 8001a1e:	370c      	adds	r7, #12
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bc80      	pop	{r7}
 8001a24:	4770      	bx	lr
	...

08001a28 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001a28:	b480      	push	{r7}
 8001a2a:	b085      	sub	sp, #20
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a32:	2300      	movs	r3, #0
 8001a34:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001a36:	2300      	movs	r3, #0
 8001a38:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d101      	bne.n	8001a48 <HAL_ADC_ConfigChannel+0x20>
 8001a44:	2302      	movs	r3, #2
 8001a46:	e0dc      	b.n	8001c02 <HAL_ADC_ConfigChannel+0x1da>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	2b06      	cmp	r3, #6
 8001a56:	d81c      	bhi.n	8001a92 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	685a      	ldr	r2, [r3, #4]
 8001a62:	4613      	mov	r3, r2
 8001a64:	009b      	lsls	r3, r3, #2
 8001a66:	4413      	add	r3, r2
 8001a68:	3b05      	subs	r3, #5
 8001a6a:	221f      	movs	r2, #31
 8001a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a70:	43db      	mvns	r3, r3
 8001a72:	4019      	ands	r1, r3
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	6818      	ldr	r0, [r3, #0]
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	685a      	ldr	r2, [r3, #4]
 8001a7c:	4613      	mov	r3, r2
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	4413      	add	r3, r2
 8001a82:	3b05      	subs	r3, #5
 8001a84:	fa00 f203 	lsl.w	r2, r0, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	430a      	orrs	r2, r1
 8001a8e:	635a      	str	r2, [r3, #52]	; 0x34
 8001a90:	e03c      	b.n	8001b0c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	2b0c      	cmp	r3, #12
 8001a98:	d81c      	bhi.n	8001ad4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	685a      	ldr	r2, [r3, #4]
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	4413      	add	r3, r2
 8001aaa:	3b23      	subs	r3, #35	; 0x23
 8001aac:	221f      	movs	r2, #31
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	43db      	mvns	r3, r3
 8001ab4:	4019      	ands	r1, r3
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	6818      	ldr	r0, [r3, #0]
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685a      	ldr	r2, [r3, #4]
 8001abe:	4613      	mov	r3, r2
 8001ac0:	009b      	lsls	r3, r3, #2
 8001ac2:	4413      	add	r3, r2
 8001ac4:	3b23      	subs	r3, #35	; 0x23
 8001ac6:	fa00 f203 	lsl.w	r2, r0, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	430a      	orrs	r2, r1
 8001ad0:	631a      	str	r2, [r3, #48]	; 0x30
 8001ad2:	e01b      	b.n	8001b0c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	685a      	ldr	r2, [r3, #4]
 8001ade:	4613      	mov	r3, r2
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	4413      	add	r3, r2
 8001ae4:	3b41      	subs	r3, #65	; 0x41
 8001ae6:	221f      	movs	r2, #31
 8001ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aec:	43db      	mvns	r3, r3
 8001aee:	4019      	ands	r1, r3
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	6818      	ldr	r0, [r3, #0]
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	685a      	ldr	r2, [r3, #4]
 8001af8:	4613      	mov	r3, r2
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	4413      	add	r3, r2
 8001afe:	3b41      	subs	r3, #65	; 0x41
 8001b00:	fa00 f203 	lsl.w	r2, r0, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2b09      	cmp	r3, #9
 8001b12:	d91c      	bls.n	8001b4e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	68d9      	ldr	r1, [r3, #12]
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	4613      	mov	r3, r2
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	4413      	add	r3, r2
 8001b24:	3b1e      	subs	r3, #30
 8001b26:	2207      	movs	r2, #7
 8001b28:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2c:	43db      	mvns	r3, r3
 8001b2e:	4019      	ands	r1, r3
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	6898      	ldr	r0, [r3, #8]
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	4613      	mov	r3, r2
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	4413      	add	r3, r2
 8001b3e:	3b1e      	subs	r3, #30
 8001b40:	fa00 f203 	lsl.w	r2, r0, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	60da      	str	r2, [r3, #12]
 8001b4c:	e019      	b.n	8001b82 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	6919      	ldr	r1, [r3, #16]
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	4413      	add	r3, r2
 8001b5e:	2207      	movs	r2, #7
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	43db      	mvns	r3, r3
 8001b66:	4019      	ands	r1, r3
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	6898      	ldr	r0, [r3, #8]
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	4613      	mov	r3, r2
 8001b72:	005b      	lsls	r3, r3, #1
 8001b74:	4413      	add	r3, r2
 8001b76:	fa00 f203 	lsl.w	r2, r0, r3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	430a      	orrs	r2, r1
 8001b80:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2b10      	cmp	r3, #16
 8001b88:	d003      	beq.n	8001b92 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001b8e:	2b11      	cmp	r3, #17
 8001b90:	d132      	bne.n	8001bf8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a1d      	ldr	r2, [pc, #116]	; (8001c0c <HAL_ADC_ConfigChannel+0x1e4>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d125      	bne.n	8001be8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d126      	bne.n	8001bf8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	689a      	ldr	r2, [r3, #8]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001bb8:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	2b10      	cmp	r3, #16
 8001bc0:	d11a      	bne.n	8001bf8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001bc2:	4b13      	ldr	r3, [pc, #76]	; (8001c10 <HAL_ADC_ConfigChannel+0x1e8>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a13      	ldr	r2, [pc, #76]	; (8001c14 <HAL_ADC_ConfigChannel+0x1ec>)
 8001bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8001bcc:	0c9a      	lsrs	r2, r3, #18
 8001bce:	4613      	mov	r3, r2
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	4413      	add	r3, r2
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001bd8:	e002      	b.n	8001be0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	3b01      	subs	r3, #1
 8001bde:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d1f9      	bne.n	8001bda <HAL_ADC_ConfigChannel+0x1b2>
 8001be6:	e007      	b.n	8001bf8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bec:	f043 0220 	orr.w	r2, r3, #32
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3714      	adds	r7, #20
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bc80      	pop	{r7}
 8001c0a:	4770      	bx	lr
 8001c0c:	40012400 	.word	0x40012400
 8001c10:	20000014 	.word	0x20000014
 8001c14:	431bde83 	.word	0x431bde83

08001c18 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c20:	2300      	movs	r3, #0
 8001c22:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001c24:	2300      	movs	r3, #0
 8001c26:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	f003 0301 	and.w	r3, r3, #1
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d039      	beq.n	8001caa <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	689a      	ldr	r2, [r3, #8]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f042 0201 	orr.w	r2, r2, #1
 8001c44:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c46:	4b1b      	ldr	r3, [pc, #108]	; (8001cb4 <ADC_Enable+0x9c>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a1b      	ldr	r2, [pc, #108]	; (8001cb8 <ADC_Enable+0xa0>)
 8001c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c50:	0c9b      	lsrs	r3, r3, #18
 8001c52:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001c54:	e002      	b.n	8001c5c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001c56:	68bb      	ldr	r3, [r7, #8]
 8001c58:	3b01      	subs	r3, #1
 8001c5a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d1f9      	bne.n	8001c56 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001c62:	f7ff fd05 	bl	8001670 <HAL_GetTick>
 8001c66:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001c68:	e018      	b.n	8001c9c <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001c6a:	f7ff fd01 	bl	8001670 <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d911      	bls.n	8001c9c <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c7c:	f043 0210 	orr.w	r2, r3, #16
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c88:	f043 0201 	orr.w	r2, r3, #1
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2200      	movs	r2, #0
 8001c94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	e007      	b.n	8001cac <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	f003 0301 	and.w	r3, r3, #1
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d1df      	bne.n	8001c6a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001caa:	2300      	movs	r3, #0
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3710      	adds	r7, #16
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	20000014 	.word	0x20000014
 8001cb8:	431bde83 	.word	0x431bde83

08001cbc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d127      	bne.n	8001d26 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	689a      	ldr	r2, [r3, #8]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f022 0201 	bic.w	r2, r2, #1
 8001ce4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001ce6:	f7ff fcc3 	bl	8001670 <HAL_GetTick>
 8001cea:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001cec:	e014      	b.n	8001d18 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001cee:	f7ff fcbf 	bl	8001670 <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d90d      	bls.n	8001d18 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d00:	f043 0210 	orr.w	r2, r3, #16
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d0c:	f043 0201 	orr.w	r2, r3, #1
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e007      	b.n	8001d28 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	f003 0301 	and.w	r3, r3, #1
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d0e3      	beq.n	8001cee <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001d26:	2300      	movs	r3, #0
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3710      	adds	r7, #16
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}

08001d30 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d3c:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d42:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d127      	bne.n	8001d9a <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d4e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001d60:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001d64:	d115      	bne.n	8001d92 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d111      	bne.n	8001d92 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d72:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d105      	bne.n	8001d92 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d8a:	f043 0201 	orr.w	r2, r3, #1
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001d92:	68f8      	ldr	r0, [r7, #12]
 8001d94:	f7ff fe2c 	bl	80019f0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001d98:	e004      	b.n	8001da4 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	6a1b      	ldr	r3, [r3, #32]
 8001d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	4798      	blx	r3
}
 8001da4:	bf00      	nop
 8001da6:	3710      	adds	r7, #16
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db8:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001dba:	68f8      	ldr	r0, [r7, #12]
 8001dbc:	f7ff fe21 	bl	8001a02 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001dc0:	bf00      	nop
 8001dc2:	3710      	adds	r7, #16
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd4:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dda:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de6:	f043 0204 	orr.w	r2, r3, #4
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001dee:	68f8      	ldr	r0, [r7, #12]
 8001df0:	f7ff fe10 	bl	8001a14 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001df4:	bf00      	nop
 8001df6:	3710      	adds	r7, #16
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <__NVIC_SetPriorityGrouping>:
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b085      	sub	sp, #20
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f003 0307 	and.w	r3, r3, #7
 8001e0a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e0c:	4b0c      	ldr	r3, [pc, #48]	; (8001e40 <__NVIC_SetPriorityGrouping+0x44>)
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e12:	68ba      	ldr	r2, [r7, #8]
 8001e14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e18:	4013      	ands	r3, r2
 8001e1a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e2e:	4a04      	ldr	r2, [pc, #16]	; (8001e40 <__NVIC_SetPriorityGrouping+0x44>)
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	60d3      	str	r3, [r2, #12]
}
 8001e34:	bf00      	nop
 8001e36:	3714      	adds	r7, #20
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	e000ed00 	.word	0xe000ed00

08001e44 <__NVIC_GetPriorityGrouping>:
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e48:	4b04      	ldr	r3, [pc, #16]	; (8001e5c <__NVIC_GetPriorityGrouping+0x18>)
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	0a1b      	lsrs	r3, r3, #8
 8001e4e:	f003 0307 	and.w	r3, r3, #7
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bc80      	pop	{r7}
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	e000ed00 	.word	0xe000ed00

08001e60 <__NVIC_EnableIRQ>:
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	db0b      	blt.n	8001e8a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e72:	79fb      	ldrb	r3, [r7, #7]
 8001e74:	f003 021f 	and.w	r2, r3, #31
 8001e78:	4906      	ldr	r1, [pc, #24]	; (8001e94 <__NVIC_EnableIRQ+0x34>)
 8001e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e7e:	095b      	lsrs	r3, r3, #5
 8001e80:	2001      	movs	r0, #1
 8001e82:	fa00 f202 	lsl.w	r2, r0, r2
 8001e86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001e8a:	bf00      	nop
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bc80      	pop	{r7}
 8001e92:	4770      	bx	lr
 8001e94:	e000e100 	.word	0xe000e100

08001e98 <__NVIC_SetPriority>:
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	6039      	str	r1, [r7, #0]
 8001ea2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	db0a      	blt.n	8001ec2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	b2da      	uxtb	r2, r3
 8001eb0:	490c      	ldr	r1, [pc, #48]	; (8001ee4 <__NVIC_SetPriority+0x4c>)
 8001eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb6:	0112      	lsls	r2, r2, #4
 8001eb8:	b2d2      	uxtb	r2, r2
 8001eba:	440b      	add	r3, r1
 8001ebc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001ec0:	e00a      	b.n	8001ed8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	b2da      	uxtb	r2, r3
 8001ec6:	4908      	ldr	r1, [pc, #32]	; (8001ee8 <__NVIC_SetPriority+0x50>)
 8001ec8:	79fb      	ldrb	r3, [r7, #7]
 8001eca:	f003 030f 	and.w	r3, r3, #15
 8001ece:	3b04      	subs	r3, #4
 8001ed0:	0112      	lsls	r2, r2, #4
 8001ed2:	b2d2      	uxtb	r2, r2
 8001ed4:	440b      	add	r3, r1
 8001ed6:	761a      	strb	r2, [r3, #24]
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bc80      	pop	{r7}
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	e000e100 	.word	0xe000e100
 8001ee8:	e000ed00 	.word	0xe000ed00

08001eec <NVIC_EncodePriority>:
{
 8001eec:	b480      	push	{r7}
 8001eee:	b089      	sub	sp, #36	; 0x24
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	60b9      	str	r1, [r7, #8]
 8001ef6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f003 0307 	and.w	r3, r3, #7
 8001efe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	f1c3 0307 	rsb	r3, r3, #7
 8001f06:	2b04      	cmp	r3, #4
 8001f08:	bf28      	it	cs
 8001f0a:	2304      	movcs	r3, #4
 8001f0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	3304      	adds	r3, #4
 8001f12:	2b06      	cmp	r3, #6
 8001f14:	d902      	bls.n	8001f1c <NVIC_EncodePriority+0x30>
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	3b03      	subs	r3, #3
 8001f1a:	e000      	b.n	8001f1e <NVIC_EncodePriority+0x32>
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001f24:	69bb      	ldr	r3, [r7, #24]
 8001f26:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2a:	43da      	mvns	r2, r3
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	401a      	ands	r2, r3
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f34:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f3e:	43d9      	mvns	r1, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f44:	4313      	orrs	r3, r2
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3724      	adds	r7, #36	; 0x24
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bc80      	pop	{r7}
 8001f4e:	4770      	bx	lr

08001f50 <SysTick_Config>:
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	3b01      	subs	r3, #1
 8001f5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f60:	d301      	bcc.n	8001f66 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001f62:	2301      	movs	r3, #1
 8001f64:	e00f      	b.n	8001f86 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f66:	4a0a      	ldr	r2, [pc, #40]	; (8001f90 <SysTick_Config+0x40>)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f6e:	210f      	movs	r1, #15
 8001f70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f74:	f7ff ff90 	bl	8001e98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f78:	4b05      	ldr	r3, [pc, #20]	; (8001f90 <SysTick_Config+0x40>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f7e:	4b04      	ldr	r3, [pc, #16]	; (8001f90 <SysTick_Config+0x40>)
 8001f80:	2207      	movs	r2, #7
 8001f82:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001f84:	2300      	movs	r3, #0
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	e000e010 	.word	0xe000e010

08001f94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f9c:	6878      	ldr	r0, [r7, #4]
 8001f9e:	f7ff ff2d 	bl	8001dfc <__NVIC_SetPriorityGrouping>
}
 8001fa2:	bf00      	nop
 8001fa4:	3708      	adds	r7, #8
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}

08001faa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001faa:	b580      	push	{r7, lr}
 8001fac:	b086      	sub	sp, #24
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	60b9      	str	r1, [r7, #8]
 8001fb4:	607a      	str	r2, [r7, #4]
 8001fb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fbc:	f7ff ff42 	bl	8001e44 <__NVIC_GetPriorityGrouping>
 8001fc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	68b9      	ldr	r1, [r7, #8]
 8001fc6:	6978      	ldr	r0, [r7, #20]
 8001fc8:	f7ff ff90 	bl	8001eec <NVIC_EncodePriority>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fd2:	4611      	mov	r1, r2
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff ff5f 	bl	8001e98 <__NVIC_SetPriority>
}
 8001fda:	bf00      	nop
 8001fdc:	3718      	adds	r7, #24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}

08001fe2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	b082      	sub	sp, #8
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	4603      	mov	r3, r0
 8001fea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff ff35 	bl	8001e60 <__NVIC_EnableIRQ>
}
 8001ff6:	bf00      	nop
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}

08001ffe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b082      	sub	sp, #8
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f7ff ffa2 	bl	8001f50 <SysTick_Config>
 800200c:	4603      	mov	r3, r0
}
 800200e:	4618      	mov	r0, r3
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
	...

08002018 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002020:	2300      	movs	r3, #0
 8002022:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d101      	bne.n	800202e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e043      	b.n	80020b6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	461a      	mov	r2, r3
 8002034:	4b22      	ldr	r3, [pc, #136]	; (80020c0 <HAL_DMA_Init+0xa8>)
 8002036:	4413      	add	r3, r2
 8002038:	4a22      	ldr	r2, [pc, #136]	; (80020c4 <HAL_DMA_Init+0xac>)
 800203a:	fba2 2303 	umull	r2, r3, r2, r3
 800203e:	091b      	lsrs	r3, r3, #4
 8002040:	009a      	lsls	r2, r3, #2
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a1f      	ldr	r2, [pc, #124]	; (80020c8 <HAL_DMA_Init+0xb0>)
 800204a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2202      	movs	r2, #2
 8002050:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002062:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002066:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002070:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	68db      	ldr	r3, [r3, #12]
 8002076:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800207c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	695b      	ldr	r3, [r3, #20]
 8002082:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002088:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002090:	68fa      	ldr	r2, [r7, #12]
 8002092:	4313      	orrs	r3, r2
 8002094:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2201      	movs	r2, #1
 80020a8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2200      	movs	r2, #0
 80020b0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80020b4:	2300      	movs	r3, #0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3714      	adds	r7, #20
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bc80      	pop	{r7}
 80020be:	4770      	bx	lr
 80020c0:	bffdfff8 	.word	0xbffdfff8
 80020c4:	cccccccd 	.word	0xcccccccd
 80020c8:	40020000 	.word	0x40020000

080020cc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b086      	sub	sp, #24
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	607a      	str	r2, [r7, #4]
 80020d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80020da:	2300      	movs	r3, #0
 80020dc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d101      	bne.n	80020ec <HAL_DMA_Start_IT+0x20>
 80020e8:	2302      	movs	r3, #2
 80020ea:	e04a      	b.n	8002182 <HAL_DMA_Start_IT+0xb6>
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d13a      	bne.n	8002174 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	2202      	movs	r2, #2
 8002102:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2200      	movs	r2, #0
 800210a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f022 0201 	bic.w	r2, r2, #1
 800211a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	68b9      	ldr	r1, [r7, #8]
 8002122:	68f8      	ldr	r0, [r7, #12]
 8002124:	f000 f9ae 	bl	8002484 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800212c:	2b00      	cmp	r3, #0
 800212e:	d008      	beq.n	8002142 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f042 020e 	orr.w	r2, r2, #14
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	e00f      	b.n	8002162 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f022 0204 	bic.w	r2, r2, #4
 8002150:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f042 020a 	orr.w	r2, r2, #10
 8002160:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f042 0201 	orr.w	r2, r2, #1
 8002170:	601a      	str	r2, [r3, #0]
 8002172:	e005      	b.n	8002180 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2200      	movs	r2, #0
 8002178:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800217c:	2302      	movs	r3, #2
 800217e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002180:	7dfb      	ldrb	r3, [r7, #23]
}
 8002182:	4618      	mov	r0, r3
 8002184:	3718      	adds	r7, #24
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
	...

0800218c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002194:	2300      	movs	r3, #0
 8002196:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d005      	beq.n	80021ae <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2204      	movs	r2, #4
 80021a6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	73fb      	strb	r3, [r7, #15]
 80021ac:	e051      	b.n	8002252 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f022 020e 	bic.w	r2, r2, #14
 80021bc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f022 0201 	bic.w	r2, r2, #1
 80021cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a22      	ldr	r2, [pc, #136]	; (800225c <HAL_DMA_Abort_IT+0xd0>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d029      	beq.n	800222c <HAL_DMA_Abort_IT+0xa0>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a20      	ldr	r2, [pc, #128]	; (8002260 <HAL_DMA_Abort_IT+0xd4>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d022      	beq.n	8002228 <HAL_DMA_Abort_IT+0x9c>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a1f      	ldr	r2, [pc, #124]	; (8002264 <HAL_DMA_Abort_IT+0xd8>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d01a      	beq.n	8002222 <HAL_DMA_Abort_IT+0x96>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a1d      	ldr	r2, [pc, #116]	; (8002268 <HAL_DMA_Abort_IT+0xdc>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d012      	beq.n	800221c <HAL_DMA_Abort_IT+0x90>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a1c      	ldr	r2, [pc, #112]	; (800226c <HAL_DMA_Abort_IT+0xe0>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d00a      	beq.n	8002216 <HAL_DMA_Abort_IT+0x8a>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a1a      	ldr	r2, [pc, #104]	; (8002270 <HAL_DMA_Abort_IT+0xe4>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d102      	bne.n	8002210 <HAL_DMA_Abort_IT+0x84>
 800220a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800220e:	e00e      	b.n	800222e <HAL_DMA_Abort_IT+0xa2>
 8002210:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002214:	e00b      	b.n	800222e <HAL_DMA_Abort_IT+0xa2>
 8002216:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800221a:	e008      	b.n	800222e <HAL_DMA_Abort_IT+0xa2>
 800221c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002220:	e005      	b.n	800222e <HAL_DMA_Abort_IT+0xa2>
 8002222:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002226:	e002      	b.n	800222e <HAL_DMA_Abort_IT+0xa2>
 8002228:	2310      	movs	r3, #16
 800222a:	e000      	b.n	800222e <HAL_DMA_Abort_IT+0xa2>
 800222c:	2301      	movs	r3, #1
 800222e:	4a11      	ldr	r2, [pc, #68]	; (8002274 <HAL_DMA_Abort_IT+0xe8>)
 8002230:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2201      	movs	r2, #1
 8002236:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2200      	movs	r2, #0
 800223e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002246:	2b00      	cmp	r3, #0
 8002248:	d003      	beq.n	8002252 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	4798      	blx	r3
    } 
  }
  return status;
 8002252:	7bfb      	ldrb	r3, [r7, #15]
}
 8002254:	4618      	mov	r0, r3
 8002256:	3710      	adds	r7, #16
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	40020008 	.word	0x40020008
 8002260:	4002001c 	.word	0x4002001c
 8002264:	40020030 	.word	0x40020030
 8002268:	40020044 	.word	0x40020044
 800226c:	40020058 	.word	0x40020058
 8002270:	4002006c 	.word	0x4002006c
 8002274:	40020000 	.word	0x40020000

08002278 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002294:	2204      	movs	r2, #4
 8002296:	409a      	lsls	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	4013      	ands	r3, r2
 800229c:	2b00      	cmp	r3, #0
 800229e:	d04f      	beq.n	8002340 <HAL_DMA_IRQHandler+0xc8>
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	f003 0304 	and.w	r3, r3, #4
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d04a      	beq.n	8002340 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 0320 	and.w	r3, r3, #32
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d107      	bne.n	80022c8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f022 0204 	bic.w	r2, r2, #4
 80022c6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a66      	ldr	r2, [pc, #408]	; (8002468 <HAL_DMA_IRQHandler+0x1f0>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d029      	beq.n	8002326 <HAL_DMA_IRQHandler+0xae>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a65      	ldr	r2, [pc, #404]	; (800246c <HAL_DMA_IRQHandler+0x1f4>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d022      	beq.n	8002322 <HAL_DMA_IRQHandler+0xaa>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a63      	ldr	r2, [pc, #396]	; (8002470 <HAL_DMA_IRQHandler+0x1f8>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d01a      	beq.n	800231c <HAL_DMA_IRQHandler+0xa4>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a62      	ldr	r2, [pc, #392]	; (8002474 <HAL_DMA_IRQHandler+0x1fc>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d012      	beq.n	8002316 <HAL_DMA_IRQHandler+0x9e>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a60      	ldr	r2, [pc, #384]	; (8002478 <HAL_DMA_IRQHandler+0x200>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d00a      	beq.n	8002310 <HAL_DMA_IRQHandler+0x98>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a5f      	ldr	r2, [pc, #380]	; (800247c <HAL_DMA_IRQHandler+0x204>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d102      	bne.n	800230a <HAL_DMA_IRQHandler+0x92>
 8002304:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002308:	e00e      	b.n	8002328 <HAL_DMA_IRQHandler+0xb0>
 800230a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800230e:	e00b      	b.n	8002328 <HAL_DMA_IRQHandler+0xb0>
 8002310:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002314:	e008      	b.n	8002328 <HAL_DMA_IRQHandler+0xb0>
 8002316:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800231a:	e005      	b.n	8002328 <HAL_DMA_IRQHandler+0xb0>
 800231c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002320:	e002      	b.n	8002328 <HAL_DMA_IRQHandler+0xb0>
 8002322:	2340      	movs	r3, #64	; 0x40
 8002324:	e000      	b.n	8002328 <HAL_DMA_IRQHandler+0xb0>
 8002326:	2304      	movs	r3, #4
 8002328:	4a55      	ldr	r2, [pc, #340]	; (8002480 <HAL_DMA_IRQHandler+0x208>)
 800232a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002330:	2b00      	cmp	r3, #0
 8002332:	f000 8094 	beq.w	800245e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800233e:	e08e      	b.n	800245e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002344:	2202      	movs	r2, #2
 8002346:	409a      	lsls	r2, r3
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	4013      	ands	r3, r2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d056      	beq.n	80023fe <HAL_DMA_IRQHandler+0x186>
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d051      	beq.n	80023fe <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0320 	and.w	r3, r3, #32
 8002364:	2b00      	cmp	r3, #0
 8002366:	d10b      	bne.n	8002380 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f022 020a 	bic.w	r2, r2, #10
 8002376:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a38      	ldr	r2, [pc, #224]	; (8002468 <HAL_DMA_IRQHandler+0x1f0>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d029      	beq.n	80023de <HAL_DMA_IRQHandler+0x166>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a37      	ldr	r2, [pc, #220]	; (800246c <HAL_DMA_IRQHandler+0x1f4>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d022      	beq.n	80023da <HAL_DMA_IRQHandler+0x162>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a35      	ldr	r2, [pc, #212]	; (8002470 <HAL_DMA_IRQHandler+0x1f8>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d01a      	beq.n	80023d4 <HAL_DMA_IRQHandler+0x15c>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a34      	ldr	r2, [pc, #208]	; (8002474 <HAL_DMA_IRQHandler+0x1fc>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d012      	beq.n	80023ce <HAL_DMA_IRQHandler+0x156>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a32      	ldr	r2, [pc, #200]	; (8002478 <HAL_DMA_IRQHandler+0x200>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d00a      	beq.n	80023c8 <HAL_DMA_IRQHandler+0x150>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a31      	ldr	r2, [pc, #196]	; (800247c <HAL_DMA_IRQHandler+0x204>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d102      	bne.n	80023c2 <HAL_DMA_IRQHandler+0x14a>
 80023bc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80023c0:	e00e      	b.n	80023e0 <HAL_DMA_IRQHandler+0x168>
 80023c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023c6:	e00b      	b.n	80023e0 <HAL_DMA_IRQHandler+0x168>
 80023c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023cc:	e008      	b.n	80023e0 <HAL_DMA_IRQHandler+0x168>
 80023ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023d2:	e005      	b.n	80023e0 <HAL_DMA_IRQHandler+0x168>
 80023d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023d8:	e002      	b.n	80023e0 <HAL_DMA_IRQHandler+0x168>
 80023da:	2320      	movs	r3, #32
 80023dc:	e000      	b.n	80023e0 <HAL_DMA_IRQHandler+0x168>
 80023de:	2302      	movs	r3, #2
 80023e0:	4a27      	ldr	r2, [pc, #156]	; (8002480 <HAL_DMA_IRQHandler+0x208>)
 80023e2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d034      	beq.n	800245e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80023fc:	e02f      	b.n	800245e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002402:	2208      	movs	r2, #8
 8002404:	409a      	lsls	r2, r3
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	4013      	ands	r3, r2
 800240a:	2b00      	cmp	r3, #0
 800240c:	d028      	beq.n	8002460 <HAL_DMA_IRQHandler+0x1e8>
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	f003 0308 	and.w	r3, r3, #8
 8002414:	2b00      	cmp	r3, #0
 8002416:	d023      	beq.n	8002460 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f022 020e 	bic.w	r2, r2, #14
 8002426:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002430:	2101      	movs	r1, #1
 8002432:	fa01 f202 	lsl.w	r2, r1, r2
 8002436:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2201      	movs	r2, #1
 800243c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2201      	movs	r2, #1
 8002442:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2200      	movs	r2, #0
 800244a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002452:	2b00      	cmp	r3, #0
 8002454:	d004      	beq.n	8002460 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	4798      	blx	r3
    }
  }
  return;
 800245e:	bf00      	nop
 8002460:	bf00      	nop
}
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	40020008 	.word	0x40020008
 800246c:	4002001c 	.word	0x4002001c
 8002470:	40020030 	.word	0x40020030
 8002474:	40020044 	.word	0x40020044
 8002478:	40020058 	.word	0x40020058
 800247c:	4002006c 	.word	0x4002006c
 8002480:	40020000 	.word	0x40020000

08002484 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002484:	b480      	push	{r7}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
 8002490:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800249a:	2101      	movs	r1, #1
 800249c:	fa01 f202 	lsl.w	r2, r1, r2
 80024a0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	683a      	ldr	r2, [r7, #0]
 80024a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	2b10      	cmp	r3, #16
 80024b0:	d108      	bne.n	80024c4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	68ba      	ldr	r2, [r7, #8]
 80024c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80024c2:	e007      	b.n	80024d4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	68ba      	ldr	r2, [r7, #8]
 80024ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	60da      	str	r2, [r3, #12]
}
 80024d4:	bf00      	nop
 80024d6:	3714      	adds	r7, #20
 80024d8:	46bd      	mov	sp, r7
 80024da:	bc80      	pop	{r7}
 80024dc:	4770      	bx	lr
	...

080024e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b08b      	sub	sp, #44	; 0x2c
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024ea:	2300      	movs	r3, #0
 80024ec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80024ee:	2300      	movs	r3, #0
 80024f0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024f2:	e127      	b.n	8002744 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80024f4:	2201      	movs	r2, #1
 80024f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f8:	fa02 f303 	lsl.w	r3, r2, r3
 80024fc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	69fa      	ldr	r2, [r7, #28]
 8002504:	4013      	ands	r3, r2
 8002506:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	429a      	cmp	r2, r3
 800250e:	f040 8116 	bne.w	800273e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	2b12      	cmp	r3, #18
 8002518:	d034      	beq.n	8002584 <HAL_GPIO_Init+0xa4>
 800251a:	2b12      	cmp	r3, #18
 800251c:	d80d      	bhi.n	800253a <HAL_GPIO_Init+0x5a>
 800251e:	2b02      	cmp	r3, #2
 8002520:	d02b      	beq.n	800257a <HAL_GPIO_Init+0x9a>
 8002522:	2b02      	cmp	r3, #2
 8002524:	d804      	bhi.n	8002530 <HAL_GPIO_Init+0x50>
 8002526:	2b00      	cmp	r3, #0
 8002528:	d031      	beq.n	800258e <HAL_GPIO_Init+0xae>
 800252a:	2b01      	cmp	r3, #1
 800252c:	d01c      	beq.n	8002568 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800252e:	e048      	b.n	80025c2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002530:	2b03      	cmp	r3, #3
 8002532:	d043      	beq.n	80025bc <HAL_GPIO_Init+0xdc>
 8002534:	2b11      	cmp	r3, #17
 8002536:	d01b      	beq.n	8002570 <HAL_GPIO_Init+0x90>
          break;
 8002538:	e043      	b.n	80025c2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800253a:	4a89      	ldr	r2, [pc, #548]	; (8002760 <HAL_GPIO_Init+0x280>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d026      	beq.n	800258e <HAL_GPIO_Init+0xae>
 8002540:	4a87      	ldr	r2, [pc, #540]	; (8002760 <HAL_GPIO_Init+0x280>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d806      	bhi.n	8002554 <HAL_GPIO_Init+0x74>
 8002546:	4a87      	ldr	r2, [pc, #540]	; (8002764 <HAL_GPIO_Init+0x284>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d020      	beq.n	800258e <HAL_GPIO_Init+0xae>
 800254c:	4a86      	ldr	r2, [pc, #536]	; (8002768 <HAL_GPIO_Init+0x288>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d01d      	beq.n	800258e <HAL_GPIO_Init+0xae>
          break;
 8002552:	e036      	b.n	80025c2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002554:	4a85      	ldr	r2, [pc, #532]	; (800276c <HAL_GPIO_Init+0x28c>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d019      	beq.n	800258e <HAL_GPIO_Init+0xae>
 800255a:	4a85      	ldr	r2, [pc, #532]	; (8002770 <HAL_GPIO_Init+0x290>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d016      	beq.n	800258e <HAL_GPIO_Init+0xae>
 8002560:	4a84      	ldr	r2, [pc, #528]	; (8002774 <HAL_GPIO_Init+0x294>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d013      	beq.n	800258e <HAL_GPIO_Init+0xae>
          break;
 8002566:	e02c      	b.n	80025c2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	623b      	str	r3, [r7, #32]
          break;
 800256e:	e028      	b.n	80025c2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	3304      	adds	r3, #4
 8002576:	623b      	str	r3, [r7, #32]
          break;
 8002578:	e023      	b.n	80025c2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	3308      	adds	r3, #8
 8002580:	623b      	str	r3, [r7, #32]
          break;
 8002582:	e01e      	b.n	80025c2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	330c      	adds	r3, #12
 800258a:	623b      	str	r3, [r7, #32]
          break;
 800258c:	e019      	b.n	80025c2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d102      	bne.n	800259c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002596:	2304      	movs	r3, #4
 8002598:	623b      	str	r3, [r7, #32]
          break;
 800259a:	e012      	b.n	80025c2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d105      	bne.n	80025b0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025a4:	2308      	movs	r3, #8
 80025a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	69fa      	ldr	r2, [r7, #28]
 80025ac:	611a      	str	r2, [r3, #16]
          break;
 80025ae:	e008      	b.n	80025c2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025b0:	2308      	movs	r3, #8
 80025b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	69fa      	ldr	r2, [r7, #28]
 80025b8:	615a      	str	r2, [r3, #20]
          break;
 80025ba:	e002      	b.n	80025c2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80025bc:	2300      	movs	r3, #0
 80025be:	623b      	str	r3, [r7, #32]
          break;
 80025c0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80025c2:	69bb      	ldr	r3, [r7, #24]
 80025c4:	2bff      	cmp	r3, #255	; 0xff
 80025c6:	d801      	bhi.n	80025cc <HAL_GPIO_Init+0xec>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	e001      	b.n	80025d0 <HAL_GPIO_Init+0xf0>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	3304      	adds	r3, #4
 80025d0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80025d2:	69bb      	ldr	r3, [r7, #24]
 80025d4:	2bff      	cmp	r3, #255	; 0xff
 80025d6:	d802      	bhi.n	80025de <HAL_GPIO_Init+0xfe>
 80025d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	e002      	b.n	80025e4 <HAL_GPIO_Init+0x104>
 80025de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e0:	3b08      	subs	r3, #8
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	210f      	movs	r1, #15
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	fa01 f303 	lsl.w	r3, r1, r3
 80025f2:	43db      	mvns	r3, r3
 80025f4:	401a      	ands	r2, r3
 80025f6:	6a39      	ldr	r1, [r7, #32]
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	fa01 f303 	lsl.w	r3, r1, r3
 80025fe:	431a      	orrs	r2, r3
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800260c:	2b00      	cmp	r3, #0
 800260e:	f000 8096 	beq.w	800273e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002612:	4b59      	ldr	r3, [pc, #356]	; (8002778 <HAL_GPIO_Init+0x298>)
 8002614:	699b      	ldr	r3, [r3, #24]
 8002616:	4a58      	ldr	r2, [pc, #352]	; (8002778 <HAL_GPIO_Init+0x298>)
 8002618:	f043 0301 	orr.w	r3, r3, #1
 800261c:	6193      	str	r3, [r2, #24]
 800261e:	4b56      	ldr	r3, [pc, #344]	; (8002778 <HAL_GPIO_Init+0x298>)
 8002620:	699b      	ldr	r3, [r3, #24]
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	60bb      	str	r3, [r7, #8]
 8002628:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800262a:	4a54      	ldr	r2, [pc, #336]	; (800277c <HAL_GPIO_Init+0x29c>)
 800262c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800262e:	089b      	lsrs	r3, r3, #2
 8002630:	3302      	adds	r3, #2
 8002632:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002636:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800263a:	f003 0303 	and.w	r3, r3, #3
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	220f      	movs	r2, #15
 8002642:	fa02 f303 	lsl.w	r3, r2, r3
 8002646:	43db      	mvns	r3, r3
 8002648:	68fa      	ldr	r2, [r7, #12]
 800264a:	4013      	ands	r3, r2
 800264c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4a4b      	ldr	r2, [pc, #300]	; (8002780 <HAL_GPIO_Init+0x2a0>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d013      	beq.n	800267e <HAL_GPIO_Init+0x19e>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4a4a      	ldr	r2, [pc, #296]	; (8002784 <HAL_GPIO_Init+0x2a4>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d00d      	beq.n	800267a <HAL_GPIO_Init+0x19a>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4a49      	ldr	r2, [pc, #292]	; (8002788 <HAL_GPIO_Init+0x2a8>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d007      	beq.n	8002676 <HAL_GPIO_Init+0x196>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	4a48      	ldr	r2, [pc, #288]	; (800278c <HAL_GPIO_Init+0x2ac>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d101      	bne.n	8002672 <HAL_GPIO_Init+0x192>
 800266e:	2303      	movs	r3, #3
 8002670:	e006      	b.n	8002680 <HAL_GPIO_Init+0x1a0>
 8002672:	2304      	movs	r3, #4
 8002674:	e004      	b.n	8002680 <HAL_GPIO_Init+0x1a0>
 8002676:	2302      	movs	r3, #2
 8002678:	e002      	b.n	8002680 <HAL_GPIO_Init+0x1a0>
 800267a:	2301      	movs	r3, #1
 800267c:	e000      	b.n	8002680 <HAL_GPIO_Init+0x1a0>
 800267e:	2300      	movs	r3, #0
 8002680:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002682:	f002 0203 	and.w	r2, r2, #3
 8002686:	0092      	lsls	r2, r2, #2
 8002688:	4093      	lsls	r3, r2
 800268a:	68fa      	ldr	r2, [r7, #12]
 800268c:	4313      	orrs	r3, r2
 800268e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002690:	493a      	ldr	r1, [pc, #232]	; (800277c <HAL_GPIO_Init+0x29c>)
 8002692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002694:	089b      	lsrs	r3, r3, #2
 8002696:	3302      	adds	r3, #2
 8002698:	68fa      	ldr	r2, [r7, #12]
 800269a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d006      	beq.n	80026b8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026aa:	4b39      	ldr	r3, [pc, #228]	; (8002790 <HAL_GPIO_Init+0x2b0>)
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	4938      	ldr	r1, [pc, #224]	; (8002790 <HAL_GPIO_Init+0x2b0>)
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	600b      	str	r3, [r1, #0]
 80026b6:	e006      	b.n	80026c6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80026b8:	4b35      	ldr	r3, [pc, #212]	; (8002790 <HAL_GPIO_Init+0x2b0>)
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	43db      	mvns	r3, r3
 80026c0:	4933      	ldr	r1, [pc, #204]	; (8002790 <HAL_GPIO_Init+0x2b0>)
 80026c2:	4013      	ands	r3, r2
 80026c4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d006      	beq.n	80026e0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80026d2:	4b2f      	ldr	r3, [pc, #188]	; (8002790 <HAL_GPIO_Init+0x2b0>)
 80026d4:	685a      	ldr	r2, [r3, #4]
 80026d6:	492e      	ldr	r1, [pc, #184]	; (8002790 <HAL_GPIO_Init+0x2b0>)
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	4313      	orrs	r3, r2
 80026dc:	604b      	str	r3, [r1, #4]
 80026de:	e006      	b.n	80026ee <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80026e0:	4b2b      	ldr	r3, [pc, #172]	; (8002790 <HAL_GPIO_Init+0x2b0>)
 80026e2:	685a      	ldr	r2, [r3, #4]
 80026e4:	69bb      	ldr	r3, [r7, #24]
 80026e6:	43db      	mvns	r3, r3
 80026e8:	4929      	ldr	r1, [pc, #164]	; (8002790 <HAL_GPIO_Init+0x2b0>)
 80026ea:	4013      	ands	r3, r2
 80026ec:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d006      	beq.n	8002708 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80026fa:	4b25      	ldr	r3, [pc, #148]	; (8002790 <HAL_GPIO_Init+0x2b0>)
 80026fc:	689a      	ldr	r2, [r3, #8]
 80026fe:	4924      	ldr	r1, [pc, #144]	; (8002790 <HAL_GPIO_Init+0x2b0>)
 8002700:	69bb      	ldr	r3, [r7, #24]
 8002702:	4313      	orrs	r3, r2
 8002704:	608b      	str	r3, [r1, #8]
 8002706:	e006      	b.n	8002716 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002708:	4b21      	ldr	r3, [pc, #132]	; (8002790 <HAL_GPIO_Init+0x2b0>)
 800270a:	689a      	ldr	r2, [r3, #8]
 800270c:	69bb      	ldr	r3, [r7, #24]
 800270e:	43db      	mvns	r3, r3
 8002710:	491f      	ldr	r1, [pc, #124]	; (8002790 <HAL_GPIO_Init+0x2b0>)
 8002712:	4013      	ands	r3, r2
 8002714:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d006      	beq.n	8002730 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002722:	4b1b      	ldr	r3, [pc, #108]	; (8002790 <HAL_GPIO_Init+0x2b0>)
 8002724:	68da      	ldr	r2, [r3, #12]
 8002726:	491a      	ldr	r1, [pc, #104]	; (8002790 <HAL_GPIO_Init+0x2b0>)
 8002728:	69bb      	ldr	r3, [r7, #24]
 800272a:	4313      	orrs	r3, r2
 800272c:	60cb      	str	r3, [r1, #12]
 800272e:	e006      	b.n	800273e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002730:	4b17      	ldr	r3, [pc, #92]	; (8002790 <HAL_GPIO_Init+0x2b0>)
 8002732:	68da      	ldr	r2, [r3, #12]
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	43db      	mvns	r3, r3
 8002738:	4915      	ldr	r1, [pc, #84]	; (8002790 <HAL_GPIO_Init+0x2b0>)
 800273a:	4013      	ands	r3, r2
 800273c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800273e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002740:	3301      	adds	r3, #1
 8002742:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274a:	fa22 f303 	lsr.w	r3, r2, r3
 800274e:	2b00      	cmp	r3, #0
 8002750:	f47f aed0 	bne.w	80024f4 <HAL_GPIO_Init+0x14>
  }
}
 8002754:	bf00      	nop
 8002756:	372c      	adds	r7, #44	; 0x2c
 8002758:	46bd      	mov	sp, r7
 800275a:	bc80      	pop	{r7}
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	10210000 	.word	0x10210000
 8002764:	10110000 	.word	0x10110000
 8002768:	10120000 	.word	0x10120000
 800276c:	10310000 	.word	0x10310000
 8002770:	10320000 	.word	0x10320000
 8002774:	10220000 	.word	0x10220000
 8002778:	40021000 	.word	0x40021000
 800277c:	40010000 	.word	0x40010000
 8002780:	40010800 	.word	0x40010800
 8002784:	40010c00 	.word	0x40010c00
 8002788:	40011000 	.word	0x40011000
 800278c:	40011400 	.word	0x40011400
 8002790:	40010400 	.word	0x40010400

08002794 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	460b      	mov	r3, r1
 800279e:	807b      	strh	r3, [r7, #2]
 80027a0:	4613      	mov	r3, r2
 80027a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027a4:	787b      	ldrb	r3, [r7, #1]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d003      	beq.n	80027b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027aa:	887a      	ldrh	r2, [r7, #2]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80027b0:	e003      	b.n	80027ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80027b2:	887b      	ldrh	r3, [r7, #2]
 80027b4:	041a      	lsls	r2, r3, #16
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	611a      	str	r2, [r3, #16]
}
 80027ba:	bf00      	nop
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	bc80      	pop	{r7}
 80027c2:	4770      	bx	lr

080027c4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	460b      	mov	r3, r1
 80027ce:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	68da      	ldr	r2, [r3, #12]
 80027d4:	887b      	ldrh	r3, [r7, #2]
 80027d6:	4013      	ands	r3, r2
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d003      	beq.n	80027e4 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80027dc:	887a      	ldrh	r2, [r7, #2]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80027e2:	e002      	b.n	80027ea <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80027e4:	887a      	ldrh	r2, [r7, #2]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	611a      	str	r2, [r3, #16]
}
 80027ea:	bf00      	nop
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bc80      	pop	{r7}
 80027f2:	4770      	bx	lr

080027f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	4603      	mov	r3, r0
 80027fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80027fe:	4b08      	ldr	r3, [pc, #32]	; (8002820 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002800:	695a      	ldr	r2, [r3, #20]
 8002802:	88fb      	ldrh	r3, [r7, #6]
 8002804:	4013      	ands	r3, r2
 8002806:	2b00      	cmp	r3, #0
 8002808:	d006      	beq.n	8002818 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800280a:	4a05      	ldr	r2, [pc, #20]	; (8002820 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800280c:	88fb      	ldrh	r3, [r7, #6]
 800280e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002810:	88fb      	ldrh	r3, [r7, #6]
 8002812:	4618      	mov	r0, r3
 8002814:	f7fd fdbc 	bl	8000390 <HAL_GPIO_EXTI_Callback>
  }
}
 8002818:	bf00      	nop
 800281a:	3708      	adds	r7, #8
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	40010400 	.word	0x40010400

08002824 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b086      	sub	sp, #24
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d101      	bne.n	8002836 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e26c      	b.n	8002d10 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0301 	and.w	r3, r3, #1
 800283e:	2b00      	cmp	r3, #0
 8002840:	f000 8087 	beq.w	8002952 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002844:	4b92      	ldr	r3, [pc, #584]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f003 030c 	and.w	r3, r3, #12
 800284c:	2b04      	cmp	r3, #4
 800284e:	d00c      	beq.n	800286a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002850:	4b8f      	ldr	r3, [pc, #572]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f003 030c 	and.w	r3, r3, #12
 8002858:	2b08      	cmp	r3, #8
 800285a:	d112      	bne.n	8002882 <HAL_RCC_OscConfig+0x5e>
 800285c:	4b8c      	ldr	r3, [pc, #560]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002864:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002868:	d10b      	bne.n	8002882 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800286a:	4b89      	ldr	r3, [pc, #548]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d06c      	beq.n	8002950 <HAL_RCC_OscConfig+0x12c>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d168      	bne.n	8002950 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e246      	b.n	8002d10 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800288a:	d106      	bne.n	800289a <HAL_RCC_OscConfig+0x76>
 800288c:	4b80      	ldr	r3, [pc, #512]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a7f      	ldr	r2, [pc, #508]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 8002892:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002896:	6013      	str	r3, [r2, #0]
 8002898:	e02e      	b.n	80028f8 <HAL_RCC_OscConfig+0xd4>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d10c      	bne.n	80028bc <HAL_RCC_OscConfig+0x98>
 80028a2:	4b7b      	ldr	r3, [pc, #492]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a7a      	ldr	r2, [pc, #488]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028ac:	6013      	str	r3, [r2, #0]
 80028ae:	4b78      	ldr	r3, [pc, #480]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a77      	ldr	r2, [pc, #476]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028b8:	6013      	str	r3, [r2, #0]
 80028ba:	e01d      	b.n	80028f8 <HAL_RCC_OscConfig+0xd4>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028c4:	d10c      	bne.n	80028e0 <HAL_RCC_OscConfig+0xbc>
 80028c6:	4b72      	ldr	r3, [pc, #456]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a71      	ldr	r2, [pc, #452]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028d0:	6013      	str	r3, [r2, #0]
 80028d2:	4b6f      	ldr	r3, [pc, #444]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a6e      	ldr	r2, [pc, #440]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028dc:	6013      	str	r3, [r2, #0]
 80028de:	e00b      	b.n	80028f8 <HAL_RCC_OscConfig+0xd4>
 80028e0:	4b6b      	ldr	r3, [pc, #428]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a6a      	ldr	r2, [pc, #424]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028ea:	6013      	str	r3, [r2, #0]
 80028ec:	4b68      	ldr	r3, [pc, #416]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a67      	ldr	r2, [pc, #412]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d013      	beq.n	8002928 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002900:	f7fe feb6 	bl	8001670 <HAL_GetTick>
 8002904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002906:	e008      	b.n	800291a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002908:	f7fe feb2 	bl	8001670 <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	2b64      	cmp	r3, #100	; 0x64
 8002914:	d901      	bls.n	800291a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	e1fa      	b.n	8002d10 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800291a:	4b5d      	ldr	r3, [pc, #372]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d0f0      	beq.n	8002908 <HAL_RCC_OscConfig+0xe4>
 8002926:	e014      	b.n	8002952 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002928:	f7fe fea2 	bl	8001670 <HAL_GetTick>
 800292c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800292e:	e008      	b.n	8002942 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002930:	f7fe fe9e 	bl	8001670 <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	2b64      	cmp	r3, #100	; 0x64
 800293c:	d901      	bls.n	8002942 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e1e6      	b.n	8002d10 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002942:	4b53      	ldr	r3, [pc, #332]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d1f0      	bne.n	8002930 <HAL_RCC_OscConfig+0x10c>
 800294e:	e000      	b.n	8002952 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002950:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d063      	beq.n	8002a26 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800295e:	4b4c      	ldr	r3, [pc, #304]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f003 030c 	and.w	r3, r3, #12
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00b      	beq.n	8002982 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800296a:	4b49      	ldr	r3, [pc, #292]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f003 030c 	and.w	r3, r3, #12
 8002972:	2b08      	cmp	r3, #8
 8002974:	d11c      	bne.n	80029b0 <HAL_RCC_OscConfig+0x18c>
 8002976:	4b46      	ldr	r3, [pc, #280]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d116      	bne.n	80029b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002982:	4b43      	ldr	r3, [pc, #268]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0302 	and.w	r3, r3, #2
 800298a:	2b00      	cmp	r3, #0
 800298c:	d005      	beq.n	800299a <HAL_RCC_OscConfig+0x176>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	691b      	ldr	r3, [r3, #16]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d001      	beq.n	800299a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e1ba      	b.n	8002d10 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800299a:	4b3d      	ldr	r3, [pc, #244]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	00db      	lsls	r3, r3, #3
 80029a8:	4939      	ldr	r1, [pc, #228]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80029aa:	4313      	orrs	r3, r2
 80029ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ae:	e03a      	b.n	8002a26 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	691b      	ldr	r3, [r3, #16]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d020      	beq.n	80029fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029b8:	4b36      	ldr	r3, [pc, #216]	; (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029ba:	2201      	movs	r2, #1
 80029bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029be:	f7fe fe57 	bl	8001670 <HAL_GetTick>
 80029c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029c4:	e008      	b.n	80029d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029c6:	f7fe fe53 	bl	8001670 <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d901      	bls.n	80029d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80029d4:	2303      	movs	r3, #3
 80029d6:	e19b      	b.n	8002d10 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029d8:	4b2d      	ldr	r3, [pc, #180]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0302 	and.w	r3, r3, #2
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d0f0      	beq.n	80029c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029e4:	4b2a      	ldr	r3, [pc, #168]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	695b      	ldr	r3, [r3, #20]
 80029f0:	00db      	lsls	r3, r3, #3
 80029f2:	4927      	ldr	r1, [pc, #156]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	600b      	str	r3, [r1, #0]
 80029f8:	e015      	b.n	8002a26 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029fa:	4b26      	ldr	r3, [pc, #152]	; (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a00:	f7fe fe36 	bl	8001670 <HAL_GetTick>
 8002a04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a06:	e008      	b.n	8002a1a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a08:	f7fe fe32 	bl	8001670 <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d901      	bls.n	8002a1a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e17a      	b.n	8002d10 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a1a:	4b1d      	ldr	r3, [pc, #116]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d1f0      	bne.n	8002a08 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0308 	and.w	r3, r3, #8
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d03a      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	699b      	ldr	r3, [r3, #24]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d019      	beq.n	8002a6e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a3a:	4b17      	ldr	r3, [pc, #92]	; (8002a98 <HAL_RCC_OscConfig+0x274>)
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a40:	f7fe fe16 	bl	8001670 <HAL_GetTick>
 8002a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a46:	e008      	b.n	8002a5a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a48:	f7fe fe12 	bl	8001670 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d901      	bls.n	8002a5a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a56:	2303      	movs	r3, #3
 8002a58:	e15a      	b.n	8002d10 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a5a:	4b0d      	ldr	r3, [pc, #52]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 8002a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d0f0      	beq.n	8002a48 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a66:	2001      	movs	r0, #1
 8002a68:	f000 fada 	bl	8003020 <RCC_Delay>
 8002a6c:	e01c      	b.n	8002aa8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a6e:	4b0a      	ldr	r3, [pc, #40]	; (8002a98 <HAL_RCC_OscConfig+0x274>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a74:	f7fe fdfc 	bl	8001670 <HAL_GetTick>
 8002a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a7a:	e00f      	b.n	8002a9c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a7c:	f7fe fdf8 	bl	8001670 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d908      	bls.n	8002a9c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e140      	b.n	8002d10 <HAL_RCC_OscConfig+0x4ec>
 8002a8e:	bf00      	nop
 8002a90:	40021000 	.word	0x40021000
 8002a94:	42420000 	.word	0x42420000
 8002a98:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a9c:	4b9e      	ldr	r3, [pc, #632]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa0:	f003 0302 	and.w	r3, r3, #2
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d1e9      	bne.n	8002a7c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0304 	and.w	r3, r3, #4
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	f000 80a6 	beq.w	8002c02 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002aba:	4b97      	ldr	r3, [pc, #604]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002abc:	69db      	ldr	r3, [r3, #28]
 8002abe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d10d      	bne.n	8002ae2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ac6:	4b94      	ldr	r3, [pc, #592]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002ac8:	69db      	ldr	r3, [r3, #28]
 8002aca:	4a93      	ldr	r2, [pc, #588]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ad0:	61d3      	str	r3, [r2, #28]
 8002ad2:	4b91      	ldr	r3, [pc, #580]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002ad4:	69db      	ldr	r3, [r3, #28]
 8002ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ada:	60bb      	str	r3, [r7, #8]
 8002adc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ae2:	4b8e      	ldr	r3, [pc, #568]	; (8002d1c <HAL_RCC_OscConfig+0x4f8>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d118      	bne.n	8002b20 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aee:	4b8b      	ldr	r3, [pc, #556]	; (8002d1c <HAL_RCC_OscConfig+0x4f8>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a8a      	ldr	r2, [pc, #552]	; (8002d1c <HAL_RCC_OscConfig+0x4f8>)
 8002af4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002af8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002afa:	f7fe fdb9 	bl	8001670 <HAL_GetTick>
 8002afe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b00:	e008      	b.n	8002b14 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b02:	f7fe fdb5 	bl	8001670 <HAL_GetTick>
 8002b06:	4602      	mov	r2, r0
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	2b64      	cmp	r3, #100	; 0x64
 8002b0e:	d901      	bls.n	8002b14 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e0fd      	b.n	8002d10 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b14:	4b81      	ldr	r3, [pc, #516]	; (8002d1c <HAL_RCC_OscConfig+0x4f8>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d0f0      	beq.n	8002b02 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d106      	bne.n	8002b36 <HAL_RCC_OscConfig+0x312>
 8002b28:	4b7b      	ldr	r3, [pc, #492]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002b2a:	6a1b      	ldr	r3, [r3, #32]
 8002b2c:	4a7a      	ldr	r2, [pc, #488]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002b2e:	f043 0301 	orr.w	r3, r3, #1
 8002b32:	6213      	str	r3, [r2, #32]
 8002b34:	e02d      	b.n	8002b92 <HAL_RCC_OscConfig+0x36e>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d10c      	bne.n	8002b58 <HAL_RCC_OscConfig+0x334>
 8002b3e:	4b76      	ldr	r3, [pc, #472]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002b40:	6a1b      	ldr	r3, [r3, #32]
 8002b42:	4a75      	ldr	r2, [pc, #468]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002b44:	f023 0301 	bic.w	r3, r3, #1
 8002b48:	6213      	str	r3, [r2, #32]
 8002b4a:	4b73      	ldr	r3, [pc, #460]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002b4c:	6a1b      	ldr	r3, [r3, #32]
 8002b4e:	4a72      	ldr	r2, [pc, #456]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002b50:	f023 0304 	bic.w	r3, r3, #4
 8002b54:	6213      	str	r3, [r2, #32]
 8002b56:	e01c      	b.n	8002b92 <HAL_RCC_OscConfig+0x36e>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	2b05      	cmp	r3, #5
 8002b5e:	d10c      	bne.n	8002b7a <HAL_RCC_OscConfig+0x356>
 8002b60:	4b6d      	ldr	r3, [pc, #436]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002b62:	6a1b      	ldr	r3, [r3, #32]
 8002b64:	4a6c      	ldr	r2, [pc, #432]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002b66:	f043 0304 	orr.w	r3, r3, #4
 8002b6a:	6213      	str	r3, [r2, #32]
 8002b6c:	4b6a      	ldr	r3, [pc, #424]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	4a69      	ldr	r2, [pc, #420]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002b72:	f043 0301 	orr.w	r3, r3, #1
 8002b76:	6213      	str	r3, [r2, #32]
 8002b78:	e00b      	b.n	8002b92 <HAL_RCC_OscConfig+0x36e>
 8002b7a:	4b67      	ldr	r3, [pc, #412]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	4a66      	ldr	r2, [pc, #408]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002b80:	f023 0301 	bic.w	r3, r3, #1
 8002b84:	6213      	str	r3, [r2, #32]
 8002b86:	4b64      	ldr	r3, [pc, #400]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002b88:	6a1b      	ldr	r3, [r3, #32]
 8002b8a:	4a63      	ldr	r2, [pc, #396]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002b8c:	f023 0304 	bic.w	r3, r3, #4
 8002b90:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	68db      	ldr	r3, [r3, #12]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d015      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b9a:	f7fe fd69 	bl	8001670 <HAL_GetTick>
 8002b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ba0:	e00a      	b.n	8002bb8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ba2:	f7fe fd65 	bl	8001670 <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d901      	bls.n	8002bb8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	e0ab      	b.n	8002d10 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bb8:	4b57      	ldr	r3, [pc, #348]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002bba:	6a1b      	ldr	r3, [r3, #32]
 8002bbc:	f003 0302 	and.w	r3, r3, #2
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d0ee      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x37e>
 8002bc4:	e014      	b.n	8002bf0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bc6:	f7fe fd53 	bl	8001670 <HAL_GetTick>
 8002bca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bcc:	e00a      	b.n	8002be4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bce:	f7fe fd4f 	bl	8001670 <HAL_GetTick>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d901      	bls.n	8002be4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002be0:	2303      	movs	r3, #3
 8002be2:	e095      	b.n	8002d10 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002be4:	4b4c      	ldr	r3, [pc, #304]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002be6:	6a1b      	ldr	r3, [r3, #32]
 8002be8:	f003 0302 	and.w	r3, r3, #2
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d1ee      	bne.n	8002bce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002bf0:	7dfb      	ldrb	r3, [r7, #23]
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d105      	bne.n	8002c02 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bf6:	4b48      	ldr	r3, [pc, #288]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002bf8:	69db      	ldr	r3, [r3, #28]
 8002bfa:	4a47      	ldr	r2, [pc, #284]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002bfc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c00:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	69db      	ldr	r3, [r3, #28]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	f000 8081 	beq.w	8002d0e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c0c:	4b42      	ldr	r3, [pc, #264]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f003 030c 	and.w	r3, r3, #12
 8002c14:	2b08      	cmp	r3, #8
 8002c16:	d061      	beq.n	8002cdc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	69db      	ldr	r3, [r3, #28]
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d146      	bne.n	8002cae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c20:	4b3f      	ldr	r3, [pc, #252]	; (8002d20 <HAL_RCC_OscConfig+0x4fc>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c26:	f7fe fd23 	bl	8001670 <HAL_GetTick>
 8002c2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c2c:	e008      	b.n	8002c40 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c2e:	f7fe fd1f 	bl	8001670 <HAL_GetTick>
 8002c32:	4602      	mov	r2, r0
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	1ad3      	subs	r3, r2, r3
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d901      	bls.n	8002c40 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002c3c:	2303      	movs	r3, #3
 8002c3e:	e067      	b.n	8002d10 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c40:	4b35      	ldr	r3, [pc, #212]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d1f0      	bne.n	8002c2e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a1b      	ldr	r3, [r3, #32]
 8002c50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c54:	d108      	bne.n	8002c68 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c56:	4b30      	ldr	r3, [pc, #192]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	492d      	ldr	r1, [pc, #180]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c68:	4b2b      	ldr	r3, [pc, #172]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a19      	ldr	r1, [r3, #32]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c78:	430b      	orrs	r3, r1
 8002c7a:	4927      	ldr	r1, [pc, #156]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c80:	4b27      	ldr	r3, [pc, #156]	; (8002d20 <HAL_RCC_OscConfig+0x4fc>)
 8002c82:	2201      	movs	r2, #1
 8002c84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c86:	f7fe fcf3 	bl	8001670 <HAL_GetTick>
 8002c8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c8c:	e008      	b.n	8002ca0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c8e:	f7fe fcef 	bl	8001670 <HAL_GetTick>
 8002c92:	4602      	mov	r2, r0
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	2b02      	cmp	r3, #2
 8002c9a:	d901      	bls.n	8002ca0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c9c:	2303      	movs	r3, #3
 8002c9e:	e037      	b.n	8002d10 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ca0:	4b1d      	ldr	r3, [pc, #116]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d0f0      	beq.n	8002c8e <HAL_RCC_OscConfig+0x46a>
 8002cac:	e02f      	b.n	8002d0e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cae:	4b1c      	ldr	r3, [pc, #112]	; (8002d20 <HAL_RCC_OscConfig+0x4fc>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cb4:	f7fe fcdc 	bl	8001670 <HAL_GetTick>
 8002cb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cba:	e008      	b.n	8002cce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cbc:	f7fe fcd8 	bl	8001670 <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e020      	b.n	8002d10 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cce:	4b12      	ldr	r3, [pc, #72]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d1f0      	bne.n	8002cbc <HAL_RCC_OscConfig+0x498>
 8002cda:	e018      	b.n	8002d0e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	69db      	ldr	r3, [r3, #28]
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d101      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e013      	b.n	8002d10 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ce8:	4b0b      	ldr	r3, [pc, #44]	; (8002d18 <HAL_RCC_OscConfig+0x4f4>)
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a1b      	ldr	r3, [r3, #32]
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d106      	bne.n	8002d0a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d001      	beq.n	8002d0e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e000      	b.n	8002d10 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002d0e:	2300      	movs	r3, #0
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3718      	adds	r7, #24
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	40021000 	.word	0x40021000
 8002d1c:	40007000 	.word	0x40007000
 8002d20:	42420060 	.word	0x42420060

08002d24 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d101      	bne.n	8002d38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e0d0      	b.n	8002eda <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d38:	4b6a      	ldr	r3, [pc, #424]	; (8002ee4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0307 	and.w	r3, r3, #7
 8002d40:	683a      	ldr	r2, [r7, #0]
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d910      	bls.n	8002d68 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d46:	4b67      	ldr	r3, [pc, #412]	; (8002ee4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f023 0207 	bic.w	r2, r3, #7
 8002d4e:	4965      	ldr	r1, [pc, #404]	; (8002ee4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d56:	4b63      	ldr	r3, [pc, #396]	; (8002ee4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0307 	and.w	r3, r3, #7
 8002d5e:	683a      	ldr	r2, [r7, #0]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d001      	beq.n	8002d68 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e0b8      	b.n	8002eda <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0302 	and.w	r3, r3, #2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d020      	beq.n	8002db6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0304 	and.w	r3, r3, #4
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d005      	beq.n	8002d8c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d80:	4b59      	ldr	r3, [pc, #356]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	4a58      	ldr	r2, [pc, #352]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d86:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d8a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0308 	and.w	r3, r3, #8
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d005      	beq.n	8002da4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d98:	4b53      	ldr	r3, [pc, #332]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	4a52      	ldr	r2, [pc, #328]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d9e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002da2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002da4:	4b50      	ldr	r3, [pc, #320]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	494d      	ldr	r1, [pc, #308]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0301 	and.w	r3, r3, #1
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d040      	beq.n	8002e44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d107      	bne.n	8002dda <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dca:	4b47      	ldr	r3, [pc, #284]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d115      	bne.n	8002e02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e07f      	b.n	8002eda <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d107      	bne.n	8002df2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002de2:	4b41      	ldr	r3, [pc, #260]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d109      	bne.n	8002e02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e073      	b.n	8002eda <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002df2:	4b3d      	ldr	r3, [pc, #244]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0302 	and.w	r3, r3, #2
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d101      	bne.n	8002e02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e06b      	b.n	8002eda <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e02:	4b39      	ldr	r3, [pc, #228]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f023 0203 	bic.w	r2, r3, #3
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	4936      	ldr	r1, [pc, #216]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e14:	f7fe fc2c 	bl	8001670 <HAL_GetTick>
 8002e18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e1a:	e00a      	b.n	8002e32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e1c:	f7fe fc28 	bl	8001670 <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d901      	bls.n	8002e32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e053      	b.n	8002eda <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e32:	4b2d      	ldr	r3, [pc, #180]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	f003 020c 	and.w	r2, r3, #12
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d1eb      	bne.n	8002e1c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e44:	4b27      	ldr	r3, [pc, #156]	; (8002ee4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0307 	and.w	r3, r3, #7
 8002e4c:	683a      	ldr	r2, [r7, #0]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d210      	bcs.n	8002e74 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e52:	4b24      	ldr	r3, [pc, #144]	; (8002ee4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f023 0207 	bic.w	r2, r3, #7
 8002e5a:	4922      	ldr	r1, [pc, #136]	; (8002ee4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e62:	4b20      	ldr	r3, [pc, #128]	; (8002ee4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0307 	and.w	r3, r3, #7
 8002e6a:	683a      	ldr	r2, [r7, #0]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d001      	beq.n	8002e74 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e032      	b.n	8002eda <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0304 	and.w	r3, r3, #4
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d008      	beq.n	8002e92 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e80:	4b19      	ldr	r3, [pc, #100]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	4916      	ldr	r1, [pc, #88]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0308 	and.w	r3, r3, #8
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d009      	beq.n	8002eb2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e9e:	4b12      	ldr	r3, [pc, #72]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	691b      	ldr	r3, [r3, #16]
 8002eaa:	00db      	lsls	r3, r3, #3
 8002eac:	490e      	ldr	r1, [pc, #56]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002eb2:	f000 f821 	bl	8002ef8 <HAL_RCC_GetSysClockFreq>
 8002eb6:	4601      	mov	r1, r0
 8002eb8:	4b0b      	ldr	r3, [pc, #44]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	091b      	lsrs	r3, r3, #4
 8002ebe:	f003 030f 	and.w	r3, r3, #15
 8002ec2:	4a0a      	ldr	r2, [pc, #40]	; (8002eec <HAL_RCC_ClockConfig+0x1c8>)
 8002ec4:	5cd3      	ldrb	r3, [r2, r3]
 8002ec6:	fa21 f303 	lsr.w	r3, r1, r3
 8002eca:	4a09      	ldr	r2, [pc, #36]	; (8002ef0 <HAL_RCC_ClockConfig+0x1cc>)
 8002ecc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002ece:	4b09      	ldr	r3, [pc, #36]	; (8002ef4 <HAL_RCC_ClockConfig+0x1d0>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7fe fb8a 	bl	80015ec <HAL_InitTick>

  return HAL_OK;
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3710      	adds	r7, #16
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	40022000 	.word	0x40022000
 8002ee8:	40021000 	.word	0x40021000
 8002eec:	08007f28 	.word	0x08007f28
 8002ef0:	20000014 	.word	0x20000014
 8002ef4:	20000018 	.word	0x20000018

08002ef8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ef8:	b490      	push	{r4, r7}
 8002efa:	b08a      	sub	sp, #40	; 0x28
 8002efc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002efe:	4b2a      	ldr	r3, [pc, #168]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002f00:	1d3c      	adds	r4, r7, #4
 8002f02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f04:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002f08:	4b28      	ldr	r3, [pc, #160]	; (8002fac <HAL_RCC_GetSysClockFreq+0xb4>)
 8002f0a:	881b      	ldrh	r3, [r3, #0]
 8002f0c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	61fb      	str	r3, [r7, #28]
 8002f12:	2300      	movs	r3, #0
 8002f14:	61bb      	str	r3, [r7, #24]
 8002f16:	2300      	movs	r3, #0
 8002f18:	627b      	str	r3, [r7, #36]	; 0x24
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002f22:	4b23      	ldr	r3, [pc, #140]	; (8002fb0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	f003 030c 	and.w	r3, r3, #12
 8002f2e:	2b04      	cmp	r3, #4
 8002f30:	d002      	beq.n	8002f38 <HAL_RCC_GetSysClockFreq+0x40>
 8002f32:	2b08      	cmp	r3, #8
 8002f34:	d003      	beq.n	8002f3e <HAL_RCC_GetSysClockFreq+0x46>
 8002f36:	e02d      	b.n	8002f94 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f38:	4b1e      	ldr	r3, [pc, #120]	; (8002fb4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f3a:	623b      	str	r3, [r7, #32]
      break;
 8002f3c:	e02d      	b.n	8002f9a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	0c9b      	lsrs	r3, r3, #18
 8002f42:	f003 030f 	and.w	r3, r3, #15
 8002f46:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002f4a:	4413      	add	r3, r2
 8002f4c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002f50:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d013      	beq.n	8002f84 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f5c:	4b14      	ldr	r3, [pc, #80]	; (8002fb0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	0c5b      	lsrs	r3, r3, #17
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002f6a:	4413      	add	r3, r2
 8002f6c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002f70:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	4a0f      	ldr	r2, [pc, #60]	; (8002fb4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f76:	fb02 f203 	mul.w	r2, r2, r3
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f80:	627b      	str	r3, [r7, #36]	; 0x24
 8002f82:	e004      	b.n	8002f8e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	4a0c      	ldr	r2, [pc, #48]	; (8002fb8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002f88:	fb02 f303 	mul.w	r3, r2, r3
 8002f8c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f90:	623b      	str	r3, [r7, #32]
      break;
 8002f92:	e002      	b.n	8002f9a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f94:	4b07      	ldr	r3, [pc, #28]	; (8002fb4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f96:	623b      	str	r3, [r7, #32]
      break;
 8002f98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f9a:	6a3b      	ldr	r3, [r7, #32]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3728      	adds	r7, #40	; 0x28
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc90      	pop	{r4, r7}
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	08007e90 	.word	0x08007e90
 8002fac:	08007ea0 	.word	0x08007ea0
 8002fb0:	40021000 	.word	0x40021000
 8002fb4:	007a1200 	.word	0x007a1200
 8002fb8:	003d0900 	.word	0x003d0900

08002fbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fc0:	4b02      	ldr	r3, [pc, #8]	; (8002fcc <HAL_RCC_GetHCLKFreq+0x10>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bc80      	pop	{r7}
 8002fca:	4770      	bx	lr
 8002fcc:	20000014 	.word	0x20000014

08002fd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002fd4:	f7ff fff2 	bl	8002fbc <HAL_RCC_GetHCLKFreq>
 8002fd8:	4601      	mov	r1, r0
 8002fda:	4b05      	ldr	r3, [pc, #20]	; (8002ff0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	0a1b      	lsrs	r3, r3, #8
 8002fe0:	f003 0307 	and.w	r3, r3, #7
 8002fe4:	4a03      	ldr	r2, [pc, #12]	; (8002ff4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fe6:	5cd3      	ldrb	r3, [r2, r3]
 8002fe8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	40021000 	.word	0x40021000
 8002ff4:	08007f38 	.word	0x08007f38

08002ff8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ffc:	f7ff ffde 	bl	8002fbc <HAL_RCC_GetHCLKFreq>
 8003000:	4601      	mov	r1, r0
 8003002:	4b05      	ldr	r3, [pc, #20]	; (8003018 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	0adb      	lsrs	r3, r3, #11
 8003008:	f003 0307 	and.w	r3, r3, #7
 800300c:	4a03      	ldr	r2, [pc, #12]	; (800301c <HAL_RCC_GetPCLK2Freq+0x24>)
 800300e:	5cd3      	ldrb	r3, [r2, r3]
 8003010:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003014:	4618      	mov	r0, r3
 8003016:	bd80      	pop	{r7, pc}
 8003018:	40021000 	.word	0x40021000
 800301c:	08007f38 	.word	0x08007f38

08003020 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003020:	b480      	push	{r7}
 8003022:	b085      	sub	sp, #20
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003028:	4b0a      	ldr	r3, [pc, #40]	; (8003054 <RCC_Delay+0x34>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a0a      	ldr	r2, [pc, #40]	; (8003058 <RCC_Delay+0x38>)
 800302e:	fba2 2303 	umull	r2, r3, r2, r3
 8003032:	0a5b      	lsrs	r3, r3, #9
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	fb02 f303 	mul.w	r3, r2, r3
 800303a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800303c:	bf00      	nop
  }
  while (Delay --);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	1e5a      	subs	r2, r3, #1
 8003042:	60fa      	str	r2, [r7, #12]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d1f9      	bne.n	800303c <RCC_Delay+0x1c>
}
 8003048:	bf00      	nop
 800304a:	3714      	adds	r7, #20
 800304c:	46bd      	mov	sp, r7
 800304e:	bc80      	pop	{r7}
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop
 8003054:	20000014 	.word	0x20000014
 8003058:	10624dd3 	.word	0x10624dd3

0800305c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b086      	sub	sp, #24
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003064:	2300      	movs	r3, #0
 8003066:	613b      	str	r3, [r7, #16]
 8003068:	2300      	movs	r3, #0
 800306a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0301 	and.w	r3, r3, #1
 8003074:	2b00      	cmp	r3, #0
 8003076:	d07d      	beq.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003078:	2300      	movs	r3, #0
 800307a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800307c:	4b4f      	ldr	r3, [pc, #316]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800307e:	69db      	ldr	r3, [r3, #28]
 8003080:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d10d      	bne.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003088:	4b4c      	ldr	r3, [pc, #304]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800308a:	69db      	ldr	r3, [r3, #28]
 800308c:	4a4b      	ldr	r2, [pc, #300]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800308e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003092:	61d3      	str	r3, [r2, #28]
 8003094:	4b49      	ldr	r3, [pc, #292]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003096:	69db      	ldr	r3, [r3, #28]
 8003098:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800309c:	60bb      	str	r3, [r7, #8]
 800309e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030a0:	2301      	movs	r3, #1
 80030a2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030a4:	4b46      	ldr	r3, [pc, #280]	; (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d118      	bne.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030b0:	4b43      	ldr	r3, [pc, #268]	; (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a42      	ldr	r2, [pc, #264]	; (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030ba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030bc:	f7fe fad8 	bl	8001670 <HAL_GetTick>
 80030c0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030c2:	e008      	b.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030c4:	f7fe fad4 	bl	8001670 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b64      	cmp	r3, #100	; 0x64
 80030d0:	d901      	bls.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e06d      	b.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030d6:	4b3a      	ldr	r3, [pc, #232]	; (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d0f0      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80030e2:	4b36      	ldr	r3, [pc, #216]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030e4:	6a1b      	ldr	r3, [r3, #32]
 80030e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030ea:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d02e      	beq.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d027      	beq.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003100:	4b2e      	ldr	r3, [pc, #184]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003102:	6a1b      	ldr	r3, [r3, #32]
 8003104:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003108:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800310a:	4b2e      	ldr	r3, [pc, #184]	; (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800310c:	2201      	movs	r2, #1
 800310e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003110:	4b2c      	ldr	r3, [pc, #176]	; (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003112:	2200      	movs	r2, #0
 8003114:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003116:	4a29      	ldr	r2, [pc, #164]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	f003 0301 	and.w	r3, r3, #1
 8003122:	2b00      	cmp	r3, #0
 8003124:	d014      	beq.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003126:	f7fe faa3 	bl	8001670 <HAL_GetTick>
 800312a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800312c:	e00a      	b.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800312e:	f7fe fa9f 	bl	8001670 <HAL_GetTick>
 8003132:	4602      	mov	r2, r0
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	f241 3288 	movw	r2, #5000	; 0x1388
 800313c:	4293      	cmp	r3, r2
 800313e:	d901      	bls.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e036      	b.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003144:	4b1d      	ldr	r3, [pc, #116]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003146:	6a1b      	ldr	r3, [r3, #32]
 8003148:	f003 0302 	and.w	r3, r3, #2
 800314c:	2b00      	cmp	r3, #0
 800314e:	d0ee      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003150:	4b1a      	ldr	r3, [pc, #104]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003152:	6a1b      	ldr	r3, [r3, #32]
 8003154:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	4917      	ldr	r1, [pc, #92]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800315e:	4313      	orrs	r3, r2
 8003160:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003162:	7dfb      	ldrb	r3, [r7, #23]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d105      	bne.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003168:	4b14      	ldr	r3, [pc, #80]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800316a:	69db      	ldr	r3, [r3, #28]
 800316c:	4a13      	ldr	r2, [pc, #76]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800316e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003172:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f003 0302 	and.w	r3, r3, #2
 800317c:	2b00      	cmp	r3, #0
 800317e:	d008      	beq.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003180:	4b0e      	ldr	r3, [pc, #56]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	490b      	ldr	r1, [pc, #44]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800318e:	4313      	orrs	r3, r2
 8003190:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0310 	and.w	r3, r3, #16
 800319a:	2b00      	cmp	r3, #0
 800319c:	d008      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800319e:	4b07      	ldr	r3, [pc, #28]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	4904      	ldr	r1, [pc, #16]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3718      	adds	r7, #24
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	40021000 	.word	0x40021000
 80031c0:	40007000 	.word	0x40007000
 80031c4:	42420440 	.word	0x42420440

080031c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e01d      	b.n	8003216 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d106      	bne.n	80031f4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f7fe f84e 	bl	8001290 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2202      	movs	r2, #2
 80031f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	3304      	adds	r3, #4
 8003204:	4619      	mov	r1, r3
 8003206:	4610      	mov	r0, r2
 8003208:	f000 f902 	bl	8003410 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003214:	2300      	movs	r3, #0
}
 8003216:	4618      	mov	r0, r3
 8003218:	3708      	adds	r7, #8
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
	...

08003220 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
 8003228:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2201      	movs	r2, #1
 8003230:	6839      	ldr	r1, [r7, #0]
 8003232:	4618      	mov	r0, r3
 8003234:	f000 fad6 	bl	80037e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a10      	ldr	r2, [pc, #64]	; (8003280 <HAL_TIM_PWM_Start+0x60>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d107      	bne.n	8003252 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003250:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f003 0307 	and.w	r3, r3, #7
 800325c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2b06      	cmp	r3, #6
 8003262:	d007      	beq.n	8003274 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f042 0201 	orr.w	r2, r2, #1
 8003272:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	3710      	adds	r7, #16
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	40012c00 	.word	0x40012c00

08003284 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b084      	sub	sp, #16
 8003288:	af00      	add	r7, sp, #0
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003296:	2b01      	cmp	r3, #1
 8003298:	d101      	bne.n	800329e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800329a:	2302      	movs	r3, #2
 800329c:	e0b4      	b.n	8003408 <HAL_TIM_PWM_ConfigChannel+0x184>
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2202      	movs	r2, #2
 80032aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2b0c      	cmp	r3, #12
 80032b2:	f200 809f 	bhi.w	80033f4 <HAL_TIM_PWM_ConfigChannel+0x170>
 80032b6:	a201      	add	r2, pc, #4	; (adr r2, 80032bc <HAL_TIM_PWM_ConfigChannel+0x38>)
 80032b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032bc:	080032f1 	.word	0x080032f1
 80032c0:	080033f5 	.word	0x080033f5
 80032c4:	080033f5 	.word	0x080033f5
 80032c8:	080033f5 	.word	0x080033f5
 80032cc:	08003331 	.word	0x08003331
 80032d0:	080033f5 	.word	0x080033f5
 80032d4:	080033f5 	.word	0x080033f5
 80032d8:	080033f5 	.word	0x080033f5
 80032dc:	08003373 	.word	0x08003373
 80032e0:	080033f5 	.word	0x080033f5
 80032e4:	080033f5 	.word	0x080033f5
 80032e8:	080033f5 	.word	0x080033f5
 80032ec:	080033b3 	.word	0x080033b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68b9      	ldr	r1, [r7, #8]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f000 f8ec 	bl	80034d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	699a      	ldr	r2, [r3, #24]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f042 0208 	orr.w	r2, r2, #8
 800330a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	699a      	ldr	r2, [r3, #24]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f022 0204 	bic.w	r2, r2, #4
 800331a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	6999      	ldr	r1, [r3, #24]
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	691a      	ldr	r2, [r3, #16]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	430a      	orrs	r2, r1
 800332c:	619a      	str	r2, [r3, #24]
      break;
 800332e:	e062      	b.n	80033f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	68b9      	ldr	r1, [r7, #8]
 8003336:	4618      	mov	r0, r3
 8003338:	f000 f932 	bl	80035a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	699a      	ldr	r2, [r3, #24]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800334a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	699a      	ldr	r2, [r3, #24]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800335a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6999      	ldr	r1, [r3, #24]
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	691b      	ldr	r3, [r3, #16]
 8003366:	021a      	lsls	r2, r3, #8
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	430a      	orrs	r2, r1
 800336e:	619a      	str	r2, [r3, #24]
      break;
 8003370:	e041      	b.n	80033f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	68b9      	ldr	r1, [r7, #8]
 8003378:	4618      	mov	r0, r3
 800337a:	f000 f97b 	bl	8003674 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	69da      	ldr	r2, [r3, #28]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f042 0208 	orr.w	r2, r2, #8
 800338c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	69da      	ldr	r2, [r3, #28]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f022 0204 	bic.w	r2, r2, #4
 800339c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	69d9      	ldr	r1, [r3, #28]
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	691a      	ldr	r2, [r3, #16]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	430a      	orrs	r2, r1
 80033ae:	61da      	str	r2, [r3, #28]
      break;
 80033b0:	e021      	b.n	80033f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	68b9      	ldr	r1, [r7, #8]
 80033b8:	4618      	mov	r0, r3
 80033ba:	f000 f9c5 	bl	8003748 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	69da      	ldr	r2, [r3, #28]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	69da      	ldr	r2, [r3, #28]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	69d9      	ldr	r1, [r3, #28]
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	021a      	lsls	r2, r3, #8
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	430a      	orrs	r2, r1
 80033f0:	61da      	str	r2, [r3, #28]
      break;
 80033f2:	e000      	b.n	80033f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80033f4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2200      	movs	r2, #0
 8003402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003406:	2300      	movs	r3, #0
}
 8003408:	4618      	mov	r0, r3
 800340a:	3710      	adds	r7, #16
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}

08003410 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	4a29      	ldr	r2, [pc, #164]	; (80034c8 <TIM_Base_SetConfig+0xb8>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d00b      	beq.n	8003440 <TIM_Base_SetConfig+0x30>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800342e:	d007      	beq.n	8003440 <TIM_Base_SetConfig+0x30>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	4a26      	ldr	r2, [pc, #152]	; (80034cc <TIM_Base_SetConfig+0xbc>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d003      	beq.n	8003440 <TIM_Base_SetConfig+0x30>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4a25      	ldr	r2, [pc, #148]	; (80034d0 <TIM_Base_SetConfig+0xc0>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d108      	bne.n	8003452 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003446:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	68fa      	ldr	r2, [r7, #12]
 800344e:	4313      	orrs	r3, r2
 8003450:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a1c      	ldr	r2, [pc, #112]	; (80034c8 <TIM_Base_SetConfig+0xb8>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d00b      	beq.n	8003472 <TIM_Base_SetConfig+0x62>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003460:	d007      	beq.n	8003472 <TIM_Base_SetConfig+0x62>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4a19      	ldr	r2, [pc, #100]	; (80034cc <TIM_Base_SetConfig+0xbc>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d003      	beq.n	8003472 <TIM_Base_SetConfig+0x62>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	4a18      	ldr	r2, [pc, #96]	; (80034d0 <TIM_Base_SetConfig+0xc0>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d108      	bne.n	8003484 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003478:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	68fa      	ldr	r2, [r7, #12]
 8003480:	4313      	orrs	r3, r2
 8003482:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	695b      	ldr	r3, [r3, #20]
 800348e:	4313      	orrs	r3, r2
 8003490:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68fa      	ldr	r2, [r7, #12]
 8003496:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	689a      	ldr	r2, [r3, #8]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4a07      	ldr	r2, [pc, #28]	; (80034c8 <TIM_Base_SetConfig+0xb8>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d103      	bne.n	80034b8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	691a      	ldr	r2, [r3, #16]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	615a      	str	r2, [r3, #20]
}
 80034be:	bf00      	nop
 80034c0:	3714      	adds	r7, #20
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bc80      	pop	{r7}
 80034c6:	4770      	bx	lr
 80034c8:	40012c00 	.word	0x40012c00
 80034cc:	40000400 	.word	0x40000400
 80034d0:	40000800 	.word	0x40000800

080034d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b087      	sub	sp, #28
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
 80034dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6a1b      	ldr	r3, [r3, #32]
 80034e2:	f023 0201 	bic.w	r2, r3, #1
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6a1b      	ldr	r3, [r3, #32]
 80034ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	699b      	ldr	r3, [r3, #24]
 80034fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003502:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f023 0303 	bic.w	r3, r3, #3
 800350a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	68fa      	ldr	r2, [r7, #12]
 8003512:	4313      	orrs	r3, r2
 8003514:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	f023 0302 	bic.w	r3, r3, #2
 800351c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	697a      	ldr	r2, [r7, #20]
 8003524:	4313      	orrs	r3, r2
 8003526:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	4a1c      	ldr	r2, [pc, #112]	; (800359c <TIM_OC1_SetConfig+0xc8>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d10c      	bne.n	800354a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	f023 0308 	bic.w	r3, r3, #8
 8003536:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	697a      	ldr	r2, [r7, #20]
 800353e:	4313      	orrs	r3, r2
 8003540:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	f023 0304 	bic.w	r3, r3, #4
 8003548:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4a13      	ldr	r2, [pc, #76]	; (800359c <TIM_OC1_SetConfig+0xc8>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d111      	bne.n	8003576 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003558:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003560:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	695b      	ldr	r3, [r3, #20]
 8003566:	693a      	ldr	r2, [r7, #16]
 8003568:	4313      	orrs	r3, r2
 800356a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	699b      	ldr	r3, [r3, #24]
 8003570:	693a      	ldr	r2, [r7, #16]
 8003572:	4313      	orrs	r3, r2
 8003574:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	693a      	ldr	r2, [r7, #16]
 800357a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	68fa      	ldr	r2, [r7, #12]
 8003580:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	685a      	ldr	r2, [r3, #4]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	697a      	ldr	r2, [r7, #20]
 800358e:	621a      	str	r2, [r3, #32]
}
 8003590:	bf00      	nop
 8003592:	371c      	adds	r7, #28
 8003594:	46bd      	mov	sp, r7
 8003596:	bc80      	pop	{r7}
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	40012c00 	.word	0x40012c00

080035a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b087      	sub	sp, #28
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a1b      	ldr	r3, [r3, #32]
 80035ae:	f023 0210 	bic.w	r2, r3, #16
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a1b      	ldr	r3, [r3, #32]
 80035ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	699b      	ldr	r3, [r3, #24]
 80035c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	021b      	lsls	r3, r3, #8
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	f023 0320 	bic.w	r3, r3, #32
 80035ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	011b      	lsls	r3, r3, #4
 80035f2:	697a      	ldr	r2, [r7, #20]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	4a1d      	ldr	r2, [pc, #116]	; (8003670 <TIM_OC2_SetConfig+0xd0>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d10d      	bne.n	800361c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003606:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	011b      	lsls	r3, r3, #4
 800360e:	697a      	ldr	r2, [r7, #20]
 8003610:	4313      	orrs	r3, r2
 8003612:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800361a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a14      	ldr	r2, [pc, #80]	; (8003670 <TIM_OC2_SetConfig+0xd0>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d113      	bne.n	800364c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800362a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003632:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	695b      	ldr	r3, [r3, #20]
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	693a      	ldr	r2, [r7, #16]
 800363c:	4313      	orrs	r3, r2
 800363e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	699b      	ldr	r3, [r3, #24]
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	4313      	orrs	r3, r2
 800364a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	693a      	ldr	r2, [r7, #16]
 8003650:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	68fa      	ldr	r2, [r7, #12]
 8003656:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	685a      	ldr	r2, [r3, #4]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	697a      	ldr	r2, [r7, #20]
 8003664:	621a      	str	r2, [r3, #32]
}
 8003666:	bf00      	nop
 8003668:	371c      	adds	r7, #28
 800366a:	46bd      	mov	sp, r7
 800366c:	bc80      	pop	{r7}
 800366e:	4770      	bx	lr
 8003670:	40012c00 	.word	0x40012c00

08003674 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003674:	b480      	push	{r7}
 8003676:	b087      	sub	sp, #28
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a1b      	ldr	r3, [r3, #32]
 8003682:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6a1b      	ldr	r3, [r3, #32]
 800368e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	69db      	ldr	r3, [r3, #28]
 800369a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f023 0303 	bic.w	r3, r3, #3
 80036aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	68fa      	ldr	r2, [r7, #12]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80036bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	021b      	lsls	r3, r3, #8
 80036c4:	697a      	ldr	r2, [r7, #20]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4a1d      	ldr	r2, [pc, #116]	; (8003744 <TIM_OC3_SetConfig+0xd0>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d10d      	bne.n	80036ee <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80036d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	021b      	lsls	r3, r3, #8
 80036e0:	697a      	ldr	r2, [r7, #20]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80036ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a14      	ldr	r2, [pc, #80]	; (8003744 <TIM_OC3_SetConfig+0xd0>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d113      	bne.n	800371e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80036fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003704:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	011b      	lsls	r3, r3, #4
 800370c:	693a      	ldr	r2, [r7, #16]
 800370e:	4313      	orrs	r3, r2
 8003710:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	699b      	ldr	r3, [r3, #24]
 8003716:	011b      	lsls	r3, r3, #4
 8003718:	693a      	ldr	r2, [r7, #16]
 800371a:	4313      	orrs	r3, r2
 800371c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	693a      	ldr	r2, [r7, #16]
 8003722:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	685a      	ldr	r2, [r3, #4]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	697a      	ldr	r2, [r7, #20]
 8003736:	621a      	str	r2, [r3, #32]
}
 8003738:	bf00      	nop
 800373a:	371c      	adds	r7, #28
 800373c:	46bd      	mov	sp, r7
 800373e:	bc80      	pop	{r7}
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	40012c00 	.word	0x40012c00

08003748 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003748:	b480      	push	{r7}
 800374a:	b087      	sub	sp, #28
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a1b      	ldr	r3, [r3, #32]
 8003756:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6a1b      	ldr	r3, [r3, #32]
 8003762:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	69db      	ldr	r3, [r3, #28]
 800376e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003776:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800377e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	021b      	lsls	r3, r3, #8
 8003786:	68fa      	ldr	r2, [r7, #12]
 8003788:	4313      	orrs	r3, r2
 800378a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003792:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	031b      	lsls	r3, r3, #12
 800379a:	693a      	ldr	r2, [r7, #16]
 800379c:	4313      	orrs	r3, r2
 800379e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	4a0f      	ldr	r2, [pc, #60]	; (80037e0 <TIM_OC4_SetConfig+0x98>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d109      	bne.n	80037bc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80037ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	695b      	ldr	r3, [r3, #20]
 80037b4:	019b      	lsls	r3, r3, #6
 80037b6:	697a      	ldr	r2, [r7, #20]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	697a      	ldr	r2, [r7, #20]
 80037c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	685a      	ldr	r2, [r3, #4]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	621a      	str	r2, [r3, #32]
}
 80037d6:	bf00      	nop
 80037d8:	371c      	adds	r7, #28
 80037da:	46bd      	mov	sp, r7
 80037dc:	bc80      	pop	{r7}
 80037de:	4770      	bx	lr
 80037e0:	40012c00 	.word	0x40012c00

080037e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b087      	sub	sp, #28
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	60b9      	str	r1, [r7, #8]
 80037ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	f003 031f 	and.w	r3, r3, #31
 80037f6:	2201      	movs	r2, #1
 80037f8:	fa02 f303 	lsl.w	r3, r2, r3
 80037fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6a1a      	ldr	r2, [r3, #32]
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	43db      	mvns	r3, r3
 8003806:	401a      	ands	r2, r3
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6a1a      	ldr	r2, [r3, #32]
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	f003 031f 	and.w	r3, r3, #31
 8003816:	6879      	ldr	r1, [r7, #4]
 8003818:	fa01 f303 	lsl.w	r3, r1, r3
 800381c:	431a      	orrs	r2, r3
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	621a      	str	r2, [r3, #32]
}
 8003822:	bf00      	nop
 8003824:	371c      	adds	r7, #28
 8003826:	46bd      	mov	sp, r7
 8003828:	bc80      	pop	{r7}
 800382a:	4770      	bx	lr

0800382c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800382c:	b480      	push	{r7}
 800382e:	b085      	sub	sp, #20
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800383c:	2b01      	cmp	r3, #1
 800383e:	d101      	bne.n	8003844 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003840:	2302      	movs	r3, #2
 8003842:	e032      	b.n	80038aa <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2202      	movs	r2, #2
 8003850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800386a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	68fa      	ldr	r2, [r7, #12]
 8003872:	4313      	orrs	r3, r2
 8003874:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800387c:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	68ba      	ldr	r2, [r7, #8]
 8003884:	4313      	orrs	r3, r2
 8003886:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	68fa      	ldr	r2, [r7, #12]
 800388e:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	68ba      	ldr	r2, [r7, #8]
 8003896:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3714      	adds	r7, #20
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bc80      	pop	{r7}
 80038b2:	4770      	bx	lr

080038b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b082      	sub	sp, #8
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d101      	bne.n	80038c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e03f      	b.n	8003946 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d106      	bne.n	80038e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2200      	movs	r2, #0
 80038d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f7fd fda0 	bl	8001420 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2224      	movs	r2, #36	; 0x24
 80038e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	68da      	ldr	r2, [r3, #12]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80038f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f000 fc35 	bl	8004168 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	691a      	ldr	r2, [r3, #16]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800390c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	695a      	ldr	r2, [r3, #20]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800391c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	68da      	ldr	r2, [r3, #12]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800392c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2220      	movs	r2, #32
 8003938:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2220      	movs	r2, #32
 8003940:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003944:	2300      	movs	r3, #0
}
 8003946:	4618      	mov	r0, r3
 8003948:	3708      	adds	r7, #8
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
	...

08003950 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b086      	sub	sp, #24
 8003954:	af00      	add	r7, sp, #0
 8003956:	60f8      	str	r0, [r7, #12]
 8003958:	60b9      	str	r1, [r7, #8]
 800395a:	4613      	mov	r3, r2
 800395c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003964:	b2db      	uxtb	r3, r3
 8003966:	2b20      	cmp	r3, #32
 8003968:	d153      	bne.n	8003a12 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d002      	beq.n	8003976 <HAL_UART_Transmit_DMA+0x26>
 8003970:	88fb      	ldrh	r3, [r7, #6]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d101      	bne.n	800397a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e04c      	b.n	8003a14 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003980:	2b01      	cmp	r3, #1
 8003982:	d101      	bne.n	8003988 <HAL_UART_Transmit_DMA+0x38>
 8003984:	2302      	movs	r3, #2
 8003986:	e045      	b.n	8003a14 <HAL_UART_Transmit_DMA+0xc4>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	88fa      	ldrh	r2, [r7, #6]
 800399a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	88fa      	ldrh	r2, [r7, #6]
 80039a0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2200      	movs	r2, #0
 80039a6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2221      	movs	r2, #33	; 0x21
 80039ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b4:	4a19      	ldr	r2, [pc, #100]	; (8003a1c <HAL_UART_Transmit_DMA+0xcc>)
 80039b6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039bc:	4a18      	ldr	r2, [pc, #96]	; (8003a20 <HAL_UART_Transmit_DMA+0xd0>)
 80039be:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c4:	4a17      	ldr	r2, [pc, #92]	; (8003a24 <HAL_UART_Transmit_DMA+0xd4>)
 80039c6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039cc:	2200      	movs	r2, #0
 80039ce:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 80039d0:	f107 0308 	add.w	r3, r7, #8
 80039d4:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	6819      	ldr	r1, [r3, #0]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	3304      	adds	r3, #4
 80039e4:	461a      	mov	r2, r3
 80039e6:	88fb      	ldrh	r3, [r7, #6]
 80039e8:	f7fe fb70 	bl	80020cc <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80039f4:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	695a      	ldr	r2, [r3, #20]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003a0c:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	e000      	b.n	8003a14 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8003a12:	2302      	movs	r3, #2
  }
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3718      	adds	r7, #24
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	08003d7b 	.word	0x08003d7b
 8003a20:	08003dcd 	.word	0x08003dcd
 8003a24:	08003e6d 	.word	0x08003e6d

08003a28 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b086      	sub	sp, #24
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	60f8      	str	r0, [r7, #12]
 8003a30:	60b9      	str	r1, [r7, #8]
 8003a32:	4613      	mov	r3, r2
 8003a34:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b20      	cmp	r3, #32
 8003a40:	d166      	bne.n	8003b10 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d002      	beq.n	8003a4e <HAL_UART_Receive_DMA+0x26>
 8003a48:	88fb      	ldrh	r3, [r7, #6]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d101      	bne.n	8003a52 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e05f      	b.n	8003b12 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d101      	bne.n	8003a60 <HAL_UART_Receive_DMA+0x38>
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	e058      	b.n	8003b12 <HAL_UART_Receive_DMA+0xea>
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003a68:	68ba      	ldr	r2, [r7, #8]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	88fa      	ldrh	r2, [r7, #6]
 8003a72:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2200      	movs	r2, #0
 8003a78:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2222      	movs	r2, #34	; 0x22
 8003a7e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a86:	4a25      	ldr	r2, [pc, #148]	; (8003b1c <HAL_UART_Receive_DMA+0xf4>)
 8003a88:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a8e:	4a24      	ldr	r2, [pc, #144]	; (8003b20 <HAL_UART_Receive_DMA+0xf8>)
 8003a90:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a96:	4a23      	ldr	r2, [pc, #140]	; (8003b24 <HAL_UART_Receive_DMA+0xfc>)
 8003a98:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 8003aa2:	f107 0308 	add.w	r3, r7, #8
 8003aa6:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	3304      	adds	r3, #4
 8003ab2:	4619      	mov	r1, r3
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	88fb      	ldrh	r3, [r7, #6]
 8003aba:	f7fe fb07 	bl	80020cc <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8003abe:	2300      	movs	r3, #0
 8003ac0:	613b      	str	r3, [r7, #16]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	613b      	str	r3, [r7, #16]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	613b      	str	r3, [r7, #16]
 8003ad2:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	68da      	ldr	r2, [r3, #12]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003aea:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	695a      	ldr	r2, [r3, #20]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f042 0201 	orr.w	r2, r2, #1
 8003afa:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	695a      	ldr	r2, [r3, #20]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b0a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	e000      	b.n	8003b12 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8003b10:	2302      	movs	r3, #2
  }
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3718      	adds	r7, #24
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	08003de9 	.word	0x08003de9
 8003b20:	08003e51 	.word	0x08003e51
 8003b24:	08003e6d 	.word	0x08003e6d

08003b28 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b088      	sub	sp, #32
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	695b      	ldr	r3, [r3, #20]
 8003b46:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	f003 030f 	and.w	r3, r3, #15
 8003b56:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d10d      	bne.n	8003b7a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	f003 0320 	and.w	r3, r3, #32
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d008      	beq.n	8003b7a <HAL_UART_IRQHandler+0x52>
 8003b68:	69bb      	ldr	r3, [r7, #24]
 8003b6a:	f003 0320 	and.w	r3, r3, #32
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d003      	beq.n	8003b7a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f000 fa77 	bl	8004066 <UART_Receive_IT>
      return;
 8003b78:	e0cc      	b.n	8003d14 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	f000 80ab 	beq.w	8003cd8 <HAL_UART_IRQHandler+0x1b0>
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	f003 0301 	and.w	r3, r3, #1
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d105      	bne.n	8003b98 <HAL_UART_IRQHandler+0x70>
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	f000 80a0 	beq.w	8003cd8 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003b98:	69fb      	ldr	r3, [r7, #28]
 8003b9a:	f003 0301 	and.w	r3, r3, #1
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d00a      	beq.n	8003bb8 <HAL_UART_IRQHandler+0x90>
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d005      	beq.n	8003bb8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bb0:	f043 0201 	orr.w	r2, r3, #1
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	f003 0304 	and.w	r3, r3, #4
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00a      	beq.n	8003bd8 <HAL_UART_IRQHandler+0xb0>
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	f003 0301 	and.w	r3, r3, #1
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d005      	beq.n	8003bd8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bd0:	f043 0202 	orr.w	r2, r3, #2
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bd8:	69fb      	ldr	r3, [r7, #28]
 8003bda:	f003 0302 	and.w	r3, r3, #2
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d00a      	beq.n	8003bf8 <HAL_UART_IRQHandler+0xd0>
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d005      	beq.n	8003bf8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bf0:	f043 0204 	orr.w	r2, r3, #4
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	f003 0308 	and.w	r3, r3, #8
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00a      	beq.n	8003c18 <HAL_UART_IRQHandler+0xf0>
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	f003 0301 	and.w	r3, r3, #1
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d005      	beq.n	8003c18 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c10:	f043 0208 	orr.w	r2, r3, #8
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d078      	beq.n	8003d12 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	f003 0320 	and.w	r3, r3, #32
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d007      	beq.n	8003c3a <HAL_UART_IRQHandler+0x112>
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	f003 0320 	and.w	r3, r3, #32
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d002      	beq.n	8003c3a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 fa16 	bl	8004066 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	695b      	ldr	r3, [r3, #20]
 8003c40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	bf14      	ite	ne
 8003c48:	2301      	movne	r3, #1
 8003c4a:	2300      	moveq	r3, #0
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c54:	f003 0308 	and.w	r3, r3, #8
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d102      	bne.n	8003c62 <HAL_UART_IRQHandler+0x13a>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d031      	beq.n	8003cc6 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f000 f961 	bl	8003f2a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	695b      	ldr	r3, [r3, #20]
 8003c6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d023      	beq.n	8003cbe <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	695a      	ldr	r2, [r3, #20]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c84:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d013      	beq.n	8003cb6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c92:	4a22      	ldr	r2, [pc, #136]	; (8003d1c <HAL_UART_IRQHandler+0x1f4>)
 8003c94:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7fe fa76 	bl	800218c <HAL_DMA_Abort_IT>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d016      	beq.n	8003cd4 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003caa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cac:	687a      	ldr	r2, [r7, #4]
 8003cae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003cb0:	4610      	mov	r0, r2
 8003cb2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cb4:	e00e      	b.n	8003cd4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 f856 	bl	8003d68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cbc:	e00a      	b.n	8003cd4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f000 f852 	bl	8003d68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cc4:	e006      	b.n	8003cd4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f000 f84e 	bl	8003d68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003cd2:	e01e      	b.n	8003d12 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cd4:	bf00      	nop
    return;
 8003cd6:	e01c      	b.n	8003d12 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d008      	beq.n	8003cf4 <HAL_UART_IRQHandler+0x1cc>
 8003ce2:	69bb      	ldr	r3, [r7, #24]
 8003ce4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d003      	beq.n	8003cf4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f000 f94d 	bl	8003f8c <UART_Transmit_IT>
    return;
 8003cf2:	e00f      	b.n	8003d14 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00a      	beq.n	8003d14 <HAL_UART_IRQHandler+0x1ec>
 8003cfe:	69bb      	ldr	r3, [r7, #24]
 8003d00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d005      	beq.n	8003d14 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f000 f994 	bl	8004036 <UART_EndTransmit_IT>
    return;
 8003d0e:	bf00      	nop
 8003d10:	e000      	b.n	8003d14 <HAL_UART_IRQHandler+0x1ec>
    return;
 8003d12:	bf00      	nop
  }
}
 8003d14:	3720      	adds	r7, #32
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	08003f65 	.word	0x08003f65

08003d20 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b083      	sub	sp, #12
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003d28:	bf00      	nop
 8003d2a:	370c      	adds	r7, #12
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bc80      	pop	{r7}
 8003d30:	4770      	bx	lr

08003d32 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003d32:	b480      	push	{r7}
 8003d34:	b083      	sub	sp, #12
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8003d3a:	bf00      	nop
 8003d3c:	370c      	adds	r7, #12
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bc80      	pop	{r7}
 8003d42:	4770      	bx	lr

08003d44 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003d4c:	bf00      	nop
 8003d4e:	370c      	adds	r7, #12
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bc80      	pop	{r7}
 8003d54:	4770      	bx	lr

08003d56 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003d56:	b480      	push	{r7}
 8003d58:	b083      	sub	sp, #12
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003d5e:	bf00      	nop
 8003d60:	370c      	adds	r7, #12
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bc80      	pop	{r7}
 8003d66:	4770      	bx	lr

08003d68 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003d70:	bf00      	nop
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bc80      	pop	{r7}
 8003d78:	4770      	bx	lr

08003d7a <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003d7a:	b580      	push	{r7, lr}
 8003d7c:	b084      	sub	sp, #16
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d86:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0320 	and.w	r3, r3, #32
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d113      	bne.n	8003dbe <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	695a      	ldr	r2, [r3, #20]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003daa:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68da      	ldr	r2, [r3, #12]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003dba:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003dbc:	e002      	b.n	8003dc4 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8003dbe:	68f8      	ldr	r0, [r7, #12]
 8003dc0:	f7ff ffae 	bl	8003d20 <HAL_UART_TxCpltCallback>
}
 8003dc4:	bf00      	nop
 8003dc6:	3710      	adds	r7, #16
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8003dda:	68f8      	ldr	r0, [r7, #12]
 8003ddc:	f7ff ffa9 	bl	8003d32 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003de0:	bf00      	nop
 8003de2:	3710      	adds	r7, #16
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}

08003de8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b084      	sub	sp, #16
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df4:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0320 	and.w	r3, r3, #32
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d11e      	bne.n	8003e42 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2200      	movs	r2, #0
 8003e08:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	68da      	ldr	r2, [r3, #12]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e18:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	695a      	ldr	r2, [r3, #20]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f022 0201 	bic.w	r2, r2, #1
 8003e28:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	695a      	ldr	r2, [r3, #20]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e38:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2220      	movs	r2, #32
 8003e3e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8003e42:	68f8      	ldr	r0, [r7, #12]
 8003e44:	f7ff ff7e 	bl	8003d44 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e48:	bf00      	nop
 8003e4a:	3710      	adds	r7, #16
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8003e5e:	68f8      	ldr	r0, [r7, #12]
 8003e60:	f7ff ff79 	bl	8003d56 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e64:	bf00      	nop
 8003e66:	3710      	adds	r7, #16
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}

08003e6c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b084      	sub	sp, #16
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003e74:	2300      	movs	r3, #0
 8003e76:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	695b      	ldr	r3, [r3, #20]
 8003e84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	bf14      	ite	ne
 8003e8c:	2301      	movne	r3, #1
 8003e8e:	2300      	moveq	r3, #0
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	2b21      	cmp	r3, #33	; 0x21
 8003e9e:	d108      	bne.n	8003eb2 <UART_DMAError+0x46>
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d005      	beq.n	8003eb2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003eac:	68b8      	ldr	r0, [r7, #8]
 8003eae:	f000 f827 	bl	8003f00 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	695b      	ldr	r3, [r3, #20]
 8003eb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	bf14      	ite	ne
 8003ec0:	2301      	movne	r3, #1
 8003ec2:	2300      	moveq	r3, #0
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	2b22      	cmp	r3, #34	; 0x22
 8003ed2:	d108      	bne.n	8003ee6 <UART_DMAError+0x7a>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d005      	beq.n	8003ee6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	2200      	movs	r2, #0
 8003ede:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003ee0:	68b8      	ldr	r0, [r7, #8]
 8003ee2:	f000 f822 	bl	8003f2a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eea:	f043 0210 	orr.w	r2, r3, #16
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003ef2:	68b8      	ldr	r0, [r7, #8]
 8003ef4:	f7ff ff38 	bl	8003d68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ef8:	bf00      	nop
 8003efa:	3710      	adds	r7, #16
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	68da      	ldr	r2, [r3, #12]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003f16:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2220      	movs	r2, #32
 8003f1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8003f20:	bf00      	nop
 8003f22:	370c      	adds	r7, #12
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bc80      	pop	{r7}
 8003f28:	4770      	bx	lr

08003f2a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f2a:	b480      	push	{r7}
 8003f2c:	b083      	sub	sp, #12
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	68da      	ldr	r2, [r3, #12]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003f40:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	695a      	ldr	r2, [r3, #20]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f022 0201 	bic.w	r2, r2, #1
 8003f50:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2220      	movs	r2, #32
 8003f56:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003f5a:	bf00      	nop
 8003f5c:	370c      	adds	r7, #12
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bc80      	pop	{r7}
 8003f62:	4770      	bx	lr

08003f64 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b084      	sub	sp, #16
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f70:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2200      	movs	r2, #0
 8003f76:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003f7e:	68f8      	ldr	r0, [r7, #12]
 8003f80:	f7ff fef2 	bl	8003d68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f84:	bf00      	nop
 8003f86:	3710      	adds	r7, #16
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}

08003f8c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b085      	sub	sp, #20
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	2b21      	cmp	r3, #33	; 0x21
 8003f9e:	d144      	bne.n	800402a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fa8:	d11a      	bne.n	8003fe0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a1b      	ldr	r3, [r3, #32]
 8003fae:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	881b      	ldrh	r3, [r3, #0]
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fbe:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	691b      	ldr	r3, [r3, #16]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d105      	bne.n	8003fd4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a1b      	ldr	r3, [r3, #32]
 8003fcc:	1c9a      	adds	r2, r3, #2
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	621a      	str	r2, [r3, #32]
 8003fd2:	e00e      	b.n	8003ff2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6a1b      	ldr	r3, [r3, #32]
 8003fd8:	1c5a      	adds	r2, r3, #1
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	621a      	str	r2, [r3, #32]
 8003fde:	e008      	b.n	8003ff2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6a1b      	ldr	r3, [r3, #32]
 8003fe4:	1c59      	adds	r1, r3, #1
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	6211      	str	r1, [r2, #32]
 8003fea:	781a      	ldrb	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	3b01      	subs	r3, #1
 8003ffa:	b29b      	uxth	r3, r3
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	4619      	mov	r1, r3
 8004000:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004002:	2b00      	cmp	r3, #0
 8004004:	d10f      	bne.n	8004026 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68da      	ldr	r2, [r3, #12]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004014:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	68da      	ldr	r2, [r3, #12]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004024:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004026:	2300      	movs	r3, #0
 8004028:	e000      	b.n	800402c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800402a:	2302      	movs	r3, #2
  }
}
 800402c:	4618      	mov	r0, r3
 800402e:	3714      	adds	r7, #20
 8004030:	46bd      	mov	sp, r7
 8004032:	bc80      	pop	{r7}
 8004034:	4770      	bx	lr

08004036 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004036:	b580      	push	{r7, lr}
 8004038:	b082      	sub	sp, #8
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68da      	ldr	r2, [r3, #12]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800404c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2220      	movs	r2, #32
 8004052:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f7ff fe62 	bl	8003d20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800405c:	2300      	movs	r3, #0
}
 800405e:	4618      	mov	r0, r3
 8004060:	3708      	adds	r7, #8
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b084      	sub	sp, #16
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b22      	cmp	r3, #34	; 0x22
 8004078:	d171      	bne.n	800415e <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004082:	d123      	bne.n	80040cc <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004088:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d10e      	bne.n	80040b0 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	b29b      	uxth	r3, r3
 800409a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800409e:	b29a      	uxth	r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040a8:	1c9a      	adds	r2, r3, #2
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	629a      	str	r2, [r3, #40]	; 0x28
 80040ae:	e029      	b.n	8004104 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	b29a      	uxth	r2, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040c4:	1c5a      	adds	r2, r3, #1
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	629a      	str	r2, [r3, #40]	; 0x28
 80040ca:	e01b      	b.n	8004104 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	691b      	ldr	r3, [r3, #16]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d10a      	bne.n	80040ea <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	6858      	ldr	r0, [r3, #4]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040de:	1c59      	adds	r1, r3, #1
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	6291      	str	r1, [r2, #40]	; 0x28
 80040e4:	b2c2      	uxtb	r2, r0
 80040e6:	701a      	strb	r2, [r3, #0]
 80040e8:	e00c      	b.n	8004104 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	b2da      	uxtb	r2, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040f6:	1c58      	adds	r0, r3, #1
 80040f8:	6879      	ldr	r1, [r7, #4]
 80040fa:	6288      	str	r0, [r1, #40]	; 0x28
 80040fc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004100:	b2d2      	uxtb	r2, r2
 8004102:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004108:	b29b      	uxth	r3, r3
 800410a:	3b01      	subs	r3, #1
 800410c:	b29b      	uxth	r3, r3
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	4619      	mov	r1, r3
 8004112:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004114:	2b00      	cmp	r3, #0
 8004116:	d120      	bne.n	800415a <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68da      	ldr	r2, [r3, #12]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f022 0220 	bic.w	r2, r2, #32
 8004126:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	68da      	ldr	r2, [r3, #12]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004136:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	695a      	ldr	r2, [r3, #20]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f022 0201 	bic.w	r2, r2, #1
 8004146:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2220      	movs	r2, #32
 800414c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f7ff fdf7 	bl	8003d44 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004156:	2300      	movs	r3, #0
 8004158:	e002      	b.n	8004160 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800415a:	2300      	movs	r3, #0
 800415c:	e000      	b.n	8004160 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800415e:	2302      	movs	r3, #2
  }
}
 8004160:	4618      	mov	r0, r3
 8004162:	3710      	adds	r7, #16
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	68da      	ldr	r2, [r3, #12]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	430a      	orrs	r2, r1
 8004184:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	689a      	ldr	r2, [r3, #8]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	431a      	orrs	r2, r3
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	695b      	ldr	r3, [r3, #20]
 8004194:	4313      	orrs	r3, r2
 8004196:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80041a2:	f023 030c 	bic.w	r3, r3, #12
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	6812      	ldr	r2, [r2, #0]
 80041aa:	68f9      	ldr	r1, [r7, #12]
 80041ac:	430b      	orrs	r3, r1
 80041ae:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	695b      	ldr	r3, [r3, #20]
 80041b6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	699a      	ldr	r2, [r3, #24]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	430a      	orrs	r2, r1
 80041c4:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a52      	ldr	r2, [pc, #328]	; (8004314 <UART_SetConfig+0x1ac>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d14e      	bne.n	800426e <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80041d0:	f7fe ff12 	bl	8002ff8 <HAL_RCC_GetPCLK2Freq>
 80041d4:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80041d6:	68ba      	ldr	r2, [r7, #8]
 80041d8:	4613      	mov	r3, r2
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	4413      	add	r3, r2
 80041de:	009a      	lsls	r2, r3, #2
 80041e0:	441a      	add	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ec:	4a4a      	ldr	r2, [pc, #296]	; (8004318 <UART_SetConfig+0x1b0>)
 80041ee:	fba2 2303 	umull	r2, r3, r2, r3
 80041f2:	095b      	lsrs	r3, r3, #5
 80041f4:	0119      	lsls	r1, r3, #4
 80041f6:	68ba      	ldr	r2, [r7, #8]
 80041f8:	4613      	mov	r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	4413      	add	r3, r2
 80041fe:	009a      	lsls	r2, r3, #2
 8004200:	441a      	add	r2, r3
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	009b      	lsls	r3, r3, #2
 8004208:	fbb2 f2f3 	udiv	r2, r2, r3
 800420c:	4b42      	ldr	r3, [pc, #264]	; (8004318 <UART_SetConfig+0x1b0>)
 800420e:	fba3 0302 	umull	r0, r3, r3, r2
 8004212:	095b      	lsrs	r3, r3, #5
 8004214:	2064      	movs	r0, #100	; 0x64
 8004216:	fb00 f303 	mul.w	r3, r0, r3
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	011b      	lsls	r3, r3, #4
 800421e:	3332      	adds	r3, #50	; 0x32
 8004220:	4a3d      	ldr	r2, [pc, #244]	; (8004318 <UART_SetConfig+0x1b0>)
 8004222:	fba2 2303 	umull	r2, r3, r2, r3
 8004226:	095b      	lsrs	r3, r3, #5
 8004228:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800422c:	4419      	add	r1, r3
 800422e:	68ba      	ldr	r2, [r7, #8]
 8004230:	4613      	mov	r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	4413      	add	r3, r2
 8004236:	009a      	lsls	r2, r3, #2
 8004238:	441a      	add	r2, r3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	fbb2 f2f3 	udiv	r2, r2, r3
 8004244:	4b34      	ldr	r3, [pc, #208]	; (8004318 <UART_SetConfig+0x1b0>)
 8004246:	fba3 0302 	umull	r0, r3, r3, r2
 800424a:	095b      	lsrs	r3, r3, #5
 800424c:	2064      	movs	r0, #100	; 0x64
 800424e:	fb00 f303 	mul.w	r3, r0, r3
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	011b      	lsls	r3, r3, #4
 8004256:	3332      	adds	r3, #50	; 0x32
 8004258:	4a2f      	ldr	r2, [pc, #188]	; (8004318 <UART_SetConfig+0x1b0>)
 800425a:	fba2 2303 	umull	r2, r3, r2, r3
 800425e:	095b      	lsrs	r3, r3, #5
 8004260:	f003 020f 	and.w	r2, r3, #15
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	440a      	add	r2, r1
 800426a:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800426c:	e04d      	b.n	800430a <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800426e:	f7fe feaf 	bl	8002fd0 <HAL_RCC_GetPCLK1Freq>
 8004272:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004274:	68ba      	ldr	r2, [r7, #8]
 8004276:	4613      	mov	r3, r2
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	4413      	add	r3, r2
 800427c:	009a      	lsls	r2, r3, #2
 800427e:	441a      	add	r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	fbb2 f3f3 	udiv	r3, r2, r3
 800428a:	4a23      	ldr	r2, [pc, #140]	; (8004318 <UART_SetConfig+0x1b0>)
 800428c:	fba2 2303 	umull	r2, r3, r2, r3
 8004290:	095b      	lsrs	r3, r3, #5
 8004292:	0119      	lsls	r1, r3, #4
 8004294:	68ba      	ldr	r2, [r7, #8]
 8004296:	4613      	mov	r3, r2
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	4413      	add	r3, r2
 800429c:	009a      	lsls	r2, r3, #2
 800429e:	441a      	add	r2, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	fbb2 f2f3 	udiv	r2, r2, r3
 80042aa:	4b1b      	ldr	r3, [pc, #108]	; (8004318 <UART_SetConfig+0x1b0>)
 80042ac:	fba3 0302 	umull	r0, r3, r3, r2
 80042b0:	095b      	lsrs	r3, r3, #5
 80042b2:	2064      	movs	r0, #100	; 0x64
 80042b4:	fb00 f303 	mul.w	r3, r0, r3
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	011b      	lsls	r3, r3, #4
 80042bc:	3332      	adds	r3, #50	; 0x32
 80042be:	4a16      	ldr	r2, [pc, #88]	; (8004318 <UART_SetConfig+0x1b0>)
 80042c0:	fba2 2303 	umull	r2, r3, r2, r3
 80042c4:	095b      	lsrs	r3, r3, #5
 80042c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042ca:	4419      	add	r1, r3
 80042cc:	68ba      	ldr	r2, [r7, #8]
 80042ce:	4613      	mov	r3, r2
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	4413      	add	r3, r2
 80042d4:	009a      	lsls	r2, r3, #2
 80042d6:	441a      	add	r2, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	009b      	lsls	r3, r3, #2
 80042de:	fbb2 f2f3 	udiv	r2, r2, r3
 80042e2:	4b0d      	ldr	r3, [pc, #52]	; (8004318 <UART_SetConfig+0x1b0>)
 80042e4:	fba3 0302 	umull	r0, r3, r3, r2
 80042e8:	095b      	lsrs	r3, r3, #5
 80042ea:	2064      	movs	r0, #100	; 0x64
 80042ec:	fb00 f303 	mul.w	r3, r0, r3
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	011b      	lsls	r3, r3, #4
 80042f4:	3332      	adds	r3, #50	; 0x32
 80042f6:	4a08      	ldr	r2, [pc, #32]	; (8004318 <UART_SetConfig+0x1b0>)
 80042f8:	fba2 2303 	umull	r2, r3, r2, r3
 80042fc:	095b      	lsrs	r3, r3, #5
 80042fe:	f003 020f 	and.w	r2, r3, #15
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	440a      	add	r2, r1
 8004308:	609a      	str	r2, [r3, #8]
}
 800430a:	bf00      	nop
 800430c:	3710      	adds	r7, #16
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	40013800 	.word	0x40013800
 8004318:	51eb851f 	.word	0x51eb851f

0800431c <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800431c:	b480      	push	{r7}
 800431e:	b085      	sub	sp, #20
 8004320:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004322:	f3ef 8305 	mrs	r3, IPSR
 8004326:	60bb      	str	r3, [r7, #8]
  return(result);
 8004328:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800432a:	2b00      	cmp	r3, #0
 800432c:	d10f      	bne.n	800434e <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800432e:	f3ef 8310 	mrs	r3, PRIMASK
 8004332:	607b      	str	r3, [r7, #4]
  return(result);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d109      	bne.n	800434e <osKernelInitialize+0x32>
 800433a:	4b10      	ldr	r3, [pc, #64]	; (800437c <osKernelInitialize+0x60>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2b02      	cmp	r3, #2
 8004340:	d109      	bne.n	8004356 <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004342:	f3ef 8311 	mrs	r3, BASEPRI
 8004346:	603b      	str	r3, [r7, #0]
  return(result);
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d003      	beq.n	8004356 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800434e:	f06f 0305 	mvn.w	r3, #5
 8004352:	60fb      	str	r3, [r7, #12]
 8004354:	e00c      	b.n	8004370 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004356:	4b09      	ldr	r3, [pc, #36]	; (800437c <osKernelInitialize+0x60>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d105      	bne.n	800436a <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800435e:	4b07      	ldr	r3, [pc, #28]	; (800437c <osKernelInitialize+0x60>)
 8004360:	2201      	movs	r2, #1
 8004362:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004364:	2300      	movs	r3, #0
 8004366:	60fb      	str	r3, [r7, #12]
 8004368:	e002      	b.n	8004370 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800436a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800436e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004370:	68fb      	ldr	r3, [r7, #12]
}
 8004372:	4618      	mov	r0, r3
 8004374:	3714      	adds	r7, #20
 8004376:	46bd      	mov	sp, r7
 8004378:	bc80      	pop	{r7}
 800437a:	4770      	bx	lr
 800437c:	200000d4 	.word	0x200000d4

08004380 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004380:	b580      	push	{r7, lr}
 8004382:	b084      	sub	sp, #16
 8004384:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004386:	f3ef 8305 	mrs	r3, IPSR
 800438a:	60bb      	str	r3, [r7, #8]
  return(result);
 800438c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800438e:	2b00      	cmp	r3, #0
 8004390:	d10f      	bne.n	80043b2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004392:	f3ef 8310 	mrs	r3, PRIMASK
 8004396:	607b      	str	r3, [r7, #4]
  return(result);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d109      	bne.n	80043b2 <osKernelStart+0x32>
 800439e:	4b11      	ldr	r3, [pc, #68]	; (80043e4 <osKernelStart+0x64>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d109      	bne.n	80043ba <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80043a6:	f3ef 8311 	mrs	r3, BASEPRI
 80043aa:	603b      	str	r3, [r7, #0]
  return(result);
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d003      	beq.n	80043ba <osKernelStart+0x3a>
    stat = osErrorISR;
 80043b2:	f06f 0305 	mvn.w	r3, #5
 80043b6:	60fb      	str	r3, [r7, #12]
 80043b8:	e00e      	b.n	80043d8 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 80043ba:	4b0a      	ldr	r3, [pc, #40]	; (80043e4 <osKernelStart+0x64>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d107      	bne.n	80043d2 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 80043c2:	4b08      	ldr	r3, [pc, #32]	; (80043e4 <osKernelStart+0x64>)
 80043c4:	2202      	movs	r2, #2
 80043c6:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80043c8:	f001 f864 	bl	8005494 <vTaskStartScheduler>
      stat = osOK;
 80043cc:	2300      	movs	r3, #0
 80043ce:	60fb      	str	r3, [r7, #12]
 80043d0:	e002      	b.n	80043d8 <osKernelStart+0x58>
    } else {
      stat = osError;
 80043d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80043d6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80043d8:	68fb      	ldr	r3, [r7, #12]
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3710      	adds	r7, #16
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}
 80043e2:	bf00      	nop
 80043e4:	200000d4 	.word	0x200000d4

080043e8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b092      	sub	sp, #72	; 0x48
 80043ec:	af04      	add	r7, sp, #16
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80043f4:	2300      	movs	r3, #0
 80043f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043f8:	f3ef 8305 	mrs	r3, IPSR
 80043fc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80043fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8004400:	2b00      	cmp	r3, #0
 8004402:	f040 8094 	bne.w	800452e <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004406:	f3ef 8310 	mrs	r3, PRIMASK
 800440a:	623b      	str	r3, [r7, #32]
  return(result);
 800440c:	6a3b      	ldr	r3, [r7, #32]
 800440e:	2b00      	cmp	r3, #0
 8004410:	f040 808d 	bne.w	800452e <osThreadNew+0x146>
 8004414:	4b48      	ldr	r3, [pc, #288]	; (8004538 <osThreadNew+0x150>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	2b02      	cmp	r3, #2
 800441a:	d106      	bne.n	800442a <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800441c:	f3ef 8311 	mrs	r3, BASEPRI
 8004420:	61fb      	str	r3, [r7, #28]
  return(result);
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	2b00      	cmp	r3, #0
 8004426:	f040 8082 	bne.w	800452e <osThreadNew+0x146>
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d07e      	beq.n	800452e <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8004430:	2380      	movs	r3, #128	; 0x80
 8004432:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8004434:	2318      	movs	r3, #24
 8004436:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8004438:	2300      	movs	r3, #0
 800443a:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 800443c:	f107 031b 	add.w	r3, r7, #27
 8004440:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8004442:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004446:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d045      	beq.n	80044da <osThreadNew+0xf2>
      if (attr->name != NULL) {
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d002      	beq.n	800445c <osThreadNew+0x74>
        name = attr->name;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	699b      	ldr	r3, [r3, #24]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d002      	beq.n	800446a <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	699b      	ldr	r3, [r3, #24]
 8004468:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800446a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800446c:	2b00      	cmp	r3, #0
 800446e:	d008      	beq.n	8004482 <osThreadNew+0x9a>
 8004470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004472:	2b38      	cmp	r3, #56	; 0x38
 8004474:	d805      	bhi.n	8004482 <osThreadNew+0x9a>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	f003 0301 	and.w	r3, r3, #1
 800447e:	2b00      	cmp	r3, #0
 8004480:	d001      	beq.n	8004486 <osThreadNew+0x9e>
        return (NULL);
 8004482:	2300      	movs	r3, #0
 8004484:	e054      	b.n	8004530 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	695b      	ldr	r3, [r3, #20]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d003      	beq.n	8004496 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	695b      	ldr	r3, [r3, #20]
 8004492:	089b      	lsrs	r3, r3, #2
 8004494:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d00e      	beq.n	80044bc <osThreadNew+0xd4>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	2b5b      	cmp	r3, #91	; 0x5b
 80044a4:	d90a      	bls.n	80044bc <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d006      	beq.n	80044bc <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d002      	beq.n	80044bc <osThreadNew+0xd4>
        mem = 1;
 80044b6:	2301      	movs	r3, #1
 80044b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80044ba:	e010      	b.n	80044de <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d10c      	bne.n	80044de <osThreadNew+0xf6>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d108      	bne.n	80044de <osThreadNew+0xf6>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	691b      	ldr	r3, [r3, #16]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d104      	bne.n	80044de <osThreadNew+0xf6>
          mem = 0;
 80044d4:	2300      	movs	r3, #0
 80044d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80044d8:	e001      	b.n	80044de <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 80044da:	2300      	movs	r3, #0
 80044dc:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 80044de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d110      	bne.n	8004506 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80044e8:	687a      	ldr	r2, [r7, #4]
 80044ea:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80044ec:	9202      	str	r2, [sp, #8]
 80044ee:	9301      	str	r3, [sp, #4]
 80044f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044f2:	9300      	str	r3, [sp, #0]
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044f8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80044fa:	68f8      	ldr	r0, [r7, #12]
 80044fc:	f000 fe02 	bl	8005104 <xTaskCreateStatic>
 8004500:	4603      	mov	r3, r0
 8004502:	617b      	str	r3, [r7, #20]
 8004504:	e013      	b.n	800452e <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8004506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004508:	2b00      	cmp	r3, #0
 800450a:	d110      	bne.n	800452e <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800450c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800450e:	b29a      	uxth	r2, r3
 8004510:	f107 0314 	add.w	r3, r7, #20
 8004514:	9301      	str	r3, [sp, #4]
 8004516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004518:	9300      	str	r3, [sp, #0]
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800451e:	68f8      	ldr	r0, [r7, #12]
 8004520:	f000 fe49 	bl	80051b6 <xTaskCreate>
 8004524:	4603      	mov	r3, r0
 8004526:	2b01      	cmp	r3, #1
 8004528:	d001      	beq.n	800452e <osThreadNew+0x146>
          hTask = NULL;
 800452a:	2300      	movs	r3, #0
 800452c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800452e:	697b      	ldr	r3, [r7, #20]
}
 8004530:	4618      	mov	r0, r3
 8004532:	3738      	adds	r7, #56	; 0x38
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}
 8004538:	200000d4 	.word	0x200000d4

0800453c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800453c:	b580      	push	{r7, lr}
 800453e:	b086      	sub	sp, #24
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004544:	f3ef 8305 	mrs	r3, IPSR
 8004548:	613b      	str	r3, [r7, #16]
  return(result);
 800454a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800454c:	2b00      	cmp	r3, #0
 800454e:	d10f      	bne.n	8004570 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004550:	f3ef 8310 	mrs	r3, PRIMASK
 8004554:	60fb      	str	r3, [r7, #12]
  return(result);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d109      	bne.n	8004570 <osDelay+0x34>
 800455c:	4b0d      	ldr	r3, [pc, #52]	; (8004594 <osDelay+0x58>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	2b02      	cmp	r3, #2
 8004562:	d109      	bne.n	8004578 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004564:	f3ef 8311 	mrs	r3, BASEPRI
 8004568:	60bb      	str	r3, [r7, #8]
  return(result);
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d003      	beq.n	8004578 <osDelay+0x3c>
    stat = osErrorISR;
 8004570:	f06f 0305 	mvn.w	r3, #5
 8004574:	617b      	str	r3, [r7, #20]
 8004576:	e007      	b.n	8004588 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8004578:	2300      	movs	r3, #0
 800457a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d002      	beq.n	8004588 <osDelay+0x4c>
      vTaskDelay(ticks);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 ff52 	bl	800542c <vTaskDelay>
    }
  }

  return (stat);
 8004588:	697b      	ldr	r3, [r7, #20]
}
 800458a:	4618      	mov	r0, r3
 800458c:	3718      	adds	r7, #24
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	200000d4 	.word	0x200000d4

08004598 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004598:	b480      	push	{r7}
 800459a:	b085      	sub	sp, #20
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	4a06      	ldr	r2, [pc, #24]	; (80045c0 <vApplicationGetIdleTaskMemory+0x28>)
 80045a8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	4a05      	ldr	r2, [pc, #20]	; (80045c4 <vApplicationGetIdleTaskMemory+0x2c>)
 80045ae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2280      	movs	r2, #128	; 0x80
 80045b4:	601a      	str	r2, [r3, #0]
}
 80045b6:	bf00      	nop
 80045b8:	3714      	adds	r7, #20
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bc80      	pop	{r7}
 80045be:	4770      	bx	lr
 80045c0:	200000d8 	.word	0x200000d8
 80045c4:	20000134 	.word	0x20000134

080045c8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80045c8:	b480      	push	{r7}
 80045ca:	b085      	sub	sp, #20
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	4a07      	ldr	r2, [pc, #28]	; (80045f4 <vApplicationGetTimerTaskMemory+0x2c>)
 80045d8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	4a06      	ldr	r2, [pc, #24]	; (80045f8 <vApplicationGetTimerTaskMemory+0x30>)
 80045de:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80045e6:	601a      	str	r2, [r3, #0]
}
 80045e8:	bf00      	nop
 80045ea:	3714      	adds	r7, #20
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bc80      	pop	{r7}
 80045f0:	4770      	bx	lr
 80045f2:	bf00      	nop
 80045f4:	20000334 	.word	0x20000334
 80045f8:	20000390 	.word	0x20000390

080045fc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f103 0208 	add.w	r2, r3, #8
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004614:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f103 0208 	add.w	r2, r3, #8
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f103 0208 	add.w	r2, r3, #8
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004630:	bf00      	nop
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	bc80      	pop	{r7}
 8004638:	4770      	bx	lr

0800463a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800463a:	b480      	push	{r7}
 800463c:	b083      	sub	sp, #12
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2200      	movs	r2, #0
 8004646:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004648:	bf00      	nop
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	bc80      	pop	{r7}
 8004650:	4770      	bx	lr

08004652 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004652:	b480      	push	{r7}
 8004654:	b085      	sub	sp, #20
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
 800465a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	68fa      	ldr	r2, [r7, #12]
 8004666:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	689a      	ldr	r2, [r3, #8]
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	683a      	ldr	r2, [r7, #0]
 8004676:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	683a      	ldr	r2, [r7, #0]
 800467c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	687a      	ldr	r2, [r7, #4]
 8004682:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	1c5a      	adds	r2, r3, #1
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	601a      	str	r2, [r3, #0]
}
 800468e:	bf00      	nop
 8004690:	3714      	adds	r7, #20
 8004692:	46bd      	mov	sp, r7
 8004694:	bc80      	pop	{r7}
 8004696:	4770      	bx	lr

08004698 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004698:	b480      	push	{r7}
 800469a:	b085      	sub	sp, #20
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046ae:	d103      	bne.n	80046b8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	691b      	ldr	r3, [r3, #16]
 80046b4:	60fb      	str	r3, [r7, #12]
 80046b6:	e00c      	b.n	80046d2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	3308      	adds	r3, #8
 80046bc:	60fb      	str	r3, [r7, #12]
 80046be:	e002      	b.n	80046c6 <vListInsert+0x2e>
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	60fb      	str	r3, [r7, #12]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	68ba      	ldr	r2, [r7, #8]
 80046ce:	429a      	cmp	r2, r3
 80046d0:	d2f6      	bcs.n	80046c0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	685a      	ldr	r2, [r3, #4]
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	683a      	ldr	r2, [r7, #0]
 80046e0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	68fa      	ldr	r2, [r7, #12]
 80046e6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	683a      	ldr	r2, [r7, #0]
 80046ec:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	1c5a      	adds	r2, r3, #1
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	601a      	str	r2, [r3, #0]
}
 80046fe:	bf00      	nop
 8004700:	3714      	adds	r7, #20
 8004702:	46bd      	mov	sp, r7
 8004704:	bc80      	pop	{r7}
 8004706:	4770      	bx	lr

08004708 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	691b      	ldr	r3, [r3, #16]
 8004714:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	687a      	ldr	r2, [r7, #4]
 800471c:	6892      	ldr	r2, [r2, #8]
 800471e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	6852      	ldr	r2, [r2, #4]
 8004728:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	429a      	cmp	r2, r3
 8004732:	d103      	bne.n	800473c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	689a      	ldr	r2, [r3, #8]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	1e5a      	subs	r2, r3, #1
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
}
 8004750:	4618      	mov	r0, r3
 8004752:	3714      	adds	r7, #20
 8004754:	46bd      	mov	sp, r7
 8004756:	bc80      	pop	{r7}
 8004758:	4770      	bx	lr
	...

0800475c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d109      	bne.n	8004784 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004774:	f383 8811 	msr	BASEPRI, r3
 8004778:	f3bf 8f6f 	isb	sy
 800477c:	f3bf 8f4f 	dsb	sy
 8004780:	60bb      	str	r3, [r7, #8]
 8004782:	e7fe      	b.n	8004782 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8004784:	f001 ff98 	bl	80066b8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004790:	68f9      	ldr	r1, [r7, #12]
 8004792:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004794:	fb01 f303 	mul.w	r3, r1, r3
 8004798:	441a      	add	r2, r3
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2200      	movs	r2, #0
 80047a2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047b4:	3b01      	subs	r3, #1
 80047b6:	68f9      	ldr	r1, [r7, #12]
 80047b8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80047ba:	fb01 f303 	mul.w	r3, r1, r3
 80047be:	441a      	add	r2, r3
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	22ff      	movs	r2, #255	; 0xff
 80047c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	22ff      	movs	r2, #255	; 0xff
 80047d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d114      	bne.n	8004804 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	691b      	ldr	r3, [r3, #16]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d01a      	beq.n	8004818 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	3310      	adds	r3, #16
 80047e6:	4618      	mov	r0, r3
 80047e8:	f001 f8d8 	bl	800599c <xTaskRemoveFromEventList>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d012      	beq.n	8004818 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80047f2:	4b0d      	ldr	r3, [pc, #52]	; (8004828 <xQueueGenericReset+0xcc>)
 80047f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047f8:	601a      	str	r2, [r3, #0]
 80047fa:	f3bf 8f4f 	dsb	sy
 80047fe:	f3bf 8f6f 	isb	sy
 8004802:	e009      	b.n	8004818 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	3310      	adds	r3, #16
 8004808:	4618      	mov	r0, r3
 800480a:	f7ff fef7 	bl	80045fc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	3324      	adds	r3, #36	; 0x24
 8004812:	4618      	mov	r0, r3
 8004814:	f7ff fef2 	bl	80045fc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004818:	f001 ff7c 	bl	8006714 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800481c:	2301      	movs	r3, #1
}
 800481e:	4618      	mov	r0, r3
 8004820:	3710      	adds	r7, #16
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
 8004826:	bf00      	nop
 8004828:	e000ed04 	.word	0xe000ed04

0800482c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800482c:	b580      	push	{r7, lr}
 800482e:	b08e      	sub	sp, #56	; 0x38
 8004830:	af02      	add	r7, sp, #8
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	60b9      	str	r1, [r7, #8]
 8004836:	607a      	str	r2, [r7, #4]
 8004838:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d109      	bne.n	8004854 <xQueueGenericCreateStatic+0x28>
 8004840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004844:	f383 8811 	msr	BASEPRI, r3
 8004848:	f3bf 8f6f 	isb	sy
 800484c:	f3bf 8f4f 	dsb	sy
 8004850:	62bb      	str	r3, [r7, #40]	; 0x28
 8004852:	e7fe      	b.n	8004852 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d109      	bne.n	800486e <xQueueGenericCreateStatic+0x42>
 800485a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800485e:	f383 8811 	msr	BASEPRI, r3
 8004862:	f3bf 8f6f 	isb	sy
 8004866:	f3bf 8f4f 	dsb	sy
 800486a:	627b      	str	r3, [r7, #36]	; 0x24
 800486c:	e7fe      	b.n	800486c <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d002      	beq.n	800487a <xQueueGenericCreateStatic+0x4e>
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d001      	beq.n	800487e <xQueueGenericCreateStatic+0x52>
 800487a:	2301      	movs	r3, #1
 800487c:	e000      	b.n	8004880 <xQueueGenericCreateStatic+0x54>
 800487e:	2300      	movs	r3, #0
 8004880:	2b00      	cmp	r3, #0
 8004882:	d109      	bne.n	8004898 <xQueueGenericCreateStatic+0x6c>
 8004884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004888:	f383 8811 	msr	BASEPRI, r3
 800488c:	f3bf 8f6f 	isb	sy
 8004890:	f3bf 8f4f 	dsb	sy
 8004894:	623b      	str	r3, [r7, #32]
 8004896:	e7fe      	b.n	8004896 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d102      	bne.n	80048a4 <xQueueGenericCreateStatic+0x78>
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d101      	bne.n	80048a8 <xQueueGenericCreateStatic+0x7c>
 80048a4:	2301      	movs	r3, #1
 80048a6:	e000      	b.n	80048aa <xQueueGenericCreateStatic+0x7e>
 80048a8:	2300      	movs	r3, #0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d109      	bne.n	80048c2 <xQueueGenericCreateStatic+0x96>
 80048ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048b2:	f383 8811 	msr	BASEPRI, r3
 80048b6:	f3bf 8f6f 	isb	sy
 80048ba:	f3bf 8f4f 	dsb	sy
 80048be:	61fb      	str	r3, [r7, #28]
 80048c0:	e7fe      	b.n	80048c0 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80048c2:	2350      	movs	r3, #80	; 0x50
 80048c4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	2b50      	cmp	r3, #80	; 0x50
 80048ca:	d009      	beq.n	80048e0 <xQueueGenericCreateStatic+0xb4>
 80048cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048d0:	f383 8811 	msr	BASEPRI, r3
 80048d4:	f3bf 8f6f 	isb	sy
 80048d8:	f3bf 8f4f 	dsb	sy
 80048dc:	61bb      	str	r3, [r7, #24]
 80048de:	e7fe      	b.n	80048de <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80048e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00d      	beq.n	8004906 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80048ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ec:	2201      	movs	r2, #1
 80048ee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80048f2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80048f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048f8:	9300      	str	r3, [sp, #0]
 80048fa:	4613      	mov	r3, r2
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	68b9      	ldr	r1, [r7, #8]
 8004900:	68f8      	ldr	r0, [r7, #12]
 8004902:	f000 f805 	bl	8004910 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004908:	4618      	mov	r0, r3
 800490a:	3730      	adds	r7, #48	; 0x30
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}

08004910 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b084      	sub	sp, #16
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	607a      	str	r2, [r7, #4]
 800491c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d103      	bne.n	800492c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004924:	69bb      	ldr	r3, [r7, #24]
 8004926:	69ba      	ldr	r2, [r7, #24]
 8004928:	601a      	str	r2, [r3, #0]
 800492a:	e002      	b.n	8004932 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800492c:	69bb      	ldr	r3, [r7, #24]
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004932:	69bb      	ldr	r3, [r7, #24]
 8004934:	68fa      	ldr	r2, [r7, #12]
 8004936:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	68ba      	ldr	r2, [r7, #8]
 800493c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800493e:	2101      	movs	r1, #1
 8004940:	69b8      	ldr	r0, [r7, #24]
 8004942:	f7ff ff0b 	bl	800475c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004946:	69bb      	ldr	r3, [r7, #24]
 8004948:	78fa      	ldrb	r2, [r7, #3]
 800494a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800494e:	bf00      	nop
 8004950:	3710      	adds	r7, #16
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}
	...

08004958 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b08e      	sub	sp, #56	; 0x38
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	60b9      	str	r1, [r7, #8]
 8004962:	607a      	str	r2, [r7, #4]
 8004964:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004966:	2300      	movs	r3, #0
 8004968:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800496e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004970:	2b00      	cmp	r3, #0
 8004972:	d109      	bne.n	8004988 <xQueueGenericSend+0x30>
 8004974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004978:	f383 8811 	msr	BASEPRI, r3
 800497c:	f3bf 8f6f 	isb	sy
 8004980:	f3bf 8f4f 	dsb	sy
 8004984:	62bb      	str	r3, [r7, #40]	; 0x28
 8004986:	e7fe      	b.n	8004986 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d103      	bne.n	8004996 <xQueueGenericSend+0x3e>
 800498e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004992:	2b00      	cmp	r3, #0
 8004994:	d101      	bne.n	800499a <xQueueGenericSend+0x42>
 8004996:	2301      	movs	r3, #1
 8004998:	e000      	b.n	800499c <xQueueGenericSend+0x44>
 800499a:	2300      	movs	r3, #0
 800499c:	2b00      	cmp	r3, #0
 800499e:	d109      	bne.n	80049b4 <xQueueGenericSend+0x5c>
 80049a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049a4:	f383 8811 	msr	BASEPRI, r3
 80049a8:	f3bf 8f6f 	isb	sy
 80049ac:	f3bf 8f4f 	dsb	sy
 80049b0:	627b      	str	r3, [r7, #36]	; 0x24
 80049b2:	e7fe      	b.n	80049b2 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	d103      	bne.n	80049c2 <xQueueGenericSend+0x6a>
 80049ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d101      	bne.n	80049c6 <xQueueGenericSend+0x6e>
 80049c2:	2301      	movs	r3, #1
 80049c4:	e000      	b.n	80049c8 <xQueueGenericSend+0x70>
 80049c6:	2300      	movs	r3, #0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d109      	bne.n	80049e0 <xQueueGenericSend+0x88>
 80049cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049d0:	f383 8811 	msr	BASEPRI, r3
 80049d4:	f3bf 8f6f 	isb	sy
 80049d8:	f3bf 8f4f 	dsb	sy
 80049dc:	623b      	str	r3, [r7, #32]
 80049de:	e7fe      	b.n	80049de <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80049e0:	f001 f996 	bl	8005d10 <xTaskGetSchedulerState>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d102      	bne.n	80049f0 <xQueueGenericSend+0x98>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d101      	bne.n	80049f4 <xQueueGenericSend+0x9c>
 80049f0:	2301      	movs	r3, #1
 80049f2:	e000      	b.n	80049f6 <xQueueGenericSend+0x9e>
 80049f4:	2300      	movs	r3, #0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d109      	bne.n	8004a0e <xQueueGenericSend+0xb6>
 80049fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049fe:	f383 8811 	msr	BASEPRI, r3
 8004a02:	f3bf 8f6f 	isb	sy
 8004a06:	f3bf 8f4f 	dsb	sy
 8004a0a:	61fb      	str	r3, [r7, #28]
 8004a0c:	e7fe      	b.n	8004a0c <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004a0e:	f001 fe53 	bl	80066b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d302      	bcc.n	8004a24 <xQueueGenericSend+0xcc>
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	2b02      	cmp	r3, #2
 8004a22:	d129      	bne.n	8004a78 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004a24:	683a      	ldr	r2, [r7, #0]
 8004a26:	68b9      	ldr	r1, [r7, #8]
 8004a28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a2a:	f000 f9ff 	bl	8004e2c <prvCopyDataToQueue>
 8004a2e:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d010      	beq.n	8004a5a <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a3a:	3324      	adds	r3, #36	; 0x24
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f000 ffad 	bl	800599c <xTaskRemoveFromEventList>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d013      	beq.n	8004a70 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004a48:	4b3f      	ldr	r3, [pc, #252]	; (8004b48 <xQueueGenericSend+0x1f0>)
 8004a4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a4e:	601a      	str	r2, [r3, #0]
 8004a50:	f3bf 8f4f 	dsb	sy
 8004a54:	f3bf 8f6f 	isb	sy
 8004a58:	e00a      	b.n	8004a70 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d007      	beq.n	8004a70 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004a60:	4b39      	ldr	r3, [pc, #228]	; (8004b48 <xQueueGenericSend+0x1f0>)
 8004a62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a66:	601a      	str	r2, [r3, #0]
 8004a68:	f3bf 8f4f 	dsb	sy
 8004a6c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004a70:	f001 fe50 	bl	8006714 <vPortExitCritical>
				return pdPASS;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e063      	b.n	8004b40 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d103      	bne.n	8004a86 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004a7e:	f001 fe49 	bl	8006714 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004a82:	2300      	movs	r3, #0
 8004a84:	e05c      	b.n	8004b40 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d106      	bne.n	8004a9a <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004a8c:	f107 0314 	add.w	r3, r7, #20
 8004a90:	4618      	mov	r0, r3
 8004a92:	f000 ffe5 	bl	8005a60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004a96:	2301      	movs	r3, #1
 8004a98:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a9a:	f001 fe3b 	bl	8006714 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a9e:	f000 fd5d 	bl	800555c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004aa2:	f001 fe09 	bl	80066b8 <vPortEnterCritical>
 8004aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aa8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004aac:	b25b      	sxtb	r3, r3
 8004aae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ab2:	d103      	bne.n	8004abc <xQueueGenericSend+0x164>
 8004ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004abe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ac2:	b25b      	sxtb	r3, r3
 8004ac4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ac8:	d103      	bne.n	8004ad2 <xQueueGenericSend+0x17a>
 8004aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004acc:	2200      	movs	r2, #0
 8004ace:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ad2:	f001 fe1f 	bl	8006714 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004ad6:	1d3a      	adds	r2, r7, #4
 8004ad8:	f107 0314 	add.w	r3, r7, #20
 8004adc:	4611      	mov	r1, r2
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f000 ffd4 	bl	8005a8c <xTaskCheckForTimeOut>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d124      	bne.n	8004b34 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004aea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004aec:	f000 fa96 	bl	800501c <prvIsQueueFull>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d018      	beq.n	8004b28 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af8:	3310      	adds	r3, #16
 8004afa:	687a      	ldr	r2, [r7, #4]
 8004afc:	4611      	mov	r1, r2
 8004afe:	4618      	mov	r0, r3
 8004b00:	f000 fefe 	bl	8005900 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004b04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b06:	f000 fa21 	bl	8004f4c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004b0a:	f000 fd35 	bl	8005578 <xTaskResumeAll>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	f47f af7c 	bne.w	8004a0e <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8004b16:	4b0c      	ldr	r3, [pc, #48]	; (8004b48 <xQueueGenericSend+0x1f0>)
 8004b18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b1c:	601a      	str	r2, [r3, #0]
 8004b1e:	f3bf 8f4f 	dsb	sy
 8004b22:	f3bf 8f6f 	isb	sy
 8004b26:	e772      	b.n	8004a0e <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004b28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b2a:	f000 fa0f 	bl	8004f4c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004b2e:	f000 fd23 	bl	8005578 <xTaskResumeAll>
 8004b32:	e76c      	b.n	8004a0e <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004b34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004b36:	f000 fa09 	bl	8004f4c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b3a:	f000 fd1d 	bl	8005578 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004b3e:	2300      	movs	r3, #0
		}
	}
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	3738      	adds	r7, #56	; 0x38
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	e000ed04 	.word	0xe000ed04

08004b4c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b08e      	sub	sp, #56	; 0x38
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	60f8      	str	r0, [r7, #12]
 8004b54:	60b9      	str	r1, [r7, #8]
 8004b56:	607a      	str	r2, [r7, #4]
 8004b58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d109      	bne.n	8004b78 <xQueueGenericSendFromISR+0x2c>
 8004b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b68:	f383 8811 	msr	BASEPRI, r3
 8004b6c:	f3bf 8f6f 	isb	sy
 8004b70:	f3bf 8f4f 	dsb	sy
 8004b74:	627b      	str	r3, [r7, #36]	; 0x24
 8004b76:	e7fe      	b.n	8004b76 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d103      	bne.n	8004b86 <xQueueGenericSendFromISR+0x3a>
 8004b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d101      	bne.n	8004b8a <xQueueGenericSendFromISR+0x3e>
 8004b86:	2301      	movs	r3, #1
 8004b88:	e000      	b.n	8004b8c <xQueueGenericSendFromISR+0x40>
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d109      	bne.n	8004ba4 <xQueueGenericSendFromISR+0x58>
 8004b90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b94:	f383 8811 	msr	BASEPRI, r3
 8004b98:	f3bf 8f6f 	isb	sy
 8004b9c:	f3bf 8f4f 	dsb	sy
 8004ba0:	623b      	str	r3, [r7, #32]
 8004ba2:	e7fe      	b.n	8004ba2 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	d103      	bne.n	8004bb2 <xQueueGenericSendFromISR+0x66>
 8004baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d101      	bne.n	8004bb6 <xQueueGenericSendFromISR+0x6a>
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e000      	b.n	8004bb8 <xQueueGenericSendFromISR+0x6c>
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d109      	bne.n	8004bd0 <xQueueGenericSendFromISR+0x84>
 8004bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bc0:	f383 8811 	msr	BASEPRI, r3
 8004bc4:	f3bf 8f6f 	isb	sy
 8004bc8:	f3bf 8f4f 	dsb	sy
 8004bcc:	61fb      	str	r3, [r7, #28]
 8004bce:	e7fe      	b.n	8004bce <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004bd0:	f001 fe2c 	bl	800682c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004bd4:	f3ef 8211 	mrs	r2, BASEPRI
 8004bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bdc:	f383 8811 	msr	BASEPRI, r3
 8004be0:	f3bf 8f6f 	isb	sy
 8004be4:	f3bf 8f4f 	dsb	sy
 8004be8:	61ba      	str	r2, [r7, #24]
 8004bea:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004bec:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004bee:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bf2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d302      	bcc.n	8004c02 <xQueueGenericSendFromISR+0xb6>
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	d12c      	bne.n	8004c5c <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c04:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c08:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004c0c:	683a      	ldr	r2, [r7, #0]
 8004c0e:	68b9      	ldr	r1, [r7, #8]
 8004c10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004c12:	f000 f90b 	bl	8004e2c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004c16:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8004c1a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c1e:	d112      	bne.n	8004c46 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d016      	beq.n	8004c56 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c2a:	3324      	adds	r3, #36	; 0x24
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f000 feb5 	bl	800599c <xTaskRemoveFromEventList>
 8004c32:	4603      	mov	r3, r0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d00e      	beq.n	8004c56 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d00b      	beq.n	8004c56 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2201      	movs	r2, #1
 8004c42:	601a      	str	r2, [r3, #0]
 8004c44:	e007      	b.n	8004c56 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004c46:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004c4a:	3301      	adds	r3, #1
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	b25a      	sxtb	r2, r3
 8004c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004c56:	2301      	movs	r3, #1
 8004c58:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8004c5a:	e001      	b.n	8004c60 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	637b      	str	r3, [r7, #52]	; 0x34
 8004c60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c62:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004c6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3738      	adds	r7, #56	; 0x38
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}

08004c74 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b08c      	sub	sp, #48	; 0x30
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004c80:	2300      	movs	r3, #0
 8004c82:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d109      	bne.n	8004ca2 <xQueueReceive+0x2e>
	__asm volatile
 8004c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c92:	f383 8811 	msr	BASEPRI, r3
 8004c96:	f3bf 8f6f 	isb	sy
 8004c9a:	f3bf 8f4f 	dsb	sy
 8004c9e:	623b      	str	r3, [r7, #32]
 8004ca0:	e7fe      	b.n	8004ca0 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d103      	bne.n	8004cb0 <xQueueReceive+0x3c>
 8004ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d101      	bne.n	8004cb4 <xQueueReceive+0x40>
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e000      	b.n	8004cb6 <xQueueReceive+0x42>
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d109      	bne.n	8004cce <xQueueReceive+0x5a>
 8004cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cbe:	f383 8811 	msr	BASEPRI, r3
 8004cc2:	f3bf 8f6f 	isb	sy
 8004cc6:	f3bf 8f4f 	dsb	sy
 8004cca:	61fb      	str	r3, [r7, #28]
 8004ccc:	e7fe      	b.n	8004ccc <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004cce:	f001 f81f 	bl	8005d10 <xTaskGetSchedulerState>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d102      	bne.n	8004cde <xQueueReceive+0x6a>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d101      	bne.n	8004ce2 <xQueueReceive+0x6e>
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e000      	b.n	8004ce4 <xQueueReceive+0x70>
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d109      	bne.n	8004cfc <xQueueReceive+0x88>
 8004ce8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cec:	f383 8811 	msr	BASEPRI, r3
 8004cf0:	f3bf 8f6f 	isb	sy
 8004cf4:	f3bf 8f4f 	dsb	sy
 8004cf8:	61bb      	str	r3, [r7, #24]
 8004cfa:	e7fe      	b.n	8004cfa <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004cfc:	f001 fcdc 	bl	80066b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d04:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d01f      	beq.n	8004d4c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004d0c:	68b9      	ldr	r1, [r7, #8]
 8004d0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d10:	f000 f8f6 	bl	8004f00 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d16:	1e5a      	subs	r2, r3, #1
 8004d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d1a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d00f      	beq.n	8004d44 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d26:	3310      	adds	r3, #16
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f000 fe37 	bl	800599c <xTaskRemoveFromEventList>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d007      	beq.n	8004d44 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004d34:	4b3c      	ldr	r3, [pc, #240]	; (8004e28 <xQueueReceive+0x1b4>)
 8004d36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d3a:	601a      	str	r2, [r3, #0]
 8004d3c:	f3bf 8f4f 	dsb	sy
 8004d40:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004d44:	f001 fce6 	bl	8006714 <vPortExitCritical>
				return pdPASS;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e069      	b.n	8004e20 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d103      	bne.n	8004d5a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004d52:	f001 fcdf 	bl	8006714 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004d56:	2300      	movs	r3, #0
 8004d58:	e062      	b.n	8004e20 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d106      	bne.n	8004d6e <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004d60:	f107 0310 	add.w	r3, r7, #16
 8004d64:	4618      	mov	r0, r3
 8004d66:	f000 fe7b 	bl	8005a60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004d6e:	f001 fcd1 	bl	8006714 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004d72:	f000 fbf3 	bl	800555c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004d76:	f001 fc9f 	bl	80066b8 <vPortEnterCritical>
 8004d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d7c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d80:	b25b      	sxtb	r3, r3
 8004d82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d86:	d103      	bne.n	8004d90 <xQueueReceive+0x11c>
 8004d88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d92:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d96:	b25b      	sxtb	r3, r3
 8004d98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d9c:	d103      	bne.n	8004da6 <xQueueReceive+0x132>
 8004d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004da0:	2200      	movs	r2, #0
 8004da2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004da6:	f001 fcb5 	bl	8006714 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004daa:	1d3a      	adds	r2, r7, #4
 8004dac:	f107 0310 	add.w	r3, r7, #16
 8004db0:	4611      	mov	r1, r2
 8004db2:	4618      	mov	r0, r3
 8004db4:	f000 fe6a 	bl	8005a8c <xTaskCheckForTimeOut>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d123      	bne.n	8004e06 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004dbe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dc0:	f000 f916 	bl	8004ff0 <prvIsQueueEmpty>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d017      	beq.n	8004dfa <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004dca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dcc:	3324      	adds	r3, #36	; 0x24
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	4611      	mov	r1, r2
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f000 fd94 	bl	8005900 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004dd8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dda:	f000 f8b7 	bl	8004f4c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004dde:	f000 fbcb 	bl	8005578 <xTaskResumeAll>
 8004de2:	4603      	mov	r3, r0
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d189      	bne.n	8004cfc <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8004de8:	4b0f      	ldr	r3, [pc, #60]	; (8004e28 <xQueueReceive+0x1b4>)
 8004dea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dee:	601a      	str	r2, [r3, #0]
 8004df0:	f3bf 8f4f 	dsb	sy
 8004df4:	f3bf 8f6f 	isb	sy
 8004df8:	e780      	b.n	8004cfc <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004dfa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dfc:	f000 f8a6 	bl	8004f4c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004e00:	f000 fbba 	bl	8005578 <xTaskResumeAll>
 8004e04:	e77a      	b.n	8004cfc <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004e06:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e08:	f000 f8a0 	bl	8004f4c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004e0c:	f000 fbb4 	bl	8005578 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e12:	f000 f8ed 	bl	8004ff0 <prvIsQueueEmpty>
 8004e16:	4603      	mov	r3, r0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	f43f af6f 	beq.w	8004cfc <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004e1e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3730      	adds	r7, #48	; 0x30
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	e000ed04 	.word	0xe000ed04

08004e2c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b086      	sub	sp, #24
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	60f8      	str	r0, [r7, #12]
 8004e34:	60b9      	str	r1, [r7, #8]
 8004e36:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e40:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d10d      	bne.n	8004e66 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d14d      	bne.n	8004eee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	4618      	mov	r0, r3
 8004e58:	f000 ff78 	bl	8005d4c <xTaskPriorityDisinherit>
 8004e5c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2200      	movs	r2, #0
 8004e62:	605a      	str	r2, [r3, #4]
 8004e64:	e043      	b.n	8004eee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d119      	bne.n	8004ea0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	6898      	ldr	r0, [r3, #8]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e74:	461a      	mov	r2, r3
 8004e76:	68b9      	ldr	r1, [r7, #8]
 8004e78:	f001 ff12 	bl	8006ca0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	689a      	ldr	r2, [r3, #8]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e84:	441a      	add	r2, r3
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	689a      	ldr	r2, [r3, #8]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d32b      	bcc.n	8004eee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	609a      	str	r2, [r3, #8]
 8004e9e:	e026      	b.n	8004eee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	68d8      	ldr	r0, [r3, #12]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	68b9      	ldr	r1, [r7, #8]
 8004eac:	f001 fef8 	bl	8006ca0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	68da      	ldr	r2, [r3, #12]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb8:	425b      	negs	r3, r3
 8004eba:	441a      	add	r2, r3
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	68da      	ldr	r2, [r3, #12]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d207      	bcs.n	8004edc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	685a      	ldr	r2, [r3, #4]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed4:	425b      	negs	r3, r3
 8004ed6:	441a      	add	r2, r3
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2b02      	cmp	r3, #2
 8004ee0:	d105      	bne.n	8004eee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d002      	beq.n	8004eee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	3b01      	subs	r3, #1
 8004eec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	1c5a      	adds	r2, r3, #1
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004ef6:	697b      	ldr	r3, [r7, #20]
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3718      	adds	r7, #24
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b082      	sub	sp, #8
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d018      	beq.n	8004f44 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	68da      	ldr	r2, [r3, #12]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f1a:	441a      	add	r2, r3
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	68da      	ldr	r2, [r3, #12]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d303      	bcc.n	8004f34 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	68d9      	ldr	r1, [r3, #12]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	6838      	ldr	r0, [r7, #0]
 8004f40:	f001 feae 	bl	8006ca0 <memcpy>
	}
}
 8004f44:	bf00      	nop
 8004f46:	3708      	adds	r7, #8
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}

08004f4c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004f54:	f001 fbb0 	bl	80066b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f5e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f60:	e011      	b.n	8004f86 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d012      	beq.n	8004f90 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	3324      	adds	r3, #36	; 0x24
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f000 fd14 	bl	800599c <xTaskRemoveFromEventList>
 8004f74:	4603      	mov	r3, r0
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d001      	beq.n	8004f7e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004f7a:	f000 fde7 	bl	8005b4c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004f7e:	7bfb      	ldrb	r3, [r7, #15]
 8004f80:	3b01      	subs	r3, #1
 8004f82:	b2db      	uxtb	r3, r3
 8004f84:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	dce9      	bgt.n	8004f62 <prvUnlockQueue+0x16>
 8004f8e:	e000      	b.n	8004f92 <prvUnlockQueue+0x46>
					break;
 8004f90:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	22ff      	movs	r2, #255	; 0xff
 8004f96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004f9a:	f001 fbbb 	bl	8006714 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004f9e:	f001 fb8b 	bl	80066b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004fa8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004faa:	e011      	b.n	8004fd0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	691b      	ldr	r3, [r3, #16]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d012      	beq.n	8004fda <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	3310      	adds	r3, #16
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f000 fcef 	bl	800599c <xTaskRemoveFromEventList>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d001      	beq.n	8004fc8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004fc4:	f000 fdc2 	bl	8005b4c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004fc8:	7bbb      	ldrb	r3, [r7, #14]
 8004fca:	3b01      	subs	r3, #1
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004fd0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	dce9      	bgt.n	8004fac <prvUnlockQueue+0x60>
 8004fd8:	e000      	b.n	8004fdc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004fda:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	22ff      	movs	r2, #255	; 0xff
 8004fe0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004fe4:	f001 fb96 	bl	8006714 <vPortExitCritical>
}
 8004fe8:	bf00      	nop
 8004fea:	3710      	adds	r7, #16
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b084      	sub	sp, #16
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ff8:	f001 fb5e 	bl	80066b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005000:	2b00      	cmp	r3, #0
 8005002:	d102      	bne.n	800500a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005004:	2301      	movs	r3, #1
 8005006:	60fb      	str	r3, [r7, #12]
 8005008:	e001      	b.n	800500e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800500a:	2300      	movs	r3, #0
 800500c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800500e:	f001 fb81 	bl	8006714 <vPortExitCritical>

	return xReturn;
 8005012:	68fb      	ldr	r3, [r7, #12]
}
 8005014:	4618      	mov	r0, r3
 8005016:	3710      	adds	r7, #16
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b084      	sub	sp, #16
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005024:	f001 fb48 	bl	80066b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005030:	429a      	cmp	r2, r3
 8005032:	d102      	bne.n	800503a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005034:	2301      	movs	r3, #1
 8005036:	60fb      	str	r3, [r7, #12]
 8005038:	e001      	b.n	800503e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800503a:	2300      	movs	r3, #0
 800503c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800503e:	f001 fb69 	bl	8006714 <vPortExitCritical>

	return xReturn;
 8005042:	68fb      	ldr	r3, [r7, #12]
}
 8005044:	4618      	mov	r0, r3
 8005046:	3710      	adds	r7, #16
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}

0800504c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800504c:	b480      	push	{r7}
 800504e:	b085      	sub	sp, #20
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
 8005054:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005056:	2300      	movs	r3, #0
 8005058:	60fb      	str	r3, [r7, #12]
 800505a:	e014      	b.n	8005086 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800505c:	4a0e      	ldr	r2, [pc, #56]	; (8005098 <vQueueAddToRegistry+0x4c>)
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d10b      	bne.n	8005080 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005068:	490b      	ldr	r1, [pc, #44]	; (8005098 <vQueueAddToRegistry+0x4c>)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	683a      	ldr	r2, [r7, #0]
 800506e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005072:	4a09      	ldr	r2, [pc, #36]	; (8005098 <vQueueAddToRegistry+0x4c>)
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	00db      	lsls	r3, r3, #3
 8005078:	4413      	add	r3, r2
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800507e:	e005      	b.n	800508c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	3301      	adds	r3, #1
 8005084:	60fb      	str	r3, [r7, #12]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2b07      	cmp	r3, #7
 800508a:	d9e7      	bls.n	800505c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800508c:	bf00      	nop
 800508e:	3714      	adds	r7, #20
 8005090:	46bd      	mov	sp, r7
 8005092:	bc80      	pop	{r7}
 8005094:	4770      	bx	lr
 8005096:	bf00      	nop
 8005098:	20001d74 	.word	0x20001d74

0800509c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800509c:	b580      	push	{r7, lr}
 800509e:	b086      	sub	sp, #24
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	60f8      	str	r0, [r7, #12]
 80050a4:	60b9      	str	r1, [r7, #8]
 80050a6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80050ac:	f001 fb04 	bl	80066b8 <vPortEnterCritical>
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80050b6:	b25b      	sxtb	r3, r3
 80050b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050bc:	d103      	bne.n	80050c6 <vQueueWaitForMessageRestricted+0x2a>
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80050cc:	b25b      	sxtb	r3, r3
 80050ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050d2:	d103      	bne.n	80050dc <vQueueWaitForMessageRestricted+0x40>
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	2200      	movs	r2, #0
 80050d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80050dc:	f001 fb1a 	bl	8006714 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d106      	bne.n	80050f6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	3324      	adds	r3, #36	; 0x24
 80050ec:	687a      	ldr	r2, [r7, #4]
 80050ee:	68b9      	ldr	r1, [r7, #8]
 80050f0:	4618      	mov	r0, r3
 80050f2:	f000 fc29 	bl	8005948 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80050f6:	6978      	ldr	r0, [r7, #20]
 80050f8:	f7ff ff28 	bl	8004f4c <prvUnlockQueue>
	}
 80050fc:	bf00      	nop
 80050fe:	3718      	adds	r7, #24
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}

08005104 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005104:	b580      	push	{r7, lr}
 8005106:	b08e      	sub	sp, #56	; 0x38
 8005108:	af04      	add	r7, sp, #16
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	607a      	str	r2, [r7, #4]
 8005110:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005112:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005114:	2b00      	cmp	r3, #0
 8005116:	d109      	bne.n	800512c <xTaskCreateStatic+0x28>
 8005118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800511c:	f383 8811 	msr	BASEPRI, r3
 8005120:	f3bf 8f6f 	isb	sy
 8005124:	f3bf 8f4f 	dsb	sy
 8005128:	623b      	str	r3, [r7, #32]
 800512a:	e7fe      	b.n	800512a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800512c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800512e:	2b00      	cmp	r3, #0
 8005130:	d109      	bne.n	8005146 <xTaskCreateStatic+0x42>
 8005132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005136:	f383 8811 	msr	BASEPRI, r3
 800513a:	f3bf 8f6f 	isb	sy
 800513e:	f3bf 8f4f 	dsb	sy
 8005142:	61fb      	str	r3, [r7, #28]
 8005144:	e7fe      	b.n	8005144 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005146:	235c      	movs	r3, #92	; 0x5c
 8005148:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	2b5c      	cmp	r3, #92	; 0x5c
 800514e:	d009      	beq.n	8005164 <xTaskCreateStatic+0x60>
 8005150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005154:	f383 8811 	msr	BASEPRI, r3
 8005158:	f3bf 8f6f 	isb	sy
 800515c:	f3bf 8f4f 	dsb	sy
 8005160:	61bb      	str	r3, [r7, #24]
 8005162:	e7fe      	b.n	8005162 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005166:	2b00      	cmp	r3, #0
 8005168:	d01e      	beq.n	80051a8 <xTaskCreateStatic+0xa4>
 800516a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800516c:	2b00      	cmp	r3, #0
 800516e:	d01b      	beq.n	80051a8 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005172:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005176:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005178:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800517a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517c:	2202      	movs	r2, #2
 800517e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005182:	2300      	movs	r3, #0
 8005184:	9303      	str	r3, [sp, #12]
 8005186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005188:	9302      	str	r3, [sp, #8]
 800518a:	f107 0314 	add.w	r3, r7, #20
 800518e:	9301      	str	r3, [sp, #4]
 8005190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005192:	9300      	str	r3, [sp, #0]
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	687a      	ldr	r2, [r7, #4]
 8005198:	68b9      	ldr	r1, [r7, #8]
 800519a:	68f8      	ldr	r0, [r7, #12]
 800519c:	f000 f850 	bl	8005240 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80051a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80051a2:	f000 f8d3 	bl	800534c <prvAddNewTaskToReadyList>
 80051a6:	e001      	b.n	80051ac <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 80051a8:	2300      	movs	r3, #0
 80051aa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80051ac:	697b      	ldr	r3, [r7, #20]
	}
 80051ae:	4618      	mov	r0, r3
 80051b0:	3728      	adds	r7, #40	; 0x28
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}

080051b6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80051b6:	b580      	push	{r7, lr}
 80051b8:	b08c      	sub	sp, #48	; 0x30
 80051ba:	af04      	add	r7, sp, #16
 80051bc:	60f8      	str	r0, [r7, #12]
 80051be:	60b9      	str	r1, [r7, #8]
 80051c0:	603b      	str	r3, [r7, #0]
 80051c2:	4613      	mov	r3, r2
 80051c4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051c6:	88fb      	ldrh	r3, [r7, #6]
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	4618      	mov	r0, r3
 80051cc:	f001 fb6a 	bl	80068a4 <pvPortMalloc>
 80051d0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d00e      	beq.n	80051f6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80051d8:	205c      	movs	r0, #92	; 0x5c
 80051da:	f001 fb63 	bl	80068a4 <pvPortMalloc>
 80051de:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d003      	beq.n	80051ee <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	697a      	ldr	r2, [r7, #20]
 80051ea:	631a      	str	r2, [r3, #48]	; 0x30
 80051ec:	e005      	b.n	80051fa <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80051ee:	6978      	ldr	r0, [r7, #20]
 80051f0:	f001 fc1a 	bl	8006a28 <vPortFree>
 80051f4:	e001      	b.n	80051fa <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80051f6:	2300      	movs	r3, #0
 80051f8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d017      	beq.n	8005230 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	2200      	movs	r2, #0
 8005204:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005208:	88fa      	ldrh	r2, [r7, #6]
 800520a:	2300      	movs	r3, #0
 800520c:	9303      	str	r3, [sp, #12]
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	9302      	str	r3, [sp, #8]
 8005212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005214:	9301      	str	r3, [sp, #4]
 8005216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005218:	9300      	str	r3, [sp, #0]
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	68b9      	ldr	r1, [r7, #8]
 800521e:	68f8      	ldr	r0, [r7, #12]
 8005220:	f000 f80e 	bl	8005240 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005224:	69f8      	ldr	r0, [r7, #28]
 8005226:	f000 f891 	bl	800534c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800522a:	2301      	movs	r3, #1
 800522c:	61bb      	str	r3, [r7, #24]
 800522e:	e002      	b.n	8005236 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005230:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005234:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005236:	69bb      	ldr	r3, [r7, #24]
	}
 8005238:	4618      	mov	r0, r3
 800523a:	3720      	adds	r7, #32
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b088      	sub	sp, #32
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	607a      	str	r2, [r7, #4]
 800524c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800524e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005250:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	461a      	mov	r2, r3
 8005258:	21a5      	movs	r1, #165	; 0xa5
 800525a:	f001 fd2c 	bl	8006cb6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800525e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005260:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005268:	3b01      	subs	r3, #1
 800526a:	009b      	lsls	r3, r3, #2
 800526c:	4413      	add	r3, r2
 800526e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	f023 0307 	bic.w	r3, r3, #7
 8005276:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005278:	69bb      	ldr	r3, [r7, #24]
 800527a:	f003 0307 	and.w	r3, r3, #7
 800527e:	2b00      	cmp	r3, #0
 8005280:	d009      	beq.n	8005296 <prvInitialiseNewTask+0x56>
 8005282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005286:	f383 8811 	msr	BASEPRI, r3
 800528a:	f3bf 8f6f 	isb	sy
 800528e:	f3bf 8f4f 	dsb	sy
 8005292:	617b      	str	r3, [r7, #20]
 8005294:	e7fe      	b.n	8005294 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005296:	2300      	movs	r3, #0
 8005298:	61fb      	str	r3, [r7, #28]
 800529a:	e012      	b.n	80052c2 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800529c:	68ba      	ldr	r2, [r7, #8]
 800529e:	69fb      	ldr	r3, [r7, #28]
 80052a0:	4413      	add	r3, r2
 80052a2:	7819      	ldrb	r1, [r3, #0]
 80052a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	4413      	add	r3, r2
 80052aa:	3334      	adds	r3, #52	; 0x34
 80052ac:	460a      	mov	r2, r1
 80052ae:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	69fb      	ldr	r3, [r7, #28]
 80052b4:	4413      	add	r3, r2
 80052b6:	781b      	ldrb	r3, [r3, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d006      	beq.n	80052ca <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	3301      	adds	r3, #1
 80052c0:	61fb      	str	r3, [r7, #28]
 80052c2:	69fb      	ldr	r3, [r7, #28]
 80052c4:	2b0f      	cmp	r3, #15
 80052c6:	d9e9      	bls.n	800529c <prvInitialiseNewTask+0x5c>
 80052c8:	e000      	b.n	80052cc <prvInitialiseNewTask+0x8c>
		{
			break;
 80052ca:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80052cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ce:	2200      	movs	r2, #0
 80052d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80052d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052d6:	2b37      	cmp	r3, #55	; 0x37
 80052d8:	d901      	bls.n	80052de <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80052da:	2337      	movs	r3, #55	; 0x37
 80052dc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80052de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052e2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80052e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052e8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80052ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ec:	2200      	movs	r2, #0
 80052ee:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80052f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052f2:	3304      	adds	r3, #4
 80052f4:	4618      	mov	r0, r3
 80052f6:	f7ff f9a0 	bl	800463a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80052fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052fc:	3318      	adds	r3, #24
 80052fe:	4618      	mov	r0, r3
 8005300:	f7ff f99b 	bl	800463a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005306:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005308:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800530a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800530c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005312:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005316:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005318:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800531a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800531c:	2200      	movs	r2, #0
 800531e:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005322:	2200      	movs	r2, #0
 8005324:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005328:	683a      	ldr	r2, [r7, #0]
 800532a:	68f9      	ldr	r1, [r7, #12]
 800532c:	69b8      	ldr	r0, [r7, #24]
 800532e:	f001 f8d7 	bl	80064e0 <pxPortInitialiseStack>
 8005332:	4602      	mov	r2, r0
 8005334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005336:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800533a:	2b00      	cmp	r3, #0
 800533c:	d002      	beq.n	8005344 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800533e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005340:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005342:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005344:	bf00      	nop
 8005346:	3720      	adds	r7, #32
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b082      	sub	sp, #8
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005354:	f001 f9b0 	bl	80066b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005358:	4b2d      	ldr	r3, [pc, #180]	; (8005410 <prvAddNewTaskToReadyList+0xc4>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	3301      	adds	r3, #1
 800535e:	4a2c      	ldr	r2, [pc, #176]	; (8005410 <prvAddNewTaskToReadyList+0xc4>)
 8005360:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005362:	4b2c      	ldr	r3, [pc, #176]	; (8005414 <prvAddNewTaskToReadyList+0xc8>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d109      	bne.n	800537e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800536a:	4a2a      	ldr	r2, [pc, #168]	; (8005414 <prvAddNewTaskToReadyList+0xc8>)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005370:	4b27      	ldr	r3, [pc, #156]	; (8005410 <prvAddNewTaskToReadyList+0xc4>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2b01      	cmp	r3, #1
 8005376:	d110      	bne.n	800539a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005378:	f000 fc0c 	bl	8005b94 <prvInitialiseTaskLists>
 800537c:	e00d      	b.n	800539a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800537e:	4b26      	ldr	r3, [pc, #152]	; (8005418 <prvAddNewTaskToReadyList+0xcc>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d109      	bne.n	800539a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005386:	4b23      	ldr	r3, [pc, #140]	; (8005414 <prvAddNewTaskToReadyList+0xc8>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005390:	429a      	cmp	r2, r3
 8005392:	d802      	bhi.n	800539a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005394:	4a1f      	ldr	r2, [pc, #124]	; (8005414 <prvAddNewTaskToReadyList+0xc8>)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800539a:	4b20      	ldr	r3, [pc, #128]	; (800541c <prvAddNewTaskToReadyList+0xd0>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	3301      	adds	r3, #1
 80053a0:	4a1e      	ldr	r2, [pc, #120]	; (800541c <prvAddNewTaskToReadyList+0xd0>)
 80053a2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80053a4:	4b1d      	ldr	r3, [pc, #116]	; (800541c <prvAddNewTaskToReadyList+0xd0>)
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053b0:	4b1b      	ldr	r3, [pc, #108]	; (8005420 <prvAddNewTaskToReadyList+0xd4>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d903      	bls.n	80053c0 <prvAddNewTaskToReadyList+0x74>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053bc:	4a18      	ldr	r2, [pc, #96]	; (8005420 <prvAddNewTaskToReadyList+0xd4>)
 80053be:	6013      	str	r3, [r2, #0]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053c4:	4613      	mov	r3, r2
 80053c6:	009b      	lsls	r3, r3, #2
 80053c8:	4413      	add	r3, r2
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	4a15      	ldr	r2, [pc, #84]	; (8005424 <prvAddNewTaskToReadyList+0xd8>)
 80053ce:	441a      	add	r2, r3
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	3304      	adds	r3, #4
 80053d4:	4619      	mov	r1, r3
 80053d6:	4610      	mov	r0, r2
 80053d8:	f7ff f93b 	bl	8004652 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80053dc:	f001 f99a 	bl	8006714 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80053e0:	4b0d      	ldr	r3, [pc, #52]	; (8005418 <prvAddNewTaskToReadyList+0xcc>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d00e      	beq.n	8005406 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80053e8:	4b0a      	ldr	r3, [pc, #40]	; (8005414 <prvAddNewTaskToReadyList+0xc8>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d207      	bcs.n	8005406 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80053f6:	4b0c      	ldr	r3, [pc, #48]	; (8005428 <prvAddNewTaskToReadyList+0xdc>)
 80053f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053fc:	601a      	str	r2, [r3, #0]
 80053fe:	f3bf 8f4f 	dsb	sy
 8005402:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005406:	bf00      	nop
 8005408:	3708      	adds	r7, #8
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	20000c64 	.word	0x20000c64
 8005414:	20000790 	.word	0x20000790
 8005418:	20000c70 	.word	0x20000c70
 800541c:	20000c80 	.word	0x20000c80
 8005420:	20000c6c 	.word	0x20000c6c
 8005424:	20000794 	.word	0x20000794
 8005428:	e000ed04 	.word	0xe000ed04

0800542c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800542c:	b580      	push	{r7, lr}
 800542e:	b084      	sub	sp, #16
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005434:	2300      	movs	r3, #0
 8005436:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d016      	beq.n	800546c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800543e:	4b13      	ldr	r3, [pc, #76]	; (800548c <vTaskDelay+0x60>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d009      	beq.n	800545a <vTaskDelay+0x2e>
 8005446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800544a:	f383 8811 	msr	BASEPRI, r3
 800544e:	f3bf 8f6f 	isb	sy
 8005452:	f3bf 8f4f 	dsb	sy
 8005456:	60bb      	str	r3, [r7, #8]
 8005458:	e7fe      	b.n	8005458 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800545a:	f000 f87f 	bl	800555c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800545e:	2100      	movs	r1, #0
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f000 fcdf 	bl	8005e24 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005466:	f000 f887 	bl	8005578 <xTaskResumeAll>
 800546a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d107      	bne.n	8005482 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8005472:	4b07      	ldr	r3, [pc, #28]	; (8005490 <vTaskDelay+0x64>)
 8005474:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005478:	601a      	str	r2, [r3, #0]
 800547a:	f3bf 8f4f 	dsb	sy
 800547e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005482:	bf00      	nop
 8005484:	3710      	adds	r7, #16
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop
 800548c:	20000c8c 	.word	0x20000c8c
 8005490:	e000ed04 	.word	0xe000ed04

08005494 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b08a      	sub	sp, #40	; 0x28
 8005498:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800549a:	2300      	movs	r3, #0
 800549c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800549e:	2300      	movs	r3, #0
 80054a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80054a2:	463a      	mov	r2, r7
 80054a4:	1d39      	adds	r1, r7, #4
 80054a6:	f107 0308 	add.w	r3, r7, #8
 80054aa:	4618      	mov	r0, r3
 80054ac:	f7ff f874 	bl	8004598 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80054b0:	6839      	ldr	r1, [r7, #0]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	68ba      	ldr	r2, [r7, #8]
 80054b6:	9202      	str	r2, [sp, #8]
 80054b8:	9301      	str	r3, [sp, #4]
 80054ba:	2300      	movs	r3, #0
 80054bc:	9300      	str	r3, [sp, #0]
 80054be:	2300      	movs	r3, #0
 80054c0:	460a      	mov	r2, r1
 80054c2:	4920      	ldr	r1, [pc, #128]	; (8005544 <vTaskStartScheduler+0xb0>)
 80054c4:	4820      	ldr	r0, [pc, #128]	; (8005548 <vTaskStartScheduler+0xb4>)
 80054c6:	f7ff fe1d 	bl	8005104 <xTaskCreateStatic>
 80054ca:	4602      	mov	r2, r0
 80054cc:	4b1f      	ldr	r3, [pc, #124]	; (800554c <vTaskStartScheduler+0xb8>)
 80054ce:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80054d0:	4b1e      	ldr	r3, [pc, #120]	; (800554c <vTaskStartScheduler+0xb8>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d002      	beq.n	80054de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80054d8:	2301      	movs	r3, #1
 80054da:	617b      	str	r3, [r7, #20]
 80054dc:	e001      	b.n	80054e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80054de:	2300      	movs	r3, #0
 80054e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	d102      	bne.n	80054ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80054e8:	f000 fcf0 	bl	8005ecc <xTimerCreateTimerTask>
 80054ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d115      	bne.n	8005520 <vTaskStartScheduler+0x8c>
 80054f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054f8:	f383 8811 	msr	BASEPRI, r3
 80054fc:	f3bf 8f6f 	isb	sy
 8005500:	f3bf 8f4f 	dsb	sy
 8005504:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005506:	4b12      	ldr	r3, [pc, #72]	; (8005550 <vTaskStartScheduler+0xbc>)
 8005508:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800550c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800550e:	4b11      	ldr	r3, [pc, #68]	; (8005554 <vTaskStartScheduler+0xc0>)
 8005510:	2201      	movs	r2, #1
 8005512:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005514:	4b10      	ldr	r3, [pc, #64]	; (8005558 <vTaskStartScheduler+0xc4>)
 8005516:	2200      	movs	r2, #0
 8005518:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800551a:	f001 f85d 	bl	80065d8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800551e:	e00d      	b.n	800553c <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005526:	d109      	bne.n	800553c <vTaskStartScheduler+0xa8>
 8005528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800552c:	f383 8811 	msr	BASEPRI, r3
 8005530:	f3bf 8f6f 	isb	sy
 8005534:	f3bf 8f4f 	dsb	sy
 8005538:	60fb      	str	r3, [r7, #12]
 800553a:	e7fe      	b.n	800553a <vTaskStartScheduler+0xa6>
}
 800553c:	bf00      	nop
 800553e:	3718      	adds	r7, #24
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}
 8005544:	08007ea4 	.word	0x08007ea4
 8005548:	08005b65 	.word	0x08005b65
 800554c:	20000c88 	.word	0x20000c88
 8005550:	20000c84 	.word	0x20000c84
 8005554:	20000c70 	.word	0x20000c70
 8005558:	20000c68 	.word	0x20000c68

0800555c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800555c:	b480      	push	{r7}
 800555e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005560:	4b04      	ldr	r3, [pc, #16]	; (8005574 <vTaskSuspendAll+0x18>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	3301      	adds	r3, #1
 8005566:	4a03      	ldr	r2, [pc, #12]	; (8005574 <vTaskSuspendAll+0x18>)
 8005568:	6013      	str	r3, [r2, #0]
}
 800556a:	bf00      	nop
 800556c:	46bd      	mov	sp, r7
 800556e:	bc80      	pop	{r7}
 8005570:	4770      	bx	lr
 8005572:	bf00      	nop
 8005574:	20000c8c 	.word	0x20000c8c

08005578 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b084      	sub	sp, #16
 800557c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800557e:	2300      	movs	r3, #0
 8005580:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005582:	2300      	movs	r3, #0
 8005584:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005586:	4b41      	ldr	r3, [pc, #260]	; (800568c <xTaskResumeAll+0x114>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d109      	bne.n	80055a2 <xTaskResumeAll+0x2a>
 800558e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005592:	f383 8811 	msr	BASEPRI, r3
 8005596:	f3bf 8f6f 	isb	sy
 800559a:	f3bf 8f4f 	dsb	sy
 800559e:	603b      	str	r3, [r7, #0]
 80055a0:	e7fe      	b.n	80055a0 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80055a2:	f001 f889 	bl	80066b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80055a6:	4b39      	ldr	r3, [pc, #228]	; (800568c <xTaskResumeAll+0x114>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	3b01      	subs	r3, #1
 80055ac:	4a37      	ldr	r2, [pc, #220]	; (800568c <xTaskResumeAll+0x114>)
 80055ae:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055b0:	4b36      	ldr	r3, [pc, #216]	; (800568c <xTaskResumeAll+0x114>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d162      	bne.n	800567e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80055b8:	4b35      	ldr	r3, [pc, #212]	; (8005690 <xTaskResumeAll+0x118>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d05e      	beq.n	800567e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80055c0:	e02f      	b.n	8005622 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80055c2:	4b34      	ldr	r3, [pc, #208]	; (8005694 <xTaskResumeAll+0x11c>)
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	3318      	adds	r3, #24
 80055ce:	4618      	mov	r0, r3
 80055d0:	f7ff f89a 	bl	8004708 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	3304      	adds	r3, #4
 80055d8:	4618      	mov	r0, r3
 80055da:	f7ff f895 	bl	8004708 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055e2:	4b2d      	ldr	r3, [pc, #180]	; (8005698 <xTaskResumeAll+0x120>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d903      	bls.n	80055f2 <xTaskResumeAll+0x7a>
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ee:	4a2a      	ldr	r2, [pc, #168]	; (8005698 <xTaskResumeAll+0x120>)
 80055f0:	6013      	str	r3, [r2, #0]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055f6:	4613      	mov	r3, r2
 80055f8:	009b      	lsls	r3, r3, #2
 80055fa:	4413      	add	r3, r2
 80055fc:	009b      	lsls	r3, r3, #2
 80055fe:	4a27      	ldr	r2, [pc, #156]	; (800569c <xTaskResumeAll+0x124>)
 8005600:	441a      	add	r2, r3
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	3304      	adds	r3, #4
 8005606:	4619      	mov	r1, r3
 8005608:	4610      	mov	r0, r2
 800560a:	f7ff f822 	bl	8004652 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005612:	4b23      	ldr	r3, [pc, #140]	; (80056a0 <xTaskResumeAll+0x128>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005618:	429a      	cmp	r2, r3
 800561a:	d302      	bcc.n	8005622 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800561c:	4b21      	ldr	r3, [pc, #132]	; (80056a4 <xTaskResumeAll+0x12c>)
 800561e:	2201      	movs	r2, #1
 8005620:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005622:	4b1c      	ldr	r3, [pc, #112]	; (8005694 <xTaskResumeAll+0x11c>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d1cb      	bne.n	80055c2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d001      	beq.n	8005634 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005630:	f000 fb4a 	bl	8005cc8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005634:	4b1c      	ldr	r3, [pc, #112]	; (80056a8 <xTaskResumeAll+0x130>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d010      	beq.n	8005662 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005640:	f000 f844 	bl	80056cc <xTaskIncrementTick>
 8005644:	4603      	mov	r3, r0
 8005646:	2b00      	cmp	r3, #0
 8005648:	d002      	beq.n	8005650 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800564a:	4b16      	ldr	r3, [pc, #88]	; (80056a4 <xTaskResumeAll+0x12c>)
 800564c:	2201      	movs	r2, #1
 800564e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	3b01      	subs	r3, #1
 8005654:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d1f1      	bne.n	8005640 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800565c:	4b12      	ldr	r3, [pc, #72]	; (80056a8 <xTaskResumeAll+0x130>)
 800565e:	2200      	movs	r2, #0
 8005660:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005662:	4b10      	ldr	r3, [pc, #64]	; (80056a4 <xTaskResumeAll+0x12c>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d009      	beq.n	800567e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800566a:	2301      	movs	r3, #1
 800566c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800566e:	4b0f      	ldr	r3, [pc, #60]	; (80056ac <xTaskResumeAll+0x134>)
 8005670:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005674:	601a      	str	r2, [r3, #0]
 8005676:	f3bf 8f4f 	dsb	sy
 800567a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800567e:	f001 f849 	bl	8006714 <vPortExitCritical>

	return xAlreadyYielded;
 8005682:	68bb      	ldr	r3, [r7, #8]
}
 8005684:	4618      	mov	r0, r3
 8005686:	3710      	adds	r7, #16
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}
 800568c:	20000c8c 	.word	0x20000c8c
 8005690:	20000c64 	.word	0x20000c64
 8005694:	20000c24 	.word	0x20000c24
 8005698:	20000c6c 	.word	0x20000c6c
 800569c:	20000794 	.word	0x20000794
 80056a0:	20000790 	.word	0x20000790
 80056a4:	20000c78 	.word	0x20000c78
 80056a8:	20000c74 	.word	0x20000c74
 80056ac:	e000ed04 	.word	0xe000ed04

080056b0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80056b0:	b480      	push	{r7}
 80056b2:	b083      	sub	sp, #12
 80056b4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80056b6:	4b04      	ldr	r3, [pc, #16]	; (80056c8 <xTaskGetTickCount+0x18>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80056bc:	687b      	ldr	r3, [r7, #4]
}
 80056be:	4618      	mov	r0, r3
 80056c0:	370c      	adds	r7, #12
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bc80      	pop	{r7}
 80056c6:	4770      	bx	lr
 80056c8:	20000c68 	.word	0x20000c68

080056cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b086      	sub	sp, #24
 80056d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80056d2:	2300      	movs	r3, #0
 80056d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056d6:	4b51      	ldr	r3, [pc, #324]	; (800581c <xTaskIncrementTick+0x150>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	f040 808d 	bne.w	80057fa <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80056e0:	4b4f      	ldr	r3, [pc, #316]	; (8005820 <xTaskIncrementTick+0x154>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	3301      	adds	r3, #1
 80056e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80056e8:	4a4d      	ldr	r2, [pc, #308]	; (8005820 <xTaskIncrementTick+0x154>)
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d11f      	bne.n	8005734 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80056f4:	4b4b      	ldr	r3, [pc, #300]	; (8005824 <xTaskIncrementTick+0x158>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d009      	beq.n	8005712 <xTaskIncrementTick+0x46>
 80056fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005702:	f383 8811 	msr	BASEPRI, r3
 8005706:	f3bf 8f6f 	isb	sy
 800570a:	f3bf 8f4f 	dsb	sy
 800570e:	603b      	str	r3, [r7, #0]
 8005710:	e7fe      	b.n	8005710 <xTaskIncrementTick+0x44>
 8005712:	4b44      	ldr	r3, [pc, #272]	; (8005824 <xTaskIncrementTick+0x158>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	60fb      	str	r3, [r7, #12]
 8005718:	4b43      	ldr	r3, [pc, #268]	; (8005828 <xTaskIncrementTick+0x15c>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a41      	ldr	r2, [pc, #260]	; (8005824 <xTaskIncrementTick+0x158>)
 800571e:	6013      	str	r3, [r2, #0]
 8005720:	4a41      	ldr	r2, [pc, #260]	; (8005828 <xTaskIncrementTick+0x15c>)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6013      	str	r3, [r2, #0]
 8005726:	4b41      	ldr	r3, [pc, #260]	; (800582c <xTaskIncrementTick+0x160>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	3301      	adds	r3, #1
 800572c:	4a3f      	ldr	r2, [pc, #252]	; (800582c <xTaskIncrementTick+0x160>)
 800572e:	6013      	str	r3, [r2, #0]
 8005730:	f000 faca 	bl	8005cc8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005734:	4b3e      	ldr	r3, [pc, #248]	; (8005830 <xTaskIncrementTick+0x164>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	693a      	ldr	r2, [r7, #16]
 800573a:	429a      	cmp	r2, r3
 800573c:	d34e      	bcc.n	80057dc <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800573e:	4b39      	ldr	r3, [pc, #228]	; (8005824 <xTaskIncrementTick+0x158>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d101      	bne.n	800574c <xTaskIncrementTick+0x80>
 8005748:	2301      	movs	r3, #1
 800574a:	e000      	b.n	800574e <xTaskIncrementTick+0x82>
 800574c:	2300      	movs	r3, #0
 800574e:	2b00      	cmp	r3, #0
 8005750:	d004      	beq.n	800575c <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005752:	4b37      	ldr	r3, [pc, #220]	; (8005830 <xTaskIncrementTick+0x164>)
 8005754:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005758:	601a      	str	r2, [r3, #0]
					break;
 800575a:	e03f      	b.n	80057dc <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800575c:	4b31      	ldr	r3, [pc, #196]	; (8005824 <xTaskIncrementTick+0x158>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	68db      	ldr	r3, [r3, #12]
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800576c:	693a      	ldr	r2, [r7, #16]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	429a      	cmp	r2, r3
 8005772:	d203      	bcs.n	800577c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005774:	4a2e      	ldr	r2, [pc, #184]	; (8005830 <xTaskIncrementTick+0x164>)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6013      	str	r3, [r2, #0]
						break;
 800577a:	e02f      	b.n	80057dc <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	3304      	adds	r3, #4
 8005780:	4618      	mov	r0, r3
 8005782:	f7fe ffc1 	bl	8004708 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800578a:	2b00      	cmp	r3, #0
 800578c:	d004      	beq.n	8005798 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	3318      	adds	r3, #24
 8005792:	4618      	mov	r0, r3
 8005794:	f7fe ffb8 	bl	8004708 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800579c:	4b25      	ldr	r3, [pc, #148]	; (8005834 <xTaskIncrementTick+0x168>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d903      	bls.n	80057ac <xTaskIncrementTick+0xe0>
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057a8:	4a22      	ldr	r2, [pc, #136]	; (8005834 <xTaskIncrementTick+0x168>)
 80057aa:	6013      	str	r3, [r2, #0]
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057b0:	4613      	mov	r3, r2
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	4413      	add	r3, r2
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	4a1f      	ldr	r2, [pc, #124]	; (8005838 <xTaskIncrementTick+0x16c>)
 80057ba:	441a      	add	r2, r3
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	3304      	adds	r3, #4
 80057c0:	4619      	mov	r1, r3
 80057c2:	4610      	mov	r0, r2
 80057c4:	f7fe ff45 	bl	8004652 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057cc:	4b1b      	ldr	r3, [pc, #108]	; (800583c <xTaskIncrementTick+0x170>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d3b3      	bcc.n	800573e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80057d6:	2301      	movs	r3, #1
 80057d8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80057da:	e7b0      	b.n	800573e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80057dc:	4b17      	ldr	r3, [pc, #92]	; (800583c <xTaskIncrementTick+0x170>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057e2:	4915      	ldr	r1, [pc, #84]	; (8005838 <xTaskIncrementTick+0x16c>)
 80057e4:	4613      	mov	r3, r2
 80057e6:	009b      	lsls	r3, r3, #2
 80057e8:	4413      	add	r3, r2
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	440b      	add	r3, r1
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d907      	bls.n	8005804 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80057f4:	2301      	movs	r3, #1
 80057f6:	617b      	str	r3, [r7, #20]
 80057f8:	e004      	b.n	8005804 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80057fa:	4b11      	ldr	r3, [pc, #68]	; (8005840 <xTaskIncrementTick+0x174>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	3301      	adds	r3, #1
 8005800:	4a0f      	ldr	r2, [pc, #60]	; (8005840 <xTaskIncrementTick+0x174>)
 8005802:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005804:	4b0f      	ldr	r3, [pc, #60]	; (8005844 <xTaskIncrementTick+0x178>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d001      	beq.n	8005810 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 800580c:	2301      	movs	r3, #1
 800580e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005810:	697b      	ldr	r3, [r7, #20]
}
 8005812:	4618      	mov	r0, r3
 8005814:	3718      	adds	r7, #24
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop
 800581c:	20000c8c 	.word	0x20000c8c
 8005820:	20000c68 	.word	0x20000c68
 8005824:	20000c1c 	.word	0x20000c1c
 8005828:	20000c20 	.word	0x20000c20
 800582c:	20000c7c 	.word	0x20000c7c
 8005830:	20000c84 	.word	0x20000c84
 8005834:	20000c6c 	.word	0x20000c6c
 8005838:	20000794 	.word	0x20000794
 800583c:	20000790 	.word	0x20000790
 8005840:	20000c74 	.word	0x20000c74
 8005844:	20000c78 	.word	0x20000c78

08005848 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005848:	b480      	push	{r7}
 800584a:	b085      	sub	sp, #20
 800584c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800584e:	4b27      	ldr	r3, [pc, #156]	; (80058ec <vTaskSwitchContext+0xa4>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d003      	beq.n	800585e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005856:	4b26      	ldr	r3, [pc, #152]	; (80058f0 <vTaskSwitchContext+0xa8>)
 8005858:	2201      	movs	r2, #1
 800585a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800585c:	e040      	b.n	80058e0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800585e:	4b24      	ldr	r3, [pc, #144]	; (80058f0 <vTaskSwitchContext+0xa8>)
 8005860:	2200      	movs	r2, #0
 8005862:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005864:	4b23      	ldr	r3, [pc, #140]	; (80058f4 <vTaskSwitchContext+0xac>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	60fb      	str	r3, [r7, #12]
 800586a:	e00f      	b.n	800588c <vTaskSwitchContext+0x44>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d109      	bne.n	8005886 <vTaskSwitchContext+0x3e>
 8005872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005876:	f383 8811 	msr	BASEPRI, r3
 800587a:	f3bf 8f6f 	isb	sy
 800587e:	f3bf 8f4f 	dsb	sy
 8005882:	607b      	str	r3, [r7, #4]
 8005884:	e7fe      	b.n	8005884 <vTaskSwitchContext+0x3c>
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	3b01      	subs	r3, #1
 800588a:	60fb      	str	r3, [r7, #12]
 800588c:	491a      	ldr	r1, [pc, #104]	; (80058f8 <vTaskSwitchContext+0xb0>)
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	4613      	mov	r3, r2
 8005892:	009b      	lsls	r3, r3, #2
 8005894:	4413      	add	r3, r2
 8005896:	009b      	lsls	r3, r3, #2
 8005898:	440b      	add	r3, r1
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d0e5      	beq.n	800586c <vTaskSwitchContext+0x24>
 80058a0:	68fa      	ldr	r2, [r7, #12]
 80058a2:	4613      	mov	r3, r2
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	4413      	add	r3, r2
 80058a8:	009b      	lsls	r3, r3, #2
 80058aa:	4a13      	ldr	r2, [pc, #76]	; (80058f8 <vTaskSwitchContext+0xb0>)
 80058ac:	4413      	add	r3, r2
 80058ae:	60bb      	str	r3, [r7, #8]
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	685a      	ldr	r2, [r3, #4]
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	605a      	str	r2, [r3, #4]
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	685a      	ldr	r2, [r3, #4]
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	3308      	adds	r3, #8
 80058c2:	429a      	cmp	r2, r3
 80058c4:	d104      	bne.n	80058d0 <vTaskSwitchContext+0x88>
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	685a      	ldr	r2, [r3, #4]
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	605a      	str	r2, [r3, #4]
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	68db      	ldr	r3, [r3, #12]
 80058d6:	4a09      	ldr	r2, [pc, #36]	; (80058fc <vTaskSwitchContext+0xb4>)
 80058d8:	6013      	str	r3, [r2, #0]
 80058da:	4a06      	ldr	r2, [pc, #24]	; (80058f4 <vTaskSwitchContext+0xac>)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6013      	str	r3, [r2, #0]
}
 80058e0:	bf00      	nop
 80058e2:	3714      	adds	r7, #20
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bc80      	pop	{r7}
 80058e8:	4770      	bx	lr
 80058ea:	bf00      	nop
 80058ec:	20000c8c 	.word	0x20000c8c
 80058f0:	20000c78 	.word	0x20000c78
 80058f4:	20000c6c 	.word	0x20000c6c
 80058f8:	20000794 	.word	0x20000794
 80058fc:	20000790 	.word	0x20000790

08005900 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b084      	sub	sp, #16
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d109      	bne.n	8005924 <vTaskPlaceOnEventList+0x24>
 8005910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005914:	f383 8811 	msr	BASEPRI, r3
 8005918:	f3bf 8f6f 	isb	sy
 800591c:	f3bf 8f4f 	dsb	sy
 8005920:	60fb      	str	r3, [r7, #12]
 8005922:	e7fe      	b.n	8005922 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005924:	4b07      	ldr	r3, [pc, #28]	; (8005944 <vTaskPlaceOnEventList+0x44>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	3318      	adds	r3, #24
 800592a:	4619      	mov	r1, r3
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f7fe feb3 	bl	8004698 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005932:	2101      	movs	r1, #1
 8005934:	6838      	ldr	r0, [r7, #0]
 8005936:	f000 fa75 	bl	8005e24 <prvAddCurrentTaskToDelayedList>
}
 800593a:	bf00      	nop
 800593c:	3710      	adds	r7, #16
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	20000790 	.word	0x20000790

08005948 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005948:	b580      	push	{r7, lr}
 800594a:	b086      	sub	sp, #24
 800594c:	af00      	add	r7, sp, #0
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d109      	bne.n	800596e <vTaskPlaceOnEventListRestricted+0x26>
 800595a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800595e:	f383 8811 	msr	BASEPRI, r3
 8005962:	f3bf 8f6f 	isb	sy
 8005966:	f3bf 8f4f 	dsb	sy
 800596a:	617b      	str	r3, [r7, #20]
 800596c:	e7fe      	b.n	800596c <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800596e:	4b0a      	ldr	r3, [pc, #40]	; (8005998 <vTaskPlaceOnEventListRestricted+0x50>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	3318      	adds	r3, #24
 8005974:	4619      	mov	r1, r3
 8005976:	68f8      	ldr	r0, [r7, #12]
 8005978:	f7fe fe6b 	bl	8004652 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d002      	beq.n	8005988 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8005982:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005986:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005988:	6879      	ldr	r1, [r7, #4]
 800598a:	68b8      	ldr	r0, [r7, #8]
 800598c:	f000 fa4a 	bl	8005e24 <prvAddCurrentTaskToDelayedList>
	}
 8005990:	bf00      	nop
 8005992:	3718      	adds	r7, #24
 8005994:	46bd      	mov	sp, r7
 8005996:	bd80      	pop	{r7, pc}
 8005998:	20000790 	.word	0x20000790

0800599c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b086      	sub	sp, #24
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	68db      	ldr	r3, [r3, #12]
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d109      	bne.n	80059c6 <xTaskRemoveFromEventList+0x2a>
 80059b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059b6:	f383 8811 	msr	BASEPRI, r3
 80059ba:	f3bf 8f6f 	isb	sy
 80059be:	f3bf 8f4f 	dsb	sy
 80059c2:	60fb      	str	r3, [r7, #12]
 80059c4:	e7fe      	b.n	80059c4 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	3318      	adds	r3, #24
 80059ca:	4618      	mov	r0, r3
 80059cc:	f7fe fe9c 	bl	8004708 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059d0:	4b1d      	ldr	r3, [pc, #116]	; (8005a48 <xTaskRemoveFromEventList+0xac>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d11d      	bne.n	8005a14 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	3304      	adds	r3, #4
 80059dc:	4618      	mov	r0, r3
 80059de:	f7fe fe93 	bl	8004708 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059e6:	4b19      	ldr	r3, [pc, #100]	; (8005a4c <xTaskRemoveFromEventList+0xb0>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	429a      	cmp	r2, r3
 80059ec:	d903      	bls.n	80059f6 <xTaskRemoveFromEventList+0x5a>
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059f2:	4a16      	ldr	r2, [pc, #88]	; (8005a4c <xTaskRemoveFromEventList+0xb0>)
 80059f4:	6013      	str	r3, [r2, #0]
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059fa:	4613      	mov	r3, r2
 80059fc:	009b      	lsls	r3, r3, #2
 80059fe:	4413      	add	r3, r2
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	4a13      	ldr	r2, [pc, #76]	; (8005a50 <xTaskRemoveFromEventList+0xb4>)
 8005a04:	441a      	add	r2, r3
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	3304      	adds	r3, #4
 8005a0a:	4619      	mov	r1, r3
 8005a0c:	4610      	mov	r0, r2
 8005a0e:	f7fe fe20 	bl	8004652 <vListInsertEnd>
 8005a12:	e005      	b.n	8005a20 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	3318      	adds	r3, #24
 8005a18:	4619      	mov	r1, r3
 8005a1a:	480e      	ldr	r0, [pc, #56]	; (8005a54 <xTaskRemoveFromEventList+0xb8>)
 8005a1c:	f7fe fe19 	bl	8004652 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a24:	4b0c      	ldr	r3, [pc, #48]	; (8005a58 <xTaskRemoveFromEventList+0xbc>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d905      	bls.n	8005a3a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005a32:	4b0a      	ldr	r3, [pc, #40]	; (8005a5c <xTaskRemoveFromEventList+0xc0>)
 8005a34:	2201      	movs	r2, #1
 8005a36:	601a      	str	r2, [r3, #0]
 8005a38:	e001      	b.n	8005a3e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8005a3e:	697b      	ldr	r3, [r7, #20]
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3718      	adds	r7, #24
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}
 8005a48:	20000c8c 	.word	0x20000c8c
 8005a4c:	20000c6c 	.word	0x20000c6c
 8005a50:	20000794 	.word	0x20000794
 8005a54:	20000c24 	.word	0x20000c24
 8005a58:	20000790 	.word	0x20000790
 8005a5c:	20000c78 	.word	0x20000c78

08005a60 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005a60:	b480      	push	{r7}
 8005a62:	b083      	sub	sp, #12
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005a68:	4b06      	ldr	r3, [pc, #24]	; (8005a84 <vTaskInternalSetTimeOutState+0x24>)
 8005a6a:	681a      	ldr	r2, [r3, #0]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005a70:	4b05      	ldr	r3, [pc, #20]	; (8005a88 <vTaskInternalSetTimeOutState+0x28>)
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	605a      	str	r2, [r3, #4]
}
 8005a78:	bf00      	nop
 8005a7a:	370c      	adds	r7, #12
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bc80      	pop	{r7}
 8005a80:	4770      	bx	lr
 8005a82:	bf00      	nop
 8005a84:	20000c7c 	.word	0x20000c7c
 8005a88:	20000c68 	.word	0x20000c68

08005a8c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b088      	sub	sp, #32
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d109      	bne.n	8005ab0 <xTaskCheckForTimeOut+0x24>
 8005a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aa0:	f383 8811 	msr	BASEPRI, r3
 8005aa4:	f3bf 8f6f 	isb	sy
 8005aa8:	f3bf 8f4f 	dsb	sy
 8005aac:	613b      	str	r3, [r7, #16]
 8005aae:	e7fe      	b.n	8005aae <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d109      	bne.n	8005aca <xTaskCheckForTimeOut+0x3e>
 8005ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aba:	f383 8811 	msr	BASEPRI, r3
 8005abe:	f3bf 8f6f 	isb	sy
 8005ac2:	f3bf 8f4f 	dsb	sy
 8005ac6:	60fb      	str	r3, [r7, #12]
 8005ac8:	e7fe      	b.n	8005ac8 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8005aca:	f000 fdf5 	bl	80066b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005ace:	4b1d      	ldr	r3, [pc, #116]	; (8005b44 <xTaskCheckForTimeOut+0xb8>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	69ba      	ldr	r2, [r7, #24]
 8005ada:	1ad3      	subs	r3, r2, r3
 8005adc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ae6:	d102      	bne.n	8005aee <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005ae8:	2300      	movs	r3, #0
 8005aea:	61fb      	str	r3, [r7, #28]
 8005aec:	e023      	b.n	8005b36 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	4b15      	ldr	r3, [pc, #84]	; (8005b48 <xTaskCheckForTimeOut+0xbc>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d007      	beq.n	8005b0a <xTaskCheckForTimeOut+0x7e>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	69ba      	ldr	r2, [r7, #24]
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d302      	bcc.n	8005b0a <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005b04:	2301      	movs	r3, #1
 8005b06:	61fb      	str	r3, [r7, #28]
 8005b08:	e015      	b.n	8005b36 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	697a      	ldr	r2, [r7, #20]
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d20b      	bcs.n	8005b2c <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	1ad2      	subs	r2, r2, r3
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005b20:	6878      	ldr	r0, [r7, #4]
 8005b22:	f7ff ff9d 	bl	8005a60 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005b26:	2300      	movs	r3, #0
 8005b28:	61fb      	str	r3, [r7, #28]
 8005b2a:	e004      	b.n	8005b36 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005b32:	2301      	movs	r3, #1
 8005b34:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005b36:	f000 fded 	bl	8006714 <vPortExitCritical>

	return xReturn;
 8005b3a:	69fb      	ldr	r3, [r7, #28]
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3720      	adds	r7, #32
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}
 8005b44:	20000c68 	.word	0x20000c68
 8005b48:	20000c7c 	.word	0x20000c7c

08005b4c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005b50:	4b03      	ldr	r3, [pc, #12]	; (8005b60 <vTaskMissedYield+0x14>)
 8005b52:	2201      	movs	r2, #1
 8005b54:	601a      	str	r2, [r3, #0]
}
 8005b56:	bf00      	nop
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bc80      	pop	{r7}
 8005b5c:	4770      	bx	lr
 8005b5e:	bf00      	nop
 8005b60:	20000c78 	.word	0x20000c78

08005b64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b082      	sub	sp, #8
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005b6c:	f000 f852 	bl	8005c14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005b70:	4b06      	ldr	r3, [pc, #24]	; (8005b8c <prvIdleTask+0x28>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d9f9      	bls.n	8005b6c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005b78:	4b05      	ldr	r3, [pc, #20]	; (8005b90 <prvIdleTask+0x2c>)
 8005b7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b7e:	601a      	str	r2, [r3, #0]
 8005b80:	f3bf 8f4f 	dsb	sy
 8005b84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005b88:	e7f0      	b.n	8005b6c <prvIdleTask+0x8>
 8005b8a:	bf00      	nop
 8005b8c:	20000794 	.word	0x20000794
 8005b90:	e000ed04 	.word	0xe000ed04

08005b94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b082      	sub	sp, #8
 8005b98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	607b      	str	r3, [r7, #4]
 8005b9e:	e00c      	b.n	8005bba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005ba0:	687a      	ldr	r2, [r7, #4]
 8005ba2:	4613      	mov	r3, r2
 8005ba4:	009b      	lsls	r3, r3, #2
 8005ba6:	4413      	add	r3, r2
 8005ba8:	009b      	lsls	r3, r3, #2
 8005baa:	4a12      	ldr	r2, [pc, #72]	; (8005bf4 <prvInitialiseTaskLists+0x60>)
 8005bac:	4413      	add	r3, r2
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f7fe fd24 	bl	80045fc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	3301      	adds	r3, #1
 8005bb8:	607b      	str	r3, [r7, #4]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2b37      	cmp	r3, #55	; 0x37
 8005bbe:	d9ef      	bls.n	8005ba0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005bc0:	480d      	ldr	r0, [pc, #52]	; (8005bf8 <prvInitialiseTaskLists+0x64>)
 8005bc2:	f7fe fd1b 	bl	80045fc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005bc6:	480d      	ldr	r0, [pc, #52]	; (8005bfc <prvInitialiseTaskLists+0x68>)
 8005bc8:	f7fe fd18 	bl	80045fc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005bcc:	480c      	ldr	r0, [pc, #48]	; (8005c00 <prvInitialiseTaskLists+0x6c>)
 8005bce:	f7fe fd15 	bl	80045fc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005bd2:	480c      	ldr	r0, [pc, #48]	; (8005c04 <prvInitialiseTaskLists+0x70>)
 8005bd4:	f7fe fd12 	bl	80045fc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005bd8:	480b      	ldr	r0, [pc, #44]	; (8005c08 <prvInitialiseTaskLists+0x74>)
 8005bda:	f7fe fd0f 	bl	80045fc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005bde:	4b0b      	ldr	r3, [pc, #44]	; (8005c0c <prvInitialiseTaskLists+0x78>)
 8005be0:	4a05      	ldr	r2, [pc, #20]	; (8005bf8 <prvInitialiseTaskLists+0x64>)
 8005be2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005be4:	4b0a      	ldr	r3, [pc, #40]	; (8005c10 <prvInitialiseTaskLists+0x7c>)
 8005be6:	4a05      	ldr	r2, [pc, #20]	; (8005bfc <prvInitialiseTaskLists+0x68>)
 8005be8:	601a      	str	r2, [r3, #0]
}
 8005bea:	bf00      	nop
 8005bec:	3708      	adds	r7, #8
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}
 8005bf2:	bf00      	nop
 8005bf4:	20000794 	.word	0x20000794
 8005bf8:	20000bf4 	.word	0x20000bf4
 8005bfc:	20000c08 	.word	0x20000c08
 8005c00:	20000c24 	.word	0x20000c24
 8005c04:	20000c38 	.word	0x20000c38
 8005c08:	20000c50 	.word	0x20000c50
 8005c0c:	20000c1c 	.word	0x20000c1c
 8005c10:	20000c20 	.word	0x20000c20

08005c14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b082      	sub	sp, #8
 8005c18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c1a:	e019      	b.n	8005c50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005c1c:	f000 fd4c 	bl	80066b8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005c20:	4b0f      	ldr	r3, [pc, #60]	; (8005c60 <prvCheckTasksWaitingTermination+0x4c>)
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	68db      	ldr	r3, [r3, #12]
 8005c26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	3304      	adds	r3, #4
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f7fe fd6b 	bl	8004708 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005c32:	4b0c      	ldr	r3, [pc, #48]	; (8005c64 <prvCheckTasksWaitingTermination+0x50>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	3b01      	subs	r3, #1
 8005c38:	4a0a      	ldr	r2, [pc, #40]	; (8005c64 <prvCheckTasksWaitingTermination+0x50>)
 8005c3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005c3c:	4b0a      	ldr	r3, [pc, #40]	; (8005c68 <prvCheckTasksWaitingTermination+0x54>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	3b01      	subs	r3, #1
 8005c42:	4a09      	ldr	r2, [pc, #36]	; (8005c68 <prvCheckTasksWaitingTermination+0x54>)
 8005c44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005c46:	f000 fd65 	bl	8006714 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 f80e 	bl	8005c6c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c50:	4b05      	ldr	r3, [pc, #20]	; (8005c68 <prvCheckTasksWaitingTermination+0x54>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d1e1      	bne.n	8005c1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005c58:	bf00      	nop
 8005c5a:	3708      	adds	r7, #8
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}
 8005c60:	20000c38 	.word	0x20000c38
 8005c64:	20000c64 	.word	0x20000c64
 8005c68:	20000c4c 	.word	0x20000c4c

08005c6c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d108      	bne.n	8005c90 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c82:	4618      	mov	r0, r3
 8005c84:	f000 fed0 	bl	8006a28 <vPortFree>
				vPortFree( pxTCB );
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f000 fecd 	bl	8006a28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005c8e:	e017      	b.n	8005cc0 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d103      	bne.n	8005ca2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f000 fec4 	bl	8006a28 <vPortFree>
	}
 8005ca0:	e00e      	b.n	8005cc0 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005ca8:	2b02      	cmp	r3, #2
 8005caa:	d009      	beq.n	8005cc0 <prvDeleteTCB+0x54>
 8005cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cb0:	f383 8811 	msr	BASEPRI, r3
 8005cb4:	f3bf 8f6f 	isb	sy
 8005cb8:	f3bf 8f4f 	dsb	sy
 8005cbc:	60fb      	str	r3, [r7, #12]
 8005cbe:	e7fe      	b.n	8005cbe <prvDeleteTCB+0x52>
	}
 8005cc0:	bf00      	nop
 8005cc2:	3710      	adds	r7, #16
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}

08005cc8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b083      	sub	sp, #12
 8005ccc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005cce:	4b0e      	ldr	r3, [pc, #56]	; (8005d08 <prvResetNextTaskUnblockTime+0x40>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d101      	bne.n	8005cdc <prvResetNextTaskUnblockTime+0x14>
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e000      	b.n	8005cde <prvResetNextTaskUnblockTime+0x16>
 8005cdc:	2300      	movs	r3, #0
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d004      	beq.n	8005cec <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005ce2:	4b0a      	ldr	r3, [pc, #40]	; (8005d0c <prvResetNextTaskUnblockTime+0x44>)
 8005ce4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ce8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005cea:	e008      	b.n	8005cfe <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005cec:	4b06      	ldr	r3, [pc, #24]	; (8005d08 <prvResetNextTaskUnblockTime+0x40>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	68db      	ldr	r3, [r3, #12]
 8005cf2:	68db      	ldr	r3, [r3, #12]
 8005cf4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	4a04      	ldr	r2, [pc, #16]	; (8005d0c <prvResetNextTaskUnblockTime+0x44>)
 8005cfc:	6013      	str	r3, [r2, #0]
}
 8005cfe:	bf00      	nop
 8005d00:	370c      	adds	r7, #12
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bc80      	pop	{r7}
 8005d06:	4770      	bx	lr
 8005d08:	20000c1c 	.word	0x20000c1c
 8005d0c:	20000c84 	.word	0x20000c84

08005d10 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005d10:	b480      	push	{r7}
 8005d12:	b083      	sub	sp, #12
 8005d14:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005d16:	4b0b      	ldr	r3, [pc, #44]	; (8005d44 <xTaskGetSchedulerState+0x34>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d102      	bne.n	8005d24 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	607b      	str	r3, [r7, #4]
 8005d22:	e008      	b.n	8005d36 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d24:	4b08      	ldr	r3, [pc, #32]	; (8005d48 <xTaskGetSchedulerState+0x38>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d102      	bne.n	8005d32 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005d2c:	2302      	movs	r3, #2
 8005d2e:	607b      	str	r3, [r7, #4]
 8005d30:	e001      	b.n	8005d36 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005d32:	2300      	movs	r3, #0
 8005d34:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005d36:	687b      	ldr	r3, [r7, #4]
	}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	370c      	adds	r7, #12
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bc80      	pop	{r7}
 8005d40:	4770      	bx	lr
 8005d42:	bf00      	nop
 8005d44:	20000c70 	.word	0x20000c70
 8005d48:	20000c8c 	.word	0x20000c8c

08005d4c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b086      	sub	sp, #24
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d054      	beq.n	8005e0c <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005d62:	4b2d      	ldr	r3, [pc, #180]	; (8005e18 <xTaskPriorityDisinherit+0xcc>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	693a      	ldr	r2, [r7, #16]
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d009      	beq.n	8005d80 <xTaskPriorityDisinherit+0x34>
 8005d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d70:	f383 8811 	msr	BASEPRI, r3
 8005d74:	f3bf 8f6f 	isb	sy
 8005d78:	f3bf 8f4f 	dsb	sy
 8005d7c:	60fb      	str	r3, [r7, #12]
 8005d7e:	e7fe      	b.n	8005d7e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d109      	bne.n	8005d9c <xTaskPriorityDisinherit+0x50>
 8005d88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d8c:	f383 8811 	msr	BASEPRI, r3
 8005d90:	f3bf 8f6f 	isb	sy
 8005d94:	f3bf 8f4f 	dsb	sy
 8005d98:	60bb      	str	r3, [r7, #8]
 8005d9a:	e7fe      	b.n	8005d9a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005da0:	1e5a      	subs	r2, r3, #1
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d02c      	beq.n	8005e0c <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005db2:	693b      	ldr	r3, [r7, #16]
 8005db4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d128      	bne.n	8005e0c <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005dba:	693b      	ldr	r3, [r7, #16]
 8005dbc:	3304      	adds	r3, #4
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f7fe fca2 	bl	8004708 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dd0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ddc:	4b0f      	ldr	r3, [pc, #60]	; (8005e1c <xTaskPriorityDisinherit+0xd0>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d903      	bls.n	8005dec <xTaskPriorityDisinherit+0xa0>
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005de8:	4a0c      	ldr	r2, [pc, #48]	; (8005e1c <xTaskPriorityDisinherit+0xd0>)
 8005dea:	6013      	str	r3, [r2, #0]
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005df0:	4613      	mov	r3, r2
 8005df2:	009b      	lsls	r3, r3, #2
 8005df4:	4413      	add	r3, r2
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	4a09      	ldr	r2, [pc, #36]	; (8005e20 <xTaskPriorityDisinherit+0xd4>)
 8005dfa:	441a      	add	r2, r3
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	3304      	adds	r3, #4
 8005e00:	4619      	mov	r1, r3
 8005e02:	4610      	mov	r0, r2
 8005e04:	f7fe fc25 	bl	8004652 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005e0c:	697b      	ldr	r3, [r7, #20]
	}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3718      	adds	r7, #24
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop
 8005e18:	20000790 	.word	0x20000790
 8005e1c:	20000c6c 	.word	0x20000c6c
 8005e20:	20000794 	.word	0x20000794

08005e24 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b084      	sub	sp, #16
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
 8005e2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005e2e:	4b21      	ldr	r3, [pc, #132]	; (8005eb4 <prvAddCurrentTaskToDelayedList+0x90>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e34:	4b20      	ldr	r3, [pc, #128]	; (8005eb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	3304      	adds	r3, #4
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f7fe fc64 	bl	8004708 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e46:	d10a      	bne.n	8005e5e <prvAddCurrentTaskToDelayedList+0x3a>
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d007      	beq.n	8005e5e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e4e:	4b1a      	ldr	r3, [pc, #104]	; (8005eb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	3304      	adds	r3, #4
 8005e54:	4619      	mov	r1, r3
 8005e56:	4819      	ldr	r0, [pc, #100]	; (8005ebc <prvAddCurrentTaskToDelayedList+0x98>)
 8005e58:	f7fe fbfb 	bl	8004652 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005e5c:	e026      	b.n	8005eac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005e5e:	68fa      	ldr	r2, [r7, #12]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4413      	add	r3, r2
 8005e64:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005e66:	4b14      	ldr	r3, [pc, #80]	; (8005eb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68ba      	ldr	r2, [r7, #8]
 8005e6c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005e6e:	68ba      	ldr	r2, [r7, #8]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d209      	bcs.n	8005e8a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e76:	4b12      	ldr	r3, [pc, #72]	; (8005ec0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	4b0f      	ldr	r3, [pc, #60]	; (8005eb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	3304      	adds	r3, #4
 8005e80:	4619      	mov	r1, r3
 8005e82:	4610      	mov	r0, r2
 8005e84:	f7fe fc08 	bl	8004698 <vListInsert>
}
 8005e88:	e010      	b.n	8005eac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e8a:	4b0e      	ldr	r3, [pc, #56]	; (8005ec4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005e8c:	681a      	ldr	r2, [r3, #0]
 8005e8e:	4b0a      	ldr	r3, [pc, #40]	; (8005eb8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	3304      	adds	r3, #4
 8005e94:	4619      	mov	r1, r3
 8005e96:	4610      	mov	r0, r2
 8005e98:	f7fe fbfe 	bl	8004698 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005e9c:	4b0a      	ldr	r3, [pc, #40]	; (8005ec8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	68ba      	ldr	r2, [r7, #8]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d202      	bcs.n	8005eac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005ea6:	4a08      	ldr	r2, [pc, #32]	; (8005ec8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	6013      	str	r3, [r2, #0]
}
 8005eac:	bf00      	nop
 8005eae:	3710      	adds	r7, #16
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	20000c68 	.word	0x20000c68
 8005eb8:	20000790 	.word	0x20000790
 8005ebc:	20000c50 	.word	0x20000c50
 8005ec0:	20000c20 	.word	0x20000c20
 8005ec4:	20000c1c 	.word	0x20000c1c
 8005ec8:	20000c84 	.word	0x20000c84

08005ecc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b08a      	sub	sp, #40	; 0x28
 8005ed0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005ed6:	f000 fac3 	bl	8006460 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005eda:	4b1c      	ldr	r3, [pc, #112]	; (8005f4c <xTimerCreateTimerTask+0x80>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d021      	beq.n	8005f26 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005eea:	1d3a      	adds	r2, r7, #4
 8005eec:	f107 0108 	add.w	r1, r7, #8
 8005ef0:	f107 030c 	add.w	r3, r7, #12
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f7fe fb67 	bl	80045c8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005efa:	6879      	ldr	r1, [r7, #4]
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	68fa      	ldr	r2, [r7, #12]
 8005f00:	9202      	str	r2, [sp, #8]
 8005f02:	9301      	str	r3, [sp, #4]
 8005f04:	2302      	movs	r3, #2
 8005f06:	9300      	str	r3, [sp, #0]
 8005f08:	2300      	movs	r3, #0
 8005f0a:	460a      	mov	r2, r1
 8005f0c:	4910      	ldr	r1, [pc, #64]	; (8005f50 <xTimerCreateTimerTask+0x84>)
 8005f0e:	4811      	ldr	r0, [pc, #68]	; (8005f54 <xTimerCreateTimerTask+0x88>)
 8005f10:	f7ff f8f8 	bl	8005104 <xTaskCreateStatic>
 8005f14:	4602      	mov	r2, r0
 8005f16:	4b10      	ldr	r3, [pc, #64]	; (8005f58 <xTimerCreateTimerTask+0x8c>)
 8005f18:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005f1a:	4b0f      	ldr	r3, [pc, #60]	; (8005f58 <xTimerCreateTimerTask+0x8c>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d001      	beq.n	8005f26 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005f22:	2301      	movs	r3, #1
 8005f24:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d109      	bne.n	8005f40 <xTimerCreateTimerTask+0x74>
 8005f2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f30:	f383 8811 	msr	BASEPRI, r3
 8005f34:	f3bf 8f6f 	isb	sy
 8005f38:	f3bf 8f4f 	dsb	sy
 8005f3c:	613b      	str	r3, [r7, #16]
 8005f3e:	e7fe      	b.n	8005f3e <xTimerCreateTimerTask+0x72>
	return xReturn;
 8005f40:	697b      	ldr	r3, [r7, #20]
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3718      	adds	r7, #24
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
 8005f4a:	bf00      	nop
 8005f4c:	20000cc0 	.word	0x20000cc0
 8005f50:	08007eac 	.word	0x08007eac
 8005f54:	08006075 	.word	0x08006075
 8005f58:	20000cc4 	.word	0x20000cc4

08005f5c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b08a      	sub	sp, #40	; 0x28
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	60f8      	str	r0, [r7, #12]
 8005f64:	60b9      	str	r1, [r7, #8]
 8005f66:	607a      	str	r2, [r7, #4]
 8005f68:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d109      	bne.n	8005f88 <xTimerGenericCommand+0x2c>
 8005f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f78:	f383 8811 	msr	BASEPRI, r3
 8005f7c:	f3bf 8f6f 	isb	sy
 8005f80:	f3bf 8f4f 	dsb	sy
 8005f84:	623b      	str	r3, [r7, #32]
 8005f86:	e7fe      	b.n	8005f86 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005f88:	4b19      	ldr	r3, [pc, #100]	; (8005ff0 <xTimerGenericCommand+0x94>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d02a      	beq.n	8005fe6 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	2b05      	cmp	r3, #5
 8005fa0:	dc18      	bgt.n	8005fd4 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005fa2:	f7ff feb5 	bl	8005d10 <xTaskGetSchedulerState>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	2b02      	cmp	r3, #2
 8005faa:	d109      	bne.n	8005fc0 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005fac:	4b10      	ldr	r3, [pc, #64]	; (8005ff0 <xTimerGenericCommand+0x94>)
 8005fae:	6818      	ldr	r0, [r3, #0]
 8005fb0:	f107 0110 	add.w	r1, r7, #16
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fb8:	f7fe fcce 	bl	8004958 <xQueueGenericSend>
 8005fbc:	6278      	str	r0, [r7, #36]	; 0x24
 8005fbe:	e012      	b.n	8005fe6 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005fc0:	4b0b      	ldr	r3, [pc, #44]	; (8005ff0 <xTimerGenericCommand+0x94>)
 8005fc2:	6818      	ldr	r0, [r3, #0]
 8005fc4:	f107 0110 	add.w	r1, r7, #16
 8005fc8:	2300      	movs	r3, #0
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f7fe fcc4 	bl	8004958 <xQueueGenericSend>
 8005fd0:	6278      	str	r0, [r7, #36]	; 0x24
 8005fd2:	e008      	b.n	8005fe6 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005fd4:	4b06      	ldr	r3, [pc, #24]	; (8005ff0 <xTimerGenericCommand+0x94>)
 8005fd6:	6818      	ldr	r0, [r3, #0]
 8005fd8:	f107 0110 	add.w	r1, r7, #16
 8005fdc:	2300      	movs	r3, #0
 8005fde:	683a      	ldr	r2, [r7, #0]
 8005fe0:	f7fe fdb4 	bl	8004b4c <xQueueGenericSendFromISR>
 8005fe4:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3728      	adds	r7, #40	; 0x28
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}
 8005ff0:	20000cc0 	.word	0x20000cc0

08005ff4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b088      	sub	sp, #32
 8005ff8:	af02      	add	r7, sp, #8
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005ffe:	4b1c      	ldr	r3, [pc, #112]	; (8006070 <prvProcessExpiredTimer+0x7c>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	68db      	ldr	r3, [r3, #12]
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	3304      	adds	r3, #4
 800600c:	4618      	mov	r0, r3
 800600e:	f7fe fb7b 	bl	8004708 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	69db      	ldr	r3, [r3, #28]
 8006016:	2b01      	cmp	r3, #1
 8006018:	d121      	bne.n	800605e <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	699a      	ldr	r2, [r3, #24]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	18d1      	adds	r1, r2, r3
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	683a      	ldr	r2, [r7, #0]
 8006026:	6978      	ldr	r0, [r7, #20]
 8006028:	f000 f8c8 	bl	80061bc <prvInsertTimerInActiveList>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d015      	beq.n	800605e <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006032:	2300      	movs	r3, #0
 8006034:	9300      	str	r3, [sp, #0]
 8006036:	2300      	movs	r3, #0
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	2100      	movs	r1, #0
 800603c:	6978      	ldr	r0, [r7, #20]
 800603e:	f7ff ff8d 	bl	8005f5c <xTimerGenericCommand>
 8006042:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d109      	bne.n	800605e <prvProcessExpiredTimer+0x6a>
 800604a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800604e:	f383 8811 	msr	BASEPRI, r3
 8006052:	f3bf 8f6f 	isb	sy
 8006056:	f3bf 8f4f 	dsb	sy
 800605a:	60fb      	str	r3, [r7, #12]
 800605c:	e7fe      	b.n	800605c <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006062:	6978      	ldr	r0, [r7, #20]
 8006064:	4798      	blx	r3
}
 8006066:	bf00      	nop
 8006068:	3718      	adds	r7, #24
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}
 800606e:	bf00      	nop
 8006070:	20000cb8 	.word	0x20000cb8

08006074 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800607c:	f107 0308 	add.w	r3, r7, #8
 8006080:	4618      	mov	r0, r3
 8006082:	f000 f857 	bl	8006134 <prvGetNextExpireTime>
 8006086:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	4619      	mov	r1, r3
 800608c:	68f8      	ldr	r0, [r7, #12]
 800608e:	f000 f803 	bl	8006098 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006092:	f000 f8d5 	bl	8006240 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006096:	e7f1      	b.n	800607c <prvTimerTask+0x8>

08006098 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b084      	sub	sp, #16
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80060a2:	f7ff fa5b 	bl	800555c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80060a6:	f107 0308 	add.w	r3, r7, #8
 80060aa:	4618      	mov	r0, r3
 80060ac:	f000 f866 	bl	800617c <prvSampleTimeNow>
 80060b0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d130      	bne.n	800611a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d10a      	bne.n	80060d4 <prvProcessTimerOrBlockTask+0x3c>
 80060be:	687a      	ldr	r2, [r7, #4]
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d806      	bhi.n	80060d4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80060c6:	f7ff fa57 	bl	8005578 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80060ca:	68f9      	ldr	r1, [r7, #12]
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f7ff ff91 	bl	8005ff4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80060d2:	e024      	b.n	800611e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d008      	beq.n	80060ec <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80060da:	4b13      	ldr	r3, [pc, #76]	; (8006128 <prvProcessTimerOrBlockTask+0x90>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	bf0c      	ite	eq
 80060e4:	2301      	moveq	r3, #1
 80060e6:	2300      	movne	r3, #0
 80060e8:	b2db      	uxtb	r3, r3
 80060ea:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80060ec:	4b0f      	ldr	r3, [pc, #60]	; (800612c <prvProcessTimerOrBlockTask+0x94>)
 80060ee:	6818      	ldr	r0, [r3, #0]
 80060f0:	687a      	ldr	r2, [r7, #4]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	1ad3      	subs	r3, r2, r3
 80060f6:	683a      	ldr	r2, [r7, #0]
 80060f8:	4619      	mov	r1, r3
 80060fa:	f7fe ffcf 	bl	800509c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80060fe:	f7ff fa3b 	bl	8005578 <xTaskResumeAll>
 8006102:	4603      	mov	r3, r0
 8006104:	2b00      	cmp	r3, #0
 8006106:	d10a      	bne.n	800611e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006108:	4b09      	ldr	r3, [pc, #36]	; (8006130 <prvProcessTimerOrBlockTask+0x98>)
 800610a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800610e:	601a      	str	r2, [r3, #0]
 8006110:	f3bf 8f4f 	dsb	sy
 8006114:	f3bf 8f6f 	isb	sy
}
 8006118:	e001      	b.n	800611e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800611a:	f7ff fa2d 	bl	8005578 <xTaskResumeAll>
}
 800611e:	bf00      	nop
 8006120:	3710      	adds	r7, #16
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}
 8006126:	bf00      	nop
 8006128:	20000cbc 	.word	0x20000cbc
 800612c:	20000cc0 	.word	0x20000cc0
 8006130:	e000ed04 	.word	0xe000ed04

08006134 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006134:	b480      	push	{r7}
 8006136:	b085      	sub	sp, #20
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800613c:	4b0e      	ldr	r3, [pc, #56]	; (8006178 <prvGetNextExpireTime+0x44>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	2b00      	cmp	r3, #0
 8006144:	bf0c      	ite	eq
 8006146:	2301      	moveq	r3, #1
 8006148:	2300      	movne	r3, #0
 800614a:	b2db      	uxtb	r3, r3
 800614c:	461a      	mov	r2, r3
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d105      	bne.n	8006166 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800615a:	4b07      	ldr	r3, [pc, #28]	; (8006178 <prvGetNextExpireTime+0x44>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	60fb      	str	r3, [r7, #12]
 8006164:	e001      	b.n	800616a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006166:	2300      	movs	r3, #0
 8006168:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800616a:	68fb      	ldr	r3, [r7, #12]
}
 800616c:	4618      	mov	r0, r3
 800616e:	3714      	adds	r7, #20
 8006170:	46bd      	mov	sp, r7
 8006172:	bc80      	pop	{r7}
 8006174:	4770      	bx	lr
 8006176:	bf00      	nop
 8006178:	20000cb8 	.word	0x20000cb8

0800617c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006184:	f7ff fa94 	bl	80056b0 <xTaskGetTickCount>
 8006188:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800618a:	4b0b      	ldr	r3, [pc, #44]	; (80061b8 <prvSampleTimeNow+0x3c>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68fa      	ldr	r2, [r7, #12]
 8006190:	429a      	cmp	r2, r3
 8006192:	d205      	bcs.n	80061a0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006194:	f000 f904 	bl	80063a0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	601a      	str	r2, [r3, #0]
 800619e:	e002      	b.n	80061a6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80061a6:	4a04      	ldr	r2, [pc, #16]	; (80061b8 <prvSampleTimeNow+0x3c>)
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80061ac:	68fb      	ldr	r3, [r7, #12]
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3710      	adds	r7, #16
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}
 80061b6:	bf00      	nop
 80061b8:	20000cc8 	.word	0x20000cc8

080061bc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b086      	sub	sp, #24
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	60f8      	str	r0, [r7, #12]
 80061c4:	60b9      	str	r1, [r7, #8]
 80061c6:	607a      	str	r2, [r7, #4]
 80061c8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80061ca:	2300      	movs	r3, #0
 80061cc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	68ba      	ldr	r2, [r7, #8]
 80061d2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	68fa      	ldr	r2, [r7, #12]
 80061d8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80061da:	68ba      	ldr	r2, [r7, #8]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	429a      	cmp	r2, r3
 80061e0:	d812      	bhi.n	8006208 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061e2:	687a      	ldr	r2, [r7, #4]
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	1ad2      	subs	r2, r2, r3
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	699b      	ldr	r3, [r3, #24]
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d302      	bcc.n	80061f6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80061f0:	2301      	movs	r3, #1
 80061f2:	617b      	str	r3, [r7, #20]
 80061f4:	e01b      	b.n	800622e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80061f6:	4b10      	ldr	r3, [pc, #64]	; (8006238 <prvInsertTimerInActiveList+0x7c>)
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	3304      	adds	r3, #4
 80061fe:	4619      	mov	r1, r3
 8006200:	4610      	mov	r0, r2
 8006202:	f7fe fa49 	bl	8004698 <vListInsert>
 8006206:	e012      	b.n	800622e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	429a      	cmp	r2, r3
 800620e:	d206      	bcs.n	800621e <prvInsertTimerInActiveList+0x62>
 8006210:	68ba      	ldr	r2, [r7, #8]
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	429a      	cmp	r2, r3
 8006216:	d302      	bcc.n	800621e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006218:	2301      	movs	r3, #1
 800621a:	617b      	str	r3, [r7, #20]
 800621c:	e007      	b.n	800622e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800621e:	4b07      	ldr	r3, [pc, #28]	; (800623c <prvInsertTimerInActiveList+0x80>)
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	3304      	adds	r3, #4
 8006226:	4619      	mov	r1, r3
 8006228:	4610      	mov	r0, r2
 800622a:	f7fe fa35 	bl	8004698 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800622e:	697b      	ldr	r3, [r7, #20]
}
 8006230:	4618      	mov	r0, r3
 8006232:	3718      	adds	r7, #24
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}
 8006238:	20000cbc 	.word	0x20000cbc
 800623c:	20000cb8 	.word	0x20000cb8

08006240 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b08e      	sub	sp, #56	; 0x38
 8006244:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006246:	e099      	b.n	800637c <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	da17      	bge.n	800627e <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800624e:	1d3b      	adds	r3, r7, #4
 8006250:	3304      	adds	r3, #4
 8006252:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006256:	2b00      	cmp	r3, #0
 8006258:	d109      	bne.n	800626e <prvProcessReceivedCommands+0x2e>
 800625a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800625e:	f383 8811 	msr	BASEPRI, r3
 8006262:	f3bf 8f6f 	isb	sy
 8006266:	f3bf 8f4f 	dsb	sy
 800626a:	61fb      	str	r3, [r7, #28]
 800626c:	e7fe      	b.n	800626c <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800626e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006274:	6850      	ldr	r0, [r2, #4]
 8006276:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006278:	6892      	ldr	r2, [r2, #8]
 800627a:	4611      	mov	r1, r2
 800627c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2b00      	cmp	r3, #0
 8006282:	db7a      	blt.n	800637a <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800628a:	695b      	ldr	r3, [r3, #20]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d004      	beq.n	800629a <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006292:	3304      	adds	r3, #4
 8006294:	4618      	mov	r0, r3
 8006296:	f7fe fa37 	bl	8004708 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800629a:	463b      	mov	r3, r7
 800629c:	4618      	mov	r0, r3
 800629e:	f7ff ff6d 	bl	800617c <prvSampleTimeNow>
 80062a2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2b09      	cmp	r3, #9
 80062a8:	d868      	bhi.n	800637c <prvProcessReceivedCommands+0x13c>
 80062aa:	a201      	add	r2, pc, #4	; (adr r2, 80062b0 <prvProcessReceivedCommands+0x70>)
 80062ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062b0:	080062d9 	.word	0x080062d9
 80062b4:	080062d9 	.word	0x080062d9
 80062b8:	080062d9 	.word	0x080062d9
 80062bc:	0800637d 	.word	0x0800637d
 80062c0:	08006333 	.word	0x08006333
 80062c4:	08006369 	.word	0x08006369
 80062c8:	080062d9 	.word	0x080062d9
 80062cc:	080062d9 	.word	0x080062d9
 80062d0:	0800637d 	.word	0x0800637d
 80062d4:	08006333 	.word	0x08006333
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80062d8:	68ba      	ldr	r2, [r7, #8]
 80062da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062dc:	699b      	ldr	r3, [r3, #24]
 80062de:	18d1      	adds	r1, r2, r3
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062e6:	f7ff ff69 	bl	80061bc <prvInsertTimerInActiveList>
 80062ea:	4603      	mov	r3, r0
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d045      	beq.n	800637c <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062f6:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80062f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062fa:	69db      	ldr	r3, [r3, #28]
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	d13d      	bne.n	800637c <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006300:	68ba      	ldr	r2, [r7, #8]
 8006302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006304:	699b      	ldr	r3, [r3, #24]
 8006306:	441a      	add	r2, r3
 8006308:	2300      	movs	r3, #0
 800630a:	9300      	str	r3, [sp, #0]
 800630c:	2300      	movs	r3, #0
 800630e:	2100      	movs	r1, #0
 8006310:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006312:	f7ff fe23 	bl	8005f5c <xTimerGenericCommand>
 8006316:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006318:	6a3b      	ldr	r3, [r7, #32]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d12e      	bne.n	800637c <prvProcessReceivedCommands+0x13c>
 800631e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006322:	f383 8811 	msr	BASEPRI, r3
 8006326:	f3bf 8f6f 	isb	sy
 800632a:	f3bf 8f4f 	dsb	sy
 800632e:	61bb      	str	r3, [r7, #24]
 8006330:	e7fe      	b.n	8006330 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006332:	68ba      	ldr	r2, [r7, #8]
 8006334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006336:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800633a:	699b      	ldr	r3, [r3, #24]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d109      	bne.n	8006354 <prvProcessReceivedCommands+0x114>
 8006340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006344:	f383 8811 	msr	BASEPRI, r3
 8006348:	f3bf 8f6f 	isb	sy
 800634c:	f3bf 8f4f 	dsb	sy
 8006350:	617b      	str	r3, [r7, #20]
 8006352:	e7fe      	b.n	8006352 <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006356:	699a      	ldr	r2, [r3, #24]
 8006358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635a:	18d1      	adds	r1, r2, r3
 800635c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006360:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006362:	f7ff ff2b 	bl	80061bc <prvInsertTimerInActiveList>
					break;
 8006366:	e009      	b.n	800637c <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800636e:	2b00      	cmp	r3, #0
 8006370:	d104      	bne.n	800637c <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8006372:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006374:	f000 fb58 	bl	8006a28 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006378:	e000      	b.n	800637c <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800637a:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800637c:	4b07      	ldr	r3, [pc, #28]	; (800639c <prvProcessReceivedCommands+0x15c>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	1d39      	adds	r1, r7, #4
 8006382:	2200      	movs	r2, #0
 8006384:	4618      	mov	r0, r3
 8006386:	f7fe fc75 	bl	8004c74 <xQueueReceive>
 800638a:	4603      	mov	r3, r0
 800638c:	2b00      	cmp	r3, #0
 800638e:	f47f af5b 	bne.w	8006248 <prvProcessReceivedCommands+0x8>
	}
}
 8006392:	bf00      	nop
 8006394:	3730      	adds	r7, #48	; 0x30
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}
 800639a:	bf00      	nop
 800639c:	20000cc0 	.word	0x20000cc0

080063a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b088      	sub	sp, #32
 80063a4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80063a6:	e044      	b.n	8006432 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80063a8:	4b2b      	ldr	r3, [pc, #172]	; (8006458 <prvSwitchTimerLists+0xb8>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80063b2:	4b29      	ldr	r3, [pc, #164]	; (8006458 <prvSwitchTimerLists+0xb8>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	3304      	adds	r3, #4
 80063c0:	4618      	mov	r0, r3
 80063c2:	f7fe f9a1 	bl	8004708 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ca:	68f8      	ldr	r0, [r7, #12]
 80063cc:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	69db      	ldr	r3, [r3, #28]
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	d12d      	bne.n	8006432 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	699b      	ldr	r3, [r3, #24]
 80063da:	693a      	ldr	r2, [r7, #16]
 80063dc:	4413      	add	r3, r2
 80063de:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80063e0:	68ba      	ldr	r2, [r7, #8]
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d90e      	bls.n	8006406 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	68ba      	ldr	r2, [r7, #8]
 80063ec:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80063f4:	4b18      	ldr	r3, [pc, #96]	; (8006458 <prvSwitchTimerLists+0xb8>)
 80063f6:	681a      	ldr	r2, [r3, #0]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	3304      	adds	r3, #4
 80063fc:	4619      	mov	r1, r3
 80063fe:	4610      	mov	r0, r2
 8006400:	f7fe f94a 	bl	8004698 <vListInsert>
 8006404:	e015      	b.n	8006432 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006406:	2300      	movs	r3, #0
 8006408:	9300      	str	r3, [sp, #0]
 800640a:	2300      	movs	r3, #0
 800640c:	693a      	ldr	r2, [r7, #16]
 800640e:	2100      	movs	r1, #0
 8006410:	68f8      	ldr	r0, [r7, #12]
 8006412:	f7ff fda3 	bl	8005f5c <xTimerGenericCommand>
 8006416:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d109      	bne.n	8006432 <prvSwitchTimerLists+0x92>
 800641e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006422:	f383 8811 	msr	BASEPRI, r3
 8006426:	f3bf 8f6f 	isb	sy
 800642a:	f3bf 8f4f 	dsb	sy
 800642e:	603b      	str	r3, [r7, #0]
 8006430:	e7fe      	b.n	8006430 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006432:	4b09      	ldr	r3, [pc, #36]	; (8006458 <prvSwitchTimerLists+0xb8>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d1b5      	bne.n	80063a8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800643c:	4b06      	ldr	r3, [pc, #24]	; (8006458 <prvSwitchTimerLists+0xb8>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006442:	4b06      	ldr	r3, [pc, #24]	; (800645c <prvSwitchTimerLists+0xbc>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a04      	ldr	r2, [pc, #16]	; (8006458 <prvSwitchTimerLists+0xb8>)
 8006448:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800644a:	4a04      	ldr	r2, [pc, #16]	; (800645c <prvSwitchTimerLists+0xbc>)
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	6013      	str	r3, [r2, #0]
}
 8006450:	bf00      	nop
 8006452:	3718      	adds	r7, #24
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}
 8006458:	20000cb8 	.word	0x20000cb8
 800645c:	20000cbc 	.word	0x20000cbc

08006460 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b082      	sub	sp, #8
 8006464:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006466:	f000 f927 	bl	80066b8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800646a:	4b15      	ldr	r3, [pc, #84]	; (80064c0 <prvCheckForValidListAndQueue+0x60>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d120      	bne.n	80064b4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006472:	4814      	ldr	r0, [pc, #80]	; (80064c4 <prvCheckForValidListAndQueue+0x64>)
 8006474:	f7fe f8c2 	bl	80045fc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006478:	4813      	ldr	r0, [pc, #76]	; (80064c8 <prvCheckForValidListAndQueue+0x68>)
 800647a:	f7fe f8bf 	bl	80045fc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800647e:	4b13      	ldr	r3, [pc, #76]	; (80064cc <prvCheckForValidListAndQueue+0x6c>)
 8006480:	4a10      	ldr	r2, [pc, #64]	; (80064c4 <prvCheckForValidListAndQueue+0x64>)
 8006482:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006484:	4b12      	ldr	r3, [pc, #72]	; (80064d0 <prvCheckForValidListAndQueue+0x70>)
 8006486:	4a10      	ldr	r2, [pc, #64]	; (80064c8 <prvCheckForValidListAndQueue+0x68>)
 8006488:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800648a:	2300      	movs	r3, #0
 800648c:	9300      	str	r3, [sp, #0]
 800648e:	4b11      	ldr	r3, [pc, #68]	; (80064d4 <prvCheckForValidListAndQueue+0x74>)
 8006490:	4a11      	ldr	r2, [pc, #68]	; (80064d8 <prvCheckForValidListAndQueue+0x78>)
 8006492:	2110      	movs	r1, #16
 8006494:	200a      	movs	r0, #10
 8006496:	f7fe f9c9 	bl	800482c <xQueueGenericCreateStatic>
 800649a:	4602      	mov	r2, r0
 800649c:	4b08      	ldr	r3, [pc, #32]	; (80064c0 <prvCheckForValidListAndQueue+0x60>)
 800649e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80064a0:	4b07      	ldr	r3, [pc, #28]	; (80064c0 <prvCheckForValidListAndQueue+0x60>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d005      	beq.n	80064b4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80064a8:	4b05      	ldr	r3, [pc, #20]	; (80064c0 <prvCheckForValidListAndQueue+0x60>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	490b      	ldr	r1, [pc, #44]	; (80064dc <prvCheckForValidListAndQueue+0x7c>)
 80064ae:	4618      	mov	r0, r3
 80064b0:	f7fe fdcc 	bl	800504c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80064b4:	f000 f92e 	bl	8006714 <vPortExitCritical>
}
 80064b8:	bf00      	nop
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
 80064be:	bf00      	nop
 80064c0:	20000cc0 	.word	0x20000cc0
 80064c4:	20000c90 	.word	0x20000c90
 80064c8:	20000ca4 	.word	0x20000ca4
 80064cc:	20000cb8 	.word	0x20000cb8
 80064d0:	20000cbc 	.word	0x20000cbc
 80064d4:	20000d6c 	.word	0x20000d6c
 80064d8:	20000ccc 	.word	0x20000ccc
 80064dc:	08007eb4 	.word	0x08007eb4

080064e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80064e0:	b480      	push	{r7}
 80064e2:	b085      	sub	sp, #20
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	60f8      	str	r0, [r7, #12]
 80064e8:	60b9      	str	r1, [r7, #8]
 80064ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	3b04      	subs	r3, #4
 80064f0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80064f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	3b04      	subs	r3, #4
 80064fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	f023 0201 	bic.w	r2, r3, #1
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	3b04      	subs	r3, #4
 800650e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006510:	4a08      	ldr	r2, [pc, #32]	; (8006534 <pxPortInitialiseStack+0x54>)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	3b14      	subs	r3, #20
 800651a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800651c:	687a      	ldr	r2, [r7, #4]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	3b20      	subs	r3, #32
 8006526:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006528:	68fb      	ldr	r3, [r7, #12]
}
 800652a:	4618      	mov	r0, r3
 800652c:	3714      	adds	r7, #20
 800652e:	46bd      	mov	sp, r7
 8006530:	bc80      	pop	{r7}
 8006532:	4770      	bx	lr
 8006534:	08006539 	.word	0x08006539

08006538 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006538:	b480      	push	{r7}
 800653a:	b085      	sub	sp, #20
 800653c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800653e:	2300      	movs	r3, #0
 8006540:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006542:	4b10      	ldr	r3, [pc, #64]	; (8006584 <prvTaskExitError+0x4c>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800654a:	d009      	beq.n	8006560 <prvTaskExitError+0x28>
 800654c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006550:	f383 8811 	msr	BASEPRI, r3
 8006554:	f3bf 8f6f 	isb	sy
 8006558:	f3bf 8f4f 	dsb	sy
 800655c:	60fb      	str	r3, [r7, #12]
 800655e:	e7fe      	b.n	800655e <prvTaskExitError+0x26>
 8006560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006564:	f383 8811 	msr	BASEPRI, r3
 8006568:	f3bf 8f6f 	isb	sy
 800656c:	f3bf 8f4f 	dsb	sy
 8006570:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006572:	bf00      	nop
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d0fc      	beq.n	8006574 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800657a:	bf00      	nop
 800657c:	3714      	adds	r7, #20
 800657e:	46bd      	mov	sp, r7
 8006580:	bc80      	pop	{r7}
 8006582:	4770      	bx	lr
 8006584:	20000020 	.word	0x20000020
	...

08006590 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006590:	4b07      	ldr	r3, [pc, #28]	; (80065b0 <pxCurrentTCBConst2>)
 8006592:	6819      	ldr	r1, [r3, #0]
 8006594:	6808      	ldr	r0, [r1, #0]
 8006596:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800659a:	f380 8809 	msr	PSP, r0
 800659e:	f3bf 8f6f 	isb	sy
 80065a2:	f04f 0000 	mov.w	r0, #0
 80065a6:	f380 8811 	msr	BASEPRI, r0
 80065aa:	f04e 0e0d 	orr.w	lr, lr, #13
 80065ae:	4770      	bx	lr

080065b0 <pxCurrentTCBConst2>:
 80065b0:	20000790 	.word	0x20000790
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80065b4:	bf00      	nop
 80065b6:	bf00      	nop

080065b8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80065b8:	4806      	ldr	r0, [pc, #24]	; (80065d4 <prvPortStartFirstTask+0x1c>)
 80065ba:	6800      	ldr	r0, [r0, #0]
 80065bc:	6800      	ldr	r0, [r0, #0]
 80065be:	f380 8808 	msr	MSP, r0
 80065c2:	b662      	cpsie	i
 80065c4:	b661      	cpsie	f
 80065c6:	f3bf 8f4f 	dsb	sy
 80065ca:	f3bf 8f6f 	isb	sy
 80065ce:	df00      	svc	0
 80065d0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80065d2:	bf00      	nop
 80065d4:	e000ed08 	.word	0xe000ed08

080065d8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b084      	sub	sp, #16
 80065dc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80065de:	4b31      	ldr	r3, [pc, #196]	; (80066a4 <xPortStartScheduler+0xcc>)
 80065e0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	781b      	ldrb	r3, [r3, #0]
 80065e6:	b2db      	uxtb	r3, r3
 80065e8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	22ff      	movs	r2, #255	; 0xff
 80065ee:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	781b      	ldrb	r3, [r3, #0]
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80065f8:	78fb      	ldrb	r3, [r7, #3]
 80065fa:	b2db      	uxtb	r3, r3
 80065fc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006600:	b2da      	uxtb	r2, r3
 8006602:	4b29      	ldr	r3, [pc, #164]	; (80066a8 <xPortStartScheduler+0xd0>)
 8006604:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006606:	4b29      	ldr	r3, [pc, #164]	; (80066ac <xPortStartScheduler+0xd4>)
 8006608:	2207      	movs	r2, #7
 800660a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800660c:	e009      	b.n	8006622 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800660e:	4b27      	ldr	r3, [pc, #156]	; (80066ac <xPortStartScheduler+0xd4>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	3b01      	subs	r3, #1
 8006614:	4a25      	ldr	r2, [pc, #148]	; (80066ac <xPortStartScheduler+0xd4>)
 8006616:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006618:	78fb      	ldrb	r3, [r7, #3]
 800661a:	b2db      	uxtb	r3, r3
 800661c:	005b      	lsls	r3, r3, #1
 800661e:	b2db      	uxtb	r3, r3
 8006620:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006622:	78fb      	ldrb	r3, [r7, #3]
 8006624:	b2db      	uxtb	r3, r3
 8006626:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800662a:	2b80      	cmp	r3, #128	; 0x80
 800662c:	d0ef      	beq.n	800660e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800662e:	4b1f      	ldr	r3, [pc, #124]	; (80066ac <xPortStartScheduler+0xd4>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f1c3 0307 	rsb	r3, r3, #7
 8006636:	2b04      	cmp	r3, #4
 8006638:	d009      	beq.n	800664e <xPortStartScheduler+0x76>
 800663a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800663e:	f383 8811 	msr	BASEPRI, r3
 8006642:	f3bf 8f6f 	isb	sy
 8006646:	f3bf 8f4f 	dsb	sy
 800664a:	60bb      	str	r3, [r7, #8]
 800664c:	e7fe      	b.n	800664c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800664e:	4b17      	ldr	r3, [pc, #92]	; (80066ac <xPortStartScheduler+0xd4>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	021b      	lsls	r3, r3, #8
 8006654:	4a15      	ldr	r2, [pc, #84]	; (80066ac <xPortStartScheduler+0xd4>)
 8006656:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006658:	4b14      	ldr	r3, [pc, #80]	; (80066ac <xPortStartScheduler+0xd4>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006660:	4a12      	ldr	r2, [pc, #72]	; (80066ac <xPortStartScheduler+0xd4>)
 8006662:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	b2da      	uxtb	r2, r3
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800666c:	4b10      	ldr	r3, [pc, #64]	; (80066b0 <xPortStartScheduler+0xd8>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a0f      	ldr	r2, [pc, #60]	; (80066b0 <xPortStartScheduler+0xd8>)
 8006672:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006676:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006678:	4b0d      	ldr	r3, [pc, #52]	; (80066b0 <xPortStartScheduler+0xd8>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a0c      	ldr	r2, [pc, #48]	; (80066b0 <xPortStartScheduler+0xd8>)
 800667e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006682:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006684:	f000 f8b0 	bl	80067e8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006688:	4b0a      	ldr	r3, [pc, #40]	; (80066b4 <xPortStartScheduler+0xdc>)
 800668a:	2200      	movs	r2, #0
 800668c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800668e:	f7ff ff93 	bl	80065b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006692:	f7ff f8d9 	bl	8005848 <vTaskSwitchContext>
	prvTaskExitError();
 8006696:	f7ff ff4f 	bl	8006538 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800669a:	2300      	movs	r3, #0
}
 800669c:	4618      	mov	r0, r3
 800669e:	3710      	adds	r7, #16
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}
 80066a4:	e000e400 	.word	0xe000e400
 80066a8:	20000dbc 	.word	0x20000dbc
 80066ac:	20000dc0 	.word	0x20000dc0
 80066b0:	e000ed20 	.word	0xe000ed20
 80066b4:	20000020 	.word	0x20000020

080066b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80066b8:	b480      	push	{r7}
 80066ba:	b083      	sub	sp, #12
 80066bc:	af00      	add	r7, sp, #0
 80066be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066c2:	f383 8811 	msr	BASEPRI, r3
 80066c6:	f3bf 8f6f 	isb	sy
 80066ca:	f3bf 8f4f 	dsb	sy
 80066ce:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80066d0:	4b0e      	ldr	r3, [pc, #56]	; (800670c <vPortEnterCritical+0x54>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	3301      	adds	r3, #1
 80066d6:	4a0d      	ldr	r2, [pc, #52]	; (800670c <vPortEnterCritical+0x54>)
 80066d8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80066da:	4b0c      	ldr	r3, [pc, #48]	; (800670c <vPortEnterCritical+0x54>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	2b01      	cmp	r3, #1
 80066e0:	d10e      	bne.n	8006700 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80066e2:	4b0b      	ldr	r3, [pc, #44]	; (8006710 <vPortEnterCritical+0x58>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	b2db      	uxtb	r3, r3
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d009      	beq.n	8006700 <vPortEnterCritical+0x48>
 80066ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066f0:	f383 8811 	msr	BASEPRI, r3
 80066f4:	f3bf 8f6f 	isb	sy
 80066f8:	f3bf 8f4f 	dsb	sy
 80066fc:	603b      	str	r3, [r7, #0]
 80066fe:	e7fe      	b.n	80066fe <vPortEnterCritical+0x46>
	}
}
 8006700:	bf00      	nop
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	bc80      	pop	{r7}
 8006708:	4770      	bx	lr
 800670a:	bf00      	nop
 800670c:	20000020 	.word	0x20000020
 8006710:	e000ed04 	.word	0xe000ed04

08006714 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006714:	b480      	push	{r7}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800671a:	4b10      	ldr	r3, [pc, #64]	; (800675c <vPortExitCritical+0x48>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d109      	bne.n	8006736 <vPortExitCritical+0x22>
 8006722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006726:	f383 8811 	msr	BASEPRI, r3
 800672a:	f3bf 8f6f 	isb	sy
 800672e:	f3bf 8f4f 	dsb	sy
 8006732:	607b      	str	r3, [r7, #4]
 8006734:	e7fe      	b.n	8006734 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8006736:	4b09      	ldr	r3, [pc, #36]	; (800675c <vPortExitCritical+0x48>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	3b01      	subs	r3, #1
 800673c:	4a07      	ldr	r2, [pc, #28]	; (800675c <vPortExitCritical+0x48>)
 800673e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006740:	4b06      	ldr	r3, [pc, #24]	; (800675c <vPortExitCritical+0x48>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d104      	bne.n	8006752 <vPortExitCritical+0x3e>
 8006748:	2300      	movs	r3, #0
 800674a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8006752:	bf00      	nop
 8006754:	370c      	adds	r7, #12
 8006756:	46bd      	mov	sp, r7
 8006758:	bc80      	pop	{r7}
 800675a:	4770      	bx	lr
 800675c:	20000020 	.word	0x20000020

08006760 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006760:	f3ef 8009 	mrs	r0, PSP
 8006764:	f3bf 8f6f 	isb	sy
 8006768:	4b0d      	ldr	r3, [pc, #52]	; (80067a0 <pxCurrentTCBConst>)
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006770:	6010      	str	r0, [r2, #0]
 8006772:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006776:	f04f 0050 	mov.w	r0, #80	; 0x50
 800677a:	f380 8811 	msr	BASEPRI, r0
 800677e:	f7ff f863 	bl	8005848 <vTaskSwitchContext>
 8006782:	f04f 0000 	mov.w	r0, #0
 8006786:	f380 8811 	msr	BASEPRI, r0
 800678a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800678e:	6819      	ldr	r1, [r3, #0]
 8006790:	6808      	ldr	r0, [r1, #0]
 8006792:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006796:	f380 8809 	msr	PSP, r0
 800679a:	f3bf 8f6f 	isb	sy
 800679e:	4770      	bx	lr

080067a0 <pxCurrentTCBConst>:
 80067a0:	20000790 	.word	0x20000790
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80067a4:	bf00      	nop
 80067a6:	bf00      	nop

080067a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b082      	sub	sp, #8
 80067ac:	af00      	add	r7, sp, #0
	__asm volatile
 80067ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067b2:	f383 8811 	msr	BASEPRI, r3
 80067b6:	f3bf 8f6f 	isb	sy
 80067ba:	f3bf 8f4f 	dsb	sy
 80067be:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80067c0:	f7fe ff84 	bl	80056cc <xTaskIncrementTick>
 80067c4:	4603      	mov	r3, r0
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d003      	beq.n	80067d2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80067ca:	4b06      	ldr	r3, [pc, #24]	; (80067e4 <xPortSysTickHandler+0x3c>)
 80067cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067d0:	601a      	str	r2, [r3, #0]
 80067d2:	2300      	movs	r3, #0
 80067d4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80067dc:	bf00      	nop
 80067de:	3708      	adds	r7, #8
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}
 80067e4:	e000ed04 	.word	0xe000ed04

080067e8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80067e8:	b480      	push	{r7}
 80067ea:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80067ec:	4b0a      	ldr	r3, [pc, #40]	; (8006818 <vPortSetupTimerInterrupt+0x30>)
 80067ee:	2200      	movs	r2, #0
 80067f0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80067f2:	4b0a      	ldr	r3, [pc, #40]	; (800681c <vPortSetupTimerInterrupt+0x34>)
 80067f4:	2200      	movs	r2, #0
 80067f6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80067f8:	4b09      	ldr	r3, [pc, #36]	; (8006820 <vPortSetupTimerInterrupt+0x38>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a09      	ldr	r2, [pc, #36]	; (8006824 <vPortSetupTimerInterrupt+0x3c>)
 80067fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006802:	099b      	lsrs	r3, r3, #6
 8006804:	4a08      	ldr	r2, [pc, #32]	; (8006828 <vPortSetupTimerInterrupt+0x40>)
 8006806:	3b01      	subs	r3, #1
 8006808:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800680a:	4b03      	ldr	r3, [pc, #12]	; (8006818 <vPortSetupTimerInterrupt+0x30>)
 800680c:	2207      	movs	r2, #7
 800680e:	601a      	str	r2, [r3, #0]
}
 8006810:	bf00      	nop
 8006812:	46bd      	mov	sp, r7
 8006814:	bc80      	pop	{r7}
 8006816:	4770      	bx	lr
 8006818:	e000e010 	.word	0xe000e010
 800681c:	e000e018 	.word	0xe000e018
 8006820:	20000014 	.word	0x20000014
 8006824:	10624dd3 	.word	0x10624dd3
 8006828:	e000e014 	.word	0xe000e014

0800682c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800682c:	b480      	push	{r7}
 800682e:	b085      	sub	sp, #20
 8006830:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006832:	f3ef 8305 	mrs	r3, IPSR
 8006836:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2b0f      	cmp	r3, #15
 800683c:	d913      	bls.n	8006866 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800683e:	4a15      	ldr	r2, [pc, #84]	; (8006894 <vPortValidateInterruptPriority+0x68>)
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	4413      	add	r3, r2
 8006844:	781b      	ldrb	r3, [r3, #0]
 8006846:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006848:	4b13      	ldr	r3, [pc, #76]	; (8006898 <vPortValidateInterruptPriority+0x6c>)
 800684a:	781b      	ldrb	r3, [r3, #0]
 800684c:	7afa      	ldrb	r2, [r7, #11]
 800684e:	429a      	cmp	r2, r3
 8006850:	d209      	bcs.n	8006866 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8006852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006856:	f383 8811 	msr	BASEPRI, r3
 800685a:	f3bf 8f6f 	isb	sy
 800685e:	f3bf 8f4f 	dsb	sy
 8006862:	607b      	str	r3, [r7, #4]
 8006864:	e7fe      	b.n	8006864 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006866:	4b0d      	ldr	r3, [pc, #52]	; (800689c <vPortValidateInterruptPriority+0x70>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800686e:	4b0c      	ldr	r3, [pc, #48]	; (80068a0 <vPortValidateInterruptPriority+0x74>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	429a      	cmp	r2, r3
 8006874:	d909      	bls.n	800688a <vPortValidateInterruptPriority+0x5e>
 8006876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800687a:	f383 8811 	msr	BASEPRI, r3
 800687e:	f3bf 8f6f 	isb	sy
 8006882:	f3bf 8f4f 	dsb	sy
 8006886:	603b      	str	r3, [r7, #0]
 8006888:	e7fe      	b.n	8006888 <vPortValidateInterruptPriority+0x5c>
	}
 800688a:	bf00      	nop
 800688c:	3714      	adds	r7, #20
 800688e:	46bd      	mov	sp, r7
 8006890:	bc80      	pop	{r7}
 8006892:	4770      	bx	lr
 8006894:	e000e3f0 	.word	0xe000e3f0
 8006898:	20000dbc 	.word	0x20000dbc
 800689c:	e000ed0c 	.word	0xe000ed0c
 80068a0:	20000dc0 	.word	0x20000dc0

080068a4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b08a      	sub	sp, #40	; 0x28
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80068ac:	2300      	movs	r3, #0
 80068ae:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80068b0:	f7fe fe54 	bl	800555c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80068b4:	4b57      	ldr	r3, [pc, #348]	; (8006a14 <pvPortMalloc+0x170>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d101      	bne.n	80068c0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80068bc:	f000 f90c 	bl	8006ad8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80068c0:	4b55      	ldr	r3, [pc, #340]	; (8006a18 <pvPortMalloc+0x174>)
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	4013      	ands	r3, r2
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	f040 808c 	bne.w	80069e6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d01c      	beq.n	800690e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80068d4:	2208      	movs	r2, #8
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	4413      	add	r3, r2
 80068da:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f003 0307 	and.w	r3, r3, #7
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d013      	beq.n	800690e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f023 0307 	bic.w	r3, r3, #7
 80068ec:	3308      	adds	r3, #8
 80068ee:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f003 0307 	and.w	r3, r3, #7
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d009      	beq.n	800690e <pvPortMalloc+0x6a>
 80068fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068fe:	f383 8811 	msr	BASEPRI, r3
 8006902:	f3bf 8f6f 	isb	sy
 8006906:	f3bf 8f4f 	dsb	sy
 800690a:	617b      	str	r3, [r7, #20]
 800690c:	e7fe      	b.n	800690c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d068      	beq.n	80069e6 <pvPortMalloc+0x142>
 8006914:	4b41      	ldr	r3, [pc, #260]	; (8006a1c <pvPortMalloc+0x178>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	687a      	ldr	r2, [r7, #4]
 800691a:	429a      	cmp	r2, r3
 800691c:	d863      	bhi.n	80069e6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800691e:	4b40      	ldr	r3, [pc, #256]	; (8006a20 <pvPortMalloc+0x17c>)
 8006920:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006922:	4b3f      	ldr	r3, [pc, #252]	; (8006a20 <pvPortMalloc+0x17c>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006928:	e004      	b.n	8006934 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800692a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800692c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800692e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	429a      	cmp	r2, r3
 800693c:	d903      	bls.n	8006946 <pvPortMalloc+0xa2>
 800693e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d1f1      	bne.n	800692a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006946:	4b33      	ldr	r3, [pc, #204]	; (8006a14 <pvPortMalloc+0x170>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800694c:	429a      	cmp	r2, r3
 800694e:	d04a      	beq.n	80069e6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006950:	6a3b      	ldr	r3, [r7, #32]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2208      	movs	r2, #8
 8006956:	4413      	add	r3, r2
 8006958:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800695a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800695c:	681a      	ldr	r2, [r3, #0]
 800695e:	6a3b      	ldr	r3, [r7, #32]
 8006960:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006964:	685a      	ldr	r2, [r3, #4]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	1ad2      	subs	r2, r2, r3
 800696a:	2308      	movs	r3, #8
 800696c:	005b      	lsls	r3, r3, #1
 800696e:	429a      	cmp	r2, r3
 8006970:	d91e      	bls.n	80069b0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006972:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	4413      	add	r3, r2
 8006978:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800697a:	69bb      	ldr	r3, [r7, #24]
 800697c:	f003 0307 	and.w	r3, r3, #7
 8006980:	2b00      	cmp	r3, #0
 8006982:	d009      	beq.n	8006998 <pvPortMalloc+0xf4>
 8006984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006988:	f383 8811 	msr	BASEPRI, r3
 800698c:	f3bf 8f6f 	isb	sy
 8006990:	f3bf 8f4f 	dsb	sy
 8006994:	613b      	str	r3, [r7, #16]
 8006996:	e7fe      	b.n	8006996 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800699a:	685a      	ldr	r2, [r3, #4]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	1ad2      	subs	r2, r2, r3
 80069a0:	69bb      	ldr	r3, [r7, #24]
 80069a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80069a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a6:	687a      	ldr	r2, [r7, #4]
 80069a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80069aa:	69b8      	ldr	r0, [r7, #24]
 80069ac:	f000 f8f6 	bl	8006b9c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80069b0:	4b1a      	ldr	r3, [pc, #104]	; (8006a1c <pvPortMalloc+0x178>)
 80069b2:	681a      	ldr	r2, [r3, #0]
 80069b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	1ad3      	subs	r3, r2, r3
 80069ba:	4a18      	ldr	r2, [pc, #96]	; (8006a1c <pvPortMalloc+0x178>)
 80069bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80069be:	4b17      	ldr	r3, [pc, #92]	; (8006a1c <pvPortMalloc+0x178>)
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	4b18      	ldr	r3, [pc, #96]	; (8006a24 <pvPortMalloc+0x180>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d203      	bcs.n	80069d2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80069ca:	4b14      	ldr	r3, [pc, #80]	; (8006a1c <pvPortMalloc+0x178>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4a15      	ldr	r2, [pc, #84]	; (8006a24 <pvPortMalloc+0x180>)
 80069d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80069d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069d4:	685a      	ldr	r2, [r3, #4]
 80069d6:	4b10      	ldr	r3, [pc, #64]	; (8006a18 <pvPortMalloc+0x174>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	431a      	orrs	r2, r3
 80069dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80069e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e2:	2200      	movs	r2, #0
 80069e4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80069e6:	f7fe fdc7 	bl	8005578 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80069ea:	69fb      	ldr	r3, [r7, #28]
 80069ec:	f003 0307 	and.w	r3, r3, #7
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d009      	beq.n	8006a08 <pvPortMalloc+0x164>
 80069f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f8:	f383 8811 	msr	BASEPRI, r3
 80069fc:	f3bf 8f6f 	isb	sy
 8006a00:	f3bf 8f4f 	dsb	sy
 8006a04:	60fb      	str	r3, [r7, #12]
 8006a06:	e7fe      	b.n	8006a06 <pvPortMalloc+0x162>
	return pvReturn;
 8006a08:	69fb      	ldr	r3, [r7, #28]
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3728      	adds	r7, #40	; 0x28
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}
 8006a12:	bf00      	nop
 8006a14:	200019cc 	.word	0x200019cc
 8006a18:	200019d8 	.word	0x200019d8
 8006a1c:	200019d0 	.word	0x200019d0
 8006a20:	200019c4 	.word	0x200019c4
 8006a24:	200019d4 	.word	0x200019d4

08006a28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b086      	sub	sp, #24
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d046      	beq.n	8006ac8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006a3a:	2308      	movs	r3, #8
 8006a3c:	425b      	negs	r3, r3
 8006a3e:	697a      	ldr	r2, [r7, #20]
 8006a40:	4413      	add	r3, r2
 8006a42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	685a      	ldr	r2, [r3, #4]
 8006a4c:	4b20      	ldr	r3, [pc, #128]	; (8006ad0 <vPortFree+0xa8>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4013      	ands	r3, r2
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d109      	bne.n	8006a6a <vPortFree+0x42>
 8006a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a5a:	f383 8811 	msr	BASEPRI, r3
 8006a5e:	f3bf 8f6f 	isb	sy
 8006a62:	f3bf 8f4f 	dsb	sy
 8006a66:	60fb      	str	r3, [r7, #12]
 8006a68:	e7fe      	b.n	8006a68 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d009      	beq.n	8006a86 <vPortFree+0x5e>
 8006a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a76:	f383 8811 	msr	BASEPRI, r3
 8006a7a:	f3bf 8f6f 	isb	sy
 8006a7e:	f3bf 8f4f 	dsb	sy
 8006a82:	60bb      	str	r3, [r7, #8]
 8006a84:	e7fe      	b.n	8006a84 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	685a      	ldr	r2, [r3, #4]
 8006a8a:	4b11      	ldr	r3, [pc, #68]	; (8006ad0 <vPortFree+0xa8>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4013      	ands	r3, r2
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d019      	beq.n	8006ac8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d115      	bne.n	8006ac8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	685a      	ldr	r2, [r3, #4]
 8006aa0:	4b0b      	ldr	r3, [pc, #44]	; (8006ad0 <vPortFree+0xa8>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	43db      	mvns	r3, r3
 8006aa6:	401a      	ands	r2, r3
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006aac:	f7fe fd56 	bl	800555c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	685a      	ldr	r2, [r3, #4]
 8006ab4:	4b07      	ldr	r3, [pc, #28]	; (8006ad4 <vPortFree+0xac>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4413      	add	r3, r2
 8006aba:	4a06      	ldr	r2, [pc, #24]	; (8006ad4 <vPortFree+0xac>)
 8006abc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006abe:	6938      	ldr	r0, [r7, #16]
 8006ac0:	f000 f86c 	bl	8006b9c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006ac4:	f7fe fd58 	bl	8005578 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006ac8:	bf00      	nop
 8006aca:	3718      	adds	r7, #24
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd80      	pop	{r7, pc}
 8006ad0:	200019d8 	.word	0x200019d8
 8006ad4:	200019d0 	.word	0x200019d0

08006ad8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b085      	sub	sp, #20
 8006adc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006ade:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006ae2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006ae4:	4b27      	ldr	r3, [pc, #156]	; (8006b84 <prvHeapInit+0xac>)
 8006ae6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f003 0307 	and.w	r3, r3, #7
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d00c      	beq.n	8006b0c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	3307      	adds	r3, #7
 8006af6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f023 0307 	bic.w	r3, r3, #7
 8006afe:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006b00:	68ba      	ldr	r2, [r7, #8]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	1ad3      	subs	r3, r2, r3
 8006b06:	4a1f      	ldr	r2, [pc, #124]	; (8006b84 <prvHeapInit+0xac>)
 8006b08:	4413      	add	r3, r2
 8006b0a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006b10:	4a1d      	ldr	r2, [pc, #116]	; (8006b88 <prvHeapInit+0xb0>)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006b16:	4b1c      	ldr	r3, [pc, #112]	; (8006b88 <prvHeapInit+0xb0>)
 8006b18:	2200      	movs	r2, #0
 8006b1a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	68ba      	ldr	r2, [r7, #8]
 8006b20:	4413      	add	r3, r2
 8006b22:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006b24:	2208      	movs	r2, #8
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	1a9b      	subs	r3, r3, r2
 8006b2a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f023 0307 	bic.w	r3, r3, #7
 8006b32:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	4a15      	ldr	r2, [pc, #84]	; (8006b8c <prvHeapInit+0xb4>)
 8006b38:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006b3a:	4b14      	ldr	r3, [pc, #80]	; (8006b8c <prvHeapInit+0xb4>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006b42:	4b12      	ldr	r3, [pc, #72]	; (8006b8c <prvHeapInit+0xb4>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2200      	movs	r2, #0
 8006b48:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	68fa      	ldr	r2, [r7, #12]
 8006b52:	1ad2      	subs	r2, r2, r3
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006b58:	4b0c      	ldr	r3, [pc, #48]	; (8006b8c <prvHeapInit+0xb4>)
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	4a0a      	ldr	r2, [pc, #40]	; (8006b90 <prvHeapInit+0xb8>)
 8006b66:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	4a09      	ldr	r2, [pc, #36]	; (8006b94 <prvHeapInit+0xbc>)
 8006b6e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006b70:	4b09      	ldr	r3, [pc, #36]	; (8006b98 <prvHeapInit+0xc0>)
 8006b72:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006b76:	601a      	str	r2, [r3, #0]
}
 8006b78:	bf00      	nop
 8006b7a:	3714      	adds	r7, #20
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bc80      	pop	{r7}
 8006b80:	4770      	bx	lr
 8006b82:	bf00      	nop
 8006b84:	20000dc4 	.word	0x20000dc4
 8006b88:	200019c4 	.word	0x200019c4
 8006b8c:	200019cc 	.word	0x200019cc
 8006b90:	200019d4 	.word	0x200019d4
 8006b94:	200019d0 	.word	0x200019d0
 8006b98:	200019d8 	.word	0x200019d8

08006b9c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b085      	sub	sp, #20
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006ba4:	4b27      	ldr	r3, [pc, #156]	; (8006c44 <prvInsertBlockIntoFreeList+0xa8>)
 8006ba6:	60fb      	str	r3, [r7, #12]
 8006ba8:	e002      	b.n	8006bb0 <prvInsertBlockIntoFreeList+0x14>
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	60fb      	str	r3, [r7, #12]
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d8f7      	bhi.n	8006baa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	68ba      	ldr	r2, [r7, #8]
 8006bc4:	4413      	add	r3, r2
 8006bc6:	687a      	ldr	r2, [r7, #4]
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d108      	bne.n	8006bde <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	685a      	ldr	r2, [r3, #4]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	441a      	add	r2, r3
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	685b      	ldr	r3, [r3, #4]
 8006be6:	68ba      	ldr	r2, [r7, #8]
 8006be8:	441a      	add	r2, r3
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	429a      	cmp	r2, r3
 8006bf0:	d118      	bne.n	8006c24 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681a      	ldr	r2, [r3, #0]
 8006bf6:	4b14      	ldr	r3, [pc, #80]	; (8006c48 <prvInsertBlockIntoFreeList+0xac>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d00d      	beq.n	8006c1a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	685a      	ldr	r2, [r3, #4]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	441a      	add	r2, r3
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	681a      	ldr	r2, [r3, #0]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	601a      	str	r2, [r3, #0]
 8006c18:	e008      	b.n	8006c2c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006c1a:	4b0b      	ldr	r3, [pc, #44]	; (8006c48 <prvInsertBlockIntoFreeList+0xac>)
 8006c1c:	681a      	ldr	r2, [r3, #0]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	601a      	str	r2, [r3, #0]
 8006c22:	e003      	b.n	8006c2c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006c2c:	68fa      	ldr	r2, [r7, #12]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	429a      	cmp	r2, r3
 8006c32:	d002      	beq.n	8006c3a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	687a      	ldr	r2, [r7, #4]
 8006c38:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c3a:	bf00      	nop
 8006c3c:	3714      	adds	r7, #20
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bc80      	pop	{r7}
 8006c42:	4770      	bx	lr
 8006c44:	200019c4 	.word	0x200019c4
 8006c48:	200019cc 	.word	0x200019cc

08006c4c <__errno>:
 8006c4c:	4b01      	ldr	r3, [pc, #4]	; (8006c54 <__errno+0x8>)
 8006c4e:	6818      	ldr	r0, [r3, #0]
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop
 8006c54:	20000024 	.word	0x20000024

08006c58 <__libc_init_array>:
 8006c58:	b570      	push	{r4, r5, r6, lr}
 8006c5a:	2500      	movs	r5, #0
 8006c5c:	4e0c      	ldr	r6, [pc, #48]	; (8006c90 <__libc_init_array+0x38>)
 8006c5e:	4c0d      	ldr	r4, [pc, #52]	; (8006c94 <__libc_init_array+0x3c>)
 8006c60:	1ba4      	subs	r4, r4, r6
 8006c62:	10a4      	asrs	r4, r4, #2
 8006c64:	42a5      	cmp	r5, r4
 8006c66:	d109      	bne.n	8006c7c <__libc_init_array+0x24>
 8006c68:	f000 fffe 	bl	8007c68 <_init>
 8006c6c:	2500      	movs	r5, #0
 8006c6e:	4e0a      	ldr	r6, [pc, #40]	; (8006c98 <__libc_init_array+0x40>)
 8006c70:	4c0a      	ldr	r4, [pc, #40]	; (8006c9c <__libc_init_array+0x44>)
 8006c72:	1ba4      	subs	r4, r4, r6
 8006c74:	10a4      	asrs	r4, r4, #2
 8006c76:	42a5      	cmp	r5, r4
 8006c78:	d105      	bne.n	8006c86 <__libc_init_array+0x2e>
 8006c7a:	bd70      	pop	{r4, r5, r6, pc}
 8006c7c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006c80:	4798      	blx	r3
 8006c82:	3501      	adds	r5, #1
 8006c84:	e7ee      	b.n	8006c64 <__libc_init_array+0xc>
 8006c86:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006c8a:	4798      	blx	r3
 8006c8c:	3501      	adds	r5, #1
 8006c8e:	e7f2      	b.n	8006c76 <__libc_init_array+0x1e>
 8006c90:	08007fd8 	.word	0x08007fd8
 8006c94:	08007fd8 	.word	0x08007fd8
 8006c98:	08007fd8 	.word	0x08007fd8
 8006c9c:	08007fdc 	.word	0x08007fdc

08006ca0 <memcpy>:
 8006ca0:	b510      	push	{r4, lr}
 8006ca2:	1e43      	subs	r3, r0, #1
 8006ca4:	440a      	add	r2, r1
 8006ca6:	4291      	cmp	r1, r2
 8006ca8:	d100      	bne.n	8006cac <memcpy+0xc>
 8006caa:	bd10      	pop	{r4, pc}
 8006cac:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cb0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006cb4:	e7f7      	b.n	8006ca6 <memcpy+0x6>

08006cb6 <memset>:
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	4402      	add	r2, r0
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d100      	bne.n	8006cc0 <memset+0xa>
 8006cbe:	4770      	bx	lr
 8006cc0:	f803 1b01 	strb.w	r1, [r3], #1
 8006cc4:	e7f9      	b.n	8006cba <memset+0x4>
	...

08006cc8 <_puts_r>:
 8006cc8:	b570      	push	{r4, r5, r6, lr}
 8006cca:	460e      	mov	r6, r1
 8006ccc:	4605      	mov	r5, r0
 8006cce:	b118      	cbz	r0, 8006cd8 <_puts_r+0x10>
 8006cd0:	6983      	ldr	r3, [r0, #24]
 8006cd2:	b90b      	cbnz	r3, 8006cd8 <_puts_r+0x10>
 8006cd4:	f000 fa46 	bl	8007164 <__sinit>
 8006cd8:	69ab      	ldr	r3, [r5, #24]
 8006cda:	68ac      	ldr	r4, [r5, #8]
 8006cdc:	b913      	cbnz	r3, 8006ce4 <_puts_r+0x1c>
 8006cde:	4628      	mov	r0, r5
 8006ce0:	f000 fa40 	bl	8007164 <__sinit>
 8006ce4:	4b23      	ldr	r3, [pc, #140]	; (8006d74 <_puts_r+0xac>)
 8006ce6:	429c      	cmp	r4, r3
 8006ce8:	d117      	bne.n	8006d1a <_puts_r+0x52>
 8006cea:	686c      	ldr	r4, [r5, #4]
 8006cec:	89a3      	ldrh	r3, [r4, #12]
 8006cee:	071b      	lsls	r3, r3, #28
 8006cf0:	d51d      	bpl.n	8006d2e <_puts_r+0x66>
 8006cf2:	6923      	ldr	r3, [r4, #16]
 8006cf4:	b1db      	cbz	r3, 8006d2e <_puts_r+0x66>
 8006cf6:	3e01      	subs	r6, #1
 8006cf8:	68a3      	ldr	r3, [r4, #8]
 8006cfa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006cfe:	3b01      	subs	r3, #1
 8006d00:	60a3      	str	r3, [r4, #8]
 8006d02:	b9e9      	cbnz	r1, 8006d40 <_puts_r+0x78>
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	da2e      	bge.n	8006d66 <_puts_r+0x9e>
 8006d08:	4622      	mov	r2, r4
 8006d0a:	210a      	movs	r1, #10
 8006d0c:	4628      	mov	r0, r5
 8006d0e:	f000 f879 	bl	8006e04 <__swbuf_r>
 8006d12:	3001      	adds	r0, #1
 8006d14:	d011      	beq.n	8006d3a <_puts_r+0x72>
 8006d16:	200a      	movs	r0, #10
 8006d18:	e011      	b.n	8006d3e <_puts_r+0x76>
 8006d1a:	4b17      	ldr	r3, [pc, #92]	; (8006d78 <_puts_r+0xb0>)
 8006d1c:	429c      	cmp	r4, r3
 8006d1e:	d101      	bne.n	8006d24 <_puts_r+0x5c>
 8006d20:	68ac      	ldr	r4, [r5, #8]
 8006d22:	e7e3      	b.n	8006cec <_puts_r+0x24>
 8006d24:	4b15      	ldr	r3, [pc, #84]	; (8006d7c <_puts_r+0xb4>)
 8006d26:	429c      	cmp	r4, r3
 8006d28:	bf08      	it	eq
 8006d2a:	68ec      	ldreq	r4, [r5, #12]
 8006d2c:	e7de      	b.n	8006cec <_puts_r+0x24>
 8006d2e:	4621      	mov	r1, r4
 8006d30:	4628      	mov	r0, r5
 8006d32:	f000 f8b9 	bl	8006ea8 <__swsetup_r>
 8006d36:	2800      	cmp	r0, #0
 8006d38:	d0dd      	beq.n	8006cf6 <_puts_r+0x2e>
 8006d3a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d3e:	bd70      	pop	{r4, r5, r6, pc}
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	da04      	bge.n	8006d4e <_puts_r+0x86>
 8006d44:	69a2      	ldr	r2, [r4, #24]
 8006d46:	429a      	cmp	r2, r3
 8006d48:	dc06      	bgt.n	8006d58 <_puts_r+0x90>
 8006d4a:	290a      	cmp	r1, #10
 8006d4c:	d004      	beq.n	8006d58 <_puts_r+0x90>
 8006d4e:	6823      	ldr	r3, [r4, #0]
 8006d50:	1c5a      	adds	r2, r3, #1
 8006d52:	6022      	str	r2, [r4, #0]
 8006d54:	7019      	strb	r1, [r3, #0]
 8006d56:	e7cf      	b.n	8006cf8 <_puts_r+0x30>
 8006d58:	4622      	mov	r2, r4
 8006d5a:	4628      	mov	r0, r5
 8006d5c:	f000 f852 	bl	8006e04 <__swbuf_r>
 8006d60:	3001      	adds	r0, #1
 8006d62:	d1c9      	bne.n	8006cf8 <_puts_r+0x30>
 8006d64:	e7e9      	b.n	8006d3a <_puts_r+0x72>
 8006d66:	200a      	movs	r0, #10
 8006d68:	6823      	ldr	r3, [r4, #0]
 8006d6a:	1c5a      	adds	r2, r3, #1
 8006d6c:	6022      	str	r2, [r4, #0]
 8006d6e:	7018      	strb	r0, [r3, #0]
 8006d70:	e7e5      	b.n	8006d3e <_puts_r+0x76>
 8006d72:	bf00      	nop
 8006d74:	08007f64 	.word	0x08007f64
 8006d78:	08007f84 	.word	0x08007f84
 8006d7c:	08007f44 	.word	0x08007f44

08006d80 <puts>:
 8006d80:	4b02      	ldr	r3, [pc, #8]	; (8006d8c <puts+0xc>)
 8006d82:	4601      	mov	r1, r0
 8006d84:	6818      	ldr	r0, [r3, #0]
 8006d86:	f7ff bf9f 	b.w	8006cc8 <_puts_r>
 8006d8a:	bf00      	nop
 8006d8c:	20000024 	.word	0x20000024

08006d90 <_vsniprintf_r>:
 8006d90:	b530      	push	{r4, r5, lr}
 8006d92:	1e14      	subs	r4, r2, #0
 8006d94:	4605      	mov	r5, r0
 8006d96:	b09b      	sub	sp, #108	; 0x6c
 8006d98:	4618      	mov	r0, r3
 8006d9a:	da05      	bge.n	8006da8 <_vsniprintf_r+0x18>
 8006d9c:	238b      	movs	r3, #139	; 0x8b
 8006d9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006da2:	602b      	str	r3, [r5, #0]
 8006da4:	b01b      	add	sp, #108	; 0x6c
 8006da6:	bd30      	pop	{r4, r5, pc}
 8006da8:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006dac:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006db0:	bf0c      	ite	eq
 8006db2:	4623      	moveq	r3, r4
 8006db4:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8006db8:	9302      	str	r3, [sp, #8]
 8006dba:	9305      	str	r3, [sp, #20]
 8006dbc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006dc0:	9100      	str	r1, [sp, #0]
 8006dc2:	9104      	str	r1, [sp, #16]
 8006dc4:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006dc8:	4602      	mov	r2, r0
 8006dca:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006dcc:	4669      	mov	r1, sp
 8006dce:	4628      	mov	r0, r5
 8006dd0:	f000 fbb6 	bl	8007540 <_svfiprintf_r>
 8006dd4:	1c43      	adds	r3, r0, #1
 8006dd6:	bfbc      	itt	lt
 8006dd8:	238b      	movlt	r3, #139	; 0x8b
 8006dda:	602b      	strlt	r3, [r5, #0]
 8006ddc:	2c00      	cmp	r4, #0
 8006dde:	d0e1      	beq.n	8006da4 <_vsniprintf_r+0x14>
 8006de0:	2200      	movs	r2, #0
 8006de2:	9b00      	ldr	r3, [sp, #0]
 8006de4:	701a      	strb	r2, [r3, #0]
 8006de6:	e7dd      	b.n	8006da4 <_vsniprintf_r+0x14>

08006de8 <vsniprintf>:
 8006de8:	b507      	push	{r0, r1, r2, lr}
 8006dea:	9300      	str	r3, [sp, #0]
 8006dec:	4613      	mov	r3, r2
 8006dee:	460a      	mov	r2, r1
 8006df0:	4601      	mov	r1, r0
 8006df2:	4803      	ldr	r0, [pc, #12]	; (8006e00 <vsniprintf+0x18>)
 8006df4:	6800      	ldr	r0, [r0, #0]
 8006df6:	f7ff ffcb 	bl	8006d90 <_vsniprintf_r>
 8006dfa:	b003      	add	sp, #12
 8006dfc:	f85d fb04 	ldr.w	pc, [sp], #4
 8006e00:	20000024 	.word	0x20000024

08006e04 <__swbuf_r>:
 8006e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e06:	460e      	mov	r6, r1
 8006e08:	4614      	mov	r4, r2
 8006e0a:	4605      	mov	r5, r0
 8006e0c:	b118      	cbz	r0, 8006e16 <__swbuf_r+0x12>
 8006e0e:	6983      	ldr	r3, [r0, #24]
 8006e10:	b90b      	cbnz	r3, 8006e16 <__swbuf_r+0x12>
 8006e12:	f000 f9a7 	bl	8007164 <__sinit>
 8006e16:	4b21      	ldr	r3, [pc, #132]	; (8006e9c <__swbuf_r+0x98>)
 8006e18:	429c      	cmp	r4, r3
 8006e1a:	d12a      	bne.n	8006e72 <__swbuf_r+0x6e>
 8006e1c:	686c      	ldr	r4, [r5, #4]
 8006e1e:	69a3      	ldr	r3, [r4, #24]
 8006e20:	60a3      	str	r3, [r4, #8]
 8006e22:	89a3      	ldrh	r3, [r4, #12]
 8006e24:	071a      	lsls	r2, r3, #28
 8006e26:	d52e      	bpl.n	8006e86 <__swbuf_r+0x82>
 8006e28:	6923      	ldr	r3, [r4, #16]
 8006e2a:	b363      	cbz	r3, 8006e86 <__swbuf_r+0x82>
 8006e2c:	6923      	ldr	r3, [r4, #16]
 8006e2e:	6820      	ldr	r0, [r4, #0]
 8006e30:	b2f6      	uxtb	r6, r6
 8006e32:	1ac0      	subs	r0, r0, r3
 8006e34:	6963      	ldr	r3, [r4, #20]
 8006e36:	4637      	mov	r7, r6
 8006e38:	4283      	cmp	r3, r0
 8006e3a:	dc04      	bgt.n	8006e46 <__swbuf_r+0x42>
 8006e3c:	4621      	mov	r1, r4
 8006e3e:	4628      	mov	r0, r5
 8006e40:	f000 f926 	bl	8007090 <_fflush_r>
 8006e44:	bb28      	cbnz	r0, 8006e92 <__swbuf_r+0x8e>
 8006e46:	68a3      	ldr	r3, [r4, #8]
 8006e48:	3001      	adds	r0, #1
 8006e4a:	3b01      	subs	r3, #1
 8006e4c:	60a3      	str	r3, [r4, #8]
 8006e4e:	6823      	ldr	r3, [r4, #0]
 8006e50:	1c5a      	adds	r2, r3, #1
 8006e52:	6022      	str	r2, [r4, #0]
 8006e54:	701e      	strb	r6, [r3, #0]
 8006e56:	6963      	ldr	r3, [r4, #20]
 8006e58:	4283      	cmp	r3, r0
 8006e5a:	d004      	beq.n	8006e66 <__swbuf_r+0x62>
 8006e5c:	89a3      	ldrh	r3, [r4, #12]
 8006e5e:	07db      	lsls	r3, r3, #31
 8006e60:	d519      	bpl.n	8006e96 <__swbuf_r+0x92>
 8006e62:	2e0a      	cmp	r6, #10
 8006e64:	d117      	bne.n	8006e96 <__swbuf_r+0x92>
 8006e66:	4621      	mov	r1, r4
 8006e68:	4628      	mov	r0, r5
 8006e6a:	f000 f911 	bl	8007090 <_fflush_r>
 8006e6e:	b190      	cbz	r0, 8006e96 <__swbuf_r+0x92>
 8006e70:	e00f      	b.n	8006e92 <__swbuf_r+0x8e>
 8006e72:	4b0b      	ldr	r3, [pc, #44]	; (8006ea0 <__swbuf_r+0x9c>)
 8006e74:	429c      	cmp	r4, r3
 8006e76:	d101      	bne.n	8006e7c <__swbuf_r+0x78>
 8006e78:	68ac      	ldr	r4, [r5, #8]
 8006e7a:	e7d0      	b.n	8006e1e <__swbuf_r+0x1a>
 8006e7c:	4b09      	ldr	r3, [pc, #36]	; (8006ea4 <__swbuf_r+0xa0>)
 8006e7e:	429c      	cmp	r4, r3
 8006e80:	bf08      	it	eq
 8006e82:	68ec      	ldreq	r4, [r5, #12]
 8006e84:	e7cb      	b.n	8006e1e <__swbuf_r+0x1a>
 8006e86:	4621      	mov	r1, r4
 8006e88:	4628      	mov	r0, r5
 8006e8a:	f000 f80d 	bl	8006ea8 <__swsetup_r>
 8006e8e:	2800      	cmp	r0, #0
 8006e90:	d0cc      	beq.n	8006e2c <__swbuf_r+0x28>
 8006e92:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006e96:	4638      	mov	r0, r7
 8006e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e9a:	bf00      	nop
 8006e9c:	08007f64 	.word	0x08007f64
 8006ea0:	08007f84 	.word	0x08007f84
 8006ea4:	08007f44 	.word	0x08007f44

08006ea8 <__swsetup_r>:
 8006ea8:	4b32      	ldr	r3, [pc, #200]	; (8006f74 <__swsetup_r+0xcc>)
 8006eaa:	b570      	push	{r4, r5, r6, lr}
 8006eac:	681d      	ldr	r5, [r3, #0]
 8006eae:	4606      	mov	r6, r0
 8006eb0:	460c      	mov	r4, r1
 8006eb2:	b125      	cbz	r5, 8006ebe <__swsetup_r+0x16>
 8006eb4:	69ab      	ldr	r3, [r5, #24]
 8006eb6:	b913      	cbnz	r3, 8006ebe <__swsetup_r+0x16>
 8006eb8:	4628      	mov	r0, r5
 8006eba:	f000 f953 	bl	8007164 <__sinit>
 8006ebe:	4b2e      	ldr	r3, [pc, #184]	; (8006f78 <__swsetup_r+0xd0>)
 8006ec0:	429c      	cmp	r4, r3
 8006ec2:	d10f      	bne.n	8006ee4 <__swsetup_r+0x3c>
 8006ec4:	686c      	ldr	r4, [r5, #4]
 8006ec6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eca:	b29a      	uxth	r2, r3
 8006ecc:	0715      	lsls	r5, r2, #28
 8006ece:	d42c      	bmi.n	8006f2a <__swsetup_r+0x82>
 8006ed0:	06d0      	lsls	r0, r2, #27
 8006ed2:	d411      	bmi.n	8006ef8 <__swsetup_r+0x50>
 8006ed4:	2209      	movs	r2, #9
 8006ed6:	6032      	str	r2, [r6, #0]
 8006ed8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006edc:	81a3      	strh	r3, [r4, #12]
 8006ede:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ee2:	e03e      	b.n	8006f62 <__swsetup_r+0xba>
 8006ee4:	4b25      	ldr	r3, [pc, #148]	; (8006f7c <__swsetup_r+0xd4>)
 8006ee6:	429c      	cmp	r4, r3
 8006ee8:	d101      	bne.n	8006eee <__swsetup_r+0x46>
 8006eea:	68ac      	ldr	r4, [r5, #8]
 8006eec:	e7eb      	b.n	8006ec6 <__swsetup_r+0x1e>
 8006eee:	4b24      	ldr	r3, [pc, #144]	; (8006f80 <__swsetup_r+0xd8>)
 8006ef0:	429c      	cmp	r4, r3
 8006ef2:	bf08      	it	eq
 8006ef4:	68ec      	ldreq	r4, [r5, #12]
 8006ef6:	e7e6      	b.n	8006ec6 <__swsetup_r+0x1e>
 8006ef8:	0751      	lsls	r1, r2, #29
 8006efa:	d512      	bpl.n	8006f22 <__swsetup_r+0x7a>
 8006efc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006efe:	b141      	cbz	r1, 8006f12 <__swsetup_r+0x6a>
 8006f00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f04:	4299      	cmp	r1, r3
 8006f06:	d002      	beq.n	8006f0e <__swsetup_r+0x66>
 8006f08:	4630      	mov	r0, r6
 8006f0a:	f000 fa19 	bl	8007340 <_free_r>
 8006f0e:	2300      	movs	r3, #0
 8006f10:	6363      	str	r3, [r4, #52]	; 0x34
 8006f12:	89a3      	ldrh	r3, [r4, #12]
 8006f14:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006f18:	81a3      	strh	r3, [r4, #12]
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	6063      	str	r3, [r4, #4]
 8006f1e:	6923      	ldr	r3, [r4, #16]
 8006f20:	6023      	str	r3, [r4, #0]
 8006f22:	89a3      	ldrh	r3, [r4, #12]
 8006f24:	f043 0308 	orr.w	r3, r3, #8
 8006f28:	81a3      	strh	r3, [r4, #12]
 8006f2a:	6923      	ldr	r3, [r4, #16]
 8006f2c:	b94b      	cbnz	r3, 8006f42 <__swsetup_r+0x9a>
 8006f2e:	89a3      	ldrh	r3, [r4, #12]
 8006f30:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006f34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f38:	d003      	beq.n	8006f42 <__swsetup_r+0x9a>
 8006f3a:	4621      	mov	r1, r4
 8006f3c:	4630      	mov	r0, r6
 8006f3e:	f000 f9bf 	bl	80072c0 <__smakebuf_r>
 8006f42:	89a2      	ldrh	r2, [r4, #12]
 8006f44:	f012 0301 	ands.w	r3, r2, #1
 8006f48:	d00c      	beq.n	8006f64 <__swsetup_r+0xbc>
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	60a3      	str	r3, [r4, #8]
 8006f4e:	6963      	ldr	r3, [r4, #20]
 8006f50:	425b      	negs	r3, r3
 8006f52:	61a3      	str	r3, [r4, #24]
 8006f54:	6923      	ldr	r3, [r4, #16]
 8006f56:	b953      	cbnz	r3, 8006f6e <__swsetup_r+0xc6>
 8006f58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f5c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006f60:	d1ba      	bne.n	8006ed8 <__swsetup_r+0x30>
 8006f62:	bd70      	pop	{r4, r5, r6, pc}
 8006f64:	0792      	lsls	r2, r2, #30
 8006f66:	bf58      	it	pl
 8006f68:	6963      	ldrpl	r3, [r4, #20]
 8006f6a:	60a3      	str	r3, [r4, #8]
 8006f6c:	e7f2      	b.n	8006f54 <__swsetup_r+0xac>
 8006f6e:	2000      	movs	r0, #0
 8006f70:	e7f7      	b.n	8006f62 <__swsetup_r+0xba>
 8006f72:	bf00      	nop
 8006f74:	20000024 	.word	0x20000024
 8006f78:	08007f64 	.word	0x08007f64
 8006f7c:	08007f84 	.word	0x08007f84
 8006f80:	08007f44 	.word	0x08007f44

08006f84 <__sflush_r>:
 8006f84:	898a      	ldrh	r2, [r1, #12]
 8006f86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f8a:	4605      	mov	r5, r0
 8006f8c:	0710      	lsls	r0, r2, #28
 8006f8e:	460c      	mov	r4, r1
 8006f90:	d458      	bmi.n	8007044 <__sflush_r+0xc0>
 8006f92:	684b      	ldr	r3, [r1, #4]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	dc05      	bgt.n	8006fa4 <__sflush_r+0x20>
 8006f98:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	dc02      	bgt.n	8006fa4 <__sflush_r+0x20>
 8006f9e:	2000      	movs	r0, #0
 8006fa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fa4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006fa6:	2e00      	cmp	r6, #0
 8006fa8:	d0f9      	beq.n	8006f9e <__sflush_r+0x1a>
 8006faa:	2300      	movs	r3, #0
 8006fac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006fb0:	682f      	ldr	r7, [r5, #0]
 8006fb2:	6a21      	ldr	r1, [r4, #32]
 8006fb4:	602b      	str	r3, [r5, #0]
 8006fb6:	d032      	beq.n	800701e <__sflush_r+0x9a>
 8006fb8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006fba:	89a3      	ldrh	r3, [r4, #12]
 8006fbc:	075a      	lsls	r2, r3, #29
 8006fbe:	d505      	bpl.n	8006fcc <__sflush_r+0x48>
 8006fc0:	6863      	ldr	r3, [r4, #4]
 8006fc2:	1ac0      	subs	r0, r0, r3
 8006fc4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006fc6:	b10b      	cbz	r3, 8006fcc <__sflush_r+0x48>
 8006fc8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006fca:	1ac0      	subs	r0, r0, r3
 8006fcc:	2300      	movs	r3, #0
 8006fce:	4602      	mov	r2, r0
 8006fd0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006fd2:	6a21      	ldr	r1, [r4, #32]
 8006fd4:	4628      	mov	r0, r5
 8006fd6:	47b0      	blx	r6
 8006fd8:	1c43      	adds	r3, r0, #1
 8006fda:	89a3      	ldrh	r3, [r4, #12]
 8006fdc:	d106      	bne.n	8006fec <__sflush_r+0x68>
 8006fde:	6829      	ldr	r1, [r5, #0]
 8006fe0:	291d      	cmp	r1, #29
 8006fe2:	d848      	bhi.n	8007076 <__sflush_r+0xf2>
 8006fe4:	4a29      	ldr	r2, [pc, #164]	; (800708c <__sflush_r+0x108>)
 8006fe6:	40ca      	lsrs	r2, r1
 8006fe8:	07d6      	lsls	r6, r2, #31
 8006fea:	d544      	bpl.n	8007076 <__sflush_r+0xf2>
 8006fec:	2200      	movs	r2, #0
 8006fee:	6062      	str	r2, [r4, #4]
 8006ff0:	6922      	ldr	r2, [r4, #16]
 8006ff2:	04d9      	lsls	r1, r3, #19
 8006ff4:	6022      	str	r2, [r4, #0]
 8006ff6:	d504      	bpl.n	8007002 <__sflush_r+0x7e>
 8006ff8:	1c42      	adds	r2, r0, #1
 8006ffa:	d101      	bne.n	8007000 <__sflush_r+0x7c>
 8006ffc:	682b      	ldr	r3, [r5, #0]
 8006ffe:	b903      	cbnz	r3, 8007002 <__sflush_r+0x7e>
 8007000:	6560      	str	r0, [r4, #84]	; 0x54
 8007002:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007004:	602f      	str	r7, [r5, #0]
 8007006:	2900      	cmp	r1, #0
 8007008:	d0c9      	beq.n	8006f9e <__sflush_r+0x1a>
 800700a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800700e:	4299      	cmp	r1, r3
 8007010:	d002      	beq.n	8007018 <__sflush_r+0x94>
 8007012:	4628      	mov	r0, r5
 8007014:	f000 f994 	bl	8007340 <_free_r>
 8007018:	2000      	movs	r0, #0
 800701a:	6360      	str	r0, [r4, #52]	; 0x34
 800701c:	e7c0      	b.n	8006fa0 <__sflush_r+0x1c>
 800701e:	2301      	movs	r3, #1
 8007020:	4628      	mov	r0, r5
 8007022:	47b0      	blx	r6
 8007024:	1c41      	adds	r1, r0, #1
 8007026:	d1c8      	bne.n	8006fba <__sflush_r+0x36>
 8007028:	682b      	ldr	r3, [r5, #0]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d0c5      	beq.n	8006fba <__sflush_r+0x36>
 800702e:	2b1d      	cmp	r3, #29
 8007030:	d001      	beq.n	8007036 <__sflush_r+0xb2>
 8007032:	2b16      	cmp	r3, #22
 8007034:	d101      	bne.n	800703a <__sflush_r+0xb6>
 8007036:	602f      	str	r7, [r5, #0]
 8007038:	e7b1      	b.n	8006f9e <__sflush_r+0x1a>
 800703a:	89a3      	ldrh	r3, [r4, #12]
 800703c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007040:	81a3      	strh	r3, [r4, #12]
 8007042:	e7ad      	b.n	8006fa0 <__sflush_r+0x1c>
 8007044:	690f      	ldr	r7, [r1, #16]
 8007046:	2f00      	cmp	r7, #0
 8007048:	d0a9      	beq.n	8006f9e <__sflush_r+0x1a>
 800704a:	0793      	lsls	r3, r2, #30
 800704c:	bf18      	it	ne
 800704e:	2300      	movne	r3, #0
 8007050:	680e      	ldr	r6, [r1, #0]
 8007052:	bf08      	it	eq
 8007054:	694b      	ldreq	r3, [r1, #20]
 8007056:	eba6 0807 	sub.w	r8, r6, r7
 800705a:	600f      	str	r7, [r1, #0]
 800705c:	608b      	str	r3, [r1, #8]
 800705e:	f1b8 0f00 	cmp.w	r8, #0
 8007062:	dd9c      	ble.n	8006f9e <__sflush_r+0x1a>
 8007064:	4643      	mov	r3, r8
 8007066:	463a      	mov	r2, r7
 8007068:	6a21      	ldr	r1, [r4, #32]
 800706a:	4628      	mov	r0, r5
 800706c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800706e:	47b0      	blx	r6
 8007070:	2800      	cmp	r0, #0
 8007072:	dc06      	bgt.n	8007082 <__sflush_r+0xfe>
 8007074:	89a3      	ldrh	r3, [r4, #12]
 8007076:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800707a:	81a3      	strh	r3, [r4, #12]
 800707c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007080:	e78e      	b.n	8006fa0 <__sflush_r+0x1c>
 8007082:	4407      	add	r7, r0
 8007084:	eba8 0800 	sub.w	r8, r8, r0
 8007088:	e7e9      	b.n	800705e <__sflush_r+0xda>
 800708a:	bf00      	nop
 800708c:	20400001 	.word	0x20400001

08007090 <_fflush_r>:
 8007090:	b538      	push	{r3, r4, r5, lr}
 8007092:	690b      	ldr	r3, [r1, #16]
 8007094:	4605      	mov	r5, r0
 8007096:	460c      	mov	r4, r1
 8007098:	b1db      	cbz	r3, 80070d2 <_fflush_r+0x42>
 800709a:	b118      	cbz	r0, 80070a4 <_fflush_r+0x14>
 800709c:	6983      	ldr	r3, [r0, #24]
 800709e:	b90b      	cbnz	r3, 80070a4 <_fflush_r+0x14>
 80070a0:	f000 f860 	bl	8007164 <__sinit>
 80070a4:	4b0c      	ldr	r3, [pc, #48]	; (80070d8 <_fflush_r+0x48>)
 80070a6:	429c      	cmp	r4, r3
 80070a8:	d109      	bne.n	80070be <_fflush_r+0x2e>
 80070aa:	686c      	ldr	r4, [r5, #4]
 80070ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070b0:	b17b      	cbz	r3, 80070d2 <_fflush_r+0x42>
 80070b2:	4621      	mov	r1, r4
 80070b4:	4628      	mov	r0, r5
 80070b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070ba:	f7ff bf63 	b.w	8006f84 <__sflush_r>
 80070be:	4b07      	ldr	r3, [pc, #28]	; (80070dc <_fflush_r+0x4c>)
 80070c0:	429c      	cmp	r4, r3
 80070c2:	d101      	bne.n	80070c8 <_fflush_r+0x38>
 80070c4:	68ac      	ldr	r4, [r5, #8]
 80070c6:	e7f1      	b.n	80070ac <_fflush_r+0x1c>
 80070c8:	4b05      	ldr	r3, [pc, #20]	; (80070e0 <_fflush_r+0x50>)
 80070ca:	429c      	cmp	r4, r3
 80070cc:	bf08      	it	eq
 80070ce:	68ec      	ldreq	r4, [r5, #12]
 80070d0:	e7ec      	b.n	80070ac <_fflush_r+0x1c>
 80070d2:	2000      	movs	r0, #0
 80070d4:	bd38      	pop	{r3, r4, r5, pc}
 80070d6:	bf00      	nop
 80070d8:	08007f64 	.word	0x08007f64
 80070dc:	08007f84 	.word	0x08007f84
 80070e0:	08007f44 	.word	0x08007f44

080070e4 <std>:
 80070e4:	2300      	movs	r3, #0
 80070e6:	b510      	push	{r4, lr}
 80070e8:	4604      	mov	r4, r0
 80070ea:	e9c0 3300 	strd	r3, r3, [r0]
 80070ee:	6083      	str	r3, [r0, #8]
 80070f0:	8181      	strh	r1, [r0, #12]
 80070f2:	6643      	str	r3, [r0, #100]	; 0x64
 80070f4:	81c2      	strh	r2, [r0, #14]
 80070f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80070fa:	6183      	str	r3, [r0, #24]
 80070fc:	4619      	mov	r1, r3
 80070fe:	2208      	movs	r2, #8
 8007100:	305c      	adds	r0, #92	; 0x5c
 8007102:	f7ff fdd8 	bl	8006cb6 <memset>
 8007106:	4b05      	ldr	r3, [pc, #20]	; (800711c <std+0x38>)
 8007108:	6224      	str	r4, [r4, #32]
 800710a:	6263      	str	r3, [r4, #36]	; 0x24
 800710c:	4b04      	ldr	r3, [pc, #16]	; (8007120 <std+0x3c>)
 800710e:	62a3      	str	r3, [r4, #40]	; 0x28
 8007110:	4b04      	ldr	r3, [pc, #16]	; (8007124 <std+0x40>)
 8007112:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007114:	4b04      	ldr	r3, [pc, #16]	; (8007128 <std+0x44>)
 8007116:	6323      	str	r3, [r4, #48]	; 0x30
 8007118:	bd10      	pop	{r4, pc}
 800711a:	bf00      	nop
 800711c:	08007a61 	.word	0x08007a61
 8007120:	08007a83 	.word	0x08007a83
 8007124:	08007abb 	.word	0x08007abb
 8007128:	08007adf 	.word	0x08007adf

0800712c <_cleanup_r>:
 800712c:	4901      	ldr	r1, [pc, #4]	; (8007134 <_cleanup_r+0x8>)
 800712e:	f000 b885 	b.w	800723c <_fwalk_reent>
 8007132:	bf00      	nop
 8007134:	08007091 	.word	0x08007091

08007138 <__sfmoreglue>:
 8007138:	b570      	push	{r4, r5, r6, lr}
 800713a:	2568      	movs	r5, #104	; 0x68
 800713c:	1e4a      	subs	r2, r1, #1
 800713e:	4355      	muls	r5, r2
 8007140:	460e      	mov	r6, r1
 8007142:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007146:	f000 f947 	bl	80073d8 <_malloc_r>
 800714a:	4604      	mov	r4, r0
 800714c:	b140      	cbz	r0, 8007160 <__sfmoreglue+0x28>
 800714e:	2100      	movs	r1, #0
 8007150:	e9c0 1600 	strd	r1, r6, [r0]
 8007154:	300c      	adds	r0, #12
 8007156:	60a0      	str	r0, [r4, #8]
 8007158:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800715c:	f7ff fdab 	bl	8006cb6 <memset>
 8007160:	4620      	mov	r0, r4
 8007162:	bd70      	pop	{r4, r5, r6, pc}

08007164 <__sinit>:
 8007164:	6983      	ldr	r3, [r0, #24]
 8007166:	b510      	push	{r4, lr}
 8007168:	4604      	mov	r4, r0
 800716a:	bb33      	cbnz	r3, 80071ba <__sinit+0x56>
 800716c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8007170:	6503      	str	r3, [r0, #80]	; 0x50
 8007172:	4b12      	ldr	r3, [pc, #72]	; (80071bc <__sinit+0x58>)
 8007174:	4a12      	ldr	r2, [pc, #72]	; (80071c0 <__sinit+0x5c>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	6282      	str	r2, [r0, #40]	; 0x28
 800717a:	4298      	cmp	r0, r3
 800717c:	bf04      	itt	eq
 800717e:	2301      	moveq	r3, #1
 8007180:	6183      	streq	r3, [r0, #24]
 8007182:	f000 f81f 	bl	80071c4 <__sfp>
 8007186:	6060      	str	r0, [r4, #4]
 8007188:	4620      	mov	r0, r4
 800718a:	f000 f81b 	bl	80071c4 <__sfp>
 800718e:	60a0      	str	r0, [r4, #8]
 8007190:	4620      	mov	r0, r4
 8007192:	f000 f817 	bl	80071c4 <__sfp>
 8007196:	2200      	movs	r2, #0
 8007198:	60e0      	str	r0, [r4, #12]
 800719a:	2104      	movs	r1, #4
 800719c:	6860      	ldr	r0, [r4, #4]
 800719e:	f7ff ffa1 	bl	80070e4 <std>
 80071a2:	2201      	movs	r2, #1
 80071a4:	2109      	movs	r1, #9
 80071a6:	68a0      	ldr	r0, [r4, #8]
 80071a8:	f7ff ff9c 	bl	80070e4 <std>
 80071ac:	2202      	movs	r2, #2
 80071ae:	2112      	movs	r1, #18
 80071b0:	68e0      	ldr	r0, [r4, #12]
 80071b2:	f7ff ff97 	bl	80070e4 <std>
 80071b6:	2301      	movs	r3, #1
 80071b8:	61a3      	str	r3, [r4, #24]
 80071ba:	bd10      	pop	{r4, pc}
 80071bc:	08007f40 	.word	0x08007f40
 80071c0:	0800712d 	.word	0x0800712d

080071c4 <__sfp>:
 80071c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071c6:	4b1b      	ldr	r3, [pc, #108]	; (8007234 <__sfp+0x70>)
 80071c8:	4607      	mov	r7, r0
 80071ca:	681e      	ldr	r6, [r3, #0]
 80071cc:	69b3      	ldr	r3, [r6, #24]
 80071ce:	b913      	cbnz	r3, 80071d6 <__sfp+0x12>
 80071d0:	4630      	mov	r0, r6
 80071d2:	f7ff ffc7 	bl	8007164 <__sinit>
 80071d6:	3648      	adds	r6, #72	; 0x48
 80071d8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80071dc:	3b01      	subs	r3, #1
 80071de:	d503      	bpl.n	80071e8 <__sfp+0x24>
 80071e0:	6833      	ldr	r3, [r6, #0]
 80071e2:	b133      	cbz	r3, 80071f2 <__sfp+0x2e>
 80071e4:	6836      	ldr	r6, [r6, #0]
 80071e6:	e7f7      	b.n	80071d8 <__sfp+0x14>
 80071e8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80071ec:	b16d      	cbz	r5, 800720a <__sfp+0x46>
 80071ee:	3468      	adds	r4, #104	; 0x68
 80071f0:	e7f4      	b.n	80071dc <__sfp+0x18>
 80071f2:	2104      	movs	r1, #4
 80071f4:	4638      	mov	r0, r7
 80071f6:	f7ff ff9f 	bl	8007138 <__sfmoreglue>
 80071fa:	6030      	str	r0, [r6, #0]
 80071fc:	2800      	cmp	r0, #0
 80071fe:	d1f1      	bne.n	80071e4 <__sfp+0x20>
 8007200:	230c      	movs	r3, #12
 8007202:	4604      	mov	r4, r0
 8007204:	603b      	str	r3, [r7, #0]
 8007206:	4620      	mov	r0, r4
 8007208:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800720a:	4b0b      	ldr	r3, [pc, #44]	; (8007238 <__sfp+0x74>)
 800720c:	6665      	str	r5, [r4, #100]	; 0x64
 800720e:	e9c4 5500 	strd	r5, r5, [r4]
 8007212:	60a5      	str	r5, [r4, #8]
 8007214:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8007218:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800721c:	2208      	movs	r2, #8
 800721e:	4629      	mov	r1, r5
 8007220:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007224:	f7ff fd47 	bl	8006cb6 <memset>
 8007228:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800722c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007230:	e7e9      	b.n	8007206 <__sfp+0x42>
 8007232:	bf00      	nop
 8007234:	08007f40 	.word	0x08007f40
 8007238:	ffff0001 	.word	0xffff0001

0800723c <_fwalk_reent>:
 800723c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007240:	4680      	mov	r8, r0
 8007242:	4689      	mov	r9, r1
 8007244:	2600      	movs	r6, #0
 8007246:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800724a:	b914      	cbnz	r4, 8007252 <_fwalk_reent+0x16>
 800724c:	4630      	mov	r0, r6
 800724e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007252:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8007256:	3f01      	subs	r7, #1
 8007258:	d501      	bpl.n	800725e <_fwalk_reent+0x22>
 800725a:	6824      	ldr	r4, [r4, #0]
 800725c:	e7f5      	b.n	800724a <_fwalk_reent+0xe>
 800725e:	89ab      	ldrh	r3, [r5, #12]
 8007260:	2b01      	cmp	r3, #1
 8007262:	d907      	bls.n	8007274 <_fwalk_reent+0x38>
 8007264:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007268:	3301      	adds	r3, #1
 800726a:	d003      	beq.n	8007274 <_fwalk_reent+0x38>
 800726c:	4629      	mov	r1, r5
 800726e:	4640      	mov	r0, r8
 8007270:	47c8      	blx	r9
 8007272:	4306      	orrs	r6, r0
 8007274:	3568      	adds	r5, #104	; 0x68
 8007276:	e7ee      	b.n	8007256 <_fwalk_reent+0x1a>

08007278 <__swhatbuf_r>:
 8007278:	b570      	push	{r4, r5, r6, lr}
 800727a:	460e      	mov	r6, r1
 800727c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007280:	b096      	sub	sp, #88	; 0x58
 8007282:	2900      	cmp	r1, #0
 8007284:	4614      	mov	r4, r2
 8007286:	461d      	mov	r5, r3
 8007288:	da07      	bge.n	800729a <__swhatbuf_r+0x22>
 800728a:	2300      	movs	r3, #0
 800728c:	602b      	str	r3, [r5, #0]
 800728e:	89b3      	ldrh	r3, [r6, #12]
 8007290:	061a      	lsls	r2, r3, #24
 8007292:	d410      	bmi.n	80072b6 <__swhatbuf_r+0x3e>
 8007294:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007298:	e00e      	b.n	80072b8 <__swhatbuf_r+0x40>
 800729a:	466a      	mov	r2, sp
 800729c:	f000 fc46 	bl	8007b2c <_fstat_r>
 80072a0:	2800      	cmp	r0, #0
 80072a2:	dbf2      	blt.n	800728a <__swhatbuf_r+0x12>
 80072a4:	9a01      	ldr	r2, [sp, #4]
 80072a6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80072aa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80072ae:	425a      	negs	r2, r3
 80072b0:	415a      	adcs	r2, r3
 80072b2:	602a      	str	r2, [r5, #0]
 80072b4:	e7ee      	b.n	8007294 <__swhatbuf_r+0x1c>
 80072b6:	2340      	movs	r3, #64	; 0x40
 80072b8:	2000      	movs	r0, #0
 80072ba:	6023      	str	r3, [r4, #0]
 80072bc:	b016      	add	sp, #88	; 0x58
 80072be:	bd70      	pop	{r4, r5, r6, pc}

080072c0 <__smakebuf_r>:
 80072c0:	898b      	ldrh	r3, [r1, #12]
 80072c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80072c4:	079d      	lsls	r5, r3, #30
 80072c6:	4606      	mov	r6, r0
 80072c8:	460c      	mov	r4, r1
 80072ca:	d507      	bpl.n	80072dc <__smakebuf_r+0x1c>
 80072cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80072d0:	6023      	str	r3, [r4, #0]
 80072d2:	6123      	str	r3, [r4, #16]
 80072d4:	2301      	movs	r3, #1
 80072d6:	6163      	str	r3, [r4, #20]
 80072d8:	b002      	add	sp, #8
 80072da:	bd70      	pop	{r4, r5, r6, pc}
 80072dc:	ab01      	add	r3, sp, #4
 80072de:	466a      	mov	r2, sp
 80072e0:	f7ff ffca 	bl	8007278 <__swhatbuf_r>
 80072e4:	9900      	ldr	r1, [sp, #0]
 80072e6:	4605      	mov	r5, r0
 80072e8:	4630      	mov	r0, r6
 80072ea:	f000 f875 	bl	80073d8 <_malloc_r>
 80072ee:	b948      	cbnz	r0, 8007304 <__smakebuf_r+0x44>
 80072f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072f4:	059a      	lsls	r2, r3, #22
 80072f6:	d4ef      	bmi.n	80072d8 <__smakebuf_r+0x18>
 80072f8:	f023 0303 	bic.w	r3, r3, #3
 80072fc:	f043 0302 	orr.w	r3, r3, #2
 8007300:	81a3      	strh	r3, [r4, #12]
 8007302:	e7e3      	b.n	80072cc <__smakebuf_r+0xc>
 8007304:	4b0d      	ldr	r3, [pc, #52]	; (800733c <__smakebuf_r+0x7c>)
 8007306:	62b3      	str	r3, [r6, #40]	; 0x28
 8007308:	89a3      	ldrh	r3, [r4, #12]
 800730a:	6020      	str	r0, [r4, #0]
 800730c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007310:	81a3      	strh	r3, [r4, #12]
 8007312:	9b00      	ldr	r3, [sp, #0]
 8007314:	6120      	str	r0, [r4, #16]
 8007316:	6163      	str	r3, [r4, #20]
 8007318:	9b01      	ldr	r3, [sp, #4]
 800731a:	b15b      	cbz	r3, 8007334 <__smakebuf_r+0x74>
 800731c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007320:	4630      	mov	r0, r6
 8007322:	f000 fc15 	bl	8007b50 <_isatty_r>
 8007326:	b128      	cbz	r0, 8007334 <__smakebuf_r+0x74>
 8007328:	89a3      	ldrh	r3, [r4, #12]
 800732a:	f023 0303 	bic.w	r3, r3, #3
 800732e:	f043 0301 	orr.w	r3, r3, #1
 8007332:	81a3      	strh	r3, [r4, #12]
 8007334:	89a3      	ldrh	r3, [r4, #12]
 8007336:	431d      	orrs	r5, r3
 8007338:	81a5      	strh	r5, [r4, #12]
 800733a:	e7cd      	b.n	80072d8 <__smakebuf_r+0x18>
 800733c:	0800712d 	.word	0x0800712d

08007340 <_free_r>:
 8007340:	b538      	push	{r3, r4, r5, lr}
 8007342:	4605      	mov	r5, r0
 8007344:	2900      	cmp	r1, #0
 8007346:	d043      	beq.n	80073d0 <_free_r+0x90>
 8007348:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800734c:	1f0c      	subs	r4, r1, #4
 800734e:	2b00      	cmp	r3, #0
 8007350:	bfb8      	it	lt
 8007352:	18e4      	addlt	r4, r4, r3
 8007354:	f000 fc45 	bl	8007be2 <__malloc_lock>
 8007358:	4a1e      	ldr	r2, [pc, #120]	; (80073d4 <_free_r+0x94>)
 800735a:	6813      	ldr	r3, [r2, #0]
 800735c:	4610      	mov	r0, r2
 800735e:	b933      	cbnz	r3, 800736e <_free_r+0x2e>
 8007360:	6063      	str	r3, [r4, #4]
 8007362:	6014      	str	r4, [r2, #0]
 8007364:	4628      	mov	r0, r5
 8007366:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800736a:	f000 bc3b 	b.w	8007be4 <__malloc_unlock>
 800736e:	42a3      	cmp	r3, r4
 8007370:	d90b      	bls.n	800738a <_free_r+0x4a>
 8007372:	6821      	ldr	r1, [r4, #0]
 8007374:	1862      	adds	r2, r4, r1
 8007376:	4293      	cmp	r3, r2
 8007378:	bf01      	itttt	eq
 800737a:	681a      	ldreq	r2, [r3, #0]
 800737c:	685b      	ldreq	r3, [r3, #4]
 800737e:	1852      	addeq	r2, r2, r1
 8007380:	6022      	streq	r2, [r4, #0]
 8007382:	6063      	str	r3, [r4, #4]
 8007384:	6004      	str	r4, [r0, #0]
 8007386:	e7ed      	b.n	8007364 <_free_r+0x24>
 8007388:	4613      	mov	r3, r2
 800738a:	685a      	ldr	r2, [r3, #4]
 800738c:	b10a      	cbz	r2, 8007392 <_free_r+0x52>
 800738e:	42a2      	cmp	r2, r4
 8007390:	d9fa      	bls.n	8007388 <_free_r+0x48>
 8007392:	6819      	ldr	r1, [r3, #0]
 8007394:	1858      	adds	r0, r3, r1
 8007396:	42a0      	cmp	r0, r4
 8007398:	d10b      	bne.n	80073b2 <_free_r+0x72>
 800739a:	6820      	ldr	r0, [r4, #0]
 800739c:	4401      	add	r1, r0
 800739e:	1858      	adds	r0, r3, r1
 80073a0:	4282      	cmp	r2, r0
 80073a2:	6019      	str	r1, [r3, #0]
 80073a4:	d1de      	bne.n	8007364 <_free_r+0x24>
 80073a6:	6810      	ldr	r0, [r2, #0]
 80073a8:	6852      	ldr	r2, [r2, #4]
 80073aa:	4401      	add	r1, r0
 80073ac:	6019      	str	r1, [r3, #0]
 80073ae:	605a      	str	r2, [r3, #4]
 80073b0:	e7d8      	b.n	8007364 <_free_r+0x24>
 80073b2:	d902      	bls.n	80073ba <_free_r+0x7a>
 80073b4:	230c      	movs	r3, #12
 80073b6:	602b      	str	r3, [r5, #0]
 80073b8:	e7d4      	b.n	8007364 <_free_r+0x24>
 80073ba:	6820      	ldr	r0, [r4, #0]
 80073bc:	1821      	adds	r1, r4, r0
 80073be:	428a      	cmp	r2, r1
 80073c0:	bf01      	itttt	eq
 80073c2:	6811      	ldreq	r1, [r2, #0]
 80073c4:	6852      	ldreq	r2, [r2, #4]
 80073c6:	1809      	addeq	r1, r1, r0
 80073c8:	6021      	streq	r1, [r4, #0]
 80073ca:	6062      	str	r2, [r4, #4]
 80073cc:	605c      	str	r4, [r3, #4]
 80073ce:	e7c9      	b.n	8007364 <_free_r+0x24>
 80073d0:	bd38      	pop	{r3, r4, r5, pc}
 80073d2:	bf00      	nop
 80073d4:	200019dc 	.word	0x200019dc

080073d8 <_malloc_r>:
 80073d8:	b570      	push	{r4, r5, r6, lr}
 80073da:	1ccd      	adds	r5, r1, #3
 80073dc:	f025 0503 	bic.w	r5, r5, #3
 80073e0:	3508      	adds	r5, #8
 80073e2:	2d0c      	cmp	r5, #12
 80073e4:	bf38      	it	cc
 80073e6:	250c      	movcc	r5, #12
 80073e8:	2d00      	cmp	r5, #0
 80073ea:	4606      	mov	r6, r0
 80073ec:	db01      	blt.n	80073f2 <_malloc_r+0x1a>
 80073ee:	42a9      	cmp	r1, r5
 80073f0:	d903      	bls.n	80073fa <_malloc_r+0x22>
 80073f2:	230c      	movs	r3, #12
 80073f4:	6033      	str	r3, [r6, #0]
 80073f6:	2000      	movs	r0, #0
 80073f8:	bd70      	pop	{r4, r5, r6, pc}
 80073fa:	f000 fbf2 	bl	8007be2 <__malloc_lock>
 80073fe:	4a21      	ldr	r2, [pc, #132]	; (8007484 <_malloc_r+0xac>)
 8007400:	6814      	ldr	r4, [r2, #0]
 8007402:	4621      	mov	r1, r4
 8007404:	b991      	cbnz	r1, 800742c <_malloc_r+0x54>
 8007406:	4c20      	ldr	r4, [pc, #128]	; (8007488 <_malloc_r+0xb0>)
 8007408:	6823      	ldr	r3, [r4, #0]
 800740a:	b91b      	cbnz	r3, 8007414 <_malloc_r+0x3c>
 800740c:	4630      	mov	r0, r6
 800740e:	f000 fb17 	bl	8007a40 <_sbrk_r>
 8007412:	6020      	str	r0, [r4, #0]
 8007414:	4629      	mov	r1, r5
 8007416:	4630      	mov	r0, r6
 8007418:	f000 fb12 	bl	8007a40 <_sbrk_r>
 800741c:	1c43      	adds	r3, r0, #1
 800741e:	d124      	bne.n	800746a <_malloc_r+0x92>
 8007420:	230c      	movs	r3, #12
 8007422:	4630      	mov	r0, r6
 8007424:	6033      	str	r3, [r6, #0]
 8007426:	f000 fbdd 	bl	8007be4 <__malloc_unlock>
 800742a:	e7e4      	b.n	80073f6 <_malloc_r+0x1e>
 800742c:	680b      	ldr	r3, [r1, #0]
 800742e:	1b5b      	subs	r3, r3, r5
 8007430:	d418      	bmi.n	8007464 <_malloc_r+0x8c>
 8007432:	2b0b      	cmp	r3, #11
 8007434:	d90f      	bls.n	8007456 <_malloc_r+0x7e>
 8007436:	600b      	str	r3, [r1, #0]
 8007438:	18cc      	adds	r4, r1, r3
 800743a:	50cd      	str	r5, [r1, r3]
 800743c:	4630      	mov	r0, r6
 800743e:	f000 fbd1 	bl	8007be4 <__malloc_unlock>
 8007442:	f104 000b 	add.w	r0, r4, #11
 8007446:	1d23      	adds	r3, r4, #4
 8007448:	f020 0007 	bic.w	r0, r0, #7
 800744c:	1ac3      	subs	r3, r0, r3
 800744e:	d0d3      	beq.n	80073f8 <_malloc_r+0x20>
 8007450:	425a      	negs	r2, r3
 8007452:	50e2      	str	r2, [r4, r3]
 8007454:	e7d0      	b.n	80073f8 <_malloc_r+0x20>
 8007456:	684b      	ldr	r3, [r1, #4]
 8007458:	428c      	cmp	r4, r1
 800745a:	bf16      	itet	ne
 800745c:	6063      	strne	r3, [r4, #4]
 800745e:	6013      	streq	r3, [r2, #0]
 8007460:	460c      	movne	r4, r1
 8007462:	e7eb      	b.n	800743c <_malloc_r+0x64>
 8007464:	460c      	mov	r4, r1
 8007466:	6849      	ldr	r1, [r1, #4]
 8007468:	e7cc      	b.n	8007404 <_malloc_r+0x2c>
 800746a:	1cc4      	adds	r4, r0, #3
 800746c:	f024 0403 	bic.w	r4, r4, #3
 8007470:	42a0      	cmp	r0, r4
 8007472:	d005      	beq.n	8007480 <_malloc_r+0xa8>
 8007474:	1a21      	subs	r1, r4, r0
 8007476:	4630      	mov	r0, r6
 8007478:	f000 fae2 	bl	8007a40 <_sbrk_r>
 800747c:	3001      	adds	r0, #1
 800747e:	d0cf      	beq.n	8007420 <_malloc_r+0x48>
 8007480:	6025      	str	r5, [r4, #0]
 8007482:	e7db      	b.n	800743c <_malloc_r+0x64>
 8007484:	200019dc 	.word	0x200019dc
 8007488:	200019e0 	.word	0x200019e0

0800748c <__ssputs_r>:
 800748c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007490:	688e      	ldr	r6, [r1, #8]
 8007492:	4682      	mov	sl, r0
 8007494:	429e      	cmp	r6, r3
 8007496:	460c      	mov	r4, r1
 8007498:	4690      	mov	r8, r2
 800749a:	4699      	mov	r9, r3
 800749c:	d837      	bhi.n	800750e <__ssputs_r+0x82>
 800749e:	898a      	ldrh	r2, [r1, #12]
 80074a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80074a4:	d031      	beq.n	800750a <__ssputs_r+0x7e>
 80074a6:	2302      	movs	r3, #2
 80074a8:	6825      	ldr	r5, [r4, #0]
 80074aa:	6909      	ldr	r1, [r1, #16]
 80074ac:	1a6f      	subs	r7, r5, r1
 80074ae:	6965      	ldr	r5, [r4, #20]
 80074b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80074b4:	fb95 f5f3 	sdiv	r5, r5, r3
 80074b8:	f109 0301 	add.w	r3, r9, #1
 80074bc:	443b      	add	r3, r7
 80074be:	429d      	cmp	r5, r3
 80074c0:	bf38      	it	cc
 80074c2:	461d      	movcc	r5, r3
 80074c4:	0553      	lsls	r3, r2, #21
 80074c6:	d530      	bpl.n	800752a <__ssputs_r+0x9e>
 80074c8:	4629      	mov	r1, r5
 80074ca:	f7ff ff85 	bl	80073d8 <_malloc_r>
 80074ce:	4606      	mov	r6, r0
 80074d0:	b950      	cbnz	r0, 80074e8 <__ssputs_r+0x5c>
 80074d2:	230c      	movs	r3, #12
 80074d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80074d8:	f8ca 3000 	str.w	r3, [sl]
 80074dc:	89a3      	ldrh	r3, [r4, #12]
 80074de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80074e2:	81a3      	strh	r3, [r4, #12]
 80074e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074e8:	463a      	mov	r2, r7
 80074ea:	6921      	ldr	r1, [r4, #16]
 80074ec:	f7ff fbd8 	bl	8006ca0 <memcpy>
 80074f0:	89a3      	ldrh	r3, [r4, #12]
 80074f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80074f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074fa:	81a3      	strh	r3, [r4, #12]
 80074fc:	6126      	str	r6, [r4, #16]
 80074fe:	443e      	add	r6, r7
 8007500:	6026      	str	r6, [r4, #0]
 8007502:	464e      	mov	r6, r9
 8007504:	6165      	str	r5, [r4, #20]
 8007506:	1bed      	subs	r5, r5, r7
 8007508:	60a5      	str	r5, [r4, #8]
 800750a:	454e      	cmp	r6, r9
 800750c:	d900      	bls.n	8007510 <__ssputs_r+0x84>
 800750e:	464e      	mov	r6, r9
 8007510:	4632      	mov	r2, r6
 8007512:	4641      	mov	r1, r8
 8007514:	6820      	ldr	r0, [r4, #0]
 8007516:	f000 fb4b 	bl	8007bb0 <memmove>
 800751a:	68a3      	ldr	r3, [r4, #8]
 800751c:	2000      	movs	r0, #0
 800751e:	1b9b      	subs	r3, r3, r6
 8007520:	60a3      	str	r3, [r4, #8]
 8007522:	6823      	ldr	r3, [r4, #0]
 8007524:	441e      	add	r6, r3
 8007526:	6026      	str	r6, [r4, #0]
 8007528:	e7dc      	b.n	80074e4 <__ssputs_r+0x58>
 800752a:	462a      	mov	r2, r5
 800752c:	f000 fb5b 	bl	8007be6 <_realloc_r>
 8007530:	4606      	mov	r6, r0
 8007532:	2800      	cmp	r0, #0
 8007534:	d1e2      	bne.n	80074fc <__ssputs_r+0x70>
 8007536:	6921      	ldr	r1, [r4, #16]
 8007538:	4650      	mov	r0, sl
 800753a:	f7ff ff01 	bl	8007340 <_free_r>
 800753e:	e7c8      	b.n	80074d2 <__ssputs_r+0x46>

08007540 <_svfiprintf_r>:
 8007540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007544:	461d      	mov	r5, r3
 8007546:	898b      	ldrh	r3, [r1, #12]
 8007548:	b09d      	sub	sp, #116	; 0x74
 800754a:	061f      	lsls	r7, r3, #24
 800754c:	4680      	mov	r8, r0
 800754e:	460c      	mov	r4, r1
 8007550:	4616      	mov	r6, r2
 8007552:	d50f      	bpl.n	8007574 <_svfiprintf_r+0x34>
 8007554:	690b      	ldr	r3, [r1, #16]
 8007556:	b96b      	cbnz	r3, 8007574 <_svfiprintf_r+0x34>
 8007558:	2140      	movs	r1, #64	; 0x40
 800755a:	f7ff ff3d 	bl	80073d8 <_malloc_r>
 800755e:	6020      	str	r0, [r4, #0]
 8007560:	6120      	str	r0, [r4, #16]
 8007562:	b928      	cbnz	r0, 8007570 <_svfiprintf_r+0x30>
 8007564:	230c      	movs	r3, #12
 8007566:	f8c8 3000 	str.w	r3, [r8]
 800756a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800756e:	e0c8      	b.n	8007702 <_svfiprintf_r+0x1c2>
 8007570:	2340      	movs	r3, #64	; 0x40
 8007572:	6163      	str	r3, [r4, #20]
 8007574:	2300      	movs	r3, #0
 8007576:	9309      	str	r3, [sp, #36]	; 0x24
 8007578:	2320      	movs	r3, #32
 800757a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800757e:	2330      	movs	r3, #48	; 0x30
 8007580:	f04f 0b01 	mov.w	fp, #1
 8007584:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007588:	9503      	str	r5, [sp, #12]
 800758a:	4637      	mov	r7, r6
 800758c:	463d      	mov	r5, r7
 800758e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007592:	b10b      	cbz	r3, 8007598 <_svfiprintf_r+0x58>
 8007594:	2b25      	cmp	r3, #37	; 0x25
 8007596:	d13e      	bne.n	8007616 <_svfiprintf_r+0xd6>
 8007598:	ebb7 0a06 	subs.w	sl, r7, r6
 800759c:	d00b      	beq.n	80075b6 <_svfiprintf_r+0x76>
 800759e:	4653      	mov	r3, sl
 80075a0:	4632      	mov	r2, r6
 80075a2:	4621      	mov	r1, r4
 80075a4:	4640      	mov	r0, r8
 80075a6:	f7ff ff71 	bl	800748c <__ssputs_r>
 80075aa:	3001      	adds	r0, #1
 80075ac:	f000 80a4 	beq.w	80076f8 <_svfiprintf_r+0x1b8>
 80075b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075b2:	4453      	add	r3, sl
 80075b4:	9309      	str	r3, [sp, #36]	; 0x24
 80075b6:	783b      	ldrb	r3, [r7, #0]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	f000 809d 	beq.w	80076f8 <_svfiprintf_r+0x1b8>
 80075be:	2300      	movs	r3, #0
 80075c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80075c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075c8:	9304      	str	r3, [sp, #16]
 80075ca:	9307      	str	r3, [sp, #28]
 80075cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80075d0:	931a      	str	r3, [sp, #104]	; 0x68
 80075d2:	462f      	mov	r7, r5
 80075d4:	2205      	movs	r2, #5
 80075d6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80075da:	4850      	ldr	r0, [pc, #320]	; (800771c <_svfiprintf_r+0x1dc>)
 80075dc:	f000 fada 	bl	8007b94 <memchr>
 80075e0:	9b04      	ldr	r3, [sp, #16]
 80075e2:	b9d0      	cbnz	r0, 800761a <_svfiprintf_r+0xda>
 80075e4:	06d9      	lsls	r1, r3, #27
 80075e6:	bf44      	itt	mi
 80075e8:	2220      	movmi	r2, #32
 80075ea:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80075ee:	071a      	lsls	r2, r3, #28
 80075f0:	bf44      	itt	mi
 80075f2:	222b      	movmi	r2, #43	; 0x2b
 80075f4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80075f8:	782a      	ldrb	r2, [r5, #0]
 80075fa:	2a2a      	cmp	r2, #42	; 0x2a
 80075fc:	d015      	beq.n	800762a <_svfiprintf_r+0xea>
 80075fe:	462f      	mov	r7, r5
 8007600:	2000      	movs	r0, #0
 8007602:	250a      	movs	r5, #10
 8007604:	9a07      	ldr	r2, [sp, #28]
 8007606:	4639      	mov	r1, r7
 8007608:	f811 3b01 	ldrb.w	r3, [r1], #1
 800760c:	3b30      	subs	r3, #48	; 0x30
 800760e:	2b09      	cmp	r3, #9
 8007610:	d94d      	bls.n	80076ae <_svfiprintf_r+0x16e>
 8007612:	b1b8      	cbz	r0, 8007644 <_svfiprintf_r+0x104>
 8007614:	e00f      	b.n	8007636 <_svfiprintf_r+0xf6>
 8007616:	462f      	mov	r7, r5
 8007618:	e7b8      	b.n	800758c <_svfiprintf_r+0x4c>
 800761a:	4a40      	ldr	r2, [pc, #256]	; (800771c <_svfiprintf_r+0x1dc>)
 800761c:	463d      	mov	r5, r7
 800761e:	1a80      	subs	r0, r0, r2
 8007620:	fa0b f000 	lsl.w	r0, fp, r0
 8007624:	4318      	orrs	r0, r3
 8007626:	9004      	str	r0, [sp, #16]
 8007628:	e7d3      	b.n	80075d2 <_svfiprintf_r+0x92>
 800762a:	9a03      	ldr	r2, [sp, #12]
 800762c:	1d11      	adds	r1, r2, #4
 800762e:	6812      	ldr	r2, [r2, #0]
 8007630:	9103      	str	r1, [sp, #12]
 8007632:	2a00      	cmp	r2, #0
 8007634:	db01      	blt.n	800763a <_svfiprintf_r+0xfa>
 8007636:	9207      	str	r2, [sp, #28]
 8007638:	e004      	b.n	8007644 <_svfiprintf_r+0x104>
 800763a:	4252      	negs	r2, r2
 800763c:	f043 0302 	orr.w	r3, r3, #2
 8007640:	9207      	str	r2, [sp, #28]
 8007642:	9304      	str	r3, [sp, #16]
 8007644:	783b      	ldrb	r3, [r7, #0]
 8007646:	2b2e      	cmp	r3, #46	; 0x2e
 8007648:	d10c      	bne.n	8007664 <_svfiprintf_r+0x124>
 800764a:	787b      	ldrb	r3, [r7, #1]
 800764c:	2b2a      	cmp	r3, #42	; 0x2a
 800764e:	d133      	bne.n	80076b8 <_svfiprintf_r+0x178>
 8007650:	9b03      	ldr	r3, [sp, #12]
 8007652:	3702      	adds	r7, #2
 8007654:	1d1a      	adds	r2, r3, #4
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	9203      	str	r2, [sp, #12]
 800765a:	2b00      	cmp	r3, #0
 800765c:	bfb8      	it	lt
 800765e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007662:	9305      	str	r3, [sp, #20]
 8007664:	4d2e      	ldr	r5, [pc, #184]	; (8007720 <_svfiprintf_r+0x1e0>)
 8007666:	2203      	movs	r2, #3
 8007668:	7839      	ldrb	r1, [r7, #0]
 800766a:	4628      	mov	r0, r5
 800766c:	f000 fa92 	bl	8007b94 <memchr>
 8007670:	b138      	cbz	r0, 8007682 <_svfiprintf_r+0x142>
 8007672:	2340      	movs	r3, #64	; 0x40
 8007674:	1b40      	subs	r0, r0, r5
 8007676:	fa03 f000 	lsl.w	r0, r3, r0
 800767a:	9b04      	ldr	r3, [sp, #16]
 800767c:	3701      	adds	r7, #1
 800767e:	4303      	orrs	r3, r0
 8007680:	9304      	str	r3, [sp, #16]
 8007682:	7839      	ldrb	r1, [r7, #0]
 8007684:	2206      	movs	r2, #6
 8007686:	4827      	ldr	r0, [pc, #156]	; (8007724 <_svfiprintf_r+0x1e4>)
 8007688:	1c7e      	adds	r6, r7, #1
 800768a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800768e:	f000 fa81 	bl	8007b94 <memchr>
 8007692:	2800      	cmp	r0, #0
 8007694:	d038      	beq.n	8007708 <_svfiprintf_r+0x1c8>
 8007696:	4b24      	ldr	r3, [pc, #144]	; (8007728 <_svfiprintf_r+0x1e8>)
 8007698:	bb13      	cbnz	r3, 80076e0 <_svfiprintf_r+0x1a0>
 800769a:	9b03      	ldr	r3, [sp, #12]
 800769c:	3307      	adds	r3, #7
 800769e:	f023 0307 	bic.w	r3, r3, #7
 80076a2:	3308      	adds	r3, #8
 80076a4:	9303      	str	r3, [sp, #12]
 80076a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076a8:	444b      	add	r3, r9
 80076aa:	9309      	str	r3, [sp, #36]	; 0x24
 80076ac:	e76d      	b.n	800758a <_svfiprintf_r+0x4a>
 80076ae:	fb05 3202 	mla	r2, r5, r2, r3
 80076b2:	2001      	movs	r0, #1
 80076b4:	460f      	mov	r7, r1
 80076b6:	e7a6      	b.n	8007606 <_svfiprintf_r+0xc6>
 80076b8:	2300      	movs	r3, #0
 80076ba:	250a      	movs	r5, #10
 80076bc:	4619      	mov	r1, r3
 80076be:	3701      	adds	r7, #1
 80076c0:	9305      	str	r3, [sp, #20]
 80076c2:	4638      	mov	r0, r7
 80076c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076c8:	3a30      	subs	r2, #48	; 0x30
 80076ca:	2a09      	cmp	r2, #9
 80076cc:	d903      	bls.n	80076d6 <_svfiprintf_r+0x196>
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d0c8      	beq.n	8007664 <_svfiprintf_r+0x124>
 80076d2:	9105      	str	r1, [sp, #20]
 80076d4:	e7c6      	b.n	8007664 <_svfiprintf_r+0x124>
 80076d6:	fb05 2101 	mla	r1, r5, r1, r2
 80076da:	2301      	movs	r3, #1
 80076dc:	4607      	mov	r7, r0
 80076de:	e7f0      	b.n	80076c2 <_svfiprintf_r+0x182>
 80076e0:	ab03      	add	r3, sp, #12
 80076e2:	9300      	str	r3, [sp, #0]
 80076e4:	4622      	mov	r2, r4
 80076e6:	4b11      	ldr	r3, [pc, #68]	; (800772c <_svfiprintf_r+0x1ec>)
 80076e8:	a904      	add	r1, sp, #16
 80076ea:	4640      	mov	r0, r8
 80076ec:	f3af 8000 	nop.w
 80076f0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80076f4:	4681      	mov	r9, r0
 80076f6:	d1d6      	bne.n	80076a6 <_svfiprintf_r+0x166>
 80076f8:	89a3      	ldrh	r3, [r4, #12]
 80076fa:	065b      	lsls	r3, r3, #25
 80076fc:	f53f af35 	bmi.w	800756a <_svfiprintf_r+0x2a>
 8007700:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007702:	b01d      	add	sp, #116	; 0x74
 8007704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007708:	ab03      	add	r3, sp, #12
 800770a:	9300      	str	r3, [sp, #0]
 800770c:	4622      	mov	r2, r4
 800770e:	4b07      	ldr	r3, [pc, #28]	; (800772c <_svfiprintf_r+0x1ec>)
 8007710:	a904      	add	r1, sp, #16
 8007712:	4640      	mov	r0, r8
 8007714:	f000 f882 	bl	800781c <_printf_i>
 8007718:	e7ea      	b.n	80076f0 <_svfiprintf_r+0x1b0>
 800771a:	bf00      	nop
 800771c:	08007fa4 	.word	0x08007fa4
 8007720:	08007faa 	.word	0x08007faa
 8007724:	08007fae 	.word	0x08007fae
 8007728:	00000000 	.word	0x00000000
 800772c:	0800748d 	.word	0x0800748d

08007730 <_printf_common>:
 8007730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007734:	4691      	mov	r9, r2
 8007736:	461f      	mov	r7, r3
 8007738:	688a      	ldr	r2, [r1, #8]
 800773a:	690b      	ldr	r3, [r1, #16]
 800773c:	4606      	mov	r6, r0
 800773e:	4293      	cmp	r3, r2
 8007740:	bfb8      	it	lt
 8007742:	4613      	movlt	r3, r2
 8007744:	f8c9 3000 	str.w	r3, [r9]
 8007748:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800774c:	460c      	mov	r4, r1
 800774e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007752:	b112      	cbz	r2, 800775a <_printf_common+0x2a>
 8007754:	3301      	adds	r3, #1
 8007756:	f8c9 3000 	str.w	r3, [r9]
 800775a:	6823      	ldr	r3, [r4, #0]
 800775c:	0699      	lsls	r1, r3, #26
 800775e:	bf42      	ittt	mi
 8007760:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007764:	3302      	addmi	r3, #2
 8007766:	f8c9 3000 	strmi.w	r3, [r9]
 800776a:	6825      	ldr	r5, [r4, #0]
 800776c:	f015 0506 	ands.w	r5, r5, #6
 8007770:	d107      	bne.n	8007782 <_printf_common+0x52>
 8007772:	f104 0a19 	add.w	sl, r4, #25
 8007776:	68e3      	ldr	r3, [r4, #12]
 8007778:	f8d9 2000 	ldr.w	r2, [r9]
 800777c:	1a9b      	subs	r3, r3, r2
 800777e:	42ab      	cmp	r3, r5
 8007780:	dc29      	bgt.n	80077d6 <_printf_common+0xa6>
 8007782:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007786:	6822      	ldr	r2, [r4, #0]
 8007788:	3300      	adds	r3, #0
 800778a:	bf18      	it	ne
 800778c:	2301      	movne	r3, #1
 800778e:	0692      	lsls	r2, r2, #26
 8007790:	d42e      	bmi.n	80077f0 <_printf_common+0xc0>
 8007792:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007796:	4639      	mov	r1, r7
 8007798:	4630      	mov	r0, r6
 800779a:	47c0      	blx	r8
 800779c:	3001      	adds	r0, #1
 800779e:	d021      	beq.n	80077e4 <_printf_common+0xb4>
 80077a0:	6823      	ldr	r3, [r4, #0]
 80077a2:	68e5      	ldr	r5, [r4, #12]
 80077a4:	f003 0306 	and.w	r3, r3, #6
 80077a8:	2b04      	cmp	r3, #4
 80077aa:	bf18      	it	ne
 80077ac:	2500      	movne	r5, #0
 80077ae:	f8d9 2000 	ldr.w	r2, [r9]
 80077b2:	f04f 0900 	mov.w	r9, #0
 80077b6:	bf08      	it	eq
 80077b8:	1aad      	subeq	r5, r5, r2
 80077ba:	68a3      	ldr	r3, [r4, #8]
 80077bc:	6922      	ldr	r2, [r4, #16]
 80077be:	bf08      	it	eq
 80077c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80077c4:	4293      	cmp	r3, r2
 80077c6:	bfc4      	itt	gt
 80077c8:	1a9b      	subgt	r3, r3, r2
 80077ca:	18ed      	addgt	r5, r5, r3
 80077cc:	341a      	adds	r4, #26
 80077ce:	454d      	cmp	r5, r9
 80077d0:	d11a      	bne.n	8007808 <_printf_common+0xd8>
 80077d2:	2000      	movs	r0, #0
 80077d4:	e008      	b.n	80077e8 <_printf_common+0xb8>
 80077d6:	2301      	movs	r3, #1
 80077d8:	4652      	mov	r2, sl
 80077da:	4639      	mov	r1, r7
 80077dc:	4630      	mov	r0, r6
 80077de:	47c0      	blx	r8
 80077e0:	3001      	adds	r0, #1
 80077e2:	d103      	bne.n	80077ec <_printf_common+0xbc>
 80077e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80077e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077ec:	3501      	adds	r5, #1
 80077ee:	e7c2      	b.n	8007776 <_printf_common+0x46>
 80077f0:	2030      	movs	r0, #48	; 0x30
 80077f2:	18e1      	adds	r1, r4, r3
 80077f4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80077f8:	1c5a      	adds	r2, r3, #1
 80077fa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80077fe:	4422      	add	r2, r4
 8007800:	3302      	adds	r3, #2
 8007802:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007806:	e7c4      	b.n	8007792 <_printf_common+0x62>
 8007808:	2301      	movs	r3, #1
 800780a:	4622      	mov	r2, r4
 800780c:	4639      	mov	r1, r7
 800780e:	4630      	mov	r0, r6
 8007810:	47c0      	blx	r8
 8007812:	3001      	adds	r0, #1
 8007814:	d0e6      	beq.n	80077e4 <_printf_common+0xb4>
 8007816:	f109 0901 	add.w	r9, r9, #1
 800781a:	e7d8      	b.n	80077ce <_printf_common+0x9e>

0800781c <_printf_i>:
 800781c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007820:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007824:	460c      	mov	r4, r1
 8007826:	7e09      	ldrb	r1, [r1, #24]
 8007828:	b085      	sub	sp, #20
 800782a:	296e      	cmp	r1, #110	; 0x6e
 800782c:	4617      	mov	r7, r2
 800782e:	4606      	mov	r6, r0
 8007830:	4698      	mov	r8, r3
 8007832:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007834:	f000 80b3 	beq.w	800799e <_printf_i+0x182>
 8007838:	d822      	bhi.n	8007880 <_printf_i+0x64>
 800783a:	2963      	cmp	r1, #99	; 0x63
 800783c:	d036      	beq.n	80078ac <_printf_i+0x90>
 800783e:	d80a      	bhi.n	8007856 <_printf_i+0x3a>
 8007840:	2900      	cmp	r1, #0
 8007842:	f000 80b9 	beq.w	80079b8 <_printf_i+0x19c>
 8007846:	2958      	cmp	r1, #88	; 0x58
 8007848:	f000 8083 	beq.w	8007952 <_printf_i+0x136>
 800784c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007850:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007854:	e032      	b.n	80078bc <_printf_i+0xa0>
 8007856:	2964      	cmp	r1, #100	; 0x64
 8007858:	d001      	beq.n	800785e <_printf_i+0x42>
 800785a:	2969      	cmp	r1, #105	; 0x69
 800785c:	d1f6      	bne.n	800784c <_printf_i+0x30>
 800785e:	6820      	ldr	r0, [r4, #0]
 8007860:	6813      	ldr	r3, [r2, #0]
 8007862:	0605      	lsls	r5, r0, #24
 8007864:	f103 0104 	add.w	r1, r3, #4
 8007868:	d52a      	bpl.n	80078c0 <_printf_i+0xa4>
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	6011      	str	r1, [r2, #0]
 800786e:	2b00      	cmp	r3, #0
 8007870:	da03      	bge.n	800787a <_printf_i+0x5e>
 8007872:	222d      	movs	r2, #45	; 0x2d
 8007874:	425b      	negs	r3, r3
 8007876:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800787a:	486f      	ldr	r0, [pc, #444]	; (8007a38 <_printf_i+0x21c>)
 800787c:	220a      	movs	r2, #10
 800787e:	e039      	b.n	80078f4 <_printf_i+0xd8>
 8007880:	2973      	cmp	r1, #115	; 0x73
 8007882:	f000 809d 	beq.w	80079c0 <_printf_i+0x1a4>
 8007886:	d808      	bhi.n	800789a <_printf_i+0x7e>
 8007888:	296f      	cmp	r1, #111	; 0x6f
 800788a:	d020      	beq.n	80078ce <_printf_i+0xb2>
 800788c:	2970      	cmp	r1, #112	; 0x70
 800788e:	d1dd      	bne.n	800784c <_printf_i+0x30>
 8007890:	6823      	ldr	r3, [r4, #0]
 8007892:	f043 0320 	orr.w	r3, r3, #32
 8007896:	6023      	str	r3, [r4, #0]
 8007898:	e003      	b.n	80078a2 <_printf_i+0x86>
 800789a:	2975      	cmp	r1, #117	; 0x75
 800789c:	d017      	beq.n	80078ce <_printf_i+0xb2>
 800789e:	2978      	cmp	r1, #120	; 0x78
 80078a0:	d1d4      	bne.n	800784c <_printf_i+0x30>
 80078a2:	2378      	movs	r3, #120	; 0x78
 80078a4:	4865      	ldr	r0, [pc, #404]	; (8007a3c <_printf_i+0x220>)
 80078a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80078aa:	e055      	b.n	8007958 <_printf_i+0x13c>
 80078ac:	6813      	ldr	r3, [r2, #0]
 80078ae:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80078b2:	1d19      	adds	r1, r3, #4
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	6011      	str	r1, [r2, #0]
 80078b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80078bc:	2301      	movs	r3, #1
 80078be:	e08c      	b.n	80079da <_printf_i+0x1be>
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80078c6:	6011      	str	r1, [r2, #0]
 80078c8:	bf18      	it	ne
 80078ca:	b21b      	sxthne	r3, r3
 80078cc:	e7cf      	b.n	800786e <_printf_i+0x52>
 80078ce:	6813      	ldr	r3, [r2, #0]
 80078d0:	6825      	ldr	r5, [r4, #0]
 80078d2:	1d18      	adds	r0, r3, #4
 80078d4:	6010      	str	r0, [r2, #0]
 80078d6:	0628      	lsls	r0, r5, #24
 80078d8:	d501      	bpl.n	80078de <_printf_i+0xc2>
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	e002      	b.n	80078e4 <_printf_i+0xc8>
 80078de:	0668      	lsls	r0, r5, #25
 80078e0:	d5fb      	bpl.n	80078da <_printf_i+0xbe>
 80078e2:	881b      	ldrh	r3, [r3, #0]
 80078e4:	296f      	cmp	r1, #111	; 0x6f
 80078e6:	bf14      	ite	ne
 80078e8:	220a      	movne	r2, #10
 80078ea:	2208      	moveq	r2, #8
 80078ec:	4852      	ldr	r0, [pc, #328]	; (8007a38 <_printf_i+0x21c>)
 80078ee:	2100      	movs	r1, #0
 80078f0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80078f4:	6865      	ldr	r5, [r4, #4]
 80078f6:	2d00      	cmp	r5, #0
 80078f8:	60a5      	str	r5, [r4, #8]
 80078fa:	f2c0 8095 	blt.w	8007a28 <_printf_i+0x20c>
 80078fe:	6821      	ldr	r1, [r4, #0]
 8007900:	f021 0104 	bic.w	r1, r1, #4
 8007904:	6021      	str	r1, [r4, #0]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d13d      	bne.n	8007986 <_printf_i+0x16a>
 800790a:	2d00      	cmp	r5, #0
 800790c:	f040 808e 	bne.w	8007a2c <_printf_i+0x210>
 8007910:	4665      	mov	r5, ip
 8007912:	2a08      	cmp	r2, #8
 8007914:	d10b      	bne.n	800792e <_printf_i+0x112>
 8007916:	6823      	ldr	r3, [r4, #0]
 8007918:	07db      	lsls	r3, r3, #31
 800791a:	d508      	bpl.n	800792e <_printf_i+0x112>
 800791c:	6923      	ldr	r3, [r4, #16]
 800791e:	6862      	ldr	r2, [r4, #4]
 8007920:	429a      	cmp	r2, r3
 8007922:	bfde      	ittt	le
 8007924:	2330      	movle	r3, #48	; 0x30
 8007926:	f805 3c01 	strble.w	r3, [r5, #-1]
 800792a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800792e:	ebac 0305 	sub.w	r3, ip, r5
 8007932:	6123      	str	r3, [r4, #16]
 8007934:	f8cd 8000 	str.w	r8, [sp]
 8007938:	463b      	mov	r3, r7
 800793a:	aa03      	add	r2, sp, #12
 800793c:	4621      	mov	r1, r4
 800793e:	4630      	mov	r0, r6
 8007940:	f7ff fef6 	bl	8007730 <_printf_common>
 8007944:	3001      	adds	r0, #1
 8007946:	d14d      	bne.n	80079e4 <_printf_i+0x1c8>
 8007948:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800794c:	b005      	add	sp, #20
 800794e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007952:	4839      	ldr	r0, [pc, #228]	; (8007a38 <_printf_i+0x21c>)
 8007954:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007958:	6813      	ldr	r3, [r2, #0]
 800795a:	6821      	ldr	r1, [r4, #0]
 800795c:	1d1d      	adds	r5, r3, #4
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	6015      	str	r5, [r2, #0]
 8007962:	060a      	lsls	r2, r1, #24
 8007964:	d50b      	bpl.n	800797e <_printf_i+0x162>
 8007966:	07ca      	lsls	r2, r1, #31
 8007968:	bf44      	itt	mi
 800796a:	f041 0120 	orrmi.w	r1, r1, #32
 800796e:	6021      	strmi	r1, [r4, #0]
 8007970:	b91b      	cbnz	r3, 800797a <_printf_i+0x15e>
 8007972:	6822      	ldr	r2, [r4, #0]
 8007974:	f022 0220 	bic.w	r2, r2, #32
 8007978:	6022      	str	r2, [r4, #0]
 800797a:	2210      	movs	r2, #16
 800797c:	e7b7      	b.n	80078ee <_printf_i+0xd2>
 800797e:	064d      	lsls	r5, r1, #25
 8007980:	bf48      	it	mi
 8007982:	b29b      	uxthmi	r3, r3
 8007984:	e7ef      	b.n	8007966 <_printf_i+0x14a>
 8007986:	4665      	mov	r5, ip
 8007988:	fbb3 f1f2 	udiv	r1, r3, r2
 800798c:	fb02 3311 	mls	r3, r2, r1, r3
 8007990:	5cc3      	ldrb	r3, [r0, r3]
 8007992:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007996:	460b      	mov	r3, r1
 8007998:	2900      	cmp	r1, #0
 800799a:	d1f5      	bne.n	8007988 <_printf_i+0x16c>
 800799c:	e7b9      	b.n	8007912 <_printf_i+0xf6>
 800799e:	6813      	ldr	r3, [r2, #0]
 80079a0:	6825      	ldr	r5, [r4, #0]
 80079a2:	1d18      	adds	r0, r3, #4
 80079a4:	6961      	ldr	r1, [r4, #20]
 80079a6:	6010      	str	r0, [r2, #0]
 80079a8:	0628      	lsls	r0, r5, #24
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	d501      	bpl.n	80079b2 <_printf_i+0x196>
 80079ae:	6019      	str	r1, [r3, #0]
 80079b0:	e002      	b.n	80079b8 <_printf_i+0x19c>
 80079b2:	066a      	lsls	r2, r5, #25
 80079b4:	d5fb      	bpl.n	80079ae <_printf_i+0x192>
 80079b6:	8019      	strh	r1, [r3, #0]
 80079b8:	2300      	movs	r3, #0
 80079ba:	4665      	mov	r5, ip
 80079bc:	6123      	str	r3, [r4, #16]
 80079be:	e7b9      	b.n	8007934 <_printf_i+0x118>
 80079c0:	6813      	ldr	r3, [r2, #0]
 80079c2:	1d19      	adds	r1, r3, #4
 80079c4:	6011      	str	r1, [r2, #0]
 80079c6:	681d      	ldr	r5, [r3, #0]
 80079c8:	6862      	ldr	r2, [r4, #4]
 80079ca:	2100      	movs	r1, #0
 80079cc:	4628      	mov	r0, r5
 80079ce:	f000 f8e1 	bl	8007b94 <memchr>
 80079d2:	b108      	cbz	r0, 80079d8 <_printf_i+0x1bc>
 80079d4:	1b40      	subs	r0, r0, r5
 80079d6:	6060      	str	r0, [r4, #4]
 80079d8:	6863      	ldr	r3, [r4, #4]
 80079da:	6123      	str	r3, [r4, #16]
 80079dc:	2300      	movs	r3, #0
 80079de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079e2:	e7a7      	b.n	8007934 <_printf_i+0x118>
 80079e4:	6923      	ldr	r3, [r4, #16]
 80079e6:	462a      	mov	r2, r5
 80079e8:	4639      	mov	r1, r7
 80079ea:	4630      	mov	r0, r6
 80079ec:	47c0      	blx	r8
 80079ee:	3001      	adds	r0, #1
 80079f0:	d0aa      	beq.n	8007948 <_printf_i+0x12c>
 80079f2:	6823      	ldr	r3, [r4, #0]
 80079f4:	079b      	lsls	r3, r3, #30
 80079f6:	d413      	bmi.n	8007a20 <_printf_i+0x204>
 80079f8:	68e0      	ldr	r0, [r4, #12]
 80079fa:	9b03      	ldr	r3, [sp, #12]
 80079fc:	4298      	cmp	r0, r3
 80079fe:	bfb8      	it	lt
 8007a00:	4618      	movlt	r0, r3
 8007a02:	e7a3      	b.n	800794c <_printf_i+0x130>
 8007a04:	2301      	movs	r3, #1
 8007a06:	464a      	mov	r2, r9
 8007a08:	4639      	mov	r1, r7
 8007a0a:	4630      	mov	r0, r6
 8007a0c:	47c0      	blx	r8
 8007a0e:	3001      	adds	r0, #1
 8007a10:	d09a      	beq.n	8007948 <_printf_i+0x12c>
 8007a12:	3501      	adds	r5, #1
 8007a14:	68e3      	ldr	r3, [r4, #12]
 8007a16:	9a03      	ldr	r2, [sp, #12]
 8007a18:	1a9b      	subs	r3, r3, r2
 8007a1a:	42ab      	cmp	r3, r5
 8007a1c:	dcf2      	bgt.n	8007a04 <_printf_i+0x1e8>
 8007a1e:	e7eb      	b.n	80079f8 <_printf_i+0x1dc>
 8007a20:	2500      	movs	r5, #0
 8007a22:	f104 0919 	add.w	r9, r4, #25
 8007a26:	e7f5      	b.n	8007a14 <_printf_i+0x1f8>
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d1ac      	bne.n	8007986 <_printf_i+0x16a>
 8007a2c:	7803      	ldrb	r3, [r0, #0]
 8007a2e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a32:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007a36:	e76c      	b.n	8007912 <_printf_i+0xf6>
 8007a38:	08007fb5 	.word	0x08007fb5
 8007a3c:	08007fc6 	.word	0x08007fc6

08007a40 <_sbrk_r>:
 8007a40:	b538      	push	{r3, r4, r5, lr}
 8007a42:	2300      	movs	r3, #0
 8007a44:	4c05      	ldr	r4, [pc, #20]	; (8007a5c <_sbrk_r+0x1c>)
 8007a46:	4605      	mov	r5, r0
 8007a48:	4608      	mov	r0, r1
 8007a4a:	6023      	str	r3, [r4, #0]
 8007a4c:	f7f9 fb52 	bl	80010f4 <_sbrk>
 8007a50:	1c43      	adds	r3, r0, #1
 8007a52:	d102      	bne.n	8007a5a <_sbrk_r+0x1a>
 8007a54:	6823      	ldr	r3, [r4, #0]
 8007a56:	b103      	cbz	r3, 8007a5a <_sbrk_r+0x1a>
 8007a58:	602b      	str	r3, [r5, #0]
 8007a5a:	bd38      	pop	{r3, r4, r5, pc}
 8007a5c:	20001db4 	.word	0x20001db4

08007a60 <__sread>:
 8007a60:	b510      	push	{r4, lr}
 8007a62:	460c      	mov	r4, r1
 8007a64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a68:	f000 f8e4 	bl	8007c34 <_read_r>
 8007a6c:	2800      	cmp	r0, #0
 8007a6e:	bfab      	itete	ge
 8007a70:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007a72:	89a3      	ldrhlt	r3, [r4, #12]
 8007a74:	181b      	addge	r3, r3, r0
 8007a76:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007a7a:	bfac      	ite	ge
 8007a7c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007a7e:	81a3      	strhlt	r3, [r4, #12]
 8007a80:	bd10      	pop	{r4, pc}

08007a82 <__swrite>:
 8007a82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a86:	461f      	mov	r7, r3
 8007a88:	898b      	ldrh	r3, [r1, #12]
 8007a8a:	4605      	mov	r5, r0
 8007a8c:	05db      	lsls	r3, r3, #23
 8007a8e:	460c      	mov	r4, r1
 8007a90:	4616      	mov	r6, r2
 8007a92:	d505      	bpl.n	8007aa0 <__swrite+0x1e>
 8007a94:	2302      	movs	r3, #2
 8007a96:	2200      	movs	r2, #0
 8007a98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a9c:	f000 f868 	bl	8007b70 <_lseek_r>
 8007aa0:	89a3      	ldrh	r3, [r4, #12]
 8007aa2:	4632      	mov	r2, r6
 8007aa4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007aa8:	81a3      	strh	r3, [r4, #12]
 8007aaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007aae:	463b      	mov	r3, r7
 8007ab0:	4628      	mov	r0, r5
 8007ab2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ab6:	f000 b817 	b.w	8007ae8 <_write_r>

08007aba <__sseek>:
 8007aba:	b510      	push	{r4, lr}
 8007abc:	460c      	mov	r4, r1
 8007abe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ac2:	f000 f855 	bl	8007b70 <_lseek_r>
 8007ac6:	1c43      	adds	r3, r0, #1
 8007ac8:	89a3      	ldrh	r3, [r4, #12]
 8007aca:	bf15      	itete	ne
 8007acc:	6560      	strne	r0, [r4, #84]	; 0x54
 8007ace:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007ad2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007ad6:	81a3      	strheq	r3, [r4, #12]
 8007ad8:	bf18      	it	ne
 8007ada:	81a3      	strhne	r3, [r4, #12]
 8007adc:	bd10      	pop	{r4, pc}

08007ade <__sclose>:
 8007ade:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ae2:	f000 b813 	b.w	8007b0c <_close_r>
	...

08007ae8 <_write_r>:
 8007ae8:	b538      	push	{r3, r4, r5, lr}
 8007aea:	4605      	mov	r5, r0
 8007aec:	4608      	mov	r0, r1
 8007aee:	4611      	mov	r1, r2
 8007af0:	2200      	movs	r2, #0
 8007af2:	4c05      	ldr	r4, [pc, #20]	; (8007b08 <_write_r+0x20>)
 8007af4:	6022      	str	r2, [r4, #0]
 8007af6:	461a      	mov	r2, r3
 8007af8:	f7f9 f98e 	bl	8000e18 <_write>
 8007afc:	1c43      	adds	r3, r0, #1
 8007afe:	d102      	bne.n	8007b06 <_write_r+0x1e>
 8007b00:	6823      	ldr	r3, [r4, #0]
 8007b02:	b103      	cbz	r3, 8007b06 <_write_r+0x1e>
 8007b04:	602b      	str	r3, [r5, #0]
 8007b06:	bd38      	pop	{r3, r4, r5, pc}
 8007b08:	20001db4 	.word	0x20001db4

08007b0c <_close_r>:
 8007b0c:	b538      	push	{r3, r4, r5, lr}
 8007b0e:	2300      	movs	r3, #0
 8007b10:	4c05      	ldr	r4, [pc, #20]	; (8007b28 <_close_r+0x1c>)
 8007b12:	4605      	mov	r5, r0
 8007b14:	4608      	mov	r0, r1
 8007b16:	6023      	str	r3, [r4, #0]
 8007b18:	f7f9 fabb 	bl	8001092 <_close>
 8007b1c:	1c43      	adds	r3, r0, #1
 8007b1e:	d102      	bne.n	8007b26 <_close_r+0x1a>
 8007b20:	6823      	ldr	r3, [r4, #0]
 8007b22:	b103      	cbz	r3, 8007b26 <_close_r+0x1a>
 8007b24:	602b      	str	r3, [r5, #0]
 8007b26:	bd38      	pop	{r3, r4, r5, pc}
 8007b28:	20001db4 	.word	0x20001db4

08007b2c <_fstat_r>:
 8007b2c:	b538      	push	{r3, r4, r5, lr}
 8007b2e:	2300      	movs	r3, #0
 8007b30:	4c06      	ldr	r4, [pc, #24]	; (8007b4c <_fstat_r+0x20>)
 8007b32:	4605      	mov	r5, r0
 8007b34:	4608      	mov	r0, r1
 8007b36:	4611      	mov	r1, r2
 8007b38:	6023      	str	r3, [r4, #0]
 8007b3a:	f7f9 fab5 	bl	80010a8 <_fstat>
 8007b3e:	1c43      	adds	r3, r0, #1
 8007b40:	d102      	bne.n	8007b48 <_fstat_r+0x1c>
 8007b42:	6823      	ldr	r3, [r4, #0]
 8007b44:	b103      	cbz	r3, 8007b48 <_fstat_r+0x1c>
 8007b46:	602b      	str	r3, [r5, #0]
 8007b48:	bd38      	pop	{r3, r4, r5, pc}
 8007b4a:	bf00      	nop
 8007b4c:	20001db4 	.word	0x20001db4

08007b50 <_isatty_r>:
 8007b50:	b538      	push	{r3, r4, r5, lr}
 8007b52:	2300      	movs	r3, #0
 8007b54:	4c05      	ldr	r4, [pc, #20]	; (8007b6c <_isatty_r+0x1c>)
 8007b56:	4605      	mov	r5, r0
 8007b58:	4608      	mov	r0, r1
 8007b5a:	6023      	str	r3, [r4, #0]
 8007b5c:	f7f9 fab3 	bl	80010c6 <_isatty>
 8007b60:	1c43      	adds	r3, r0, #1
 8007b62:	d102      	bne.n	8007b6a <_isatty_r+0x1a>
 8007b64:	6823      	ldr	r3, [r4, #0]
 8007b66:	b103      	cbz	r3, 8007b6a <_isatty_r+0x1a>
 8007b68:	602b      	str	r3, [r5, #0]
 8007b6a:	bd38      	pop	{r3, r4, r5, pc}
 8007b6c:	20001db4 	.word	0x20001db4

08007b70 <_lseek_r>:
 8007b70:	b538      	push	{r3, r4, r5, lr}
 8007b72:	4605      	mov	r5, r0
 8007b74:	4608      	mov	r0, r1
 8007b76:	4611      	mov	r1, r2
 8007b78:	2200      	movs	r2, #0
 8007b7a:	4c05      	ldr	r4, [pc, #20]	; (8007b90 <_lseek_r+0x20>)
 8007b7c:	6022      	str	r2, [r4, #0]
 8007b7e:	461a      	mov	r2, r3
 8007b80:	f7f9 faab 	bl	80010da <_lseek>
 8007b84:	1c43      	adds	r3, r0, #1
 8007b86:	d102      	bne.n	8007b8e <_lseek_r+0x1e>
 8007b88:	6823      	ldr	r3, [r4, #0]
 8007b8a:	b103      	cbz	r3, 8007b8e <_lseek_r+0x1e>
 8007b8c:	602b      	str	r3, [r5, #0]
 8007b8e:	bd38      	pop	{r3, r4, r5, pc}
 8007b90:	20001db4 	.word	0x20001db4

08007b94 <memchr>:
 8007b94:	b510      	push	{r4, lr}
 8007b96:	b2c9      	uxtb	r1, r1
 8007b98:	4402      	add	r2, r0
 8007b9a:	4290      	cmp	r0, r2
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	d101      	bne.n	8007ba4 <memchr+0x10>
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	e003      	b.n	8007bac <memchr+0x18>
 8007ba4:	781c      	ldrb	r4, [r3, #0]
 8007ba6:	3001      	adds	r0, #1
 8007ba8:	428c      	cmp	r4, r1
 8007baa:	d1f6      	bne.n	8007b9a <memchr+0x6>
 8007bac:	4618      	mov	r0, r3
 8007bae:	bd10      	pop	{r4, pc}

08007bb0 <memmove>:
 8007bb0:	4288      	cmp	r0, r1
 8007bb2:	b510      	push	{r4, lr}
 8007bb4:	eb01 0302 	add.w	r3, r1, r2
 8007bb8:	d807      	bhi.n	8007bca <memmove+0x1a>
 8007bba:	1e42      	subs	r2, r0, #1
 8007bbc:	4299      	cmp	r1, r3
 8007bbe:	d00a      	beq.n	8007bd6 <memmove+0x26>
 8007bc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007bc4:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007bc8:	e7f8      	b.n	8007bbc <memmove+0xc>
 8007bca:	4283      	cmp	r3, r0
 8007bcc:	d9f5      	bls.n	8007bba <memmove+0xa>
 8007bce:	1881      	adds	r1, r0, r2
 8007bd0:	1ad2      	subs	r2, r2, r3
 8007bd2:	42d3      	cmn	r3, r2
 8007bd4:	d100      	bne.n	8007bd8 <memmove+0x28>
 8007bd6:	bd10      	pop	{r4, pc}
 8007bd8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007bdc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007be0:	e7f7      	b.n	8007bd2 <memmove+0x22>

08007be2 <__malloc_lock>:
 8007be2:	4770      	bx	lr

08007be4 <__malloc_unlock>:
 8007be4:	4770      	bx	lr

08007be6 <_realloc_r>:
 8007be6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007be8:	4607      	mov	r7, r0
 8007bea:	4614      	mov	r4, r2
 8007bec:	460e      	mov	r6, r1
 8007bee:	b921      	cbnz	r1, 8007bfa <_realloc_r+0x14>
 8007bf0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007bf4:	4611      	mov	r1, r2
 8007bf6:	f7ff bbef 	b.w	80073d8 <_malloc_r>
 8007bfa:	b922      	cbnz	r2, 8007c06 <_realloc_r+0x20>
 8007bfc:	f7ff fba0 	bl	8007340 <_free_r>
 8007c00:	4625      	mov	r5, r4
 8007c02:	4628      	mov	r0, r5
 8007c04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c06:	f000 f827 	bl	8007c58 <_malloc_usable_size_r>
 8007c0a:	42a0      	cmp	r0, r4
 8007c0c:	d20f      	bcs.n	8007c2e <_realloc_r+0x48>
 8007c0e:	4621      	mov	r1, r4
 8007c10:	4638      	mov	r0, r7
 8007c12:	f7ff fbe1 	bl	80073d8 <_malloc_r>
 8007c16:	4605      	mov	r5, r0
 8007c18:	2800      	cmp	r0, #0
 8007c1a:	d0f2      	beq.n	8007c02 <_realloc_r+0x1c>
 8007c1c:	4631      	mov	r1, r6
 8007c1e:	4622      	mov	r2, r4
 8007c20:	f7ff f83e 	bl	8006ca0 <memcpy>
 8007c24:	4631      	mov	r1, r6
 8007c26:	4638      	mov	r0, r7
 8007c28:	f7ff fb8a 	bl	8007340 <_free_r>
 8007c2c:	e7e9      	b.n	8007c02 <_realloc_r+0x1c>
 8007c2e:	4635      	mov	r5, r6
 8007c30:	e7e7      	b.n	8007c02 <_realloc_r+0x1c>
	...

08007c34 <_read_r>:
 8007c34:	b538      	push	{r3, r4, r5, lr}
 8007c36:	4605      	mov	r5, r0
 8007c38:	4608      	mov	r0, r1
 8007c3a:	4611      	mov	r1, r2
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	4c05      	ldr	r4, [pc, #20]	; (8007c54 <_read_r+0x20>)
 8007c40:	6022      	str	r2, [r4, #0]
 8007c42:	461a      	mov	r2, r3
 8007c44:	f7f9 fa08 	bl	8001058 <_read>
 8007c48:	1c43      	adds	r3, r0, #1
 8007c4a:	d102      	bne.n	8007c52 <_read_r+0x1e>
 8007c4c:	6823      	ldr	r3, [r4, #0]
 8007c4e:	b103      	cbz	r3, 8007c52 <_read_r+0x1e>
 8007c50:	602b      	str	r3, [r5, #0]
 8007c52:	bd38      	pop	{r3, r4, r5, pc}
 8007c54:	20001db4 	.word	0x20001db4

08007c58 <_malloc_usable_size_r>:
 8007c58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c5c:	1f18      	subs	r0, r3, #4
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	bfbc      	itt	lt
 8007c62:	580b      	ldrlt	r3, [r1, r0]
 8007c64:	18c0      	addlt	r0, r0, r3
 8007c66:	4770      	bx	lr

08007c68 <_init>:
 8007c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c6a:	bf00      	nop
 8007c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c6e:	bc08      	pop	{r3}
 8007c70:	469e      	mov	lr, r3
 8007c72:	4770      	bx	lr

08007c74 <_fini>:
 8007c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c76:	bf00      	nop
 8007c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c7a:	bc08      	pop	{r3}
 8007c7c:	469e      	mov	lr, r3
 8007c7e:	4770      	bx	lr
