Design and Verification of a SPI master and slave interface using SystemVerilog. Implemented in EDAPLAYGROUND.
