$date
	Mon Oct  7 17:20:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module moore_fsm_tb $end
$var wire 1 ! y $end
$var wire 2 " state [1:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % x $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var reg 2 & next_state [1:0] $end
$var reg 2 ' state [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
0%
1$
0#
b0 "
0!
$end
#5
1#
#10
0#
0$
#15
b1 &
1#
#20
0#
#25
b1 "
b1 '
1#
#30
0#
#35
1!
b10 &
1#
#40
0#
#45
b10 "
b10 '
1#
#50
0#
1%
#55
b11 &
1#
#60
0#
#65
b11 "
b11 '
1#
#70
0#
#75
0!
b0 &
1#
#80
0#
#85
b0 "
b0 '
1#
#90
0#
#95
b10 &
1#
#100
0#
#105
b10 "
b10 '
1#
#110
0#
#115
1!
b11 &
1#
#120
0#
#125
b11 "
b11 '
1#
#130
0#
#135
0!
b0 &
1#
#140
0#
#145
b0 "
b0 '
1#
#150
0#
0%
#155
b1 &
1#
#160
0#
#165
b1 "
b1 '
1#
#170
0#
1%
#175
1!
b11 &
1#
#180
0#
#185
b11 "
b11 '
1#
#190
0#
#195
0!
b0 &
1#
#200
0#
#205
b0 "
b0 '
1#
#210
0#
#215
b10 &
1#
#220
0#
