{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1960, "design__instance__area": 36440.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.020652737468481064, "power__switching__total": 0.01132194884121418, "power__leakage__total": 4.919367597722157e-07, "power__total": 0.03197517991065979, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.031177783459652664, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.031177783459652664, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6528262559759144, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.629459280293463, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.652826, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1.629459, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.05272327168523755, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.05272327168523755, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.9084251386030219, "timing__setup__ws__corner:nom_ss_125C_4v50": -5.246795146859751, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -273.1534684645027, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -5.246795146859751, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.473203, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 69, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -5.246795, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 69, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.021099012023604674, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.021099012023604674, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2924996438959548, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.626567704344048, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.2925, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.626568, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 6, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": 0.05953027128633441, "clock__skew__worst_setup": -0.05272327168523755, "timing__hold__ws": 0.29073266839113915, "timing__setup__ws": -5.489237664228358, "timing__hold__tns": 0, "timing__setup__tns": -284.56458617157233, "timing__hold__wns": 0, "timing__setup__wns": -5.489237664228358, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.290733, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 208, "timing__setup_r2r__ws": -5.489238, "timing__setup_r2r_vio__count": 208, "design__die__bbox": "0.0 0.0 294.545 312.465", "design__core__bbox": "6.72 15.68 287.28 294.0", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 109, "design__die__area": 92035, "design__core__area": 78085.5, "design__instance__count__stdcell": 1960, "design__instance__area__stdcell": 36440.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.466672, "design__instance__utilization__stdcell": 0.466672, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 19403213, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 44077.3, "design__violations": 0, "design__instance__count__setup_buffer": 43, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1360, "route__net__special": 2, "route__drc_errors__iter:1": 407, "route__wirelength__iter:1": 49547, "route__drc_errors__iter:2": 33, "route__wirelength__iter:2": 48948, "route__drc_errors__iter:3": 23, "route__wirelength__iter:3": 48861, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 48822, "route__drc_errors": 0, "route__wirelength": 48822, "route__vias": 8035, "route__vias__singlecut": 8035, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 560.91, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.02827493874621844, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.02827493874621844, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6499125865876839, "timing__setup__ws__corner:min_tt_025C_5v00": 1.7045325633418336, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.649913, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 1.704533, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.04793210408696422, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.04793210408696422, "timing__hold__ws__corner:min_ss_125C_4v50": 0.9263619022961522, "timing__setup__ws__corner:min_ss_125C_4v50": -5.044163451923289, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -263.73727059877325, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -5.044163451923289, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.46707, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 69, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -5.044163, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 69, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.01909206180522935, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.01909206180522935, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.29073266839113915, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.676015706991707, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.290733, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.676016, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.035086379239539396, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.035086379239539396, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6556989581333775, "timing__setup__ws__corner:max_tt_025C_5v00": 1.5361623519142855, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.655699, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.536162, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.05953027128633441, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.05953027128633441, "timing__hold__ws__corner:max_ss_125C_4v50": 0.886615472801256, "timing__setup__ws__corner:max_ss_125C_4v50": -5.489237664228358, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -284.56458617157233, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -5.489237664228358, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.47976, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 70, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -5.489238, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 70, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.02369776664199381, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.02369776664199381, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2946430960390683, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.565774110242263, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.294643, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.565774, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.9987, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99963, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00130464, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00123913, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000373842, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00123913, "ir__voltage__worst": 5, "ir__drop__avg": 0.000375, "ir__drop__worst": 0.0013, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}