>  https://en.wikipedia.org/wiki/System_on_a_chip

[![](https://upload.wikimedia.org/wikipedia/commons/thumb/c/cc/Samsung-Exynos-4412-Quad_SoC_used_in_I9300.jpg/250px-Samsung-Exynos-4412-Quad_SoC_used_in_I9300.jpg)](https://en.wikipedia.org/wiki/File:Samsung-Exynos-4412-Quad_SoC_used_in_I9300.jpg)

An Exynos 4 Quad (4412), on the circuit board of a [Samsung Galaxy S III](https://en.wikipedia.org/wiki/Samsung_Galaxy_S_III "Samsung Galaxy S III") smartphone

A **system on a chip** (**SoC**) is an [integrated circuit](https://en.wikipedia.org/wiki/Integrated_circuit "Integrated circuit") that combines most or all key components of a [computer](https://en.wikipedia.org/wiki/Computer "Computer") or [electronic system](https://en.wikipedia.org/wiki/Electronics "Electronics") onto a single microchip. [1](https://en.wikipedia.org/wiki/System_on_a_chip#cite_note-1) Typically, an SoC includes a [central processing unit](https://en.wikipedia.org/wiki/Central_processing_unit) (CPU) with [memory](https://en.wikipedia.org/wiki/Computer_memory "Computer memory"), [input/output](https://en.wikipedia.org/wiki/Input/output "Input/output"), and [data storage](https://en.wikipedia.org/wiki/Computer_data_storage#Secondary_storage "Computer data storage") control functions, along with optional features like a [graphics processing unit](https://en.wikipedia.org/wiki/Graphics_processing_unit "Graphics processing unit") (GPU), [Wi-Fi](https://en.wikipedia.org/wiki/Wi-Fi "Wi-Fi") connectivity, and radio frequency processing. This high level of integration minimizes the need for separate, discrete components, thereby enhancing [power efficiency](https://en.wikipedia.org/wiki/Performance_per_watt "Performance per watt") and simplifying device design.
>  片上系统 (SoC) 是一种集成电路，它将计算机或电子系统的大部分或所有关键组件集成到一个单一的微芯片上
>  通常，SoC 包含一个带有内存、输入输出和数据存储控制功能的 CPU，同时还可能包含可选功能，例如 GPU, Wi-Fi 连接和射频处理
>  这种高度的集成减少了对独立的分组组件的需求，从而提高了功耗效率并简化了设备设计

High-performance SoCs are often paired with dedicated memory, such as [LPDDR](https://en.wikipedia.org/wiki/LPDDR "LPDDR"), and flash storage chips, such as [eUFS](https://en.wikipedia.org/wiki/Universal_Flash_Storage "Universal Flash Storage") or [eMMC](https://en.wikipedia.org/wiki/EMMC "EMMC"), which may be stacked directly on top of the SoC in a [package-on-package](https://en.wikipedia.org/wiki/Package_on_a_package "Package on a package") (PoP) configuration or placed nearby on the motherboard. Some SoCs also operate alongside specialized chips, such as [cellular modems](https://en.wikipedia.org/wiki/Mobile_broadband_modem "Mobile broadband modem"). [2](https://en.wikipedia.org/wiki/System_on_a_chip#cite_note-QS_1-2)
>  高性能的 SoC 通常会搭配专用内存，例如 LPDDR，以及闪存存储芯片，例如 eUFS, eMMC
>  这些芯片可能以堆叠封装 (PoP) 的方式直接堆叠在 SoC 上方，或者放置在主板上靠近 SoC 的位置
>  一些 SoC 还会与专用芯片一起工作，例如蜂窝调制调解器

Fundamentally, SoCs integrate one or more [processor cores](https://en.wikipedia.org/wiki/Processor_core "Processor core") with critical peripherals. This comprehensive integration is conceptually similar to how a [microcontroller](https://en.wikipedia.org/wiki/Microcontroller "Microcontroller") is designed, but providing far greater computational power. This unified design delivers lower power consumption and a reduced [semiconductor die](https://en.wikipedia.org/wiki/Die_\(integrated_circuit\) "Die (integrated circuit)") area compared to traditional multi-chip architectures, though at the cost of reduced modularity and component replaceability.
>  从根本上说，SoC 将一个或多个处理器核心与关键外设集成到一起，这种全面的集成在概念上类似于微控制器的设计，但其提供的计算能力则更强
>  这种统一的设计相较于传统的多芯片架构，可以实现更低的功耗和更小的半导体晶片的面积，但代价是模块化程度和组件可替换性有所降低

SoCs are ubiquitous in mobile computing, where compact, energy-efficient designs are critical. They power [smartphones](https://en.wikipedia.org/wiki/Smartphone "Smartphone"), [tablets](https://en.wikipedia.org/wiki/Tablet_computer "Tablet computer"), and [smartwatches](https://en.wikipedia.org/wiki/Smartwatch "Smartwatch"), and are increasingly important in [edge computing](https://en.wikipedia.org/wiki/Edge_computing "Edge computing"), where real-time data processing occurs close to the data source. By driving the trend toward tighter integration, SoCs have reshaped modern hardware design, reshaping the design landscape for modern computing devices. [3](https://en.wikipedia.org/wiki/System_on_a_chip#cite_note-3) [4](https://en.wikipedia.org/wiki/System_on_a_chip#cite_note-4)
>  SoC 广泛用于移动计算，因为紧凑且节能的设计非常重要

## Types

[![](https://upload.wikimedia.org/wikipedia/commons/thumb/8/85/ARMSoCBlockDiagram.svg/330px-ARMSoCBlockDiagram.svg.png)](https://en.wikipedia.org/wiki/File:ARMSoCBlockDiagram.svg)

[Microcontroller](https://en.wikipedia.org/wiki/Microcontroller "Microcontroller")-based system on a chip

In general, there are three distinguishable types of SoCs:

- SoCs built around a [microcontroller](https://en.wikipedia.org/wiki/Microcontroller "Microcontroller"),
- SoCs built around a [microprocessor](https://en.wikipedia.org/wiki/Microprocessor "Microprocessor"), often found in mobile phones;
- Specialized [application-specific integrated circuit](https://en.wikipedia.org/wiki/Application-specific_integrated_circuit "Application-specific integrated circuit") SoCs designed for specific applications that do not fit into the above two categories.

>  SoC 通常可以分为三大类:
>  - 以微控制器为核心的 SoC
>  - 以微处理器为核心的 SoC，通常用于智能手机
>  - 针对特定应用设计的专用集成电路的 SoC

## Structure
An SoC consists of hardware [functional units](https://en.wikipedia.org/wiki/Functional_unit "Functional unit"), including [microprocessors](https://en.wikipedia.org/wiki/Microprocessor "Microprocessor") that run [software code](https://en.wikipedia.org/wiki/Computer_program "Computer program"), as well as a [communications subsystem](https://en.wikipedia.org/wiki/Communications_subsystem "Communications subsystem") to connect, control, direct and interface between these functional modules.
>  SoC 由硬件功能单元组成，硬件功能单元包括运行软件代码的微处理器以及一个通信子系统，用于在这些功能模块之间进行控制、连接、引导和结构交互

### Functional components
#### Processor cores
An SoC must have at least one [processor core](https://en.wikipedia.org/wiki/Processor_core "Processor core"), but typically an SoC has more than one core. Processor cores can be a [microcontroller](https://en.wikipedia.org/wiki/Microcontroller "Microcontroller"), [microprocessor](https://en.wikipedia.org/wiki/Microprocessor "Microprocessor") (μP), [11](https://en.wikipedia.org/wiki/System_on_a_chip#cite_note-Furber_ARM-11) [digital signal processor](https://en.wikipedia.org/wiki/Digital_signal_processor "Digital signal processor") (DSP) or [application-specific instruction set processor](https://en.wikipedia.org/wiki/Application-specific_instruction_set_processor "Application-specific instruction set processor") (ASIP) core. [12](https://en.wikipedia.org/wiki/System_on_a_chip#cite_note-:1-12)  ASIPs have [instruction sets](https://en.wikipedia.org/wiki/Instruction_set_architecture "Instruction set architecture") that are customized for an [application domain](https://en.wikipedia.org/wiki/Application_domain "Application domain") and designed to be more efficient than general-purpose instructions for a specific type of workload. Multiprocessor SoCs have more than one processor core by definition. The [ARM architecture](https://en.wikipedia.org/wiki/ARM_architecture "ARM architecture") is a common choice for SoC processor cores because some ARM-architecture cores are [soft processors](https://en.wikipedia.org/wiki/Soft_microprocessor "Soft microprocessor") specified as [IP cores](https://en.wikipedia.org/wiki/IP_core "IP core"). [11](https://en.wikipedia.org/wiki/System_on_a_chip#cite_note-Furber_ARM-11)
>  一个 SoC 至少需要包含一个处理器核心，通常 SoC 会包含多个处理器核心
>  处理器核心可以是微控制器、微处理器、数字信号处理器或专用指令集处理器 (ASIP) 核心
>  ASIP 的指令集是针对应用领域定制的，在特定类型的工作负载下比通用指令更高效
>  SoC 处理器核心的常见选择是 ARM 架构 (ARM 指令集)，因为一些 ARM 架构核心是软处理器，并以 IP 核的形式提供

>  IP 核是预先设计好、经过验证可重用的电路模块，芯片设计公司不需要从零开始设计处理器，而是可以购买或授权 ARM 提供的处理器 IP 核，然后将其集成到自己的 SoC 设计中
>  软处理器/软核是指用硬件描述语言 (Verilog, VHDL) 描述的处理器设计，它不是一个已经制造出来的物理芯片，而是一段可综合的源代码，芯片设计者可以根据自己的特定需求和目标制造工艺 (例如三星工艺、台积电工艺) 来 “实例化” 这个软处理器，软核是高度可配置的，可以根据性能、功耗和面积等要求进行调整

#### Memory
Further information: [Computer memory](https://en.wikipedia.org/wiki/Computer_memory "Computer memory")

SoCs must have [semiconductor memory](https://en.wikipedia.org/wiki/Semiconductor_memory "Semiconductor memory") blocks to perform their computation, as do [microcontrollers](https://en.wikipedia.org/wiki/Microcontroller "Microcontroller") and other [embedded systems](https://en.wikipedia.org/wiki/Embedded_system "Embedded system"). Depending on the application, SoC memory may form a [memory hierarchy](https://en.wikipedia.org/wiki/Memory_hierarchy "Memory hierarchy") and [cache hierarchy](https://en.wikipedia.org/wiki/Cache_hierarchy "Cache hierarchy"). In the mobile computing market, this is common, but in many [low-power](https://en.wikipedia.org/wiki/Low-power_electronics "Low-power electronics") embedded microcontrollers, this is not necessary. 
>  就像微处理器和嵌入式系统一样，SoC 必须包含半导体存储器模块才能执行计算，因为处理器需要地方存储指令和数据
>  根据应用需求，SoC 的存储器可能组织为一个内存层级和缓存层级结构，不过在简单的低功耗嵌入式微控制器中，层级结构不是必须的

Memory technologies for SoCs include [read-only memory](https://en.wikipedia.org/wiki/Read-only_memory "Read-only memory") (ROM), [random-access memory](https://en.wikipedia.org/wiki/Random-access_memory "Random-access memory") (RAM), Electrically Erasable Programmable ROM ([EEPROM](https://en.wikipedia.org/wiki/EEPROM "EEPROM")) and [flash memory](https://en.wikipedia.org/wiki/Flash_memory "Flash memory"). [11](https://en.wikipedia.org/wiki/System_on_a_chip#cite_note-Furber_ARM-11) As in other computer systems, RAM can be subdivided into relatively faster but more expensive [static RAM](https://en.wikipedia.org/wiki/Static_random-access_memory "Static random-access memory") (SRAM) and the slower but cheaper [dynamic RAM](https://en.wikipedia.org/wiki/Dynamic_random-access_memory "Dynamic random-access memory") (DRAM). When an SoC has a [cache](https://en.wikipedia.org/wiki/Cache_\(computing\) "Cache (computing)") hierarchy, SRAM will usually be used to implement [processor registers](https://en.wikipedia.org/wiki/Processor_register "Processor register") and cores' [built-in caches](https://en.wikipedia.org/wiki/CPU_cache "CPU cache") whereas DRAM will be used for [main memory](https://en.wikipedia.org/wiki/Main_memory "Main memory"). "Main memory" may be specific to a single processor (which can be [multi-core](https://en.wikipedia.org/wiki/Multi-core_processor "Multi-core processor")) when the SoC [has multiple processors](https://en.wikipedia.org/wiki/Multi-processor_system-on-chip "Multi-processor system-on-chip"), in this case it is [distributed memory](https://en.wikipedia.org/wiki/Distributed_memory "Distributed memory") and must be sent via [§ Intermodule communication](https://en.wikipedia.org/wiki/System_on_a_chip#Intermodule_communication) on-chip to be accessed by a different processor. [12](https://en.wikipedia.org/wiki/System_on_a_chip#cite_note-:1-12) For further discussion of multi-processing memory issues, see [cache coherence](https://en.wikipedia.org/wiki/Cache_coherence "Cache coherence") and [memory latency](https://en.wikipedia.org/wiki/Memory_latency "Memory latency").
>  SoC 中会集成多种类型的存储器，包括只读存储 ROM，随机存储 RAM，电可擦可编程只读存储 EEPROM 和闪存 flash memory
>  RAM 也可以进一步细分为更贵且更快的 SRAM 和更便宜且更慢的 DRAM
>  SRAM 通常作为处理器寄存器以及核心的内置缓存，而 DRAM 则作为主存
>  如果 SoC 有多个处理器，则每个处理器都会有自己的主存，此时如果一个处理器需要访问另一个处理器的存储区域，就需要通过片上的模块间通信

#### Interfaces
SoCs include external [interfaces](https://en.wikipedia.org/wiki/Electrical_connector "Electrical connector"), typically for [communication protocols](https://en.wikipedia.org/wiki/Communication_protocol "Communication protocol"). These are often based upon industry standards such as [USB](https://en.wikipedia.org/wiki/USB "USB"), [Ethernet](https://en.wikipedia.org/wiki/Ethernet "Ethernet"), [USART](https://en.wikipedia.org/wiki/Universal_synchronous_and_asynchronous_receiver-transmitter "Universal synchronous and asynchronous receiver-transmitter"), [SPI](https://en.wikipedia.org/wiki/Serial_Peripheral_Interface "Serial Peripheral Interface"), [HDMI](https://en.wikipedia.org/wiki/HDMI "HDMI"), [I²C](https://en.wikipedia.org/wiki/I%C2%B2C "I²C"), [CSI](https://en.wikipedia.org/wiki/Camera_Serial_Interface "Camera Serial Interface"), etc. These interfaces will differ according to the intended application. [Wireless networking](https://en.wikipedia.org/wiki/Wireless_network "Wireless network") protocols such as [Wi-Fi](https://en.wikipedia.org/wiki/Wi-Fi "Wi-Fi"), [Bluetooth](https://en.wikipedia.org/wiki/Bluetooth "Bluetooth"), [6LoWPAN](https://en.wikipedia.org/wiki/6LoWPAN "6LoWPAN") and [near-field communication](https://en.wikipedia.org/wiki/Near-field_communication "Near-field communication") may also be supported.

When needed, SoCs include [analog](https://en.wikipedia.org/wiki/Analog_signal "Analog signal") interfaces including [analog-to-digital](https://en.wikipedia.org/wiki/Analog-to-digital_converter "Analog-to-digital converter") and [digital-to-analog converters](https://en.wikipedia.org/wiki/Digital-to-analog_converter "Digital-to-analog converter"), often for [signal processing](https://en.wikipedia.org/wiki/Signal_processing "Signal processing"). These may be able to interface with different types of [sensors](https://en.wikipedia.org/wiki/Sensor "Sensor") or [actuators](https://en.wikipedia.org/wiki/Actuator "Actuator"), including [smart transducers](https://en.wikipedia.org/wiki/Smart_transducer "Smart transducer"). They may interface with application-specific [modules](https://en.wikipedia.org/wiki/Modularity "Modularity") or shields. [nb 1](https://en.wikipedia.org/wiki/System_on_a_chip#cite_note-13) Or they may be internal to the SoC, such as if an analog sensor is built in to the SoC and its readings must be converted to digital signals for mathematical processing.

#### Digital signal processors
[Digital signal processor](https://en.wikipedia.org/wiki/Digital_signal_processor "Digital signal processor") (DSP) cores are often included on SoCs. They perform [signal processing](https://en.wikipedia.org/wiki/Signal_processing "Signal processing") operations in SoCs for [sensors](https://en.wikipedia.org/wiki/Sensor "Sensor"), [actuators](https://en.wikipedia.org/wiki/Actuator "Actuator"), [data collection](https://en.wikipedia.org/wiki/Data_collection "Data collection"), [data analysis](https://en.wikipedia.org/wiki/Data_analysis "Data analysis") and multimedia processing. DSP cores typically feature [very long instruction word](https://en.wikipedia.org/wiki/Very_long_instruction_word "Very long instruction word") (VLIW) and [single instruction, multiple data](https://en.wikipedia.org/wiki/Single_instruction,_multiple_data "Single instruction, multiple data") (SIMD) [instruction set architectures](https://en.wikipedia.org/wiki/Instruction_set_architecture "Instruction set architecture"), and are therefore highly amenable to exploiting [instruction-level parallelism](https://en.wikipedia.org/wiki/Instruction-level_parallelism "Instruction-level parallelism") through [parallel processing](https://en.wikipedia.org/wiki/Parallel_processing_\(DSP_implementation\) "Parallel processing (DSP implementation)") and [superscalar execution](https://en.wikipedia.org/wiki/Superscalar_execution "Superscalar execution"). [[12]] (https://en.wikipedia.org/wiki/System_on_a_chip#cite_note-:1-12): 4  SP cores most often feature application-specific instructions, and as such are typically [application-specific instruction set processors](https://en.wikipedia.org/wiki/Application-specific_instruction_set_processor "Application-specific instruction set processor") (ASIP). Such application-specific instructions correspond to dedicated hardware [functional units](https://en.wikipedia.org/wiki/Functional_unit "Functional unit") that compute those instructions.

Typical DSP instructions include [multiply-accumulate](https://en.wikipedia.org/wiki/Multiply%E2%80%93accumulate_operation "Multiply–accumulate operation"), [Fast Fourier transform](https://en.wikipedia.org/wiki/Fast_Fourier_transform "Fast Fourier transform"), [fused multiply-add](https://en.wikipedia.org/wiki/Fused_multiply-accumulate "Fused multiply-accumulate"), and [convolutions](https://en.wikipedia.org/wiki/Convolution "Convolution").

#### Other

As with other computer systems, SoCs require [timing sources](https://en.wikipedia.org/wiki/Clock_generator "Clock generator") to generate [clock signals](https://en.wikipedia.org/wiki/Clock_signal "Clock signal"), control execution of SoC functions and provide time context to [signal processing](https://en.wikipedia.org/wiki/Signal_processing "Signal processing") applications of the SoC, if needed. Popular time sources are [crystal oscillators](https://en.wikipedia.org/wiki/Crystal_oscillators "Crystal oscillators") and [phase-locked loops](https://en.wikipedia.org/wiki/Phase-locked_loop "Phase-locked loop").

SoC [peripherals](https://en.wikipedia.org/wiki/Peripheral "Peripheral") including [counter](https://en.wikipedia.org/wiki/Counter_\(digital\) "Counter (digital)")-timers, real-time [timers](https://en.wikipedia.org/wiki/Timer "Timer") and [power-on reset](https://en.wikipedia.org/wiki/Power-on_reset "Power-on reset") generators. SoCs also include [voltage regulators](https://en.wikipedia.org/wiki/Voltage_regulator "Voltage regulator") and [power management](https://en.wikipedia.org/wiki/Power_management "Power management") circuits.

### Intermodule communication

SoCs comprise many [execution units](https://en.wikipedia.org/wiki/Execution_unit "Execution unit"). These units must often send data and [instructions](https://en.wikipedia.org/wiki/Instruction_\(computing\) "Instruction (computing)") back and forth. Because of this, all but the most trivial SoCs require [communications subsystems](https://en.wikipedia.org/wiki/Communications_system "Communications system"). Originally, as with other [microcomputer](https://en.wikipedia.org/wiki/Microcomputer "Microcomputer") technologies, [data bus](https://en.wikipedia.org/wiki/Bus_\(computing\) "Bus (computing)") architectures were used, but recently designs based on sparse intercommunication networks known as [networks-on-chip](https://en.wikipedia.org/wiki/Network_on_a_chip "Network on a chip") (NoC) have risen to prominence and are forecast to overtake bus architectures for SoC design in the near future.[[13]](https://en.wikipedia.org/wiki/System_on_a_chip#cite_note-:0-14)

#### Bus-based communication

Historically, a shared global [computer bus](https://en.wikipedia.org/wiki/Bus_\(computing\) "Bus (computing)") typically connected the different components, also called "blocks" of the SoC.[[13]](https://en.wikipedia.org/wiki/System_on_a_chip#cite_note-:0-14) A very common bus for SoC communications is ARM's royalty-free Advanced Microcontroller Bus Architecture ([AMBA](https://en.wikipedia.org/wiki/Advanced_Microcontroller_Bus_Architecture "Advanced Microcontroller Bus Architecture")) standard.

[Direct memory access](https://en.wikipedia.org/wiki/Direct_memory_access "Direct memory access") controllers route data directly between external interfaces and SoC memory, bypassing the CPU or [control unit](https://en.wikipedia.org/wiki/Control_unit "Control unit"), thereby increasing the data [throughput](https://en.wikipedia.org/wiki/Throughput "Throughput") of the SoC. This is similar to some [device drivers](https://en.wikipedia.org/wiki/Device_driver "Device driver") of peripherals on component-based [multi-chip module](https://en.wikipedia.org/wiki/Multi-chip_module "Multi-chip module") PC architectures.

Wire delay is not scalable due to continued [miniaturization](https://en.wikipedia.org/wiki/Miniaturization "Miniaturization"), [system performance](https://en.wikipedia.org/wiki/Computer_performance "Computer performance") does not scale with the number of cores attached, the SoC's [operating frequency](https://en.wikipedia.org/wiki/Operating_frequency "Operating frequency") must decrease with each additional core attached for power to be sustainable, and long wires consume large amounts of electrical power. These challenges are prohibitive to supporting [manycore](https://en.wikipedia.org/wiki/Manycore_processor "Manycore processor") systems on chip.[[13]](https://en.wikipedia.org/wiki/System_on_a_chip#cite_note-:0-14): xiii 

#### Network on a chip

Main article: [Network on a chip](https://en.wikipedia.org/wiki/Network_on_a_chip "Network on a chip")

In the late 2010s, a trend of SoCs implementing [communications subsystems](https://en.wikipedia.org/wiki/Communications_subsystem "Communications subsystem") in terms of a network-like topology instead of [bus-based](https://en.wikipedia.org/wiki/Bus_\(computing\) "Bus (computing)") protocols has emerged. A trend towards more processor cores on SoCs has caused on-chip communication efficiency to become one of the key factors in determining the overall system performance and cost.[[13]](https://en.wikipedia.org/wiki/System_on_a_chip#cite_note-:0-14): xiii  This has led to the emergence of interconnection networks with [router](https://en.wikipedia.org/wiki/Router_\(computing\) "Router (computing)")-based [packet switching](https://en.wikipedia.org/wiki/Packet_switching "Packet switching") known as "[networks on chip](https://en.wikipedia.org/wiki/Network_on_a_chip "Network on a chip")" (NoCs) to overcome the [bottlenecks](https://en.wikipedia.org/wiki/Bottleneck_\(engineering\) "Bottleneck (engineering)") of bus-based networks.[[13]](https://en.wikipedia.org/wiki/System_on_a_chip#cite_note-:0-14): xiii 

Networks-on-chip have advantages including destination- and application-specific [routing](https://en.wikipedia.org/wiki/Routing "Routing"), greater power efficiency and reduced possibility of [bus contention](https://en.wikipedia.org/wiki/Bus_contention "Bus contention"). Network-on-chip architectures take inspiration from [communication protocols](https://en.wikipedia.org/wiki/Communication_protocols "Communication protocols") like [TCP](https://en.wikipedia.org/wiki/Transmission_Control_Protocol "Transmission Control Protocol") and the [Internet protocol suite](https://en.wikipedia.org/wiki/Internet_protocol_suite "Internet protocol suite") for on-chip communication,[[13]](https://en.wikipedia.org/wiki/System_on_a_chip#cite_note-:0-14) although they typically have fewer [network layers](https://en.wikipedia.org/wiki/Network_layer "Network layer"). Optimal network-on-chip [network architectures](https://en.wikipedia.org/wiki/Network_architecture "Network architecture") are an ongoing area of much research interest. NoC architectures range from traditional distributed computing [network topologies](https://en.wikipedia.org/wiki/Network_topology "Network topology") such as [torus](https://en.wikipedia.org/wiki/Torus_interconnect "Torus interconnect"), [hypercube](https://en.wikipedia.org/wiki/Hypercube_internetwork_topology "Hypercube internetwork topology"), [meshes](https://en.wikipedia.org/wiki/Mesh_networking "Mesh networking") and [tree networks](https://en.wikipedia.org/wiki/Tree_network "Tree network") to [genetic algorithm scheduling](https://en.wikipedia.org/wiki/Genetic_algorithm_scheduling "Genetic algorithm scheduling") to [randomized algorithms](https://en.wikipedia.org/wiki/Randomized_algorithm "Randomized algorithm") such as [random walks with branching](https://en.wikipedia.org/wiki/Branching_random_walk "Branching random walk") and randomized [time to live](https://en.wikipedia.org/wiki/Time_to_live "Time to live") (TTL).

Many SoC researchers consider NoC architectures to be the future of SoC design because they have been shown to efficiently meet power and throughput needs of SoC designs. Current NoC architectures are two-dimensional. 2D IC design has limited [floorplanning](https://en.wikipedia.org/wiki/Floorplan_\(microelectronics\) "Floorplan (microelectronics)") choices as the number of cores in SoCs increase, so as [three-dimensional integrated circuits](https://en.wikipedia.org/wiki/Three-dimensional_integrated_circuit "Three-dimensional integrated circuit") (3DICs) emerge, SoC designers are looking towards building three-dimensional on-chip networks known as 3DNoCs.[[13]](https://en.wikipedia.org/wiki/System_on_a_chip#cite_note-:0-14)

>  This page was last edited on 2 July 2025, at 17:50 (UTC).