INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Google Drive/01. ECE4375 Microp Archcture/Vivado_projs/risc_v2/risc_v2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Google Drive/01. ECE4375 Microp Archcture/Vivado_projs/risc_v2/risc_v2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Google Drive/01. ECE4375 Microp Archcture/Vivado_projs/risc_v2/risc_v2.srcs/sources_1/new/constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Google Drive/01. ECE4375 Microp Archcture/Vivado_projs/risc_v2/risc_v2.srcs/sources_1/new/instr_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Google Drive/01. ECE4375 Microp Archcture/Vivado_projs/risc_v2/risc_v2.srcs/sources_1/new/memProg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memProg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Google Drive/01. ECE4375 Microp Archcture/Vivado_projs/risc_v2/risc_v2.srcs/sources_1/new/memory_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Google Drive/01. ECE4375 Microp Archcture/Vivado_projs/risc_v2/risc_v2.srcs/sim_1/new/mux_A_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_A_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Google Drive/01. ECE4375 Microp Archcture/Vivado_projs/risc_v2/risc_v2.srcs/sources_1/new/mux_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_C
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Google Drive/01. ECE4375 Microp Archcture/Vivado_projs/risc_v2/risc_v2.srcs/sim_1/new/mux_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Google Drive/01. ECE4375 Microp Archcture/Vivado_projs/risc_v2/risc_v2.srcs/sources_1/new/mux_D_prime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_D_prime
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Google Drive/01. ECE4375 Microp Archcture/Vivado_projs/risc_v2/risc_v2.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/Google Drive/01. ECE4375 Microp Archcture/Vivado_projs/risc_v2/risc_v2.srcs/sources_1/imports/new/register_file.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Google Drive/01. ECE4375 Microp Archcture/Vivado_projs/risc_v2/risc_v2.srcs/sources_1/new/top_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Google Drive/01. ECE4375 Microp Archcture/Vivado_projs/risc_v2/risc_v2.srcs/sources_1/new/top_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_v2_tb
