name: axi4s_probe
info: |
   axi4s_probe is the module used to monitor an axi4s interface via the regmap. 

regs:
  - default:
      width  : 32
      init   : 0

  - name: pkt_count_upper
    desc   : packet count latch (upper word).  full pkt_count is 50b (wraps after 66d when min pkt size is 64B).
    access : ro

  - name: pkt_count_lower
    desc   : packet count latch (lower word).
    access : ro

  - name: byte_count_upper
    desc   : byte count latch (upper word).  full byte_count is 56b (wraps after 66d for 100G of traffic).
    access : ro

  - name: byte_count_lower
    desc   : byte count latch (lower word).
    access : ro

  - name: probe_control
    desc   : controls the latching and clearing behaviour of the internal probe counters.
    access : wr_evt
    fields:
        - name: latch
          desc: 0 - latch regs track internal counts continuously. 1 - latch regs snapshot internal counts only on wr_evt.
          width: 1
          enum:
              0 : LATCH_ON_CLK
              1 : LATCH_ON_WR_EVT
          init: 0
        - name: clear
          desc: 0 - internal counts NOT cleared by reg events.  1 - internal counts cleared upon wr_evt. 
          width: 1
          enum:
              0 : NO_CLEAR
              1 : CLEAR_ON_WR_EVT
          init: 0

  - name: monitor
    desc: monitors state of axi4s control signals
    access: ro
    fields:
        - name: tvalid
          width: 1
        - name: tready
          width: 1
        - name: tlast
          width: 1

  - name: activity
    desc: latches axi4s control signals (clear on read)
    access: rd_evt
    fields:
        - name: tvalid
          width: 1
        - name: tready
          width: 1
        - name: tlast
          width: 1
