This is just for "reference"s. The main VHDL entry: https://github.com/sohale/cs-glossaries/blob/master/hdl/vhdl-teach.md

* VHDL <-> Verilog
   * https://www.syncad.com/vhdl_verilog_translator.htm

   * https://www.syncad.com/web_manual_bughunter_verilogger/bughunter_verilogger_main_index.html?v2vh_appendix.htm

moved from refs/vhdl-resources.md to hdl/ref-vhdl-resources.md
