

================================================================
== Vitis HLS Report for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9'
================================================================
* Date:           Tue Sep  2 08:46:12 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.114 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    372|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|     295|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     295|    515|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------------+---------+----+---+----+-----+
    |           Instance           |          Module         | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+-------------------------+---------+----+---+----+-----+
    |sparsemux_25_4_11_1_0_x_U184  |sparsemux_25_4_11_1_0_x  |        0|   0|  0|  65|    0|
    +------------------------------+-------------------------+---------+----+---+----+-----+
    |Total                         |                         |        0|   0|  0|  65|    0|
    +------------------------------+-------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |and_ln105_10_fu_346_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln105_11_fu_443_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln105_12_fu_448_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln105_1_fu_240_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_2_fu_254_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_3_fu_264_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_4_fu_328_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_5_fu_269_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_6_fu_274_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_7_fu_332_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_8_fu_336_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_9_fu_341_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln105_fu_226_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln107_1_fu_249_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln107_fu_235_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln4_10_fu_214_p2     |      icmp|   0|  0|  25|          18|          12|
    |icmp_ln4_1_fu_160_p2      |      icmp|   0|  0|  25|          18|          15|
    |icmp_ln4_2_fu_166_p2      |      icmp|   0|  0|  25|          18|          14|
    |icmp_ln4_3_fu_172_p2      |      icmp|   0|  0|  25|          18|          15|
    |icmp_ln4_4_fu_178_p2      |      icmp|   0|  0|  25|          18|          15|
    |icmp_ln4_5_fu_184_p2      |      icmp|   0|  0|  25|          18|          14|
    |icmp_ln4_6_fu_190_p2      |      icmp|   0|  0|  25|          18|          10|
    |icmp_ln4_7_fu_196_p2      |      icmp|   0|  0|  25|          18|          13|
    |icmp_ln4_8_fu_202_p2      |      icmp|   0|  0|  25|          18|          14|
    |icmp_ln4_9_fu_208_p2      |      icmp|   0|  0|  25|          18|          14|
    |icmp_ln4_fu_154_p2        |      icmp|   0|  0|  25|          18|          12|
    |or_ln120_1_fu_286_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_2_fu_351_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_3_fu_292_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_4_fu_356_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_5_fu_361_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_6_fu_365_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_7_fu_371_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_8_fu_453_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_fu_280_p2        |        or|   0|  0|   2|           1|           1|
    |agg_result_fu_465_p26     |    select|   0|  0|   4|           1|           4|
    |select_ln120_1_fu_315_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln120_2_fu_380_p3  |    select|   0|  0|   4|           1|           3|
    |select_ln120_3_fu_387_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln120_4_fu_395_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln120_5_fu_402_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln120_6_fu_414_p3  |    select|   0|  0|   5|           1|           4|
    |select_ln120_7_fu_422_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln120_8_fu_430_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln120_fu_307_p3    |    select|   0|  0|   3|           1|           2|
    |xor_ln107_1_fu_230_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_2_fu_244_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_3_fu_259_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_4_fu_323_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_5_fu_438_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_fu_220_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln120_fu_297_p2       |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 372|         240|         217|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   11|         33|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   11|         33|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln105_1_reg_592                |   1|   0|    1|          0|
    |and_ln105_3_reg_604                |   1|   0|    1|          0|
    |and_ln107_1_reg_598                |   1|   0|    1|          0|
    |and_ln107_1_reg_598_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_ce_reg                          |   1|   0|    1|          0|
    |ap_return_int_reg                  |  11|   0|   11|          0|
    |icmp_ln4_10_reg_581                |   1|   0|    1|          0|
    |icmp_ln4_1_reg_531                 |   1|   0|    1|          0|
    |icmp_ln4_2_reg_537                 |   1|   0|    1|          0|
    |icmp_ln4_3_reg_543                 |   1|   0|    1|          0|
    |icmp_ln4_4_reg_549                 |   1|   0|    1|          0|
    |icmp_ln4_4_reg_549_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln4_5_reg_555                 |   1|   0|    1|          0|
    |icmp_ln4_6_reg_561                 |   1|   0|    1|          0|
    |icmp_ln4_7_reg_566                 |   1|   0|    1|          0|
    |icmp_ln4_7_reg_566_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln4_8_reg_571                 |   1|   0|    1|          0|
    |icmp_ln4_8_reg_571_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln4_9_reg_576                 |   1|   0|    1|          0|
    |icmp_ln4_9_reg_576_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln4_reg_521                   |   1|   0|    1|          0|
    |icmp_ln4_reg_521_pp0_iter1_reg     |   1|   0|    1|          0|
    |or_ln120_3_reg_609                 |   1|   0|    1|          0|
    |or_ln120_7_reg_620                 |   1|   0|    1|          0|
    |p_read1_int_reg                    |  18|   0|   18|          0|
    |p_read2_int_reg                    |  18|   0|   18|          0|
    |p_read3_int_reg                    |  18|   0|   18|          0|
    |p_read4_int_reg                    |  18|   0|   18|          0|
    |p_read5_int_reg                    |  18|   0|   18|          0|
    |p_read6_int_reg                    |  18|   0|   18|          0|
    |p_read7_int_reg                    |  18|   0|   18|          0|
    |select_ln120_1_reg_615             |   2|   0|    2|          0|
    |select_ln120_8_reg_625             |   4|   0|    4|          0|
    |xor_ln107_reg_586                  |   1|   0|    1|          0|
    |icmp_ln4_10_reg_581                |  64|  32|    1|          0|
    |icmp_ln4_5_reg_555                 |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 295|  64|  169|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-----------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9|  return value|
|ap_return  |  out|   11|  ap_ctrl_hs|  decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9|  return value|
|p_read1    |   in|   18|     ap_none|                                                                   p_read1|        scalar|
|p_read2    |   in|   18|     ap_none|                                                                   p_read2|        scalar|
|p_read3    |   in|   18|     ap_none|                                                                   p_read3|        scalar|
|p_read4    |   in|   18|     ap_none|                                                                   p_read4|        scalar|
|p_read5    |   in|   18|     ap_none|                                                                   p_read5|        scalar|
|p_read6    |   in|   18|     ap_none|                                                                   p_read6|        scalar|
|p_read7    |   in|   18|     ap_none|                                                                   p_read7|        scalar|
+-----------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

