INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/phi_matrix_0/phi_matrix.srcs/sources_1/new/phi_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phi_matrix
INFO: [VRFC 10-311] analyzing module extend_valid_new
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/phi_matrix_0/sim/phi_matrix_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phi_matrix_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_n.srcs/sources_1/new/modulo_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulo_30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/modulo_30_2/sim/modulo_30_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulo_30_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_1bit_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramble_sequence_1bit
INFO: [VRFC 10-311] analyzing module x1_x2_init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_1bit_0/sim/scramble_sequence_1bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramble_sequence_1bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/modulo_30_1/sim/modulo_30_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulo_30_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramble_sequence_8bits
INFO: [VRFC 10-311] analyzing module x1_x2_init
WARNING: [VRFC 10-3609] overwriting previous definition of module 'x1_x2_init' [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/scamble_sequence.srcs/sources_1/new/scramble_sequence.v:114]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/scramble_sequence_8bits_0/sim/scramble_sequence_8bits_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramble_sequence_8bits_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/modulo_30_0/sim/modulo_30_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulo_30_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/new/base_sequence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module base_sequence
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/new/base_sequence.v:178]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/new/base_sequence.v:181]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/new/base_sequence.v:185]
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/new/base_sequence.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_n.srcs/sources_1/ip/modulo30_mult_gen_1/sim/modulo30_mult_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'modulo30_mult_gen_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/base_seq/base_seq.srcs/sources_1/ip/modulo_30_2/modulo_n.srcs/sources_1/ip/modulo30_mult_gen_0/sim/modulo30_mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'modulo30_mult_gen_0'
