#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561c911a2280 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
P_0x561c911285c0 .param/l "num_cycles" 0 2 20, +C4<00000000000000000000000011001000>;
v0x561c911e8980_0 .var "Clk", 0 0;
v0x561c911e8a40_0 .var "Reset", 0 0;
v0x561c911e8b00_0 .var "Start", 0 0;
v0x561c911e8ba0_0 .var "address", 26 0;
v0x561c911e8c40_0 .var/i "counter", 31 0;
v0x561c911e8d70_0 .net "cpu_mem_addr", 31 0, L_0x561c911fe4b0;  1 drivers
v0x561c911e8e30_0 .net "cpu_mem_data", 255 0, L_0x561c911fe5e0;  1 drivers
v0x561c911e8ef0_0 .net "cpu_mem_enable", 0 0, L_0x561c911fdfe0;  1 drivers
v0x561c911e8f90_0 .net "cpu_mem_write", 0 0, L_0x561c911fe6e0;  1 drivers
v0x561c911e90c0_0 .var "flag", 0 0;
v0x561c911e9180_0 .var/i "i", 31 0;
v0x561c911e9260_0 .var "index", 3 0;
v0x561c911e9340_0 .var/i "j", 31 0;
v0x561c911e9420_0 .net "mem_cpu_ack", 0 0, L_0x561c911fe440;  1 drivers
v0x561c911e94c0_0 .net "mem_cpu_data", 255 0, v0x561c911e8050_0;  1 drivers
v0x561c911e9580_0 .var/i "outfile", 31 0;
v0x561c911e9660_0 .var/i "outfile2", 31 0;
v0x561c911e9850_0 .var "tag", 24 0;
S_0x561c9119d640 .scope module, "CPU" "CPU" 2 24, 3 1 0, S_0x561c911a2280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 256 "mem_data_i"
    .port_info 4 /INPUT 1 "mem_ack_i"
    .port_info 5 /OUTPUT 256 "mem_data_o"
    .port_info 6 /OUTPUT 32 "mem_addr_o"
    .port_info 7 /OUTPUT 1 "mem_enable_o"
    .port_info 8 /OUTPUT 1 "mem_write_o"
v0x561c911e6630_0 .net *"_s12", 6 0, L_0x561c911fec20;  1 drivers
v0x561c911e6730_0 .net *"_s13", 2 0, L_0x561c911fef10;  1 drivers
v0x561c911e6810_0 .net *"_s4", 30 0, L_0x561c911f9c10;  1 drivers
L_0x7fdf663aa060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561c911e6900_0 .net *"_s6", 0 0, L_0x7fdf663aa060;  1 drivers
v0x561c911e69e0_0 .net "clk_i", 0 0, v0x561c911e8980_0;  1 drivers
v0x561c911e6a80_0 .net "mem_ack_i", 0 0, L_0x561c911fe440;  alias, 1 drivers
v0x561c911e6b20_0 .net "mem_addr_o", 31 0, L_0x561c911fe4b0;  alias, 1 drivers
v0x561c911e6bf0_0 .net "mem_data_i", 255 0, v0x561c911e8050_0;  alias, 1 drivers
v0x561c911e6cc0_0 .net "mem_data_o", 255 0, L_0x561c911fe5e0;  alias, 1 drivers
v0x561c911e6d90_0 .net "mem_enable_o", 0 0, L_0x561c911fdfe0;  alias, 1 drivers
v0x561c911e6e60_0 .net "mem_write_o", 0 0, L_0x561c911fe6e0;  alias, 1 drivers
v0x561c911e6f30_0 .net "rst_i", 0 0, v0x561c911e8a40_0;  1 drivers
v0x561c911e6fd0_0 .net "start_i", 0 0, v0x561c911e8b00_0;  1 drivers
L_0x561c911f9d00 .concat [ 1 31 0 0], L_0x7fdf663aa060, L_0x561c911f9c10;
L_0x561c911fefb0 .concat [ 3 7 0 0], L_0x561c911fef10, L_0x561c911fec20;
S_0x561c9116c510 .scope module, "ALU" "ALU" 3 118, 4 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x561c9118ea80_0 .net "ALUCtrl_i", 2 0, v0x561c911a04d0_0;  1 drivers
v0x561c91191e40_0 .net/s "data1_i", 31 0, v0x561c911de030_0;  1 drivers
v0x561c91191ee0_0 .net/s "data2_i", 31 0, v0x561c911de6c0_0;  1 drivers
v0x561c91175ac0_0 .var/s "data_o", 31 0;
E_0x561c910c8430 .event edge, v0x561c9118ea80_0, v0x561c91191e40_0, v0x561c91191ee0_0;
S_0x561c911d3fb0 .scope module, "ALU_Control" "ALU_Control" 3 125, 5 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x561c911a04d0_0 .var "ALUCtrl_o", 2 0;
v0x561c9119a660_0 .net "ALUOp_i", 1 0, v0x561c911d8450_0;  1 drivers
v0x561c9119c690_0 .net "funct_i", 9 0, v0x561c911d9700_0;  1 drivers
E_0x561c910c88b0 .event edge, v0x561c9119a660_0, v0x561c9119c690_0;
S_0x561c911d4290 .scope module, "Add_PC" "Adder" 3 38, 6 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x561c911d4440_0 .net/s "data1_i", 31 0, v0x561c911e03f0_0;  1 drivers
L_0x7fdf663aa018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561c911d4520_0 .net/s "data2_i", 31 0, L_0x7fdf663aa018;  1 drivers
v0x561c911d4600_0 .net/s "data_o", 31 0, L_0x561c911e99d0;  1 drivers
L_0x561c911e99d0 .arith/sum 32, v0x561c911e03f0_0, L_0x7fdf663aa018;
S_0x561c911d4770 .scope module, "Add_PC_Branch" "Adder" 3 44, 6 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x561c911d4990_0 .net/s "data1_i", 31 0, L_0x561c911f9d00;  1 drivers
v0x561c911d4a90_0 .net/s "data2_i", 31 0, v0x561c911da2c0_0;  1 drivers
v0x561c911d4b70_0 .net/s "data_o", 31 0, L_0x561c911f9ad0;  1 drivers
L_0x561c911f9ad0 .arith/sum 32, L_0x561c911f9d00, v0x561c911da2c0_0;
S_0x561c911d4ce0 .scope module, "Control" "Control" 3 26, 7 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i"
    .port_info 1 /INPUT 1 "NoOp_i"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
    .port_info 5 /OUTPUT 1 "MemtoReg_o"
    .port_info 6 /OUTPUT 1 "MemRead_o"
    .port_info 7 /OUTPUT 1 "MemWrite_o"
    .port_info 8 /OUTPUT 1 "Branch_o"
v0x561c911d5050_0 .var "ALUOp_o", 1 0;
v0x561c911d5150_0 .var "ALUSrc_o", 0 0;
v0x561c911d5210_0 .var "Branch_o", 0 0;
v0x561c911d52b0_0 .var "MemRead_o", 0 0;
v0x561c911d5370_0 .var "MemWrite_o", 0 0;
v0x561c911d5480_0 .var "MemtoReg_o", 0 0;
v0x561c911d5540_0 .net "NoOp_i", 0 0, v0x561c911d78d0_0;  1 drivers
v0x561c911d5600_0 .net "Op_i", 6 0, L_0x561c911e9930;  1 drivers
v0x561c911d56e0_0 .var "RegWrite_o", 0 0;
E_0x561c911bf320 .event edge, v0x561c911d5540_0, v0x561c911d5600_0;
S_0x561c911d58c0 .scope module, "EXMEM" "EXMEM" 3 235, 8 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /INPUT 32 "ALUResult_i"
    .port_info 6 /INPUT 32 "MUX_B_i"
    .port_info 7 /INPUT 5 "RDaddr_i"
    .port_info 8 /INPUT 1 "MemStall_i"
    .port_info 9 /OUTPUT 1 "RegWrite_o"
    .port_info 10 /OUTPUT 1 "MemtoReg_o"
    .port_info 11 /OUTPUT 1 "MemRead_o"
    .port_info 12 /OUTPUT 1 "MemWrite_o"
    .port_info 13 /OUTPUT 32 "ALUResult_o"
    .port_info 14 /OUTPUT 32 "MUX_B_o"
    .port_info 15 /OUTPUT 5 "RDaddr_o"
v0x561c911d5a80_0 .net/s "ALUResult_i", 31 0, v0x561c91175ac0_0;  1 drivers
v0x561c911d5b60_0 .var/s "ALUResult_o", 31 0;
v0x561c911d5c20_0 .net/s "MUX_B_i", 31 0, v0x561c911def00_0;  1 drivers
v0x561c911d5d10_0 .var/s "MUX_B_o", 31 0;
v0x561c911d5df0_0 .net "MemRead_i", 0 0, v0x561c911d8760_0;  1 drivers
v0x561c911d5f00_0 .var "MemRead_o", 0 0;
v0x561c911d5fc0_0 .net "MemStall_i", 0 0, L_0x561c911fd560;  1 drivers
v0x561c911d6080_0 .net "MemWrite_i", 0 0, v0x561c911d89c0_0;  1 drivers
v0x561c911d6140_0 .var "MemWrite_o", 0 0;
v0x561c911d6200_0 .net "MemtoReg_i", 0 0, v0x561c911d8bf0_0;  1 drivers
v0x561c911d62c0_0 .var "MemtoReg_o", 0 0;
v0x561c911d6380_0 .net "RDaddr_i", 4 0, v0x561c911d8d60_0;  1 drivers
v0x561c911d6460_0 .var "RDaddr_o", 4 0;
v0x561c911d6540_0 .net "RegWrite_i", 0 0, v0x561c911d9180_0;  1 drivers
v0x561c911d6600_0 .var "RegWrite_o", 0 0;
v0x561c911d66c0_0 .net "clk_i", 0 0, v0x561c911e8980_0;  alias, 1 drivers
E_0x561c911bf360 .event posedge, v0x561c911d66c0_0;
S_0x561c911d6a10 .scope module, "Forward_Unit" "Forward_Unit" 3 178, 9 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRegWrite_i"
    .port_info 1 /INPUT 5 "MemRd_i"
    .port_info 2 /INPUT 1 "WBRegWrite_i"
    .port_info 3 /INPUT 5 "WBRd_i"
    .port_info 4 /INPUT 5 "EXRs1_i"
    .port_info 5 /INPUT 5 "EXRs2_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
v0x561c911d6d10_0 .net "EXRs1_i", 4 0, v0x561c911d8ea0_0;  1 drivers
v0x561c911d6e10_0 .net "EXRs2_i", 4 0, v0x561c911d8fe0_0;  1 drivers
v0x561c911d6ef0_0 .var "ForwardA_o", 1 0;
v0x561c911d6fb0_0 .var "ForwardB_o", 1 0;
v0x561c911d7090_0 .net "MemRd_i", 4 0, v0x561c911d6460_0;  1 drivers
v0x561c911d71a0_0 .net "MemRegWrite_i", 0 0, v0x561c911d6600_0;  1 drivers
v0x561c911d7270_0 .net "WBRd_i", 4 0, v0x561c911dd540_0;  1 drivers
v0x561c911d7310_0 .net "WBRegWrite_i", 0 0, v0x561c911dd840_0;  1 drivers
E_0x561c911bf570/0 .event edge, v0x561c911d6600_0, v0x561c911d6460_0, v0x561c911d6d10_0, v0x561c911d6e10_0;
E_0x561c911bf570/1 .event edge, v0x561c911d7310_0, v0x561c911d7270_0;
E_0x561c911bf570 .event/or E_0x561c911bf570/0, E_0x561c911bf570/1;
S_0x561c911d7520 .scope module, "Hazard_Detection" "Hazard_Detection" 3 168, 10 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 5 "data3_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /OUTPUT 1 "PCWrite_o"
    .port_info 5 /OUTPUT 1 "Stall_o"
    .port_info 6 /OUTPUT 1 "NoOp_o"
v0x561c911d77e0_0 .net "MemRead_i", 0 0, v0x561c911d8760_0;  alias, 1 drivers
v0x561c911d78d0_0 .var "NoOp_o", 0 0;
v0x561c911d79a0_0 .var "PCWrite_o", 0 0;
v0x561c911d7a70_0 .var "Stall_o", 0 0;
v0x561c911d7b10_0 .net "data1_i", 4 0, L_0x561c911feae0;  1 drivers
v0x561c911d7c20_0 .net "data2_i", 4 0, L_0x561c911feb80;  1 drivers
v0x561c911d7d00_0 .net "data3_i", 4 0, v0x561c911d8d60_0;  alias, 1 drivers
E_0x561c911d7750 .event edge, v0x561c911d5df0_0, v0x561c911d7b10_0, v0x561c911d6380_0, v0x561c911d7c20_0;
S_0x561c911d7ec0 .scope module, "IDEX" "IDEX" 3 200, 11 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /INPUT 1 "ALUSrc_i"
    .port_info 3 /INPUT 1 "RegWrite_i"
    .port_info 4 /INPUT 1 "MemtoReg_i"
    .port_info 5 /INPUT 1 "MemRead_i"
    .port_info 6 /INPUT 1 "MemWrite_i"
    .port_info 7 /INPUT 32 "data1_i"
    .port_info 8 /INPUT 32 "data2_i"
    .port_info 9 /INPUT 32 "imm_i"
    .port_info 10 /INPUT 10 "funct_i"
    .port_info 11 /INPUT 5 "RS1addr_i"
    .port_info 12 /INPUT 5 "RS2addr_i"
    .port_info 13 /INPUT 5 "RDaddr_i"
    .port_info 14 /INPUT 1 "MemStall_i"
    .port_info 15 /OUTPUT 2 "ALUOp_o"
    .port_info 16 /OUTPUT 1 "ALUSrc_o"
    .port_info 17 /OUTPUT 1 "RegWrite_o"
    .port_info 18 /OUTPUT 1 "MemtoReg_o"
    .port_info 19 /OUTPUT 1 "MemRead_o"
    .port_info 20 /OUTPUT 1 "MemWrite_o"
    .port_info 21 /OUTPUT 32 "data1_o"
    .port_info 22 /OUTPUT 32 "data2_o"
    .port_info 23 /OUTPUT 32 "imm_o"
    .port_info 24 /OUTPUT 10 "funct_o"
    .port_info 25 /OUTPUT 5 "RS1addr_o"
    .port_info 26 /OUTPUT 5 "RS2addr_o"
    .port_info 27 /OUTPUT 5 "RDaddr_o"
v0x561c911d8340_0 .net "ALUOp_i", 1 0, v0x561c911d5050_0;  1 drivers
v0x561c911d8450_0 .var "ALUOp_o", 1 0;
v0x561c911d8520_0 .net "ALUSrc_i", 0 0, v0x561c911d5150_0;  1 drivers
v0x561c911d8620_0 .var "ALUSrc_o", 0 0;
v0x561c911d86c0_0 .net "MemRead_i", 0 0, v0x561c911d52b0_0;  1 drivers
v0x561c911d8760_0 .var "MemRead_o", 0 0;
v0x561c911d8850_0 .net "MemStall_i", 0 0, L_0x561c911fd560;  alias, 1 drivers
v0x561c911d88f0_0 .net "MemWrite_i", 0 0, v0x561c911d5370_0;  1 drivers
v0x561c911d89c0_0 .var "MemWrite_o", 0 0;
v0x561c911d8b20_0 .net "MemtoReg_i", 0 0, v0x561c911d5480_0;  1 drivers
v0x561c911d8bf0_0 .var "MemtoReg_o", 0 0;
v0x561c911d8cc0_0 .net "RDaddr_i", 4 0, L_0x561c911ff230;  1 drivers
v0x561c911d8d60_0 .var "RDaddr_o", 4 0;
v0x561c911d8e00_0 .net "RS1addr_i", 4 0, L_0x561c911ff0a0;  1 drivers
v0x561c911d8ea0_0 .var "RS1addr_o", 4 0;
v0x561c911d8f40_0 .net "RS2addr_i", 4 0, L_0x561c911ff190;  1 drivers
v0x561c911d8fe0_0 .var "RS2addr_o", 4 0;
v0x561c911d90b0_0 .net "RegWrite_i", 0 0, v0x561c911d56e0_0;  1 drivers
v0x561c911d9180_0 .var "RegWrite_o", 0 0;
v0x561c911d9250_0 .net "clk_i", 0 0, v0x561c911e8980_0;  alias, 1 drivers
v0x561c911d9320_0 .net/s "data1_i", 31 0, L_0x561c911fa960;  1 drivers
v0x561c911d93c0_0 .var/s "data1_o", 31 0;
v0x561c911d9460_0 .net/s "data2_i", 31 0, L_0x561c911fb360;  1 drivers
v0x561c911d9540_0 .var/s "data2_o", 31 0;
v0x561c911d9620_0 .net "funct_i", 9 0, L_0x561c911fefb0;  1 drivers
v0x561c911d9700_0 .var "funct_o", 9 0;
v0x561c911d97f0_0 .net/s "imm_i", 31 0, L_0x561c911fca30;  1 drivers
v0x561c911d98b0_0 .var/s "imm_o", 31 0;
S_0x561c911d9d10 .scope module, "IFID" "IFID" 3 189, 12 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "Stall_i"
    .port_info 2 /INPUT 1 "Flush_i"
    .port_info 3 /INPUT 32 "PC_i"
    .port_info 4 /INPUT 32 "instr_i"
    .port_info 5 /INPUT 1 "MemStall_i"
    .port_info 6 /OUTPUT 32 "PC_o"
    .port_info 7 /OUTPUT 32 "instr_o"
v0x561c911da000_0 .net "Flush_i", 0 0, v0x561c911dad50_0;  1 drivers
v0x561c911da0e0_0 .net "MemStall_i", 0 0, L_0x561c911fd560;  alias, 1 drivers
v0x561c911da1f0_0 .net "PC_i", 31 0, v0x561c911e03f0_0;  alias, 1 drivers
v0x561c911da2c0_0 .var "PC_o", 31 0;
v0x561c911da390_0 .net "Stall_i", 0 0, v0x561c911d7a70_0;  1 drivers
v0x561c911da480_0 .net "clk_i", 0 0, v0x561c911e8980_0;  alias, 1 drivers
v0x561c911da570_0 .net "instr_i", 31 0, L_0x561c911bdea0;  1 drivers
v0x561c911da610_0 .var "instr_o", 31 0;
L_0x561c911e9930 .part v0x561c911da610_0, 0, 7;
L_0x561c911fb4c0 .part v0x561c911da610_0, 15, 5;
L_0x561c911fb5f0 .part v0x561c911da610_0, 20, 5;
L_0x561c911feae0 .part v0x561c911da610_0, 15, 5;
L_0x561c911feb80 .part v0x561c911da610_0, 20, 5;
L_0x561c911fec20 .part v0x561c911da610_0, 25, 7;
L_0x561c911fef10 .part v0x561c911da610_0, 12, 3;
L_0x561c911ff0a0 .part v0x561c911da610_0, 15, 5;
L_0x561c911ff190 .part v0x561c911da610_0, 20, 5;
L_0x561c911ff230 .part v0x561c911da610_0, 7, 5;
S_0x561c911da820 .scope module, "If_Branch" "If_Branch" 3 269, 13 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "Branch_i"
    .port_info 3 /OUTPUT 1 "data_o"
v0x561c911da9f0_0 .net "Branch_i", 0 0, v0x561c911d5210_0;  1 drivers
v0x561c911daae0_0 .var "compare", 0 0;
v0x561c911dab80_0 .net/s "data1_i", 31 0, L_0x561c911fa960;  alias, 1 drivers
v0x561c911dac80_0 .net/s "data2_i", 31 0, L_0x561c911fb360;  alias, 1 drivers
v0x561c911dad50_0 .var "data_o", 0 0;
E_0x561c911c0cd0 .event edge, v0x561c911d9320_0, v0x561c911d9460_0, v0x561c911daae0_0, v0x561c911d5210_0;
S_0x561c911daeb0 .scope module, "Imm_Gen" "Imm_Gen" 3 113, 14 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x561c911db0e0_0 .net *"_s11", 0 0, L_0x561c911fb990;  1 drivers
v0x561c911db1c0_0 .net *"_s14", 11 0, L_0x561c911fba30;  1 drivers
L_0x7fdf663aa330 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x561c911db2a0_0 .net/2u *"_s15", 6 0, L_0x7fdf663aa330;  1 drivers
v0x561c911db360_0 .net *"_s17", 0 0, L_0x561c911fbb10;  1 drivers
v0x561c911db420_0 .net *"_s20", 6 0, L_0x561c911fbc40;  1 drivers
v0x561c911db550_0 .net *"_s22", 4 0, L_0x561c911fbe40;  1 drivers
v0x561c911db630_0 .net *"_s23", 11 0, L_0x561c911fbee0;  1 drivers
v0x561c911db710_0 .net *"_s26", 0 0, L_0x561c911fc080;  1 drivers
v0x561c911db7f0_0 .net *"_s28", 0 0, L_0x561c911fc120;  1 drivers
L_0x7fdf663aa2a0 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x561c911db8d0_0 .net/2u *"_s3", 6 0, L_0x7fdf663aa2a0;  1 drivers
v0x561c911db9b0_0 .net *"_s30", 5 0, L_0x561c911fc230;  1 drivers
v0x561c911dba90_0 .net *"_s32", 3 0, L_0x561c911fc2d0;  1 drivers
v0x561c911dbb70_0 .net *"_s33", 11 0, L_0x561c911fc3f0;  1 drivers
v0x561c911dbc50_0 .net *"_s35", 11 0, L_0x561c911fc5e0;  1 drivers
v0x561c911dbd30_0 .net *"_s37", 11 0, L_0x561c911fc800;  1 drivers
v0x561c911dbe10_0 .net *"_s42", 0 0, L_0x561c911fcbc0;  1 drivers
v0x561c911dbef0_0 .net *"_s43", 19 0, L_0x561c911fccb0;  1 drivers
v0x561c911dbfd0_0 .net *"_s5", 0 0, L_0x561c911fb850;  1 drivers
v0x561c911dc090_0 .net *"_s8", 11 0, L_0x561c911fb8f0;  1 drivers
L_0x7fdf663aa2e8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x561c911dc170_0 .net/2u *"_s9", 6 0, L_0x7fdf663aa2e8;  1 drivers
v0x561c911dc250_0 .net/s "data_i", 31 0, v0x561c911da610_0;  1 drivers
v0x561c911dc310_0 .net/s "data_o", 31 0, L_0x561c911fca30;  alias, 1 drivers
v0x561c911dc3e0_0 .net "imme", 11 0, L_0x561c911fc990;  1 drivers
v0x561c911dc4a0_0 .net "opcode", 6 0, L_0x561c911fb7b0;  1 drivers
L_0x561c911f9c10 .part L_0x561c911fca30, 0, 31;
L_0x561c911fb7b0 .part v0x561c911da610_0, 0, 7;
L_0x561c911fb850 .cmp/eq 7, L_0x561c911fb7b0, L_0x7fdf663aa2a0;
L_0x561c911fb8f0 .part v0x561c911da610_0, 20, 12;
L_0x561c911fb990 .cmp/eq 7, L_0x561c911fb7b0, L_0x7fdf663aa2e8;
L_0x561c911fba30 .part v0x561c911da610_0, 20, 12;
L_0x561c911fbb10 .cmp/eq 7, L_0x561c911fb7b0, L_0x7fdf663aa330;
L_0x561c911fbc40 .part v0x561c911da610_0, 25, 7;
L_0x561c911fbe40 .part v0x561c911da610_0, 7, 5;
L_0x561c911fbee0 .concat [ 5 7 0 0], L_0x561c911fbe40, L_0x561c911fbc40;
L_0x561c911fc080 .part v0x561c911da610_0, 31, 1;
L_0x561c911fc120 .part v0x561c911da610_0, 7, 1;
L_0x561c911fc230 .part v0x561c911da610_0, 25, 6;
L_0x561c911fc2d0 .part v0x561c911da610_0, 8, 4;
L_0x561c911fc3f0 .concat [ 4 6 1 1], L_0x561c911fc2d0, L_0x561c911fc230, L_0x561c911fc120, L_0x561c911fc080;
L_0x561c911fc5e0 .functor MUXZ 12, L_0x561c911fc3f0, L_0x561c911fbee0, L_0x561c911fbb10, C4<>;
L_0x561c911fc800 .functor MUXZ 12, L_0x561c911fc5e0, L_0x561c911fba30, L_0x561c911fb990, C4<>;
L_0x561c911fc990 .functor MUXZ 12, L_0x561c911fc800, L_0x561c911fb8f0, L_0x561c911fb850, C4<>;
L_0x561c911fcbc0 .part L_0x561c911fc990, 11, 1;
LS_0x561c911fccb0_0_0 .concat [ 1 1 1 1], L_0x561c911fcbc0, L_0x561c911fcbc0, L_0x561c911fcbc0, L_0x561c911fcbc0;
LS_0x561c911fccb0_0_4 .concat [ 1 1 1 1], L_0x561c911fcbc0, L_0x561c911fcbc0, L_0x561c911fcbc0, L_0x561c911fcbc0;
LS_0x561c911fccb0_0_8 .concat [ 1 1 1 1], L_0x561c911fcbc0, L_0x561c911fcbc0, L_0x561c911fcbc0, L_0x561c911fcbc0;
LS_0x561c911fccb0_0_12 .concat [ 1 1 1 1], L_0x561c911fcbc0, L_0x561c911fcbc0, L_0x561c911fcbc0, L_0x561c911fcbc0;
LS_0x561c911fccb0_0_16 .concat [ 1 1 1 1], L_0x561c911fcbc0, L_0x561c911fcbc0, L_0x561c911fcbc0, L_0x561c911fcbc0;
LS_0x561c911fccb0_1_0 .concat [ 4 4 4 4], LS_0x561c911fccb0_0_0, LS_0x561c911fccb0_0_4, LS_0x561c911fccb0_0_8, LS_0x561c911fccb0_0_12;
LS_0x561c911fccb0_1_4 .concat [ 4 0 0 0], LS_0x561c911fccb0_0_16;
L_0x561c911fccb0 .concat [ 16 4 0 0], LS_0x561c911fccb0_1_0, LS_0x561c911fccb0_1_4;
L_0x561c911fca30 .concat [ 12 20 0 0], L_0x561c911fc990, L_0x561c911fccb0;
S_0x561c911dc5e0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 60, 15 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x561c911bdea0 .functor BUFZ 32, L_0x561c911f9eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561c911dc7a0_0 .net *"_s0", 31 0, L_0x561c911f9eb0;  1 drivers
v0x561c911dc8a0_0 .net *"_s2", 31 0, L_0x561c911fa010;  1 drivers
v0x561c911dc980_0 .net *"_s4", 29 0, L_0x561c911f9f70;  1 drivers
L_0x7fdf663aa0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561c911dca70_0 .net *"_s6", 1 0, L_0x7fdf663aa0a8;  1 drivers
v0x561c911dcb50_0 .net "addr_i", 31 0, v0x561c911e03f0_0;  alias, 1 drivers
v0x561c911dccb0_0 .net "instr_o", 31 0, L_0x561c911bdea0;  alias, 1 drivers
v0x561c911dcd70 .array "memory", 255 0, 31 0;
L_0x561c911f9eb0 .array/port v0x561c911dcd70, L_0x561c911fa010;
L_0x561c911f9f70 .part v0x561c911e03f0_0, 2, 30;
L_0x561c911fa010 .concat [ 30 2 0 0], L_0x561c911f9f70, L_0x7fdf663aa0a8;
S_0x561c911dce70 .scope module, "MEMWB" "MEMWB" 3 254, 16 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 32 "ALUResult_i"
    .port_info 4 /INPUT 32 "ReadData_i"
    .port_info 5 /INPUT 5 "RDaddr_i"
    .port_info 6 /INPUT 1 "MemStall_i"
    .port_info 7 /OUTPUT 1 "RegWrite_o"
    .port_info 8 /OUTPUT 1 "MemtoReg_o"
    .port_info 9 /OUTPUT 32 "ALUResult_o"
    .port_info 10 /OUTPUT 32 "ReadData_o"
    .port_info 11 /OUTPUT 5 "RDaddr_o"
v0x561c911dd040_0 .net/s "ALUResult_i", 31 0, v0x561c911d5b60_0;  1 drivers
v0x561c911dd100_0 .var/s "ALUResult_o", 31 0;
v0x561c911dd1c0_0 .net "MemStall_i", 0 0, L_0x561c911fd560;  alias, 1 drivers
v0x561c911dd290_0 .net "MemtoReg_i", 0 0, v0x561c911d62c0_0;  1 drivers
v0x561c911dd360_0 .var "MemtoReg_o", 0 0;
v0x561c911dd450_0 .net "RDaddr_i", 4 0, v0x561c911d6460_0;  alias, 1 drivers
v0x561c911dd540_0 .var "RDaddr_o", 4 0;
v0x561c911dd600_0 .net/s "ReadData_i", 31 0, L_0x561c911fd670;  1 drivers
v0x561c911dd6c0_0 .var/s "ReadData_o", 31 0;
v0x561c911dd7a0_0 .net "RegWrite_i", 0 0, v0x561c911d6600_0;  alias, 1 drivers
v0x561c911dd840_0 .var "RegWrite_o", 0 0;
v0x561c911dd8e0_0 .net "clk_i", 0 0, v0x561c911e8980_0;  alias, 1 drivers
S_0x561c911ddae0 .scope module, "MUX_A" "MUX2" 3 97, 17 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "forward_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x561c911ddd40_0 .net/s "data0_i", 31 0, v0x561c911d93c0_0;  1 drivers
v0x561c911dde50_0 .net/s "data1_i", 31 0, v0x561c911df5b0_0;  1 drivers
v0x561c911ddf10_0 .net/s "data2_i", 31 0, v0x561c911d5b60_0;  alias, 1 drivers
v0x561c911de030_0 .var/s "data_o", 31 0;
v0x561c911de0f0_0 .net "forward_i", 1 0, v0x561c911d6ef0_0;  1 drivers
E_0x561c911ddcb0 .event edge, v0x561c911d6ef0_0, v0x561c911d93c0_0, v0x561c911dde50_0, v0x561c911d5b60_0;
S_0x561c911de290 .scope module, "MUX_ALUSrc" "MUX32" 3 76, 18 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x561c911de4e0_0 .net/s "data1_i", 31 0, v0x561c911def00_0;  alias, 1 drivers
v0x561c911de5f0_0 .net/s "data2_i", 31 0, v0x561c911d98b0_0;  1 drivers
v0x561c911de6c0_0 .var "data_o", 31 0;
v0x561c911de7c0_0 .net "select_i", 0 0, v0x561c911d8620_0;  1 drivers
E_0x561c911de460 .event edge, v0x561c911d8620_0, v0x561c911d98b0_0, v0x561c911d5c20_0;
S_0x561c911de8e0 .scope module, "MUX_B" "MUX2" 3 105, 17 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "forward_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x561c911dec50_0 .net/s "data0_i", 31 0, v0x561c911d9540_0;  1 drivers
v0x561c911ded60_0 .net/s "data1_i", 31 0, v0x561c911df5b0_0;  alias, 1 drivers
v0x561c911dee30_0 .net/s "data2_i", 31 0, v0x561c911d5b60_0;  alias, 1 drivers
v0x561c911def00_0 .var/s "data_o", 31 0;
v0x561c911deff0_0 .net "forward_i", 1 0, v0x561c911d6fb0_0;  1 drivers
E_0x561c911debc0 .event edge, v0x561c911d6fb0_0, v0x561c911d9540_0, v0x561c911dde50_0, v0x561c911d5b60_0;
S_0x561c911df180 .scope module, "MUX_Mem2Reg" "MUX32" 3 83, 18 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x561c911df3d0_0 .net/s "data1_i", 31 0, v0x561c911dd100_0;  1 drivers
v0x561c911df4e0_0 .net/s "data2_i", 31 0, v0x561c911dd6c0_0;  1 drivers
v0x561c911df5b0_0 .var "data_o", 31 0;
v0x561c911df6d0_0 .net "select_i", 0 0, v0x561c911dd360_0;  1 drivers
E_0x561c911df350 .event edge, v0x561c911dd360_0, v0x561c911dd6c0_0, v0x561c911dd100_0;
S_0x561c911df7e0 .scope module, "MUX_PCSource" "MUX32" 3 90, 18 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x561c911dfa30_0 .net/s "data1_i", 31 0, L_0x561c911e99d0;  alias, 1 drivers
v0x561c911dfb40_0 .net/s "data2_i", 31 0, L_0x561c911f9ad0;  alias, 1 drivers
v0x561c911dfc10_0 .var "data_o", 31 0;
v0x561c911dfce0_0 .net "select_i", 0 0, v0x561c911dad50_0;  alias, 1 drivers
E_0x561c911df9b0 .event edge, v0x561c911da000_0, v0x561c911d4b70_0, v0x561c911d4600_0;
S_0x561c911dfe50 .scope module, "PC" "PC" 3 50, 19 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "stall_i"
    .port_info 4 /INPUT 1 "PCWrite_i"
    .port_info 5 /INPUT 32 "pc_i"
    .port_info 6 /OUTPUT 32 "pc_o"
v0x561c911e0190_0 .net "PCWrite_i", 0 0, v0x561c911d79a0_0;  1 drivers
v0x561c911e0250_0 .net "clk_i", 0 0, v0x561c911e8980_0;  alias, 1 drivers
v0x561c911e02f0_0 .net "pc_i", 31 0, v0x561c911dfc10_0;  1 drivers
v0x561c911e03f0_0 .var "pc_o", 31 0;
v0x561c911e0490_0 .net "rst_i", 0 0, v0x561c911e8a40_0;  alias, 1 drivers
v0x561c911e0530_0 .net "stall_i", 0 0, L_0x561c911fd560;  alias, 1 drivers
v0x561c911e0660_0 .net "start_i", 0 0, v0x561c911e8b00_0;  alias, 1 drivers
E_0x561c911e0110 .event posedge, v0x561c911e0490_0, v0x561c911d66c0_0;
S_0x561c911e0840 .scope module, "Registers" "Registers" 3 65, 20 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x561c911fa2e0 .functor AND 1, L_0x561c911fa240, v0x561c911dd840_0, C4<1>, C4<1>;
L_0x561c911fa670 .functor AND 1, L_0x561c911fa2e0, L_0x561c911fa530, C4<1>, C4<1>;
L_0x561c911faca0 .functor AND 1, L_0x561c911fab70, v0x561c911dd840_0, C4<1>, C4<1>;
L_0x561c911fafd0 .functor AND 1, L_0x561c911faca0, L_0x561c911fae90, C4<1>, C4<1>;
v0x561c911e0ae0_0 .net "RDaddr_i", 4 0, v0x561c911dd540_0;  alias, 1 drivers
v0x561c911e0c10_0 .net "RDdata_i", 31 0, v0x561c911df5b0_0;  alias, 1 drivers
v0x561c911e0cd0_0 .net "RS1addr_i", 4 0, L_0x561c911fb4c0;  1 drivers
v0x561c911e0d90_0 .net "RS1data_o", 31 0, L_0x561c911fa960;  alias, 1 drivers
v0x561c911e0ea0_0 .net "RS2addr_i", 4 0, L_0x561c911fb5f0;  1 drivers
v0x561c911e0fd0_0 .net "RS2data_o", 31 0, L_0x561c911fb360;  alias, 1 drivers
v0x561c911e10e0_0 .net "RegWrite_i", 0 0, v0x561c911dd840_0;  alias, 1 drivers
v0x561c911e11d0_0 .net *"_s0", 0 0, L_0x561c911fa240;  1 drivers
v0x561c911e1290_0 .net *"_s10", 0 0, L_0x561c911fa530;  1 drivers
v0x561c911e13e0_0 .net *"_s12", 0 0, L_0x561c911fa670;  1 drivers
v0x561c911e14a0_0 .net *"_s14", 31 0, L_0x561c911fa780;  1 drivers
v0x561c911e1580_0 .net *"_s16", 6 0, L_0x561c911fa820;  1 drivers
L_0x7fdf663aa180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561c911e1660_0 .net *"_s19", 1 0, L_0x7fdf663aa180;  1 drivers
v0x561c911e1740_0 .net *"_s2", 0 0, L_0x561c911fa2e0;  1 drivers
v0x561c911e1800_0 .net *"_s22", 0 0, L_0x561c911fab70;  1 drivers
v0x561c911e18c0_0 .net *"_s24", 0 0, L_0x561c911faca0;  1 drivers
v0x561c911e1980_0 .net *"_s26", 31 0, L_0x561c911fada0;  1 drivers
L_0x7fdf663aa1c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561c911e1b70_0 .net *"_s29", 26 0, L_0x7fdf663aa1c8;  1 drivers
L_0x7fdf663aa210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561c911e1c50_0 .net/2u *"_s30", 31 0, L_0x7fdf663aa210;  1 drivers
v0x561c911e1d30_0 .net *"_s32", 0 0, L_0x561c911fae90;  1 drivers
v0x561c911e1df0_0 .net *"_s34", 0 0, L_0x561c911fafd0;  1 drivers
v0x561c911e1eb0_0 .net *"_s36", 31 0, L_0x561c911fb0e0;  1 drivers
v0x561c911e1f90_0 .net *"_s38", 6 0, L_0x561c911fb1e0;  1 drivers
v0x561c911e2070_0 .net *"_s4", 31 0, L_0x561c911fa3a0;  1 drivers
L_0x7fdf663aa258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561c911e2150_0 .net *"_s41", 1 0, L_0x7fdf663aa258;  1 drivers
L_0x7fdf663aa0f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561c911e2230_0 .net *"_s7", 26 0, L_0x7fdf663aa0f0;  1 drivers
L_0x7fdf663aa138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561c911e2310_0 .net/2u *"_s8", 31 0, L_0x7fdf663aa138;  1 drivers
v0x561c911e23f0_0 .net "clk_i", 0 0, v0x561c911e8980_0;  alias, 1 drivers
v0x561c911e2490 .array/s "register", 31 0, 31 0;
L_0x561c911fa240 .cmp/eq 5, L_0x561c911fb4c0, v0x561c911dd540_0;
L_0x561c911fa3a0 .concat [ 5 27 0 0], L_0x561c911fb4c0, L_0x7fdf663aa0f0;
L_0x561c911fa530 .cmp/ne 32, L_0x561c911fa3a0, L_0x7fdf663aa138;
L_0x561c911fa780 .array/port v0x561c911e2490, L_0x561c911fa820;
L_0x561c911fa820 .concat [ 5 2 0 0], L_0x561c911fb4c0, L_0x7fdf663aa180;
L_0x561c911fa960 .functor MUXZ 32, L_0x561c911fa780, v0x561c911df5b0_0, L_0x561c911fa670, C4<>;
L_0x561c911fab70 .cmp/eq 5, L_0x561c911fb5f0, v0x561c911dd540_0;
L_0x561c911fada0 .concat [ 5 27 0 0], L_0x561c911fb5f0, L_0x7fdf663aa1c8;
L_0x561c911fae90 .cmp/ne 32, L_0x561c911fada0, L_0x7fdf663aa210;
L_0x561c911fb0e0 .array/port v0x561c911e2490, L_0x561c911fb1e0;
L_0x561c911fb1e0 .concat [ 5 2 0 0], L_0x561c911fb5f0, L_0x7fdf663aa258;
L_0x561c911fb360 .functor MUXZ 32, L_0x561c911fb0e0, v0x561c911df5b0_0, L_0x561c911fafd0, C4<>;
S_0x561c911e2650 .scope module, "dcache" "dcache_controller" 3 144, 21 1 0, S_0x561c9119d640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 256 "mem_data_i"
    .port_info 3 /INPUT 1 "mem_ack_i"
    .port_info 4 /OUTPUT 256 "mem_data_o"
    .port_info 5 /OUTPUT 32 "mem_addr_o"
    .port_info 6 /OUTPUT 1 "mem_enable_o"
    .port_info 7 /OUTPUT 1 "mem_write_o"
    .port_info 8 /INPUT 32 "cpu_data_i"
    .port_info 9 /INPUT 32 "cpu_addr_i"
    .port_info 10 /INPUT 1 "cpu_MemRead_i"
    .port_info 11 /INPUT 1 "cpu_MemWrite_i"
    .port_info 12 /OUTPUT 32 "cpu_data_o"
    .port_info 13 /OUTPUT 1 "cpu_stall_o"
P_0x561c911abe40 .param/l "STATE_IDLE" 0 21 69, C4<000>;
P_0x561c911abe80 .param/l "STATE_MISS" 0 21 73, C4<100>;
P_0x561c911abec0 .param/l "STATE_READMISS" 0 21 70, C4<001>;
P_0x561c911abf00 .param/l "STATE_READMISSOK" 0 21 71, C4<010>;
P_0x561c911abf40 .param/l "STATE_WRITEBACK" 0 21 72, C4<011>;
L_0x561c911fc1c0 .functor OR 1, v0x561c911d5f00_0, v0x561c911d6140_0, C4<0>, C4<0>;
L_0x561c911fd4a0 .functor NOT 1, v0x561c911e34a0_0, C4<0>, C4<0>, C4<0>;
L_0x561c911fd560 .functor AND 1, L_0x561c911fd4a0, L_0x561c911fc1c0, C4<1>, C4<1>;
L_0x561c911fd670 .functor BUFZ 32, v0x561c911e4d50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561c911fda40 .functor BUFZ 4, L_0x561c911fd360, C4<0000>, C4<0000>, C4<0000>;
L_0x561c911fdb50 .functor BUFZ 1, L_0x561c911fc1c0, C4<0>, C4<0>, C4<0>;
L_0x561c911fdc50 .functor OR 1, v0x561c911e48c0_0, L_0x561c911fe7e0, C4<0>, C4<0>;
L_0x561c911fdfe0 .functor BUFZ 1, v0x561c911e5780_0, C4<0>, C4<0>, C4<0>;
L_0x561c911fe5e0 .functor BUFZ 256, v0x561c911e3300_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x561c911fe6e0 .functor BUFZ 1, v0x561c911e5900_0, C4<0>, C4<0>, C4<0>;
L_0x561c911fe7e0 .functor AND 1, v0x561c911e34a0_0, v0x561c911d6140_0, C4<1>, C4<1>;
L_0x561c911fe8e0 .functor BUFZ 1, L_0x561c911fe7e0, C4<0>, C4<0>, C4<0>;
v0x561c911e3c20_0 .net *"_s19", 22 0, L_0x561c911fd8c0;  1 drivers
L_0x7fdf663aa378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561c911e3d20_0 .net/2u *"_s28", 0 0, L_0x7fdf663aa378;  1 drivers
L_0x7fdf663aa3c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x561c911e3e00_0 .net/2u *"_s36", 4 0, L_0x7fdf663aa3c0;  1 drivers
v0x561c911e3ec0_0 .net *"_s38", 30 0, L_0x561c911fe130;  1 drivers
v0x561c911e3fa0_0 .net *"_s40", 31 0, L_0x561c911fe1d0;  1 drivers
L_0x7fdf663aa408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561c911e4080_0 .net *"_s43", 0 0, L_0x7fdf663aa408;  1 drivers
L_0x7fdf663aa450 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x561c911e4160_0 .net/2u *"_s44", 4 0, L_0x7fdf663aa450;  1 drivers
v0x561c911e4240_0 .net *"_s46", 31 0, L_0x561c911fe2c0;  1 drivers
v0x561c911e4320_0 .net *"_s8", 0 0, L_0x561c911fd4a0;  1 drivers
v0x561c911e4490_0 .net "cache_dirty", 0 0, L_0x561c911fe8e0;  1 drivers
v0x561c911e4550_0 .net "cache_sram_data", 255 0, L_0x561c911fdef0;  1 drivers
v0x561c911e4610_0 .net "cache_sram_enable", 0 0, L_0x561c911fdb50;  1 drivers
v0x561c911e46b0_0 .net "cache_sram_index", 3 0, L_0x561c911fda40;  1 drivers
v0x561c911e4750_0 .net "cache_sram_tag", 24 0, L_0x561c911fdd10;  1 drivers
v0x561c911e47f0_0 .net "cache_sram_write", 0 0, L_0x561c911fdc50;  1 drivers
v0x561c911e48c0_0 .var "cache_write", 0 0;
v0x561c911e4960_0 .net "clk_i", 0 0, v0x561c911e8980_0;  alias, 1 drivers
v0x561c911e4b10_0 .net "cpu_MemRead_i", 0 0, v0x561c911d5f00_0;  1 drivers
v0x561c911e4be0_0 .net "cpu_MemWrite_i", 0 0, v0x561c911d6140_0;  1 drivers
v0x561c911e4cb0_0 .net "cpu_addr_i", 31 0, v0x561c911d5b60_0;  alias, 1 drivers
v0x561c911e4d50_0 .var "cpu_data", 31 0;
v0x561c911e4df0_0 .net "cpu_data_i", 31 0, v0x561c911d5d10_0;  1 drivers
v0x561c911e4ec0_0 .net "cpu_data_o", 31 0, L_0x561c911fd670;  alias, 1 drivers
v0x561c911e4f90_0 .net "cpu_index", 3 0, L_0x561c911fd360;  1 drivers
v0x561c911e5050_0 .net "cpu_offset", 4 0, L_0x561c911fd400;  1 drivers
v0x561c911e5130_0 .net "cpu_req", 0 0, L_0x561c911fc1c0;  1 drivers
v0x561c911e51f0_0 .net "cpu_stall_o", 0 0, L_0x561c911fd560;  alias, 1 drivers
v0x561c911e5290_0 .net "cpu_tag", 22 0, L_0x561c911fd2c0;  1 drivers
v0x561c911e5370_0 .net "hit", 0 0, v0x561c911e34a0_0;  1 drivers
v0x561c911e5440_0 .net "mem_ack_i", 0 0, L_0x561c911fe440;  alias, 1 drivers
v0x561c911e54e0_0 .net "mem_addr_o", 31 0, L_0x561c911fe4b0;  alias, 1 drivers
v0x561c911e55c0_0 .net "mem_data_i", 255 0, v0x561c911e8050_0;  alias, 1 drivers
v0x561c911e56a0_0 .net "mem_data_o", 255 0, L_0x561c911fe5e0;  alias, 1 drivers
v0x561c911e5780_0 .var "mem_enable", 0 0;
v0x561c911e5840_0 .net "mem_enable_o", 0 0, L_0x561c911fdfe0;  alias, 1 drivers
v0x561c911e5900_0 .var "mem_write", 0 0;
v0x561c911e59c0_0 .net "mem_write_o", 0 0, L_0x561c911fe6e0;  alias, 1 drivers
v0x561c911e5a80_0 .net "r_hit_data", 255 0, L_0x561c911fe9c0;  1 drivers
v0x561c911e5b60_0 .net "rst_i", 0 0, v0x561c911e8a40_0;  alias, 1 drivers
v0x561c911e5c00_0 .net "sram_cache_data", 255 0, v0x561c911e3300_0;  1 drivers
v0x561c911e5cc0_0 .net "sram_cache_tag", 24 0, v0x561c911e3940_0;  1 drivers
v0x561c911e5d90_0 .net "sram_dirty", 0 0, L_0x561c911fd820;  1 drivers
v0x561c911e5e30_0 .net "sram_tag", 21 0, L_0x561c911fd9a0;  1 drivers
v0x561c911e5f10_0 .net "sram_valid", 0 0, L_0x561c911fd730;  1 drivers
v0x561c911e5fd0_0 .var/i "start", 31 0;
v0x561c911e60b0_0 .var "state", 2 0;
v0x561c911e6190_0 .var "w_hit_data", 255 0;
v0x561c911e6270_0 .var "write_back", 0 0;
v0x561c911e6330_0 .net "write_hit", 0 0, L_0x561c911fe7e0;  1 drivers
E_0x561c911e0020 .event edge, v0x561c911d5d10_0, v0x561c911e5a80_0, v0x561c911e5050_0;
E_0x561c911e2ba0 .event edge, v0x561c911e5a80_0, v0x561c911e5050_0;
L_0x561c911fd2c0 .part v0x561c911d5b60_0, 9, 23;
L_0x561c911fd360 .part v0x561c911d5b60_0, 5, 4;
L_0x561c911fd400 .part v0x561c911d5b60_0, 0, 5;
L_0x561c911fd730 .part v0x561c911e3940_0, 24, 1;
L_0x561c911fd820 .part v0x561c911e3940_0, 23, 1;
L_0x561c911fd8c0 .part v0x561c911e3940_0, 0, 23;
L_0x561c911fd9a0 .part L_0x561c911fd8c0, 0, 22;
L_0x561c911fdd10 .concat [ 23 1 1 0], L_0x561c911fd2c0, L_0x561c911fe8e0, L_0x7fdf663aa378;
L_0x561c911fdef0 .functor MUXZ 256, v0x561c911e8050_0, v0x561c911e6190_0, v0x561c911e34a0_0, C4<>;
L_0x561c911fe130 .concat [ 5 4 22 0], L_0x7fdf663aa3c0, L_0x561c911fd360, L_0x561c911fd9a0;
L_0x561c911fe1d0 .concat [ 31 1 0 0], L_0x561c911fe130, L_0x7fdf663aa408;
L_0x561c911fe2c0 .concat [ 5 4 23 0], L_0x7fdf663aa450, L_0x561c911fd360, L_0x561c911fd2c0;
L_0x561c911fe4b0 .functor MUXZ 32, L_0x561c911fe2c0, L_0x561c911fe1d0, v0x561c911e6270_0, C4<>;
L_0x561c911fe9c0 .functor MUXZ 256, v0x561c911e8050_0, v0x561c911e3300_0, v0x561c911e34a0_0, C4<>;
S_0x561c911e2c00 .scope module, "dcache_sram" "dcache_sram" 21 214, 22 1 0, S_0x561c911e2650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 4 "addr_i"
    .port_info 3 /INPUT 25 "tag_i"
    .port_info 4 /INPUT 256 "data_i"
    .port_info 5 /INPUT 1 "enable_i"
    .port_info 6 /INPUT 1 "write_i"
    .port_info 7 /OUTPUT 25 "tag_o"
    .port_info 8 /OUTPUT 256 "data_o"
    .port_info 9 /OUTPUT 1 "hit_o"
v0x561c911e2ef0 .array "LRU", 31 0, 0 0;
v0x561c911e2fb0_0 .net "addr_i", 3 0, L_0x561c911fda40;  alias, 1 drivers
v0x561c911e3090_0 .net "clk_i", 0 0, v0x561c911e8980_0;  alias, 1 drivers
v0x561c911e3130 .array "data", 31 0, 255 0;
v0x561c911e31d0_0 .net "data_i", 255 0, L_0x561c911fdef0;  alias, 1 drivers
v0x561c911e3300_0 .var "data_o", 255 0;
v0x561c911e33e0_0 .net "enable_i", 0 0, L_0x561c911fdb50;  alias, 1 drivers
v0x561c911e34a0_0 .var "hit_o", 0 0;
v0x561c911e3560_0 .var/i "i", 31 0;
v0x561c911e3640_0 .var/i "j", 31 0;
v0x561c911e3720_0 .net "rst_i", 0 0, v0x561c911e8a40_0;  alias, 1 drivers
v0x561c911e37c0 .array "tag", 31 0, 24 0;
v0x561c911e3860_0 .net "tag_i", 24 0, L_0x561c911fdd10;  alias, 1 drivers
v0x561c911e3940_0 .var "tag_o", 24 0;
v0x561c911e3a20_0 .net "write_i", 0 0, L_0x561c911fdc50;  alias, 1 drivers
S_0x561c911e7140 .scope module, "Data_Memory" "Data_Memory" 2 37, 23 1 0, S_0x561c911a2280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 256 "data_i"
    .port_info 4 /INPUT 1 "enable_i"
    .port_info 5 /INPUT 1 "write_i"
    .port_info 6 /OUTPUT 1 "ack_o"
    .port_info 7 /OUTPUT 256 "data_o"
P_0x561c911e72e0 .param/l "STATE_IDLE" 0 23 31, C4<0>;
P_0x561c911e7320 .param/l "STATE_WAIT" 0 23 32, C4<1>;
L_0x561c911fe440 .functor AND 1, L_0x561c911ff2d0, L_0x561c911ff370, C4<1>, C4<1>;
L_0x7fdf663aa498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561c911e7570_0 .net/2u *"_s0", 1 0, L_0x7fdf663aa498;  1 drivers
v0x561c911e7650_0 .net *"_s10", 31 0, L_0x561c911ff5b0;  1 drivers
v0x561c911e7730_0 .net *"_s12", 26 0, L_0x561c911ff510;  1 drivers
L_0x7fdf663aa528 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x561c911e7820_0 .net *"_s14", 4 0, L_0x7fdf663aa528;  1 drivers
v0x561c911e7900_0 .net *"_s2", 0 0, L_0x561c911ff2d0;  1 drivers
L_0x7fdf663aa4e0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x561c911e7a10_0 .net/2u *"_s4", 3 0, L_0x7fdf663aa4e0;  1 drivers
v0x561c911e7af0_0 .net *"_s6", 0 0, L_0x561c911ff370;  1 drivers
v0x561c911e7bb0_0 .net "ack_o", 0 0, L_0x561c911fe440;  alias, 1 drivers
v0x561c911e7ca0_0 .net "addr", 26 0, L_0x561c911ff720;  1 drivers
v0x561c911e7e10_0 .net "addr_i", 31 0, L_0x561c911fe4b0;  alias, 1 drivers
v0x561c911e7ed0_0 .net "clk_i", 0 0, v0x561c911e8980_0;  alias, 1 drivers
v0x561c911e7f70_0 .var "count", 3 0;
v0x561c911e8050_0 .var "data", 255 0;
v0x561c911e8130_0 .net "data_i", 255 0, L_0x561c911fe5e0;  alias, 1 drivers
v0x561c911e8240_0 .net "data_o", 255 0, v0x561c911e8050_0;  alias, 1 drivers
v0x561c911e8350_0 .net "enable_i", 0 0, L_0x561c911fdfe0;  alias, 1 drivers
v0x561c911e8440 .array "memory", 511 0, 255 0;
v0x561c911e8610_0 .net "rst_i", 0 0, v0x561c911e8a40_0;  alias, 1 drivers
v0x561c911e86b0_0 .var "state", 1 0;
v0x561c911e8790_0 .net "write_i", 0 0, L_0x561c911fe6e0;  alias, 1 drivers
L_0x561c911ff2d0 .cmp/eq 2, v0x561c911e86b0_0, L_0x7fdf663aa498;
L_0x561c911ff370 .cmp/eq 4, v0x561c911e7f70_0, L_0x7fdf663aa4e0;
L_0x561c911ff510 .part L_0x561c911fe4b0, 5, 27;
L_0x561c911ff5b0 .concat [ 27 5 0 0], L_0x561c911ff510, L_0x7fdf663aa528;
L_0x561c911ff720 .part L_0x561c911ff5b0, 0, 27;
    .scope S_0x561c911d4ce0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561c911d5050_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d56e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d52b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5210_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x561c911d4ce0;
T_1 ;
    %wait E_0x561c911bf320;
    %load/vec4 v0x561c911d5540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561c911d5050_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d56e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d52b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5210_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x561c911d5600_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561c911d5050_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d56e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d52b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5210_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561c911d5050_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911d56e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d52b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5210_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561c911d5050_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911d5150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911d56e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d52b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5210_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561c911d5050_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911d5150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911d56e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911d5480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911d52b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5210_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561c911d5050_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911d5150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d56e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d52b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911d5370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5210_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561c911d5050_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911d5150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d56e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d52b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911d5210_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x561c911dfe50;
T_2 ;
    %wait E_0x561c911e0110;
    %load/vec4 v0x561c911e0490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561c911e03f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x561c911e0530_0;
    %inv;
    %load/vec4 v0x561c911e0190_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x561c911e0660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x561c911e02f0_0;
    %assign/vec4 v0x561c911e03f0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561c911e03f0_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561c911e0840;
T_3 ;
    %wait E_0x561c911bf360;
    %load/vec4 v0x561c911e10e0_0;
    %load/vec4 v0x561c911e0ae0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x561c911e0c10_0;
    %load/vec4 v0x561c911e0ae0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561c911e2490, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561c911de290;
T_4 ;
    %wait E_0x561c911de460;
    %load/vec4 v0x561c911de7c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x561c911de4e0_0;
    %store/vec4 v0x561c911de6c0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x561c911de5f0_0;
    %store/vec4 v0x561c911de6c0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x561c911df180;
T_5 ;
    %wait E_0x561c911df350;
    %load/vec4 v0x561c911df6d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x561c911df3d0_0;
    %store/vec4 v0x561c911df5b0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561c911df4e0_0;
    %store/vec4 v0x561c911df5b0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x561c911df7e0;
T_6 ;
    %wait E_0x561c911df9b0;
    %load/vec4 v0x561c911dfce0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x561c911dfa30_0;
    %store/vec4 v0x561c911dfc10_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x561c911dfb40_0;
    %store/vec4 v0x561c911dfc10_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x561c911ddae0;
T_7 ;
    %wait E_0x561c911ddcb0;
    %load/vec4 v0x561c911de0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x561c911ddd40_0;
    %store/vec4 v0x561c911de030_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x561c911dde50_0;
    %store/vec4 v0x561c911de030_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x561c911ddf10_0;
    %store/vec4 v0x561c911de030_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x561c911de8e0;
T_8 ;
    %wait E_0x561c911debc0;
    %load/vec4 v0x561c911deff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x561c911dec50_0;
    %store/vec4 v0x561c911def00_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x561c911ded60_0;
    %store/vec4 v0x561c911def00_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x561c911dee30_0;
    %store/vec4 v0x561c911def00_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x561c9116c510;
T_9 ;
    %wait E_0x561c910c8430;
    %load/vec4 v0x561c9118ea80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x561c91191e40_0;
    %load/vec4 v0x561c91191ee0_0;
    %and;
    %store/vec4 v0x561c91175ac0_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x561c91191e40_0;
    %load/vec4 v0x561c91191ee0_0;
    %xor;
    %store/vec4 v0x561c91175ac0_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x561c91191e40_0;
    %load/vec4 v0x561c91191ee0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561c91175ac0_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x561c91191e40_0;
    %load/vec4 v0x561c91191ee0_0;
    %add;
    %store/vec4 v0x561c91175ac0_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x561c91191e40_0;
    %load/vec4 v0x561c91191ee0_0;
    %sub;
    %store/vec4 v0x561c91175ac0_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x561c91191e40_0;
    %load/vec4 v0x561c91191ee0_0;
    %mul;
    %store/vec4 v0x561c91175ac0_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x561c91191e40_0;
    %load/vec4 v0x561c91191ee0_0;
    %add;
    %store/vec4 v0x561c91175ac0_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x561c91191e40_0;
    %load/vec4 v0x561c91191ee0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x561c91175ac0_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x561c911d3fb0;
T_10 ;
    %wait E_0x561c910c88b0;
    %load/vec4 v0x561c9119a660_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x561c9119c690_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561c911a04d0_0, 0, 3;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561c911a04d0_0, 0, 3;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561c911a04d0_0, 0, 3;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561c911a04d0_0, 0, 3;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x561c911a04d0_0, 0, 3;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x561c911a04d0_0, 0, 3;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x561c9119a660_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.9, 4;
    %load/vec4 v0x561c9119c690_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %jmp T_10.14;
T_10.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x561c911a04d0_0, 0, 3;
    %jmp T_10.14;
T_10.12 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x561c911a04d0_0, 0, 3;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561c911a04d0_0, 0, 3;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x561c9119a660_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.15, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x561c911a04d0_0, 0, 3;
T_10.15 ;
T_10.10 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x561c911e2c00;
T_11 ;
    %wait E_0x561c911e0110;
    %load/vec4 v0x561c911e3720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911e3560_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x561c911e3560_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911e3640_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x561c911e3640_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_11.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x561c911e3560_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x561c911e3640_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561c911e37c0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x561c911e3560_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x561c911e3640_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561c911e3130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561c911e3560_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x561c911e3640_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561c911e2ef0, 0, 4;
    %load/vec4 v0x561c911e3640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561c911e3640_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %load/vec4 v0x561c911e3560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561c911e3560_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
T_11.0 ;
    %load/vec4 v0x561c911e33e0_0;
    %load/vec4 v0x561c911e3a20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x561c911e2fb0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x561c911e2ef0, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.8, 4;
    %load/vec4 v0x561c911e3860_0;
    %load/vec4 v0x561c911e2fb0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561c911e37c0, 0, 4;
    %load/vec4 v0x561c911e31d0_0;
    %load/vec4 v0x561c911e2fb0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561c911e3130, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x561c911e2fb0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561c911e2ef0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561c911e2fb0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561c911e2ef0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561c911e34a0_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x561c911e3860_0;
    %load/vec4 v0x561c911e2fb0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561c911e37c0, 0, 4;
    %load/vec4 v0x561c911e31d0_0;
    %load/vec4 v0x561c911e2fb0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561c911e3130, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x561c911e2fb0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561c911e2ef0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561c911e2fb0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561c911e2ef0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561c911e34a0_0, 0;
T_11.9 ;
T_11.6 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x561c911e2c00;
T_12 ;
    %wait E_0x561c911e0110;
    %load/vec4 v0x561c911e33e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x561c911e3860_0;
    %load/vec4 v0x561c911e2fb0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x561c911e37c0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561c911e2fb0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x561c911e37c0, 4;
    %parti/s 1, 24, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x561c911e2fb0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x561c911e3130, 4;
    %assign/vec4 v0x561c911e3300_0, 0;
    %load/vec4 v0x561c911e2fb0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x561c911e37c0, 4;
    %assign/vec4 v0x561c911e3940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561c911e34a0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x561c911e3860_0;
    %load/vec4 v0x561c911e2fb0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x561c911e37c0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561c911e2fb0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x561c911e37c0, 4;
    %parti/s 1, 24, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x561c911e2fb0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x561c911e3130, 4;
    %assign/vec4 v0x561c911e3300_0, 0;
    %load/vec4 v0x561c911e2fb0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x561c911e37c0, 4;
    %assign/vec4 v0x561c911e3940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561c911e34a0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x561c911e31d0_0;
    %assign/vec4 v0x561c911e3300_0, 0;
    %load/vec4 v0x561c911e3860_0;
    %assign/vec4 v0x561c911e3940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c911e34a0_0, 0;
T_12.5 ;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x561c911e3300_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x561c911e3940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c911e34a0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x561c911e2650;
T_13 ;
    %wait E_0x561c911e2ba0;
    %load/vec4 v0x561c911e5050_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %store/vec4 v0x561c911e5fd0_0, 0, 32;
    %load/vec4 v0x561c911e5a80_0;
    %load/vec4 v0x561c911e5fd0_0;
    %part/s 32;
    %assign/vec4 v0x561c911e4d50_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x561c911e2650;
T_14 ;
    %wait E_0x561c911e0020;
    %load/vec4 v0x561c911e4be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x561c911e5050_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %store/vec4 v0x561c911e5fd0_0, 0, 32;
    %load/vec4 v0x561c911e5a80_0;
    %assign/vec4 v0x561c911e6190_0, 0;
    %load/vec4 v0x561c911e4df0_0;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x561c911e5fd0_0;
    %assign/vec4/off/d v0x561c911e6190_0, 4, 5;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x561c911e2650;
T_15 ;
    %wait E_0x561c911e0110;
    %load/vec4 v0x561c911e5b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561c911e60b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c911e5780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c911e5900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c911e48c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c911e6270_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x561c911e60b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v0x561c911e5130_0;
    %load/vec4 v0x561c911e5370_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x561c911e60b0_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561c911e60b0_0, 0;
T_15.9 ;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v0x561c911e5d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911e5780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911e5900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911e6270_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x561c911e60b0_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911e5780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911e5900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911e6270_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561c911e60b0_0, 0;
T_15.11 ;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0x561c911e5440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c911e5780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561c911e48c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x561c911e60b0_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561c911e60b0_0, 0;
T_15.13 ;
    %jmp T_15.7;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c911e48c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561c911e60b0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x561c911e5440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911e5780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911e5900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911e6270_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561c911e60b0_0, 0;
    %jmp T_15.15;
T_15.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x561c911e60b0_0, 0;
T_15.15 ;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x561c911d7520;
T_16 ;
    %wait E_0x561c911d7750;
    %load/vec4 v0x561c911d77e0_0;
    %load/vec4 v0x561c911d7b10_0;
    %load/vec4 v0x561c911d7d00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561c911d7c20_0;
    %load/vec4 v0x561c911d7d00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c911d79a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561c911d7a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561c911d78d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561c911d79a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c911d7a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c911d78d0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x561c911d6a10;
T_17 ;
    %wait E_0x561c911bf570;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561c911d6ef0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561c911d6fb0_0, 0, 2;
    %load/vec4 v0x561c911d71a0_0;
    %load/vec4 v0x561c911d7090_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x561c911d7090_0;
    %load/vec4 v0x561c911d6d10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561c911d6ef0_0, 0, 2;
T_17.0 ;
    %load/vec4 v0x561c911d71a0_0;
    %load/vec4 v0x561c911d7090_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x561c911d7090_0;
    %load/vec4 v0x561c911d6e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561c911d6fb0_0, 0, 2;
T_17.2 ;
    %load/vec4 v0x561c911d7310_0;
    %load/vec4 v0x561c911d7310_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x561c911d71a0_0;
    %load/vec4 v0x561c911d7090_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x561c911d7090_0;
    %load/vec4 v0x561c911d6d10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x561c911d7270_0;
    %load/vec4 v0x561c911d6d10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561c911d6ef0_0, 0, 2;
T_17.4 ;
    %load/vec4 v0x561c911d7310_0;
    %load/vec4 v0x561c911d7310_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x561c911d71a0_0;
    %load/vec4 v0x561c911d7090_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x561c911d7090_0;
    %load/vec4 v0x561c911d6e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x561c911d7270_0;
    %load/vec4 v0x561c911d6e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561c911d6fb0_0, 0, 2;
T_17.6 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x561c911d9d10;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911da2c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911da610_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x561c911d9d10;
T_19 ;
    %wait E_0x561c911bf360;
    %load/vec4 v0x561c911da0e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x561c911da390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561c911da2c0_0, 0;
    %load/vec4 v0x561c911da610_0;
    %assign/vec4 v0x561c911da610_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x561c911da1f0_0;
    %assign/vec4 v0x561c911da2c0_0, 0;
    %load/vec4 v0x561c911da000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561c911da610_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x561c911da570_0;
    %assign/vec4 v0x561c911da610_0, 0;
T_19.5 ;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x561c911d7ec0;
T_20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561c911d8450_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d8620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d9180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d8bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d8760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d89c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911d93c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911d9540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911d98b0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x561c911d9700_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561c911d8ea0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561c911d8fe0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561c911d8d60_0, 0, 5;
    %end;
    .thread T_20;
    .scope S_0x561c911d7ec0;
T_21 ;
    %wait E_0x561c911bf360;
    %load/vec4 v0x561c911d8850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x561c911d8340_0;
    %assign/vec4 v0x561c911d8450_0, 0;
    %load/vec4 v0x561c911d8520_0;
    %assign/vec4 v0x561c911d8620_0, 0;
    %load/vec4 v0x561c911d90b0_0;
    %assign/vec4 v0x561c911d9180_0, 0;
    %load/vec4 v0x561c911d8b20_0;
    %assign/vec4 v0x561c911d8bf0_0, 0;
    %load/vec4 v0x561c911d86c0_0;
    %assign/vec4 v0x561c911d8760_0, 0;
    %load/vec4 v0x561c911d88f0_0;
    %assign/vec4 v0x561c911d89c0_0, 0;
    %load/vec4 v0x561c911d9320_0;
    %assign/vec4 v0x561c911d93c0_0, 0;
    %load/vec4 v0x561c911d9460_0;
    %assign/vec4 v0x561c911d9540_0, 0;
    %load/vec4 v0x561c911d97f0_0;
    %assign/vec4 v0x561c911d98b0_0, 0;
    %load/vec4 v0x561c911d9620_0;
    %assign/vec4 v0x561c911d9700_0, 0;
    %load/vec4 v0x561c911d8e00_0;
    %assign/vec4 v0x561c911d8ea0_0, 0;
    %load/vec4 v0x561c911d8f40_0;
    %assign/vec4 v0x561c911d8fe0_0, 0;
    %load/vec4 v0x561c911d8cc0_0;
    %assign/vec4 v0x561c911d8d60_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x561c911d58c0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d6600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d62c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d6140_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911d5b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911d5d10_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561c911d6460_0, 0, 5;
    %end;
    .thread T_22;
    .scope S_0x561c911d58c0;
T_23 ;
    %wait E_0x561c911bf360;
    %load/vec4 v0x561c911d5fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x561c911d6540_0;
    %assign/vec4 v0x561c911d6600_0, 0;
    %load/vec4 v0x561c911d6200_0;
    %assign/vec4 v0x561c911d62c0_0, 0;
    %load/vec4 v0x561c911d5df0_0;
    %assign/vec4 v0x561c911d5f00_0, 0;
    %load/vec4 v0x561c911d6080_0;
    %assign/vec4 v0x561c911d6140_0, 0;
    %load/vec4 v0x561c911d5a80_0;
    %assign/vec4 v0x561c911d5b60_0, 0;
    %load/vec4 v0x561c911d5c20_0;
    %assign/vec4 v0x561c911d5d10_0, 0;
    %load/vec4 v0x561c911d6380_0;
    %assign/vec4 v0x561c911d6460_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x561c911dce70;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911dd840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911dd360_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911dd100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911dd6c0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561c911dd540_0, 0, 5;
    %end;
    .thread T_24;
    .scope S_0x561c911dce70;
T_25 ;
    %wait E_0x561c911bf360;
    %load/vec4 v0x561c911dd1c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x561c911dd7a0_0;
    %assign/vec4 v0x561c911dd840_0, 0;
    %load/vec4 v0x561c911dd290_0;
    %assign/vec4 v0x561c911dd360_0, 0;
    %load/vec4 v0x561c911dd040_0;
    %assign/vec4 v0x561c911dd100_0, 0;
    %load/vec4 v0x561c911dd600_0;
    %assign/vec4 v0x561c911dd6c0_0, 0;
    %load/vec4 v0x561c911dd450_0;
    %assign/vec4 v0x561c911dd540_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x561c911da820;
T_26 ;
    %wait E_0x561c911c0cd0;
    %load/vec4 v0x561c911dab80_0;
    %load/vec4 v0x561c911dac80_0;
    %cmp/e;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561c911daae0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c911daae0_0, 0;
T_26.1 ;
    %load/vec4 v0x561c911daae0_0;
    %load/vec4 v0x561c911da9f0_0;
    %and;
    %assign/vec4 v0x561c911dad50_0, 0;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x561c911e7140;
T_27 ;
    %wait E_0x561c911e0110;
    %load/vec4 v0x561c911e8610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561c911e86b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561c911e7f70_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x561c911e86b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %jmp T_27.4;
T_27.2 ;
    %load/vec4 v0x561c911e8350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561c911e86b0_0, 0;
    %load/vec4 v0x561c911e7f70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561c911e7f70_0, 0;
T_27.5 ;
    %jmp T_27.4;
T_27.3 ;
    %load/vec4 v0x561c911e7f70_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_27.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561c911e86b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561c911e7f70_0, 0;
    %jmp T_27.8;
T_27.7 ;
    %load/vec4 v0x561c911e7f70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561c911e7f70_0, 0;
T_27.8 ;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x561c911e7140;
T_28 ;
    %wait E_0x561c911bf360;
    %load/vec4 v0x561c911e7bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x561c911e8790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x561c911e8130_0;
    %ix/getv 3, v0x561c911e7ca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561c911e8440, 0, 4;
    %load/vec4 v0x561c911e8130_0;
    %assign/vec4 v0x561c911e8050_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %ix/getv 4, v0x561c911e7ca0_0;
    %load/vec4a v0x561c911e8440, 4;
    %store/vec4 v0x561c911e8050_0, 0, 256;
T_28.3 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x561c911a2280;
T_29 ;
    %delay 25, 0;
    %load/vec4 v0x561c911e8980_0;
    %inv;
    %store/vec4 v0x561c911e8980_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x561c911a2280;
T_30 ;
    %vpi_call 2 50 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911e8c40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911e8980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911e8a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911e8b00_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911e8a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911e8b00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911e9180_0, 0, 32;
T_30.0 ;
    %load/vec4 v0x561c911e9180_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_30.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x561c911e9180_0;
    %store/vec4a v0x561c911dcd70, 4, 0;
    %load/vec4 v0x561c911e9180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561c911e9180_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911e9340_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x561c911e9340_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911e9180_0, 0, 32;
T_30.4 ;
    %load/vec4 v0x561c911e9180_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_30.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x561c911e9180_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x561c911e9340_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x561c911e37c0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x561c911e9180_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x561c911e9340_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x561c911e3130, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561c911e9180_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x561c911e9340_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x561c911e2ef0, 4, 0;
    %load/vec4 v0x561c911e9180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561c911e9180_0, 0, 32;
    %jmp T_30.4;
T_30.5 ;
    %load/vec4 v0x561c911e9340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561c911e9340_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911e9180_0, 0, 32;
T_30.6 ;
    %load/vec4 v0x561c911e9180_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_30.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x561c911e9180_0;
    %store/vec4a v0x561c911e2490, 4, 0;
    %load/vec4 v0x561c911e9180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561c911e9180_0, 0, 32;
    %jmp T_30.6;
T_30.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911da2c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911da610_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561c911d8450_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d8620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d9180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d8bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d8760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d89c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911d93c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911d9540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911d98b0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x561c911d9700_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561c911d8ea0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561c911d8fe0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561c911d8d60_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d6600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d62c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d5f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911d6140_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911d5b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911d5d10_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561c911d6460_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911dd840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911dd360_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911dd100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911dd6c0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561c911dd540_0, 0, 5;
    %vpi_call 2 118 "$readmemb", "testdata_public/instruction_1.txt", v0x561c911dcd70 {0 0 0};
    %vpi_func 2 122 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x561c911e9580_0, 0, 32;
    %vpi_func 2 124 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x561c911e9660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911e9180_0, 0, 32;
T_30.8 ;
    %load/vec4 v0x561c911e9180_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_30.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x561c911e9180_0;
    %store/vec4a v0x561c911e8440, 4, 0;
    %load/vec4 v0x561c911e9180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561c911e9180_0, 0, 32;
    %jmp T_30.8;
T_30.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561c911e8440, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561c911e8440, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561c911e8440, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561c911e8440, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561c911e8440, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561c911e8440, 4, 0;
    %end;
    .thread T_30;
    .scope S_0x561c911a2280;
T_31 ;
    %wait E_0x561c911bf360;
    %load/vec4 v0x561c911e8c40_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %vpi_call 2 143 "$fdisplay", v0x561c911e9580_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911e9340_0, 0, 32;
T_31.2 ;
    %load/vec4 v0x561c911e9340_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c911e9180_0, 0, 32;
T_31.4 ;
    %load/vec4 v0x561c911e9180_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_31.5, 5;
    %load/vec4 v0x561c911e9180_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x561c911e9340_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x561c911e37c0, 4;
    %store/vec4 v0x561c911e9850_0, 0, 25;
    %load/vec4 v0x561c911e9180_0;
    %pad/s 4;
    %store/vec4 v0x561c911e9260_0, 0, 4;
    %load/vec4 v0x561c911e9850_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x561c911e9260_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561c911e8ba0_0, 0, 27;
    %load/vec4 v0x561c911e9850_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x561c911e9180_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x561c911e9340_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x561c911e3130, 4;
    %ix/getv 4, v0x561c911e8ba0_0;
    %store/vec4a v0x561c911e8440, 4, 0;
T_31.6 ;
    %load/vec4 v0x561c911e9180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561c911e9180_0, 0, 32;
    %jmp T_31.4;
T_31.5 ;
    %load/vec4 v0x561c911e9340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561c911e9340_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
T_31.0 ;
    %pushi/vec4 200, 0, 32;
    %load/vec4 v0x561c911e8c40_0;
    %cmp/s;
    %jmp/0xz  T_31.8, 5;
    %vpi_call 2 155 "$finish" {0 0 0};
T_31.8 ;
    %vpi_call 2 159 "$fdisplay", v0x561c911e9580_0, "cycle = %0d, Start = %b\012PC = %d", v0x561c911e8c40_0, v0x561c911e8b00_0, v0x561c911e03f0_0 {0 0 0};
    %vpi_call 2 163 "$fdisplay", v0x561c911e9580_0, "Registers" {0 0 0};
    %vpi_call 2 164 "$fdisplay", v0x561c911e9580_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x561c911e2490, 0>, &A<v0x561c911e2490, 8>, &A<v0x561c911e2490, 16>, &A<v0x561c911e2490, 24> {0 0 0};
    %vpi_call 2 165 "$fdisplay", v0x561c911e9580_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x561c911e2490, 1>, &A<v0x561c911e2490, 9>, &A<v0x561c911e2490, 17>, &A<v0x561c911e2490, 25> {0 0 0};
    %vpi_call 2 166 "$fdisplay", v0x561c911e9580_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x561c911e2490, 2>, &A<v0x561c911e2490, 10>, &A<v0x561c911e2490, 18>, &A<v0x561c911e2490, 26> {0 0 0};
    %vpi_call 2 167 "$fdisplay", v0x561c911e9580_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x561c911e2490, 3>, &A<v0x561c911e2490, 11>, &A<v0x561c911e2490, 19>, &A<v0x561c911e2490, 27> {0 0 0};
    %vpi_call 2 168 "$fdisplay", v0x561c911e9580_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x561c911e2490, 4>, &A<v0x561c911e2490, 12>, &A<v0x561c911e2490, 20>, &A<v0x561c911e2490, 28> {0 0 0};
    %vpi_call 2 169 "$fdisplay", v0x561c911e9580_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x561c911e2490, 5>, &A<v0x561c911e2490, 13>, &A<v0x561c911e2490, 21>, &A<v0x561c911e2490, 29> {0 0 0};
    %vpi_call 2 170 "$fdisplay", v0x561c911e9580_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x561c911e2490, 6>, &A<v0x561c911e2490, 14>, &A<v0x561c911e2490, 22>, &A<v0x561c911e2490, 30> {0 0 0};
    %vpi_call 2 171 "$fdisplay", v0x561c911e9580_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x561c911e2490, 7>, &A<v0x561c911e2490, 15>, &A<v0x561c911e2490, 23>, &A<v0x561c911e2490, 31> {0 0 0};
    %vpi_call 2 175 "$fdisplay", v0x561c911e9580_0, "Data Memory: 0x0000 = %h", &A<v0x561c911e8440, 0> {0 0 0};
    %vpi_call 2 176 "$fdisplay", v0x561c911e9580_0, "Data Memory: 0x0020 = %h", &A<v0x561c911e8440, 1> {0 0 0};
    %vpi_call 2 177 "$fdisplay", v0x561c911e9580_0, "Data Memory: 0x0040 = %h", &A<v0x561c911e8440, 2> {0 0 0};
    %vpi_call 2 178 "$fdisplay", v0x561c911e9580_0, "Data Memory: 0x0200 = %h", &A<v0x561c911e8440, 16> {0 0 0};
    %vpi_call 2 179 "$fdisplay", v0x561c911e9580_0, "Data Memory: 0x0220 = %h", &A<v0x561c911e8440, 17> {0 0 0};
    %vpi_call 2 180 "$fdisplay", v0x561c911e9580_0, "Data Memory: 0x0240 = %h", &A<v0x561c911e8440, 18> {0 0 0};
    %vpi_call 2 181 "$fdisplay", v0x561c911e9580_0, "Data Memory: 0x0400 = %h", &A<v0x561c911e8440, 32> {0 0 0};
    %vpi_call 2 182 "$fdisplay", v0x561c911e9580_0, "Data Memory: 0x0420 = %h", &A<v0x561c911e8440, 33> {0 0 0};
    %vpi_call 2 183 "$fdisplay", v0x561c911e9580_0, "Data Memory: 0x0440 = %h", &A<v0x561c911e8440, 34> {0 0 0};
    %vpi_call 2 186 "$fdisplay", v0x561c911e9580_0, "pc_stall_o: %b", v0x561c911e51f0_0 {0 0 0};
    %vpi_call 2 187 "$fdisplay", v0x561c911e9580_0, "tag: %b", v0x561c911e3860_0 {0 0 0};
    %vpi_call 2 188 "$fdisplay", v0x561c911e9580_0, "index: %b", v0x561c911e2fb0_0 {0 0 0};
    %vpi_call 2 189 "$fdisplay", v0x561c911e9580_0, "hit: %b", v0x561c911e34a0_0 {0 0 0};
    %vpi_call 2 190 "$fdisplay", v0x561c911e9580_0, "tag_o: %b", v0x561c911e3940_0 {0 0 0};
    %vpi_call 2 191 "$fdisplay", v0x561c911e9580_0, "data_o: %h", v0x561c911e3300_0 {0 0 0};
    %vpi_call 2 192 "$fdisplay", v0x561c911e9580_0, "offset: %b", &PV<v0x561c911e4cb0_0, 0, 5> {0 0 0};
    %vpi_call 2 193 "$fdisplay", v0x561c911e9580_0, "write_i: %h", v0x561c911e3a20_0 {0 0 0};
    %vpi_call 2 194 "$fdisplay", v0x561c911e9580_0, "enable_i: %h", v0x561c911e33e0_0 {0 0 0};
    %vpi_call 2 198 "$fdisplay", v0x561c911e9580_0, "\012" {0 0 0};
    %load/vec4 v0x561c911e51f0_0;
    %load/vec4 v0x561c911e60b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.10, 8;
    %load/vec4 v0x561c911e5d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %load/vec4 v0x561c911e4be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.14, 8;
    %vpi_call 2 205 "$fdisplay", v0x561c911e9660_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x561c911e8c40_0, v0x561c911e4cb0_0, v0x561c911e4df0_0 {0 0 0};
    %jmp T_31.15;
T_31.14 ;
    %load/vec4 v0x561c911e4b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.16, 8;
    %vpi_call 2 207 "$fdisplay", v0x561c911e9660_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x561c911e8c40_0, v0x561c911e4cb0_0, v0x561c911e4ec0_0 {0 0 0};
T_31.16 ;
T_31.15 ;
    %jmp T_31.13;
T_31.12 ;
    %load/vec4 v0x561c911e4be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.18, 8;
    %vpi_call 2 211 "$fdisplay", v0x561c911e9660_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x561c911e8c40_0, v0x561c911e4cb0_0, v0x561c911e4df0_0 {0 0 0};
    %jmp T_31.19;
T_31.18 ;
    %load/vec4 v0x561c911e4b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.20, 8;
    %vpi_call 2 213 "$fdisplay", v0x561c911e9660_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x561c911e8c40_0, v0x561c911e4cb0_0, v0x561c911e4ec0_0 {0 0 0};
T_31.20 ;
T_31.19 ;
T_31.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c911e90c0_0, 0, 1;
    %jmp T_31.11;
T_31.10 ;
    %load/vec4 v0x561c911e51f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.22, 8;
    %load/vec4 v0x561c911e90c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.24, 8;
    %load/vec4 v0x561c911e4be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.26, 8;
    %vpi_call 2 220 "$fdisplay", v0x561c911e9660_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x561c911e8c40_0, v0x561c911e4cb0_0, v0x561c911e4df0_0 {0 0 0};
    %jmp T_31.27;
T_31.26 ;
    %load/vec4 v0x561c911e4b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.28, 8;
    %vpi_call 2 222 "$fdisplay", v0x561c911e9660_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x561c911e8c40_0, v0x561c911e4cb0_0, v0x561c911e4ec0_0 {0 0 0};
T_31.28 ;
T_31.27 ;
T_31.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c911e90c0_0, 0, 1;
T_31.22 ;
T_31.11 ;
    %load/vec4 v0x561c911e8c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561c911e8c40_0, 0, 32;
    %jmp T_31;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "EXMEM.v";
    "Forward_Unit.v";
    "Hazard_Detection.v";
    "IDEX.v";
    "IFID.v";
    "If_Branch.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX2.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
    "dcache_controller.v";
    "dcache_sram.v";
    "Data_Memory.v";
