[2025-09-18 06:33:12] START suite=qualcomm_srv trace=srv587_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv587_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3335189 heartbeat IPC: 2.998 cumulative IPC: 2.998 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6183864 heartbeat IPC: 3.51 cumulative IPC: 3.234 (Simulation time: 00 hr 01 min 24 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6183864 cumulative IPC: 3.234 (Simulation time: 00 hr 01 min 24 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6183864 cumulative IPC: 3.234 (Simulation time: 00 hr 01 min 24 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 12172617 heartbeat IPC: 1.67 cumulative IPC: 1.67 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 18284086 heartbeat IPC: 1.636 cumulative IPC: 1.653 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 24105157 heartbeat IPC: 1.718 cumulative IPC: 1.674 (Simulation time: 00 hr 04 min 17 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 29765388 heartbeat IPC: 1.767 cumulative IPC: 1.696 (Simulation time: 00 hr 05 min 12 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 35553135 heartbeat IPC: 1.728 cumulative IPC: 1.702 (Simulation time: 00 hr 06 min 09 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 41176338 heartbeat IPC: 1.778 cumulative IPC: 1.715 (Simulation time: 00 hr 07 min 03 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 47028512 heartbeat IPC: 1.709 cumulative IPC: 1.714 (Simulation time: 00 hr 08 min 01 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 52792328 heartbeat IPC: 1.735 cumulative IPC: 1.716 (Simulation time: 00 hr 08 min 59 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv587_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000017 cycles: 58407471 heartbeat IPC: 1.781 cumulative IPC: 1.723 (Simulation time: 00 hr 09 min 56 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 57790338 cumulative IPC: 1.73 (Simulation time: 00 hr 10 min 51 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 57790338 cumulative IPC: 1.73 (Simulation time: 00 hr 10 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv587_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.73 instructions: 100000004 cycles: 57790338
CPU 0 Branch Prediction Accuracy: 97.07% MPKI: 5.35 Average ROB Occupancy at Mispredict: 86.29
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00034
BRANCH_INDIRECT: 0.00682
BRANCH_CONDITIONAL: 5.341
BRANCH_DIRECT_CALL: 0.00052
BRANCH_INDIRECT_CALL: 0.0014
BRANCH_RETURN: 0.00039


====Backend Stall Breakdown====
ROB_STALL: 862718
LQ_STALL: 0
SQ_STALL: 1294442


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 167.15547
REPLAY_LOAD: 95.82109
NON_REPLAY_LOAD: 11.643264

== Total ==
ADDR_TRANS: 206437
REPLAY_LOAD: 140857
NON_REPLAY_LOAD: 515424

== Counts ==
ADDR_TRANS: 1235
REPLAY_LOAD: 1470
NON_REPLAY_LOAD: 44268

cpu0->cpu0_STLB TOTAL        ACCESS:     951507 HIT:     907824 MISS:      43683 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     951507 HIT:     907824 MISS:      43683 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 226.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875367 HIT:     438218 MISS:     437149 MSHR_MERGE:      89896
cpu0->cpu0_L2C LOAD         ACCESS:     490956 HIT:     310031 MISS:     180925 MSHR_MERGE:      23479
cpu0->cpu0_L2C RFO          ACCESS:      66752 HIT:       6657 MISS:      60095 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     128213 HIT:      13710 MISS:     114503 MSHR_MERGE:      66417
cpu0->cpu0_L2C WRITE        ACCESS:      91111 HIT:      90533 MISS:        578 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      98335 HIT:      17287 MISS:      81048 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     113670 ISSUED:     113275 USEFUL:      24280 USELESS:       2247
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 95.33 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15022713 HIT:   14585305 MISS:     437408 MSHR_MERGE:     137096
cpu0->cpu0_L1I LOAD         ACCESS:   15022713 HIT:   14585305 MISS:     437408 MSHR_MERGE:     137096
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.48 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27624868 HIT:   26757883 MISS:     866985 MSHR_MERGE:     495996
cpu0->cpu0_L1D LOAD         ACCESS:   14900258 HIT:   14517148 MISS:     383110 MSHR_MERGE:     192464
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     595804 HIT:     555113 MISS:      40691 MSHR_MERGE:      25436
cpu0->cpu0_L1D WRITE        ACCESS:   12023872 HIT:   11679319 MISS:     344553 MSHR_MERGE:     277800
cpu0->cpu0_L1D TRANSLATION  ACCESS:     104934 HIT:       6303 MISS:      98631 MSHR_MERGE:        296
cpu0->cpu0_L1D PREFETCH REQUESTED:    3478808 ISSUED:     595804 USEFUL:       2430 USELESS:       1403
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 94.02 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12825147 HIT:   12716707 MISS:     108440 MSHR_MERGE:      62312
cpu0->cpu0_ITLB LOAD         ACCESS:   12825147 HIT:   12716707 MISS:     108440 MSHR_MERGE:      62312
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.92 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24936854 HIT:   23609043 MISS:    1327811 MSHR_MERGE:     422432
cpu0->cpu0_DTLB LOAD         ACCESS:   24936854 HIT:   23609043 MISS:    1327811 MSHR_MERGE:     422432
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.38 cycles
cpu0->LLC TOTAL        ACCESS:     426663 HIT:     179204 MISS:     247459 MSHR_MERGE:      13506
cpu0->LLC LOAD         ACCESS:     157446 HIT:      45130 MISS:     112316 MSHR_MERGE:       2193
cpu0->LLC RFO          ACCESS:      60094 HIT:      16233 MISS:      43861 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      48086 HIT:       8896 MISS:      39190 MSHR_MERGE:      11313
cpu0->LLC WRITE        ACCESS:      79989 HIT:      79772 MISS:        217 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      81048 HIT:      29173 MISS:      51875 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7506
  ROW_BUFFER_MISS:     226152
  AVG DBUS CONGESTED CYCLE: 6.119
Channel 0 WQ ROW_BUFFER_HIT:      10946
  ROW_BUFFER_MISS:      47497
  FULL:          0
Channel 0 REFRESHES ISSUED:       4816

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1037541        11377         7330        25929
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          220          402         2826         7754
  STLB miss resolved @ L2C                0          538         2457         5297        22469
  STLB miss resolved @ LLC                0          805         4178         5430        24844
  STLB miss resolved @ MEM                0         1165         7979        17229        47412

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              28081         2109        53724         3041         1264
---------------------------------------------------------------
  STLB miss resolved @ L1D               27            8           65          653          340
  STLB miss resolved @ L2C               12           39           41          189           66
  STLB miss resolved @ LLC               53           28          116         1834          577
  STLB miss resolved @ MEM               30            6          110         1184          779
[2025-09-18 06:44:04] END   suite=qualcomm_srv trace=srv587_ap (rc=0)
