// Seed: 3571437062
module module_0 (
    input  wand  id_0,
    output uwire id_1
);
  wire id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    output wor id_2,
    input uwire id_3,
    input tri1 id_4,
    output supply1 id_5,
    output wand id_6,
    output wor id_7
);
  module_0(
      id_1, id_5
  );
endmodule
module module_2 (
    input tri1 id_0,
    input wire id_1,
    output tri1 id_2,
    input supply0 id_3,
    output wire id_4,
    output wor id_5,
    input tri0 id_6,
    output tri0 id_7,
    input uwire id_8,
    input tri id_9,
    output supply1 id_10
    , id_18, id_19,
    inout supply1 id_11,
    input wand id_12,
    input uwire id_13,
    input uwire id_14,
    output uwire id_15,
    output wire id_16
);
  assign id_4 = 1;
  id_20 :
  assert property (@(1) 1) $display(1'b0, id_0);
  module_0(
      id_14, id_11
  );
endmodule
