{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1381912712287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1381912712287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 10:38:32 2013 " "Processing started: Wed Oct 16 10:38:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1381912712287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1381912712287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjektMotorRegel -c ProjektMotorRegel " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjektMotorRegel -c ProjektMotorRegel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1381912712287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1381912712769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pwm_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pwm_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_pll-SYN " "Found design unit 1: pwm_pll-SYN" {  } { { "src/pwm_pll.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/pwm_pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1381912713496 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_pll " "Found entity 1: pwm_pll" {  } { { "src/pwm_pll.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/pwm_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381912713496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381912713496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_16bit.vhd 7 3 " "Found 7 design units, including 3 entities, in source file src/spi_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_16bit_pkg " "Found design unit 1: spi_16bit_pkg" {  } { { "src/spi_16bit.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/spi_16bit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1381912713500 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 spi_16bit_1ch_master-spi_16bit_1ch_master_rtl " "Found design unit 2: spi_16bit_1ch_master-spi_16bit_1ch_master_rtl" {  } { { "src/spi_16bit.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/spi_16bit.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1381912713500 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 spi_16bit_6ch_master_inOnly-spi_16bit_6ch_master_inOnly_rtl " "Found design unit 3: spi_16bit_6ch_master_inOnly-spi_16bit_6ch_master_inOnly_rtl" {  } { { "src/spi_16bit.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/spi_16bit.vhd" 218 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1381912713500 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 spi_16bit_1ch_slave-spi_16bit_1ch_slave_rtl " "Found design unit 4: spi_16bit_1ch_slave-spi_16bit_1ch_slave_rtl" {  } { { "src/spi_16bit.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/spi_16bit.vhd" 313 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1381912713500 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_16bit_1ch_master " "Found entity 1: spi_16bit_1ch_master" {  } { { "src/spi_16bit.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/spi_16bit.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381912713500 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_16bit_6ch_master_inOnly " "Found entity 2: spi_16bit_6ch_master_inOnly" {  } { { "src/spi_16bit.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/spi_16bit.vhd" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381912713500 ""} { "Info" "ISGN_ENTITY_NAME" "3 spi_16bit_1ch_slave " "Found entity 3: spi_16bit_1ch_slave" {  } { { "src/spi_16bit.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/spi_16bit.vhd" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381912713500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381912713500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/motorstromregelung.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/motorstromregelung.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MotorStromRegelung-top " "Found design unit 1: MotorStromRegelung-top" {  } { { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1381912713504 ""} { "Info" "ISGN_ENTITY_NAME" "1 MotorStromRegelung " "Found entity 1: MotorStromRegelung" {  } { { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381912713504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381912713504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/encoder_16bit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file src/encoder_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_16bit_pkg " "Found design unit 1: encoder_16bit_pkg" {  } { { "src/encoder_16bit.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/encoder_16bit.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1381912713507 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 encoder_16bit-encoder_12bit_rtl " "Found design unit 2: encoder_16bit-encoder_12bit_rtl" {  } { { "src/encoder_16bit.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/encoder_16bit.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1381912713507 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_16bit " "Found entity 1: encoder_16bit" {  } { { "src/encoder_16bit.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/encoder_16bit.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381912713507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381912713507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mult12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mult12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult12bit-SYN " "Found design unit 1: mult12bit-SYN" {  } { { "src/mult12bit.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/mult12bit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1381912713511 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult12bit " "Found entity 1: mult12bit" {  } { { "src/mult12bit.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/mult12bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381912713511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381912713511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pwm6_12bit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file src/pwm6_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm6_pkg " "Found design unit 1: pwm6_pkg" {  } { { "src/pwm6_12bit.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/pwm6_12bit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1381912713514 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pwm6_12bit-pwm6_12bit_rtl " "Found design unit 2: pwm6_12bit-pwm6_12bit_rtl" {  } { { "src/pwm6_12bit.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/pwm6_12bit.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1381912713514 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm6_12bit " "Found entity 1: pwm6_12bit" {  } { { "src/pwm6_12bit.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/pwm6_12bit.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381912713514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381912713514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MotorStromRegelung " "Elaborating entity \"MotorStromRegelung\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1381912713669 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slv6_adc_start MotorStromRegelung.vhd(87) " "Verilog HDL or VHDL warning at MotorStromRegelung.vhd(87): object \"slv6_adc_start\" assigned a value but never read" {  } { { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1381912713672 "|MotorStromRegelung"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "slv6_goToCalc MotorStromRegelung.vhd(92) " "VHDL Signal Declaration warning at MotorStromRegelung.vhd(92): used implicit default value for signal \"slv6_goToCalc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1381912713673 "|MotorStromRegelung"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sl_clock_32MHZ MotorStromRegelung.vhd(112) " "Verilog HDL or VHDL warning at MotorStromRegelung.vhd(112): object \"sl_clock_32MHZ\" assigned a value but never read" {  } { { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1381912713673 "|MotorStromRegelung"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_pll pwm_pll:u_pwm_pll " "Elaborating entity \"pwm_pll\" for hierarchy \"pwm_pll:u_pwm_pll\"" {  } { { "src/MotorStromRegelung.vhd" "u_pwm_pll" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381912713861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pwm_pll:u_pwm_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pwm_pll:u_pwm_pll\|altpll:altpll_component\"" {  } { { "src/pwm_pll.vhd" "altpll_component" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/pwm_pll.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381912713919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pwm_pll:u_pwm_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pwm_pll:u_pwm_pll\|altpll:altpll_component\"" {  } { { "src/pwm_pll.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/pwm_pll.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1381912713926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pwm_pll:u_pwm_pll\|altpll:altpll_component " "Instantiated megafunction \"pwm_pll:u_pwm_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 4 " "Parameter \"clk1_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pwm_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pwm_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1381912713931 ""}  } { { "src/pwm_pll.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/pwm_pll.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1381912713931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pwm_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pwm_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_pll_altpll " "Found entity 1: pwm_pll_altpll" {  } { { "db/pwm_pll_altpll.v" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/db/pwm_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381912714014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381912714014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_pll_altpll pwm_pll:u_pwm_pll\|altpll:altpll_component\|pwm_pll_altpll:auto_generated " "Elaborating entity \"pwm_pll_altpll\" for hierarchy \"pwm_pll:u_pwm_pll\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381912714015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_16bit_1ch_slave spi_16bit_1ch_slave:u_main_spi " "Elaborating entity \"spi_16bit_1ch_slave\" for hierarchy \"spi_16bit_1ch_slave:u_main_spi\"" {  } { { "src/MotorStromRegelung.vhd" "u_main_spi" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381912714019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm6_12bit pwm6_12bit:u_pwm8_12bit " "Elaborating entity \"pwm6_12bit\" for hierarchy \"pwm6_12bit:u_pwm8_12bit\"" {  } { { "src/MotorStromRegelung.vhd" "u_pwm8_12bit" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381912714023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_16bit encoder_16bit:\\u_encoder_16bit_all:0:u_encoder_16bit " "Elaborating entity \"encoder_16bit\" for hierarchy \"encoder_16bit:\\u_encoder_16bit_all:0:u_encoder_16bit\"" {  } { { "src/MotorStromRegelung.vhd" "\\u_encoder_16bit_all:0:u_encoder_16bit" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1381912714026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2u14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2u14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2u14 " "Found entity 1: altsyncram_2u14" {  } { { "db/altsyncram_2u14.tdf" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/db/altsyncram_2u14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381912715103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381912715103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381912715247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381912715247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381912715352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381912715352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qei " "Found entity 1: cntr_qei" {  } { { "db/cntr_qei.tdf" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/db/cntr_qei.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381912715471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381912715471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/db/cntr_o9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381912715563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381912715563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381912715661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381912715661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381912715738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381912715738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381912715828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381912715828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1381912715905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1381912715905 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1381912716000 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_16bit_1ch_slave:u_main_spi\|\\comb_process:v.spi_out.miso " "Converted tri-state buffer \"spi_16bit_1ch_slave:u_main_spi\|\\comb_process:v.spi_out.miso\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1381912716887 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1 1381912716887 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1381912721083 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1381912722366 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 9 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 9 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1381912723066 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1381912723122 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1381912723122 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pwm_pll:u_pwm_pll\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"pwm_pll:u_pwm_pll\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pwm_pll_altpll.v" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/db/pwm_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/pwm_pll.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/pwm_pll.vhd" 148 0 0 } } { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 369 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1 1381912723276 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2134 " "Implemented 2134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1381912723527 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1381912723527 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2092 " "Implemented 2092 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1381912723527 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1381912723527 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1381912723527 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1381912723527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1381912723582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 10:38:43 2013 " "Processing ended: Wed Oct 16 10:38:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1381912723582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1381912723582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1381912723582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381912723582 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1381912724741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1381912724741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 10:38:44 2013 " "Processing started: Wed Oct 16 10:38:44 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1381912724741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1381912724741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjektMotorRegel -c ProjektMotorRegel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjektMotorRegel -c ProjektMotorRegel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1381912724741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1381912724880 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProjektMotorRegel EP4CE10E22C7 " "Selected device EP4CE10E22C7 for design \"ProjektMotorRegel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1381912724969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1381912725082 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1381912725082 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pwm_pll:u_pwm_pll\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pwm_pll:u_pwm_pll\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pwm_pll:u_pwm_pll\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for pwm_pll:u_pwm_pll\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pwm_pll_altpll.v" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/db/pwm_pll_altpll.v" 43 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1381912725164 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pwm_pll:u_pwm_pll\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for pwm_pll:u_pwm_pll\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pwm_pll_altpll.v" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/db/pwm_pll_altpll.v" 43 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1381912725164 ""}  } { { "db/pwm_pll_altpll.v" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/db/pwm_pll_altpll.v" 77 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1381912725164 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1381912725275 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1381912725652 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1381912725652 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22A7 " "Device EP4CE6E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1381912725652 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1381912725652 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I7 " "Device EP4CE6E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1381912725652 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1381912725652 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1381912725652 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1381912725652 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1381912725652 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1381912725652 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1381912725652 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 4263 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1381912725660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 4265 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1381912725660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 4267 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1381912725660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 4269 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1381912725660 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1381912725660 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1381912725662 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1381912725665 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1381912727474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1381912727474 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1381912727474 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1381912727474 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjektMotorRegel.sdc " "Synopsys Design Constraints File file not found: 'ProjektMotorRegel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1381912727484 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "isl_clock_40MHz " "Node: isl_clock_40MHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1381912727497 "|MotorStromRegelung|isl_clock_40MHz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pwm_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: u_pwm_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1381912727517 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pwm_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: u_pwm_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1381912727517 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1381912727517 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1381912727517 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1381912727517 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1381912727517 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1381912727517 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1381912727518 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1381912727518 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1381912727518 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1381912727518 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1381912727518 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "isl_clock_40MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node isl_clock_40MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1381912727764 ""}  } { { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 38 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { isl_clock_40MHz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 4234 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1381912727764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pwm_pll:u_pwm_pll\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pwm_pll:u_pwm_pll\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1381912727764 ""}  } { { "db/pwm_pll_altpll.v" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/db/pwm_pll_altpll.v" 77 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pll:u_pwm_pll|altpll:altpll_component|pwm_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 281 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1381912727764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pwm_pll:u_pwm_pll\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pwm_pll:u_pwm_pll\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1381912727764 ""}  } { { "db/pwm_pll_altpll.v" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/db/pwm_pll_altpll.v" 77 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pll:u_pwm_pll|altpll:altpll_component|pwm_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 281 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1381912727764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1381912727764 ""}  } { { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 2910 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1381912727764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1381912727764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 3989 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1381912727764 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 3345 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1381912727764 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1381912727764 ""}  } { { "sld_signaltap.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 3689 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1381912727764 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1381912728657 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1381912728664 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1381912728665 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1381912728672 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1381912728682 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1381912728688 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1381912728753 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1381912728761 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1381912728761 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ir_current_spi\[0\].miso " "Ignored I/O standard assignment to node \"ir_current_spi\[0\].miso\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_current_spi\[0\].miso" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1381912728849 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ir_current_spi\[1\].miso " "Ignored I/O standard assignment to node \"ir_current_spi\[1\].miso\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_current_spi\[1\].miso" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1381912728849 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ir_current_spi\[2\].miso " "Ignored I/O standard assignment to node \"ir_current_spi\[2\].miso\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_current_spi\[2\].miso" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1381912728849 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ir_current_spi\[3\].miso " "Ignored I/O standard assignment to node \"ir_current_spi\[3\].miso\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_current_spi\[3\].miso" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1381912728849 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ir_current_spi\[4\].miso " "Ignored I/O standard assignment to node \"ir_current_spi\[4\].miso\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_current_spi\[4\].miso" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1381912728849 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ir_current_spi\[5\].miso " "Ignored I/O standard assignment to node \"ir_current_spi\[5\].miso\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_current_spi\[5\].miso" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1381912728849 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "or_current_spi.cs_n " "Ignored I/O standard assignment to node \"or_current_spi.cs_n\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "or_current_spi.cs_n" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1381912728849 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "or_current_spi.sclk " "Ignored I/O standard assignment to node \"or_current_spi.sclk\"" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "or_current_spi.sclk" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1381912728849 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1 1381912728849 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_current_spi\[0\].miso " "Node \"ir_current_spi\[0\].miso\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_current_spi\[0\].miso" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1381912728850 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_current_spi\[1\].miso " "Node \"ir_current_spi\[1\].miso\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_current_spi\[1\].miso" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1381912728850 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_current_spi\[2\].miso " "Node \"ir_current_spi\[2\].miso\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_current_spi\[2\].miso" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1381912728850 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_current_spi\[3\].miso " "Node \"ir_current_spi\[3\].miso\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_current_spi\[3\].miso" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1381912728850 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_current_spi\[4\].miso " "Node \"ir_current_spi\[4\].miso\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_current_spi\[4\].miso" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1381912728850 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_current_spi\[5\].miso " "Node \"ir_current_spi\[5\].miso\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_current_spi\[5\].miso" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1381912728850 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "or_current_spi.cs_n " "Node \"or_current_spi.cs_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "or_current_spi.cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1381912728850 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "or_current_spi.sclk " "Node \"or_current_spi.sclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "or_current_spi.sclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1381912728850 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1381912728850 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1381912728850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1381912730192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1381912730414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1381912730438 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1381912731286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1381912731286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1381912732439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1381912734609 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1381912734609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1381912735055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1381912735059 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1381912735059 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1381912735059 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1381912735232 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1381912735831 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1381912735929 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1381912736756 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1381912738592 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone IV E " "17 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "isl_clock_40MHz 3.3-V LVTTL 23 " "Pin isl_clock_40MHz uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { isl_clock_40MHz } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "isl_clock_40MHz" } } } } { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 38 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { isl_clock_40MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 45 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1381912738607 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ir_main_spi.sclk 3.3-V LVTTL 76 " "Pin ir_main_spi.sclk uses I/O standard 3.3-V LVTTL at 76" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir_main_spi.sclk } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_main_spi.sclk" } } } } { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_main_spi.sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 48 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1381912738607 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ir_main_spi.cs_n 3.3-V LVTTL 75 " "Pin ir_main_spi.cs_n uses I/O standard 3.3-V LVTTL at 75" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir_main_spi.cs_n } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_main_spi.cs_n" } } } } { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_main_spi.cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 47 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1381912738607 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ir_main_spi.mosi 3.3-V LVTTL 80 " "Pin ir_main_spi.mosi uses I/O standard 3.3-V LVTTL at 80" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ir_main_spi.mosi } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_main_spi.mosi" } } } } { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 42 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_main_spi.mosi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 46 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1381912738607 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "isl_toggle 3.3-V LVTTL 74 " "Pin isl_toggle uses I/O standard 3.3-V LVTTL at 74" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { isl_toggle } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "isl_toggle" } } } } { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 44 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { isl_toggle } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 50 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1381912738607 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "islv6_enc_A\[1\] 3.3-V LVTTL 84 " "Pin islv6_enc_A\[1\] uses I/O standard 3.3-V LVTTL at 84" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { islv6_enc_A[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "islv6_enc_A\[1\]" } } } } { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 49 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { islv6_enc_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 22 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1381912738607 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "islv6_enc_B\[1\] 3.3-V LVTTL 86 " "Pin islv6_enc_B\[1\] uses I/O standard 3.3-V LVTTL at 86" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { islv6_enc_B[1] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "islv6_enc_B\[1\]" } } } } { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 50 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { islv6_enc_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 28 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1381912738607 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "islv6_enc_A\[0\] 3.3-V LVTTL 83 " "Pin islv6_enc_A\[0\] uses I/O standard 3.3-V LVTTL at 83" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { islv6_enc_A[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "islv6_enc_A\[0\]" } } } } { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 49 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { islv6_enc_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 21 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1381912738607 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "islv6_enc_B\[0\] 3.3-V LVTTL 85 " "Pin islv6_enc_B\[0\] uses I/O standard 3.3-V LVTTL at 85" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { islv6_enc_B[0] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "islv6_enc_B\[0\]" } } } } { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 50 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { islv6_enc_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 27 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1381912738607 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "islv6_enc_A\[3\] 3.3-V LVTTL 99 " "Pin islv6_enc_A\[3\] uses I/O standard 3.3-V LVTTL at 99" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { islv6_enc_A[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "islv6_enc_A\[3\]" } } } } { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 49 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { islv6_enc_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 24 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1381912738607 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "islv6_enc_B\[3\] 3.3-V LVTTL 101 " "Pin islv6_enc_B\[3\] uses I/O standard 3.3-V LVTTL at 101" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { islv6_enc_B[3] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "islv6_enc_B\[3\]" } } } } { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 50 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { islv6_enc_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 30 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1381912738607 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "islv6_enc_A\[2\] 3.3-V LVTTL 98 " "Pin islv6_enc_A\[2\] uses I/O standard 3.3-V LVTTL at 98" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { islv6_enc_A[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "islv6_enc_A\[2\]" } } } } { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 49 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { islv6_enc_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 23 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1381912738607 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "islv6_enc_B\[2\] 3.3-V LVTTL 100 " "Pin islv6_enc_B\[2\] uses I/O standard 3.3-V LVTTL at 100" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { islv6_enc_B[2] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "islv6_enc_B\[2\]" } } } } { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 50 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { islv6_enc_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 29 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1381912738607 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "islv6_enc_A\[5\] 3.3-V LVTTL 106 " "Pin islv6_enc_A\[5\] uses I/O standard 3.3-V LVTTL at 106" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { islv6_enc_A[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "islv6_enc_A\[5\]" } } } } { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 49 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { islv6_enc_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 26 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1381912738607 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "islv6_enc_B\[5\] 3.3-V LVTTL 104 " "Pin islv6_enc_B\[5\] uses I/O standard 3.3-V LVTTL at 104" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { islv6_enc_B[5] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "islv6_enc_B\[5\]" } } } } { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 50 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { islv6_enc_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 32 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1381912738607 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "islv6_enc_A\[4\] 3.3-V LVTTL 105 " "Pin islv6_enc_A\[4\] uses I/O standard 3.3-V LVTTL at 105" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { islv6_enc_A[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "islv6_enc_A\[4\]" } } } } { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 49 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { islv6_enc_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 25 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1381912738607 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "islv6_enc_B\[4\] 3.3-V LVTTL 103 " "Pin islv6_enc_B\[4\] uses I/O standard 3.3-V LVTTL at 103" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { islv6_enc_B[4] } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "islv6_enc_B\[4\]" } } } } { "src/MotorStromRegelung.vhd" "" { Text "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/src/MotorStromRegelung.vhd" 50 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { islv6_enc_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/" { { 0 { 0 ""} 0 31 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1381912738607 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1381912738607 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/ProjektMotorRegel.fit.smsg " "Generated suppressed messages file D:/RIED/Projekte/NTB-Drives/Software/ProjektMotorRegel/ProjektMotorRegel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1381912738955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1381912740180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 10:39:00 2013 " "Processing ended: Wed Oct 16 10:39:00 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1381912740180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1381912740180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1381912740180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381912740180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1381912741469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1381912741470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 10:39:01 2013 " "Processing started: Wed Oct 16 10:39:01 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1381912741470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1381912741470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProjektMotorRegel -c ProjektMotorRegel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProjektMotorRegel -c ProjektMotorRegel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1381912741470 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1381912741640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1381912741642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 10:39:01 2013 " "Processing started: Wed Oct 16 10:39:01 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1381912741642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1381912741642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProjektMotorRegel -c ProjektMotorRegel " "Command: quartus_sta ProjektMotorRegel -c ProjektMotorRegel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1381912741642 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1381912741753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1381912741963 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1381912742087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1381912742088 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1381912742757 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1381912742787 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1381912742860 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1381912742860 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1381912742860 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1381912742860 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjektMotorRegel.sdc " "Synopsys Design Constraints File file not found: 'ProjektMotorRegel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1381912742867 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "isl_clock_40MHz " "Node: isl_clock_40MHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1381912742882 "|MotorStromRegelung|isl_clock_40MHz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pwm_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: u_pwm_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1381912743017 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pwm_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: u_pwm_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1381912743017 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1381912743017 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1381912743018 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1381912743018 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1381912743018 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1381912743018 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1381912743034 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1381912743055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.782 " "Worst-case setup slack is 45.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912743078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912743078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.782         0.000 altera_reserved_tck  " "   45.782         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912743078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381912743078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.412 " "Worst-case hold slack is 0.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912743087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912743087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412         0.000 altera_reserved_tck  " "    0.412         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912743087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381912743087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.495 " "Worst-case recovery slack is 47.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912743094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912743094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.495         0.000 altera_reserved_tck  " "   47.495         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912743094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381912743094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.010 " "Worst-case removal slack is 1.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912743262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912743262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.010         0.000 altera_reserved_tck  " "    1.010         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912743262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381912743262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.460 " "Worst-case minimum pulse width slack is 49.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912743269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912743269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.460         0.000 altera_reserved_tck  " "   49.460         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912743269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381912743269 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1381912743423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1381912743450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 10:39:03 2013 " "Processing ended: Wed Oct 16 10:39:03 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1381912743450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1381912743450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1381912743450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381912743450 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1381912743467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1381912744487 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "isl_clock_40MHz " "Node: isl_clock_40MHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1381912744808 "|MotorStromRegelung|isl_clock_40MHz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pwm_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: u_pwm_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1381912744816 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pwm_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: u_pwm_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1381912744816 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1381912744816 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1381912744817 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1381912744817 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1381912744817 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1381912744817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.267 " "Worst-case setup slack is 46.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912744857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912744857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.267         0.000 altera_reserved_tck  " "   46.267         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912744857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381912744857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.361 " "Worst-case hold slack is 0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912744868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912744868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361         0.000 altera_reserved_tck  " "    0.361         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912744868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381912744868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.803 " "Worst-case recovery slack is 47.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912744876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912744876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.803         0.000 altera_reserved_tck  " "   47.803         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912744876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381912744876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.913 " "Worst-case removal slack is 0.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912744885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912744885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.913         0.000 altera_reserved_tck  " "    0.913         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912744885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381912744885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.373 " "Worst-case minimum pulse width slack is 49.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912744892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912744892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.373         0.000 altera_reserved_tck  " "   49.373         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912744892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381912744892 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1381912745036 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "isl_clock_40MHz " "Node: isl_clock_40MHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1381912745516 "|MotorStromRegelung|isl_clock_40MHz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pwm_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: u_pwm_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1381912745524 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pwm_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000 " "Node: u_pwm_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1381912745524 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1381912745524 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1381912745525 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1381912745525 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1381912745525 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1381912745525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.236 " "Worst-case setup slack is 48.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912745552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912745552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.236         0.000 altera_reserved_tck  " "   48.236         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912745552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381912745552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912745565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912745565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 altera_reserved_tck  " "    0.184         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912745565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381912745565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.052 " "Worst-case recovery slack is 49.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912745576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912745576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.052         0.000 altera_reserved_tck  " "   49.052         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912745576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381912745576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.494 " "Worst-case removal slack is 0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912745587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912745587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494         0.000 altera_reserved_tck  " "    0.494         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912745587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381912745587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.279 " "Worst-case minimum pulse width slack is 49.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912745595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912745595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.279         0.000 altera_reserved_tck  " "   49.279         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1381912745595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1381912745595 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1381912746291 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1381912746292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1381912746498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 10:39:06 2013 " "Processing ended: Wed Oct 16 10:39:06 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1381912746498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1381912746498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1381912746498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381912746498 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1381912747292 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus II Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1381912747292 ""}
