[
 {
  "InstFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/top.v",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/top.v",
  "ModuleLine" : 1,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/top.v",
    "InstLine" : 59,
    "InstName" : "sys_pll_m0",
    "ModuleFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/gowin_rpll/sys_pll.v",
    "ModuleLine" : 9,
    "ModuleName" : "sys_pll"
   },
   {
    "InstFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/top.v",
    "InstLine" : 63,
    "InstName" : "cmos_pll_m0",
    "ModuleFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/gowin_rpll/cmos_pll.v",
    "ModuleLine" : 9,
    "ModuleName" : "cmos_pll"
   },
   {
    "InstFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/top.v",
    "InstLine" : 103,
    "InstName" : "iic_ctrl_m0",
    "ModuleFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/iic_init/iic_ctrl.sv",
    "ModuleLine" : 1,
    "ModuleName" : "iic_ctrl",
    "SubInsts" : [
     {
      "InstFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/iic_init/iic_ctrl.sv",
      "InstLine" : 89,
      "InstName" : "iic_master_m0",
      "ModuleFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/iic_init/iic_master.sv",
      "ModuleLine" : 1,
      "ModuleName" : "iic_master"
     }
    ]
   },
   {
    "InstFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/top.v",
    "InstLine" : 111,
    "InstName" : "cmos_8_16bit_m0",
    "ModuleFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/cmos_8_16bit.v",
    "ModuleLine" : 1,
    "ModuleName" : "cmos_8_16bit"
   },
   {
    "InstFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/top.v",
    "InstLine" : 122,
    "InstName" : "video_timing_data_m0",
    "ModuleFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/video_timing_data.v",
    "ModuleLine" : 1,
    "ModuleName" : "video_timing_data",
    "SubInsts" : [
     {
      "InstFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/video_timing_data.v",
      "InstLine" : 32,
      "InstName" : "video_fifo_m0",
      "ModuleFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/fifo_hs/video_fifo.v",
      "ModuleLine" : 1,
      "ModuleName" : "video_fifo"
     },
     {
      "InstFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/video_timing_data.v",
      "InstLine" : 73,
      "InstName" : "color_bar_m0",
      "ModuleFile" : "E:/FPGA_work/GOWIN/OV5640_LCD480_FIFO/src/color_bar.v",
      "ModuleLine" : 1,
      "ModuleName" : "color_bar"
     }
    ]
   }
  ]
 }
]