
The real deal.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000196  00800200  00000e56  00000eea  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000e56  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000b  00800396  00800396  00001080  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001080  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000010b0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000170  00000000  00000000  000010f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000221c  00000000  00000000  00001260  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000012c7  00000000  00000000  0000347c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001070  00000000  00000000  00004743  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000410  00000000  00000000  000057b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000008dd  00000000  00000000  00005bc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000010ac  00000000  00000000  000064a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000110  00000000  00000000  0000754d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	81 c4       	rjmp	.+2306   	; 0x908 <__vector_1>
   6:	00 00       	nop
   8:	8e c4       	rjmp	.+2332   	; 0x926 <__vector_2>
   a:	00 00       	nop
   c:	be c4       	rjmp	.+2428   	; 0x98a <__vector_3>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	09 c5       	rjmp	.+2578   	; 0xa2c <__vector_6>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	6e c0       	rjmp	.+220    	; 0x122 <__bad_interrupt>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	66 c0       	rjmp	.+204    	; 0x122 <__bad_interrupt>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	60 c0       	rjmp	.+192    	; 0x122 <__bad_interrupt>
  62:	00 00       	nop
  64:	5e c0       	rjmp	.+188    	; 0x122 <__bad_interrupt>
  66:	00 00       	nop
  68:	5c c0       	rjmp	.+184    	; 0x122 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	5a c0       	rjmp	.+180    	; 0x122 <__bad_interrupt>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	0d c5       	rjmp	.+2586   	; 0xa90 <__vector_29>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	48 c0       	rjmp	.+144    	; 0x122 <__bad_interrupt>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	13 e0       	ldi	r17, 0x03	; 3
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	e6 e5       	ldi	r30, 0x56	; 86
  fc:	fe e0       	ldi	r31, 0x0E	; 14
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	a6 39       	cpi	r26, 0x96	; 150
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	23 e0       	ldi	r18, 0x03	; 3
 110:	a6 e9       	ldi	r26, 0x96	; 150
 112:	b3 e0       	ldi	r27, 0x03	; 3
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a1 3a       	cpi	r26, 0xA1	; 161
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	14 d2       	rcall	.+1064   	; 0x548 <main>
 120:	98 c6       	rjmp	.+3376   	; 0xe52 <_exit>

00000122 <__bad_interrupt>:
 122:	f2 c4       	rjmp	.+2532   	; 0xb08 <__vector_default>

00000124 <homeMotor>:
	0b00101110,  // Step 2
	0b00101101   // Step 3
};
int delayTable90[] = {15000, 14797.6, 14241.5, 13408.7, 12376.1, 11220.4, 10018.7, 8847.66, 7784.26, 6905.35, 6287.81, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6059.28, 6287.81, 6666.67, 7173.07, 7784.26, 8477.44, 9229.83, 10018.7, 10821.2, 11614.6, 12376.1, 13082.9, 13712.3, 14241.5, 14647.7, 14908.1, 15000};
int delayTable180[] = {15000, 14972.9, 14893.8, 14766.4, 14594.1, 14380.7, 14129.5, 13844.2, 13528.3, 13185.4, 12819, 12432.7, 12030, 11614.6, 11189.9, 10759.5, 10327, 9895.86, 9469.73, 9052.14, 8646.64, 8256.78, 7886.13, 7538.24, 7216.66, 6924.95, 6666.67, 6445.37, 6264.6, 6127.93, 6038.92, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6007.8, 6038.92, 6092.79, 6168.37, 6264.6, 6380.43, 6514.8, 6666.67, 6834.97, 7018.65, 7216.66, 7427.95, 7651.46, 7886.13, 8130.92, 8384.78, 8646.64, 8915.45, 9190.17, 9469.73, 9753.09, 10039.2, 10327, 10615.4, 10903.4, 11189.9, 11473.9, 11754.3, 12030, 12300.1, 12563.5, 12819, 13065.7, 13302.5, 13528.3, 13742.1, 13942.9, 14129.5, 14301, 14456.2, 14594.1, 14713.8, 14814, 14893.8, 14952.1, 14987.8, 15000};
int homeMotor(void) {
 124:	cf 93       	push	r28
 126:	df 93       	push	r29
	int stepIdx = 0;
	while (1) {
		// Check the hall effect sensor
		if (!(PIND & (1 << HALL_SENSOR_PIN))) {
 128:	4f 99       	sbic	0x09, 7	; 9
 12a:	03 c0       	rjmp	.+6      	; 0x132 <homeMotor+0xe>
	0b00101101   // Step 3
};
int delayTable90[] = {15000, 14797.6, 14241.5, 13408.7, 12376.1, 11220.4, 10018.7, 8847.66, 7784.26, 6905.35, 6287.81, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6059.28, 6287.81, 6666.67, 7173.07, 7784.26, 8477.44, 9229.83, 10018.7, 10821.2, 11614.6, 12376.1, 13082.9, 13712.3, 14241.5, 14647.7, 14908.1, 15000};
int delayTable180[] = {15000, 14972.9, 14893.8, 14766.4, 14594.1, 14380.7, 14129.5, 13844.2, 13528.3, 13185.4, 12819, 12432.7, 12030, 11614.6, 11189.9, 10759.5, 10327, 9895.86, 9469.73, 9052.14, 8646.64, 8256.78, 7886.13, 7538.24, 7216.66, 6924.95, 6666.67, 6445.37, 6264.6, 6127.93, 6038.92, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6007.8, 6038.92, 6092.79, 6168.37, 6264.6, 6380.43, 6514.8, 6666.67, 6834.97, 7018.65, 7216.66, 7427.95, 7651.46, 7886.13, 8130.92, 8384.78, 8646.64, 8915.45, 9190.17, 9469.73, 9753.09, 10039.2, 10327, 10615.4, 10903.4, 11189.9, 11473.9, 11754.3, 12030, 12300.1, 12563.5, 12819, 13065.7, 13302.5, 13528.3, 13742.1, 13942.9, 14129.5, 14301, 14456.2, 14594.1, 14713.8, 14814, 14893.8, 14952.1, 14987.8, 15000};
int homeMotor(void) {
	int stepIdx = 0;
 12c:	c0 e0       	ldi	r28, 0x00	; 0
 12e:	d0 e0       	ldi	r29, 0x00	; 0
 130:	17 c0       	rjmp	.+46     	; 0x160 <homeMotor+0x3c>
	while (1) {
		// Check the hall effect sensor
		if (!(PIND & (1 << HALL_SENSOR_PIN))) {
 132:	c0 e0       	ldi	r28, 0x00	; 0
 134:	d0 e0       	ldi	r29, 0x00	; 0
			PORTA = 0x00; // Stop the motor
			return(stepIdx);
			} else {
			// Move one step
			stepIdx = (stepIdx + 1) % 4; // Cycle through steps
 136:	ce 01       	movw	r24, r28
 138:	01 96       	adiw	r24, 0x01	; 1
 13a:	83 70       	andi	r24, 0x03	; 3
 13c:	90 78       	andi	r25, 0x80	; 128
 13e:	99 23       	and	r25, r25
 140:	24 f4       	brge	.+8      	; 0x14a <homeMotor+0x26>
 142:	01 97       	sbiw	r24, 0x01	; 1
 144:	8c 6f       	ori	r24, 0xFC	; 252
 146:	9f 6f       	ori	r25, 0xFF	; 255
 148:	01 96       	adiw	r24, 0x01	; 1
 14a:	ec 01       	movw	r28, r24
			PORTA = motorSteps[stepIdx];
 14c:	fc 01       	movw	r30, r24
 14e:	e8 5b       	subi	r30, 0xB8	; 184
 150:	fc 4f       	sbci	r31, 0xFC	; 252
 152:	80 81       	ld	r24, Z
 154:	82 b9       	out	0x02, r24	; 2
			mTimer(20); // Delay for motor movement
 156:	84 e1       	ldi	r24, 0x14	; 20
 158:	90 e0       	ldi	r25, 0x00	; 0
 15a:	04 d5       	rcall	.+2568   	; 0xb64 <mTimer>
int delayTable180[] = {15000, 14972.9, 14893.8, 14766.4, 14594.1, 14380.7, 14129.5, 13844.2, 13528.3, 13185.4, 12819, 12432.7, 12030, 11614.6, 11189.9, 10759.5, 10327, 9895.86, 9469.73, 9052.14, 8646.64, 8256.78, 7886.13, 7538.24, 7216.66, 6924.95, 6666.67, 6445.37, 6264.6, 6127.93, 6038.92, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6000, 6007.8, 6038.92, 6092.79, 6168.37, 6264.6, 6380.43, 6514.8, 6666.67, 6834.97, 7018.65, 7216.66, 7427.95, 7651.46, 7886.13, 8130.92, 8384.78, 8646.64, 8915.45, 9190.17, 9469.73, 9753.09, 10039.2, 10327, 10615.4, 10903.4, 11189.9, 11473.9, 11754.3, 12030, 12300.1, 12563.5, 12819, 13065.7, 13302.5, 13528.3, 13742.1, 13942.9, 14129.5, 14301, 14456.2, 14594.1, 14713.8, 14814, 14893.8, 14952.1, 14987.8, 15000};
int homeMotor(void) {
	int stepIdx = 0;
	while (1) {
		// Check the hall effect sensor
		if (!(PIND & (1 << HALL_SENSOR_PIN))) {
 15c:	4f 99       	sbic	0x09, 7	; 9
 15e:	eb cf       	rjmp	.-42     	; 0x136 <homeMotor+0x12>
			PORTA = 0x00; // Stop the motor
 160:	12 b8       	out	0x02, r1	; 2
			stepIdx = (stepIdx + 1) % 4; // Cycle through steps
			PORTA = motorSteps[stepIdx];
			mTimer(20); // Delay for motor movement
		}
	}
}
 162:	ce 01       	movw	r24, r28
 164:	df 91       	pop	r29
 166:	cf 91       	pop	r28
 168:	08 95       	ret

0000016a <moveStepper>:

// Function to move the stepper motor with variable delay based on the lookup table
void moveStepper(int moveNum, int* stepNumInput){
 16a:	6f 92       	push	r6
 16c:	7f 92       	push	r7
 16e:	8f 92       	push	r8
 170:	9f 92       	push	r9
 172:	af 92       	push	r10
 174:	bf 92       	push	r11
 176:	cf 92       	push	r12
 178:	df 92       	push	r13
 17a:	ef 92       	push	r14
 17c:	ff 92       	push	r15
 17e:	0f 93       	push	r16
 180:	1f 93       	push	r17
 182:	cf 93       	push	r28
 184:	df 93       	push	r29
 186:	7c 01       	movw	r14, r24
 188:	3b 01       	movw	r6, r22
	int stepNum = *stepNumInput;
 18a:	db 01       	movw	r26, r22
 18c:	cd 91       	ld	r28, X+
 18e:	dc 91       	ld	r29, X
	int *ptr;
	if(moveNum >= 0){
 190:	99 23       	and	r25, r25
 192:	54 f4       	brge	.+20     	; 0x1a8 <moveStepper+0x3e>
		static int forSteps[] = {0,1,2,3};
		ptr = forSteps;
		} else {
		static int backSteps[] = {2,3,0,1};
		ptr = backSteps;
		moveNum = -moveNum;
 194:	f1 94       	neg	r15
 196:	e1 94       	neg	r14
 198:	f1 08       	sbc	r15, r1
	if(moveNum >= 0){
		static int forSteps[] = {0,1,2,3};
		ptr = forSteps;
		} else {
		static int backSteps[] = {2,3,0,1};
		ptr = backSteps;
 19a:	0f 2e       	mov	r0, r31
 19c:	f6 e0       	ldi	r31, 0x06	; 6
 19e:	cf 2e       	mov	r12, r31
 1a0:	f2 e0       	ldi	r31, 0x02	; 2
 1a2:	df 2e       	mov	r13, r31
 1a4:	f0 2d       	mov	r31, r0
 1a6:	06 c0       	rjmp	.+12     	; 0x1b4 <moveStepper+0x4a>
void moveStepper(int moveNum, int* stepNumInput){
	int stepNum = *stepNumInput;
	int *ptr;
	if(moveNum >= 0){
		static int forSteps[] = {0,1,2,3};
		ptr = forSteps;
 1a8:	0f 2e       	mov	r0, r31
 1aa:	fe e0       	ldi	r31, 0x0E	; 14
 1ac:	cf 2e       	mov	r12, r31
 1ae:	f2 e0       	ldi	r31, 0x02	; 2
 1b0:	df 2e       	mov	r13, r31
 1b2:	f0 2d       	mov	r31, r0
		} else {
		static int backSteps[] = {2,3,0,1};
		ptr = backSteps;
		moveNum = -moveNum;
	}
	for(int i=0; i < moveNum; i++){
 1b4:	1e 14       	cp	r1, r14
 1b6:	1f 04       	cpc	r1, r15
 1b8:	0c f0       	brlt	.+2      	; 0x1bc <moveStepper+0x52>
 1ba:	6e c0       	rjmp	.+220    	; 0x298 <moveStepper+0x12e>
 1bc:	0f 2e       	mov	r0, r31
 1be:	fe ed       	ldi	r31, 0xDE	; 222
 1c0:	8f 2e       	mov	r8, r31
 1c2:	f2 e0       	ldi	r31, 0x02	; 2
 1c4:	9f 2e       	mov	r9, r31
 1c6:	f0 2d       	mov	r31, r0
 1c8:	06 e1       	ldi	r16, 0x16	; 22
 1ca:	12 e0       	ldi	r17, 0x02	; 2
 1cc:	c7 01       	movw	r24, r14
 1ce:	88 0f       	add	r24, r24
 1d0:	99 1f       	adc	r25, r25
 1d2:	fc 01       	movw	r30, r24
 1d4:	e2 52       	subi	r30, 0x22	; 34
 1d6:	fd 4f       	sbci	r31, 0xFD	; 253
 1d8:	5f 01       	movw	r10, r30
		switch(stepNum){
 1da:	c1 30       	cpi	r28, 0x01	; 1
 1dc:	d1 05       	cpc	r29, r1
 1de:	19 f1       	breq	.+70     	; 0x226 <moveStepper+0xbc>
 1e0:	1c f4       	brge	.+6      	; 0x1e8 <moveStepper+0x7e>
 1e2:	20 97       	sbiw	r28, 0x00	; 0
 1e4:	91 f0       	breq	.+36     	; 0x20a <moveStepper+0xa0>
 1e6:	3a c0       	rjmp	.+116    	; 0x25c <moveStepper+0xf2>
 1e8:	c2 30       	cpi	r28, 0x02	; 2
 1ea:	d1 05       	cpc	r29, r1
 1ec:	51 f1       	breq	.+84     	; 0x242 <moveStepper+0xd8>
 1ee:	c3 30       	cpi	r28, 0x03	; 3
 1f0:	d1 05       	cpc	r29, r1
 1f2:	a1 f5       	brne	.+104    	; 0x25c <moveStepper+0xf2>
			case(3):
			PORTA = motorSteps[*ptr];
 1f4:	d6 01       	movw	r26, r12
 1f6:	ed 91       	ld	r30, X+
 1f8:	fc 91       	ld	r31, X
 1fa:	11 97       	sbiw	r26, 0x01	; 1
 1fc:	e8 5b       	subi	r30, 0xB8	; 184
 1fe:	fc 4f       	sbci	r31, 0xFC	; 252
 200:	80 81       	ld	r24, Z
 202:	82 b9       	out	0x02, r24	; 2
			stepNum = *ptr;
 204:	cd 91       	ld	r28, X+
 206:	dc 91       	ld	r29, X
			break;
 208:	29 c0       	rjmp	.+82     	; 0x25c <moveStepper+0xf2>
			case(0):
			PORTA = motorSteps[*(ptr+1)];
 20a:	d6 01       	movw	r26, r12
 20c:	12 96       	adiw	r26, 0x02	; 2
 20e:	ed 91       	ld	r30, X+
 210:	fc 91       	ld	r31, X
 212:	13 97       	sbiw	r26, 0x03	; 3
 214:	e8 5b       	subi	r30, 0xB8	; 184
 216:	fc 4f       	sbci	r31, 0xFC	; 252
 218:	80 81       	ld	r24, Z
 21a:	82 b9       	out	0x02, r24	; 2
			stepNum = *(ptr+1);
 21c:	12 96       	adiw	r26, 0x02	; 2
 21e:	cd 91       	ld	r28, X+
 220:	dc 91       	ld	r29, X
 222:	13 97       	sbiw	r26, 0x03	; 3
			break;
 224:	1b c0       	rjmp	.+54     	; 0x25c <moveStepper+0xf2>
			case(1):
			PORTA = motorSteps[*(ptr+2)];
 226:	d6 01       	movw	r26, r12
 228:	14 96       	adiw	r26, 0x04	; 4
 22a:	ed 91       	ld	r30, X+
 22c:	fc 91       	ld	r31, X
 22e:	15 97       	sbiw	r26, 0x05	; 5
 230:	e8 5b       	subi	r30, 0xB8	; 184
 232:	fc 4f       	sbci	r31, 0xFC	; 252
 234:	80 81       	ld	r24, Z
 236:	82 b9       	out	0x02, r24	; 2
			stepNum = *(ptr+2);
 238:	14 96       	adiw	r26, 0x04	; 4
 23a:	cd 91       	ld	r28, X+
 23c:	dc 91       	ld	r29, X
 23e:	15 97       	sbiw	r26, 0x05	; 5
			break;
 240:	0d c0       	rjmp	.+26     	; 0x25c <moveStepper+0xf2>
			case(2):
			PORTA = motorSteps[*(ptr+3)];
 242:	d6 01       	movw	r26, r12
 244:	16 96       	adiw	r26, 0x06	; 6
 246:	ed 91       	ld	r30, X+
 248:	fc 91       	ld	r31, X
 24a:	17 97       	sbiw	r26, 0x07	; 7
 24c:	e8 5b       	subi	r30, 0xB8	; 184
 24e:	fc 4f       	sbci	r31, 0xFC	; 252
 250:	80 81       	ld	r24, Z
 252:	82 b9       	out	0x02, r24	; 2
			stepNum = *(ptr+3);
 254:	16 96       	adiw	r26, 0x06	; 6
 256:	cd 91       	ld	r28, X+
 258:	dc 91       	ld	r29, X
 25a:	17 97       	sbiw	r26, 0x07	; 7
			break;
			default:
			break;
		}
		if (moveNum == 50){
 25c:	b2 e3       	ldi	r27, 0x32	; 50
 25e:	eb 16       	cp	r14, r27
 260:	f1 04       	cpc	r15, r1
 262:	29 f4       	brne	.+10     	; 0x26e <moveStepper+0x104>
			//mTimer(15);
			uTimer(delayTable90[i]);
 264:	f4 01       	movw	r30, r8
 266:	80 81       	ld	r24, Z
 268:	91 81       	ldd	r25, Z+1	; 0x01
 26a:	9c d4       	rcall	.+2360   	; 0xba4 <uTimer>
 26c:	0c c0       	rjmp	.+24     	; 0x286 <moveStepper+0x11c>
			} else if (moveNum == 100){
 26e:	f4 e6       	ldi	r31, 0x64	; 100
 270:	ef 16       	cp	r14, r31
 272:	f1 04       	cpc	r15, r1
 274:	29 f4       	brne	.+10     	; 0x280 <moveStepper+0x116>
			//mTimer(15);
			uTimer(delayTable180[i]);
 276:	d8 01       	movw	r26, r16
 278:	8d 91       	ld	r24, X+
 27a:	9c 91       	ld	r25, X
 27c:	93 d4       	rcall	.+2342   	; 0xba4 <uTimer>
 27e:	03 c0       	rjmp	.+6      	; 0x286 <moveStepper+0x11c>
			} else {
			mTimer(20);
 280:	84 e1       	ldi	r24, 0x14	; 20
 282:	90 e0       	ldi	r25, 0x00	; 0
 284:	6f d4       	rcall	.+2270   	; 0xb64 <mTimer>
 286:	b2 e0       	ldi	r27, 0x02	; 2
 288:	8b 0e       	add	r8, r27
 28a:	91 1c       	adc	r9, r1
 28c:	0e 5f       	subi	r16, 0xFE	; 254
 28e:	1f 4f       	sbci	r17, 0xFF	; 255
		} else {
		static int backSteps[] = {2,3,0,1};
		ptr = backSteps;
		moveNum = -moveNum;
	}
	for(int i=0; i < moveNum; i++){
 290:	8a 14       	cp	r8, r10
 292:	9b 04       	cpc	r9, r11
 294:	09 f0       	breq	.+2      	; 0x298 <moveStepper+0x12e>
 296:	a1 cf       	rjmp	.-190    	; 0x1da <moveStepper+0x70>
			uTimer(delayTable180[i]);
			} else {
			mTimer(20);
		}
	}
	*stepNumInput = stepNum;
 298:	f3 01       	movw	r30, r6
 29a:	d1 83       	std	Z+1, r29	; 0x01
 29c:	c0 83       	st	Z, r28
 29e:	df 91       	pop	r29
 2a0:	cf 91       	pop	r28
 2a2:	1f 91       	pop	r17
 2a4:	0f 91       	pop	r16
 2a6:	ff 90       	pop	r15
 2a8:	ef 90       	pop	r14
 2aa:	df 90       	pop	r13
 2ac:	cf 90       	pop	r12
 2ae:	bf 90       	pop	r11
 2b0:	af 90       	pop	r10
 2b2:	9f 90       	pop	r9
 2b4:	8f 90       	pop	r8
 2b6:	7f 90       	pop	r7
 2b8:	6f 90       	pop	r6
 2ba:	08 95       	ret

000002bc <LCDBusyLoop>:
	//This function waits till lcd is BUSY

	uint8_t busy,status=0x00,temp;

	//Change Port to input type because we are reading data
	LCD_DATA_DDR&=0xF0;
 2bc:	87 b1       	in	r24, 0x07	; 7
 2be:	80 7f       	andi	r24, 0xF0	; 240
 2c0:	87 b9       	out	0x07, r24	; 7

	//change LCD mode
	SET_RW();		//Read mode
 2c2:	45 9a       	sbi	0x08, 5	; 8
	CLEAR_RS();		//Read status
 2c4:	46 98       	cbi	0x08, 6	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2c6:	82 e0       	ldi	r24, 0x02	; 2
 2c8:	8a 95       	dec	r24
 2ca:	f1 f7       	brne	.-4      	; 0x2c8 <LCDBusyLoop+0xc>
 2cc:	00 c0       	rjmp	.+0      	; 0x2ce <LCDBusyLoop+0x12>
	_delay_us(0.5);		//tAS
	
	do
	{

		SET_E();
 2ce:	47 9a       	sbi	0x08, 7	; 8
 2d0:	92 e0       	ldi	r25, 0x02	; 2
 2d2:	9a 95       	dec	r25
 2d4:	f1 f7       	brne	.-4      	; 0x2d2 <LCDBusyLoop+0x16>
 2d6:	00 c0       	rjmp	.+0      	; 0x2d8 <LCDBusyLoop+0x1c>

		//Wait tDA for data to become available
		_delay_us(0.5);
		
		status=LCD_DATA_PIN;
 2d8:	86 b1       	in	r24, 0x06	; 6
		status=status<<4;
 2da:	82 95       	swap	r24
 2dc:	80 7f       	andi	r24, 0xF0	; 240
 2de:	92 e0       	ldi	r25, 0x02	; 2
 2e0:	9a 95       	dec	r25
 2e2:	f1 f7       	brne	.-4      	; 0x2e0 <LCDBusyLoop+0x24>
 2e4:	00 c0       	rjmp	.+0      	; 0x2e6 <LCDBusyLoop+0x2a>

		_delay_us(0.5);
		
		//Pull E low
		CLEAR_E();
 2e6:	47 98       	cbi	0x08, 7	; 8
 2e8:	95 e0       	ldi	r25, 0x05	; 5
 2ea:	9a 95       	dec	r25
 2ec:	f1 f7       	brne	.-4      	; 0x2ea <LCDBusyLoop+0x2e>
 2ee:	00 00       	nop
		_delay_us(1);	//tEL
		
		SET_E();
 2f0:	47 9a       	sbi	0x08, 7	; 8
 2f2:	92 e0       	ldi	r25, 0x02	; 2
 2f4:	9a 95       	dec	r25
 2f6:	f1 f7       	brne	.-4      	; 0x2f4 <LCDBusyLoop+0x38>
 2f8:	00 c0       	rjmp	.+0      	; 0x2fa <LCDBusyLoop+0x3e>
		_delay_us(0.5);
		
		temp=LCD_DATA_PIN;
 2fa:	96 b1       	in	r25, 0x06	; 6
 2fc:	92 e0       	ldi	r25, 0x02	; 2
 2fe:	9a 95       	dec	r25
 300:	f1 f7       	brne	.-4      	; 0x2fe <LCDBusyLoop+0x42>
 302:	00 c0       	rjmp	.+0      	; 0x304 <LCDBusyLoop+0x48>

		busy=status & 0b10000000;

		_delay_us(0.5);
		
		CLEAR_E();
 304:	47 98       	cbi	0x08, 7	; 8
 306:	95 e0       	ldi	r25, 0x05	; 5
 308:	9a 95       	dec	r25
 30a:	f1 f7       	brne	.-4      	; 0x308 <LCDBusyLoop+0x4c>
 30c:	00 00       	nop
		_delay_us(1);	//tEL
		
	}while(busy);
 30e:	88 23       	and	r24, r24
 310:	f4 f2       	brlt	.-68     	; 0x2ce <LCDBusyLoop+0x12>

	CLEAR_RW();		//write mode
 312:	45 98       	cbi	0x08, 5	; 8
	//Change Port to output
	LCD_DATA_DDR|=0x0F;
 314:	87 b1       	in	r24, 0x07	; 7
 316:	8f 60       	ori	r24, 0x0F	; 15
 318:	87 b9       	out	0x07, r24	; 7
 31a:	08 95       	ret

0000031c <LCDByte>:
//NOTE: THIS FUNCTION RETURS ONLY WHEN LCD HAS PROCESSED THE COMMAND

uint8_t hn,ln;			//Nibbles
uint8_t temp;

hn=c>>4;
 31c:	28 2f       	mov	r18, r24
 31e:	22 95       	swap	r18
 320:	2f 70       	andi	r18, 0x0F	; 15
ln=(c & 0x0F);
 322:	8f 70       	andi	r24, 0x0F	; 15

if(isdata==0)
 324:	61 11       	cpse	r22, r1
 326:	02 c0       	rjmp	.+4      	; 0x32c <LCDByte+0x10>
	CLEAR_RS();
 328:	46 98       	cbi	0x08, 6	; 8
 32a:	01 c0       	rjmp	.+2      	; 0x32e <LCDByte+0x12>
else
	SET_RS();
 32c:	46 9a       	sbi	0x08, 6	; 8
 32e:	92 e0       	ldi	r25, 0x02	; 2
 330:	9a 95       	dec	r25
 332:	f1 f7       	brne	.-4      	; 0x330 <LCDByte+0x14>
 334:	00 c0       	rjmp	.+0      	; 0x336 <LCDByte+0x1a>

_delay_us(0.500);		//tAS


SET_E();
 336:	47 9a       	sbi	0x08, 7	; 8

//Send high nibble

temp=(LCD_DATA_PORT & 0XF0)|(hn);
 338:	98 b1       	in	r25, 0x08	; 8
 33a:	90 7f       	andi	r25, 0xF0	; 240
 33c:	92 2b       	or	r25, r18
LCD_DATA_PORT=temp;
 33e:	98 b9       	out	0x08, r25	; 8
 340:	95 e0       	ldi	r25, 0x05	; 5
 342:	9a 95       	dec	r25
 344:	f1 f7       	brne	.-4      	; 0x342 <LCDByte+0x26>
 346:	00 00       	nop
_delay_us(1);			//tEH


//Now data lines are stable pull E low for transmission

CLEAR_E();
 348:	47 98       	cbi	0x08, 7	; 8
 34a:	95 e0       	ldi	r25, 0x05	; 5
 34c:	9a 95       	dec	r25
 34e:	f1 f7       	brne	.-4      	; 0x34c <LCDByte+0x30>
 350:	00 00       	nop

_delay_us(1);

//Send the lower nibble
SET_E();
 352:	47 9a       	sbi	0x08, 7	; 8

temp=(LCD_DATA_PORT & 0XF0)|(ln);
 354:	98 b1       	in	r25, 0x08	; 8
 356:	90 7f       	andi	r25, 0xF0	; 240
 358:	89 2b       	or	r24, r25

LCD_DATA_PORT=temp;
 35a:	88 b9       	out	0x08, r24	; 8
 35c:	85 e0       	ldi	r24, 0x05	; 5
 35e:	8a 95       	dec	r24
 360:	f1 f7       	brne	.-4      	; 0x35e <LCDByte+0x42>
 362:	00 00       	nop
_delay_us(1);			//tEH
						//Do not wait too long, 1 us is good

//SEND

CLEAR_E();
 364:	47 98       	cbi	0x08, 7	; 8
 366:	95 e0       	ldi	r25, 0x05	; 5
 368:	9a 95       	dec	r25
 36a:	f1 f7       	brne	.-4      	; 0x368 <LCDByte+0x4c>
 36c:	00 00       	nop

_delay_us(1);			//tEL

LCDBusyLoop();
 36e:	a6 cf       	rjmp	.-180    	; 0x2bc <LCDBusyLoop>
 370:	08 95       	ret

00000372 <InitLCD>:
	LCD_DATA_DDR|=0x0F;

}

void InitLCD(uint8_t style)
{
 372:	cf 93       	push	r28
 374:	c8 2f       	mov	r28, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 376:	2f ef       	ldi	r18, 0xFF	; 255
 378:	86 e7       	ldi	r24, 0x76	; 118
 37a:	91 e0       	ldi	r25, 0x01	; 1
 37c:	21 50       	subi	r18, 0x01	; 1
 37e:	80 40       	sbci	r24, 0x00	; 0
 380:	90 40       	sbci	r25, 0x00	; 0
 382:	e1 f7       	brne	.-8      	; 0x37c <InitLCD+0xa>
 384:	00 c0       	rjmp	.+0      	; 0x386 <InitLCD+0x14>
 386:	00 00       	nop
	
	//After power on Wait for LCD to Initialize
	_delay_ms(30);
		
	//Set IO Ports
	LCD_DATA_DDR|=(0x0F);
 388:	87 b1       	in	r24, 0x07	; 7
 38a:	8f 60       	ori	r24, 0x0F	; 15
 38c:	87 b9       	out	0x07, r24	; 7
	LCD_E_DDR|=(1<<LCD_E_POS);
 38e:	3f 9a       	sbi	0x07, 7	; 7
	LCD_RS_DDR|=(1<<LCD_RS_POS);
 390:	3e 9a       	sbi	0x07, 6	; 7
	LCD_RW_DDR|=(1<<LCD_RW_POS);
 392:	3d 9a       	sbi	0x07, 5	; 7

	LCD_DATA_PORT&=0XF0;
 394:	88 b1       	in	r24, 0x08	; 8
 396:	80 7f       	andi	r24, 0xF0	; 240
 398:	88 b9       	out	0x08, r24	; 8
	CLEAR_E();
 39a:	47 98       	cbi	0x08, 7	; 8
	CLEAR_RW();
 39c:	45 98       	cbi	0x08, 5	; 8
	CLEAR_RS();
 39e:	46 98       	cbi	0x08, 6	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3a0:	00 c0       	rjmp	.+0      	; 0x3a2 <InitLCD+0x30>
 3a2:	00 c0       	rjmp	.+0      	; 0x3a4 <InitLCD+0x32>
 3a4:	00 00       	nop

	//Set 4-bit mode
	_delay_us(0.3);	//tAS
	
	SET_E();
 3a6:	47 9a       	sbi	0x08, 7	; 8
	LCD_DATA_PORT|=(0b00000010); //[B] To transfer 0b00100000 i was using LCD_DATA_PORT|=0b00100000
 3a8:	41 9a       	sbi	0x08, 1	; 8
 3aa:	25 e0       	ldi	r18, 0x05	; 5
 3ac:	2a 95       	dec	r18
 3ae:	f1 f7       	brne	.-4      	; 0x3ac <InitLCD+0x3a>
 3b0:	00 00       	nop
	_delay_us(1);
	
	CLEAR_E();
 3b2:	47 98       	cbi	0x08, 7	; 8
 3b4:	85 e0       	ldi	r24, 0x05	; 5
 3b6:	8a 95       	dec	r24
 3b8:	f1 f7       	brne	.-4      	; 0x3b6 <InitLCD+0x44>
 3ba:	00 00       	nop
	_delay_us(1);
		
	//Wait for LCD to execute the Functionset Command
	LCDBusyLoop();                                    //[B] Forgot this delay
 3bc:	7f df       	rcall	.-258    	; 0x2bc <LCDBusyLoop>

	//Now the LCD is in 4-bit mode

	LCDCmd(0b00001100|style);	//Display On
 3be:	60 e0       	ldi	r22, 0x00	; 0
 3c0:	8c 2f       	mov	r24, r28
 3c2:	8c 60       	ori	r24, 0x0C	; 12
 3c4:	ab df       	rcall	.-170    	; 0x31c <LCDByte>
	LCDCmd(0b00101000);			//function set 4-bit,2 line 5x7 dot format
 3c6:	60 e0       	ldi	r22, 0x00	; 0
 3c8:	88 e2       	ldi	r24, 0x28	; 40
 3ca:	a8 df       	rcall	.-176    	; 0x31c <LCDByte>
}
 3cc:	cf 91       	pop	r28
 3ce:	08 95       	ret

000003d0 <LCDWriteString>:
void LCDWriteString(const char *msg)
{
 3d0:	cf 93       	push	r28
 3d2:	df 93       	push	r29
 3d4:	ec 01       	movw	r28, r24
	Arguments:
	msg: a null terminated string to print


	*****************************************************************/
 while(*msg!='\0')
 3d6:	88 81       	ld	r24, Y
 3d8:	88 23       	and	r24, r24
 3da:	31 f0       	breq	.+12     	; 0x3e8 <LCDWriteString+0x18>
 3dc:	21 96       	adiw	r28, 0x01	; 1
 {
	LCDData(*msg);
 3de:	61 e0       	ldi	r22, 0x01	; 1
 3e0:	9d df       	rcall	.-198    	; 0x31c <LCDByte>
	Arguments:
	msg: a null terminated string to print


	*****************************************************************/
 while(*msg!='\0')
 3e2:	89 91       	ld	r24, Y+
 3e4:	81 11       	cpse	r24, r1
 3e6:	fb cf       	rjmp	.-10     	; 0x3de <LCDWriteString+0xe>
 {
	LCDData(*msg);
	msg++;
 }
}
 3e8:	df 91       	pop	r29
 3ea:	cf 91       	pop	r28
 3ec:	08 95       	ret

000003ee <LCDWriteInt>:

void LCDWriteInt(int val,unsigned int field_length)
{
 3ee:	ef 92       	push	r14
 3f0:	ff 92       	push	r15
 3f2:	0f 93       	push	r16
 3f4:	1f 93       	push	r17
 3f6:	cf 93       	push	r28
 3f8:	df 93       	push	r29
 3fa:	00 d0       	rcall	.+0      	; 0x3fc <LCDWriteInt+0xe>
 3fc:	1f 92       	push	r1
 3fe:	1f 92       	push	r1
 400:	cd b7       	in	r28, 0x3d	; 61
 402:	de b7       	in	r29, 0x3e	; 62
 404:	7b 01       	movw	r14, r22
	2)unsigned int field_length :total length of field in which the value is printed
	must be between 1-5 if it is -1 the field length is no of digits in the val

	****************************************************************/

	char str[5]={0,0,0,0,0};
 406:	fe 01       	movw	r30, r28
 408:	31 96       	adiw	r30, 0x01	; 1
 40a:	25 e0       	ldi	r18, 0x05	; 5
 40c:	df 01       	movw	r26, r30
 40e:	1d 92       	st	X+, r1
 410:	2a 95       	dec	r18
 412:	e9 f7       	brne	.-6      	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
	int i=4,j=0;
	while(val)
 414:	00 97       	sbiw	r24, 0x00	; 0
 416:	51 f0       	breq	.+20     	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
 418:	35 96       	adiw	r30, 0x05	; 5
	{
	str[i]=val%10;
 41a:	2a e0       	ldi	r18, 0x0A	; 10
 41c:	30 e0       	ldi	r19, 0x00	; 0
 41e:	b9 01       	movw	r22, r18
 420:	d0 d3       	rcall	.+1952   	; 0xbc2 <__divmodhi4>
 422:	82 93       	st	-Z, r24
	val=val/10;
 424:	86 2f       	mov	r24, r22
 426:	97 2f       	mov	r25, r23

	****************************************************************/

	char str[5]={0,0,0,0,0};
	int i=4,j=0;
	while(val)
 428:	00 97       	sbiw	r24, 0x00	; 0
 42a:	c9 f7       	brne	.-14     	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
	{
	str[i]=val%10;
	val=val/10;
	i--;
	}
	if(field_length==-1)
 42c:	bf ef       	ldi	r27, 0xFF	; 255
 42e:	eb 16       	cp	r14, r27
 430:	fb 06       	cpc	r15, r27
 432:	69 f4       	brne	.+26     	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
		while(str[j]==0) j++;
 434:	89 81       	ldd	r24, Y+1	; 0x01
 436:	81 11       	cpse	r24, r1
 438:	1d c0       	rjmp	.+58     	; 0x474 <__LOCK_REGION_LENGTH__+0x74>
 43a:	fe 01       	movw	r30, r28
 43c:	32 96       	adiw	r30, 0x02	; 2
 43e:	00 e0       	ldi	r16, 0x00	; 0
 440:	10 e0       	ldi	r17, 0x00	; 0
 442:	0f 5f       	subi	r16, 0xFF	; 255
 444:	1f 4f       	sbci	r17, 0xFF	; 255
 446:	81 91       	ld	r24, Z+
 448:	88 23       	and	r24, r24
 44a:	d9 f3       	breq	.-10     	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
 44c:	0f c0       	rjmp	.+30     	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
	else
		j=5-field_length;
 44e:	05 e0       	ldi	r16, 0x05	; 5
 450:	10 e0       	ldi	r17, 0x00	; 0
 452:	0e 19       	sub	r16, r14
 454:	1f 09       	sbc	r17, r15
 456:	0a c0       	rjmp	.+20     	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>

	if(val<0) LCDData('-');
	for(i=j;i<5;i++)
	{
	LCDData(48+str[i]);
 458:	f8 01       	movw	r30, r16
 45a:	81 91       	ld	r24, Z+
 45c:	8f 01       	movw	r16, r30
 45e:	61 e0       	ldi	r22, 0x01	; 1
 460:	80 5d       	subi	r24, 0xD0	; 208
 462:	5c df       	rcall	.-328    	; 0x31c <LCDByte>
		while(str[j]==0) j++;
	else
		j=5-field_length;

	if(val<0) LCDData('-');
	for(i=j;i<5;i++)
 464:	0e 15       	cp	r16, r14
 466:	1f 05       	cpc	r17, r15
 468:	b9 f7       	brne	.-18     	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
 46a:	11 c0       	rjmp	.+34     	; 0x48e <__LOCK_REGION_LENGTH__+0x8e>
 46c:	05 30       	cpi	r16, 0x05	; 5
 46e:	11 05       	cpc	r17, r1
 470:	1c f0       	brlt	.+6      	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
 472:	0d c0       	rjmp	.+26     	; 0x48e <__LOCK_REGION_LENGTH__+0x8e>
	str[i]=val%10;
	val=val/10;
	i--;
	}
	if(field_length==-1)
		while(str[j]==0) j++;
 474:	00 e0       	ldi	r16, 0x00	; 0
 476:	10 e0       	ldi	r17, 0x00	; 0
 478:	81 e0       	ldi	r24, 0x01	; 1
 47a:	90 e0       	ldi	r25, 0x00	; 0
 47c:	8c 0f       	add	r24, r28
 47e:	9d 1f       	adc	r25, r29
 480:	08 0f       	add	r16, r24
 482:	19 1f       	adc	r17, r25
 484:	7e 01       	movw	r14, r28
 486:	96 e0       	ldi	r25, 0x06	; 6
 488:	e9 0e       	add	r14, r25
 48a:	f1 1c       	adc	r15, r1
 48c:	e5 cf       	rjmp	.-54     	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
	if(val<0) LCDData('-');
	for(i=j;i<5;i++)
	{
	LCDData(48+str[i]);
	}
}
 48e:	0f 90       	pop	r0
 490:	0f 90       	pop	r0
 492:	0f 90       	pop	r0
 494:	0f 90       	pop	r0
 496:	0f 90       	pop	r0
 498:	df 91       	pop	r29
 49a:	cf 91       	pop	r28
 49c:	1f 91       	pop	r17
 49e:	0f 91       	pop	r16
 4a0:	ff 90       	pop	r15
 4a2:	ef 90       	pop	r14
 4a4:	08 95       	ret

000004a6 <LCDGotoXY>:
void LCDGotoXY(uint8_t x,uint8_t y)
{
 if(x<40)
 4a6:	88 32       	cpi	r24, 0x28	; 40
 4a8:	28 f4       	brcc	.+10     	; 0x4b4 <LCDGotoXY+0xe>
 {
  if(y) x|=0b01000000;
 4aa:	61 11       	cpse	r22, r1
 4ac:	80 64       	ori	r24, 0x40	; 64
  x|=0b10000000;
  LCDCmd(x);
 4ae:	60 e0       	ldi	r22, 0x00	; 0
 4b0:	80 68       	ori	r24, 0x80	; 128
 4b2:	34 cf       	rjmp	.-408    	; 0x31c <LCDByte>
 4b4:	08 95       	ret

000004b6 <setup>:
* DESC: initializes the linked queue to 'NULL' status
* INPUT: the head and tail pointers by reference
*/

void setup(link **h,link **t){
	*h = NULL;		/* Point the head to NOTHING (NULL) */
 4b6:	fc 01       	movw	r30, r24
 4b8:	11 82       	std	Z+1, r1	; 0x01
 4ba:	10 82       	st	Z, r1
	*t = NULL;		/* Point the tail to NOTHING (NULL) */
 4bc:	fb 01       	movw	r30, r22
 4be:	11 82       	std	Z+1, r1	; 0x01
 4c0:	10 82       	st	Z, r1
 4c2:	08 95       	ret

000004c4 <initLink>:

	/**************************************************************************************
	* DESC: This initializes a link and returns the pointer to the new link or NULL if error
	* INPUT: the head and tail pointers by reference
	*/
	void initLink(link **newLink){
 4c4:	cf 93       	push	r28
 4c6:	df 93       	push	r29
 4c8:	ec 01       	movw	r28, r24
		//link *l;
		*newLink = malloc(sizeof(link));
 4ca:	84 e0       	ldi	r24, 0x04	; 4
 4cc:	90 e0       	ldi	r25, 0x00	; 0
 4ce:	a0 d3       	rcall	.+1856   	; 0xc10 <malloc>
 4d0:	99 83       	std	Y+1, r25	; 0x01
 4d2:	88 83       	st	Y, r24
		(*newLink)->next = NULL;
 4d4:	fc 01       	movw	r30, r24
 4d6:	13 82       	std	Z+3, r1	; 0x03
 4d8:	12 82       	std	Z+2, r1	; 0x02
		return;
		}/*initLink*/
 4da:	df 91       	pop	r29
 4dc:	cf 91       	pop	r28
 4de:	08 95       	ret

000004e0 <enqueue>:
*  of the queue accordingly
*  INPUT: the head and tail pointers, and a pointer to the new link that was created
*/
/* will put an item at the tail of the queue */
void enqueue(link **h, link **t, link **nL){
	if (*t != NULL){
 4e0:	db 01       	movw	r26, r22
 4e2:	ed 91       	ld	r30, X+
 4e4:	fc 91       	ld	r31, X
 4e6:	30 97       	sbiw	r30, 0x00	; 0
 4e8:	61 f0       	breq	.+24     	; 0x502 <enqueue+0x22>
		/* Not an empty queue */
		(*t)->next = *nL;
 4ea:	da 01       	movw	r26, r20
 4ec:	8d 91       	ld	r24, X+
 4ee:	9c 91       	ld	r25, X
 4f0:	11 97       	sbiw	r26, 0x01	; 1
 4f2:	93 83       	std	Z+3, r25	; 0x03
 4f4:	82 83       	std	Z+2, r24	; 0x02
		*t = *nL; //(*t)->next;
 4f6:	8d 91       	ld	r24, X+
 4f8:	9c 91       	ld	r25, X
 4fa:	fb 01       	movw	r30, r22
 4fc:	91 83       	std	Z+1, r25	; 0x01
 4fe:	80 83       	st	Z, r24
 500:	08 95       	ret
		}/*if*/
	else{
		/* It's an empty Queue */
		//(*h)->next = *nL;
		//should be this
		*h = *nL;
 502:	da 01       	movw	r26, r20
 504:	2d 91       	ld	r18, X+
 506:	3c 91       	ld	r19, X
 508:	11 97       	sbiw	r26, 0x01	; 1
 50a:	fc 01       	movw	r30, r24
 50c:	31 83       	std	Z+1, r19	; 0x01
 50e:	20 83       	st	Z, r18
		*t = *nL;
 510:	8d 91       	ld	r24, X+
 512:	9c 91       	ld	r25, X
 514:	db 01       	movw	r26, r22
 516:	8d 93       	st	X+, r24
 518:	9c 93       	st	X, r25
 51a:	08 95       	ret

0000051c <dequeue>:
* DESC : Removes the link from the head of the list and assigns it to deQueuedLink
* INPUT: The head and tail pointers, and a ptr 'deQueuedLink'
* 		 which the removed link will be assigned to
*/
/* This will remove the link and element within the link from the head of the queue */
void dequeue(link **h, link **t, link **deQueuedLink) {
 51c:	fc 01       	movw	r30, r24
	*deQueuedLink = *h;  // Assign the head to deQueuedLink
 51e:	80 81       	ld	r24, Z
 520:	91 81       	ldd	r25, Z+1	; 0x01
 522:	da 01       	movw	r26, r20
 524:	8d 93       	st	X+, r24
 526:	9c 93       	st	X, r25
	if (*h != NULL) {    // Ensure it's not an empty queue
 528:	a0 81       	ld	r26, Z
 52a:	b1 81       	ldd	r27, Z+1	; 0x01
 52c:	10 97       	sbiw	r26, 0x00	; 0
 52e:	59 f0       	breq	.+22     	; 0x546 <dequeue+0x2a>
		*h = (*h)->next; // Move the head to the next link
 530:	12 96       	adiw	r26, 0x02	; 2
 532:	8d 91       	ld	r24, X+
 534:	9c 91       	ld	r25, X
 536:	13 97       	sbiw	r26, 0x03	; 3
 538:	91 83       	std	Z+1, r25	; 0x01
 53a:	80 83       	st	Z, r24
		if (*h == NULL) { // If the queue is now empty
 53c:	89 2b       	or	r24, r25
 53e:	19 f4       	brne	.+6      	; 0x546 <dequeue+0x2a>
			*t = NULL;    // Update the tail to NULL
 540:	fb 01       	movw	r30, r22
 542:	11 82       	std	Z+1, r1	; 0x01
 544:	10 82       	st	Z, r1
 546:	08 95       	ret

00000548 <main>:
	FE = 3
};

volatile char rampDown = 0;//rampDown flag

int main() {
 548:	cf 93       	push	r28
 54a:	df 93       	push	r29
 54c:	cd b7       	in	r28, 0x3d	; 61
 54e:	de b7       	in	r29, 0x3e	; 62
 550:	2a 97       	sbiw	r28, 0x0a	; 10
 552:	0f b6       	in	r0, 0x3f	; 63
 554:	f8 94       	cli
 556:	de bf       	out	0x3e, r29	; 62
 558:	0f be       	out	0x3f, r0	; 63
 55a:	cd bf       	out	0x3d, r28	; 61
	int stepNum;
	timer8MHz();//setup the chip clock to 8 MHz
 55c:	f9 d2       	rcall	.+1522   	; 0xb50 <timer8MHz>
	DDRL = 0xFF;//sets debug lights to output
 55e:	8f ef       	ldi	r24, 0xFF	; 255
 560:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__TEXT_REGION_LENGTH__+0x7c010a>
	DDRA = 0xFF;//stepper output
 564:	81 b9       	out	0x01, r24	; 1
	DDRB = 0x03;//sets B0-B1 to output
 566:	83 e0       	ldi	r24, 0x03	; 3
 568:	84 b9       	out	0x04, r24	; 4
	DDRE = 0x00;//all E pins on input
	
	//Initialize LCD module
	InitLCD(LS_BLINK|LS_ULINE);
 56a:	1d b8       	out	0x0d, r1	; 13
 56c:	02 df       	rcall	.-508    	; 0x372 <InitLCD>

	//Clear the screen
	LCDClear();
 56e:	60 e0       	ldi	r22, 0x00	; 0
 570:	81 e0       	ldi	r24, 0x01	; 1
 572:	d4 de       	rcall	.-600    	; 0x31c <LCDByte>
	LCDWriteString("Program Setup");
 574:	8c e4       	ldi	r24, 0x4C	; 76
 576:	93 e0       	ldi	r25, 0x03	; 3
 578:	2b df       	rcall	.-426    	; 0x3d0 <LCDWriteString>
	mTimer(500);
 57a:	84 ef       	ldi	r24, 0xF4	; 244
 57c:	91 e0       	ldi	r25, 0x01	; 1
 57e:	f2 d2       	rcall	.+1508   	; 0xb64 <mTimer>
 580:	80 91 43 03 	lds	r24, 0x0343	; 0x800343 <motorState>
	PORTB = motorState;
 584:	85 b9       	out	0x05, r24	; 5
 586:	f8 94       	cli
	
	cli(); // disable all of the interrupt ==================================
 588:	8d b3       	in	r24, 0x1d	; 29

	// config the external interrupt ========================================
	EIMSK |= (1 << INT0) | (1 << INT1) | (1 << INT2) | (1 << INT5);                                     // enable INT0-INT2 and INT5
 58a:	87 62       	ori	r24, 0x27	; 39
 58c:	8d bb       	out	0x1d, r24	; 29
 58e:	e9 e6       	ldi	r30, 0x69	; 105
	EICRA |= (1 << ISC21) | (1 << ISC20) | (1 << ISC11) | (1 << ISC10) | (1 << ISC01);                  // rising edge interrupt for INT1-INT2, falling edge for INT0
 590:	f0 e0       	ldi	r31, 0x00	; 0
 592:	80 81       	ld	r24, Z
 594:	8e 63       	ori	r24, 0x3E	; 62
 596:	80 83       	st	Z, r24
 598:	ea e6       	ldi	r30, 0x6A	; 106
	EICRB |= (1 << ISC50);			     					                                            // rising edge for INT5
 59a:	f0 e0       	ldi	r31, 0x00	; 0
 59c:	80 81       	ld	r24, Z
 59e:	84 60       	ori	r24, 0x04	; 4
 5a0:	80 83       	st	Z, r24
 5a2:	ea e7       	ldi	r30, 0x7A	; 122

	// config ADC ===========================================================
	// by default, the ADC input (analog input) is set to ADC0 / PORTF0
	ADCSRA |= (1 << ADEN);                       // enable ADC
 5a4:	f0 e0       	ldi	r31, 0x00	; 0
 5a6:	80 81       	ld	r24, Z
 5a8:	80 68       	ori	r24, 0x80	; 128
 5aa:	80 83       	st	Z, r24
 5ac:	80 81       	ld	r24, Z
	ADCSRA |= (1 << ADIE);                       // enable interrupt of ADC
 5ae:	88 60       	ori	r24, 0x08	; 8
 5b0:	80 83       	st	Z, r24
 5b2:	ec e7       	ldi	r30, 0x7C	; 124
	ADMUX  |= (1 << REFS0);						 //AVCC with external capacitor at AREF pin
 5b4:	f0 e0       	ldi	r31, 0x00	; 0
 5b6:	80 81       	ld	r24, Z
 5b8:	80 64       	ori	r24, 0x40	; 64
 5ba:	80 83       	st	Z, r24
 5bc:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x7c0090>
	
	//Setup Timer 3 for belt delay
	//These two registers should already be 0 but I'm doing a sanity check
	TCCR3A = 0x00;
 5c0:	e1 e9       	ldi	r30, 0x91	; 145
	TCCR3B &= ~(0xDF);
 5c2:	f0 e0       	ldi	r31, 0x00	; 0
 5c4:	80 81       	ld	r24, Z
 5c6:	80 72       	andi	r24, 0x20	; 32
 5c8:	80 83       	st	Z, r24
 5ca:	80 81       	ld	r24, Z
	//Prescaler to 256, page 157 for details
	TCCR3B |= (1 << CS32);
 5cc:	84 60       	ori	r24, 0x04	; 4
 5ce:	80 83       	st	Z, r24
 5d0:	87 ee       	ldi	r24, 0xE7	; 231
	
	//time to count to max value: 256 *(2^16-1) =16,776,960 cycles ~= 2 seconds
	//((2^16-1)-(59285))*256/(8*10^6)=0.2s, 59285 = E795
	TCNT3H = 0xE7;
 5d2:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <__TEXT_REGION_LENGTH__+0x7c0095>
 5d6:	85 e9       	ldi	r24, 0x95	; 149
	TCNT3L = 0x95;
 5d8:	80 93 94 00 	sts	0x0094, r24	; 0x800094 <__TEXT_REGION_LENGTH__+0x7c0094>
	
	// sets the Global Enable for all interrupts ============================
	sei();
 5dc:	78 94       	sei
	
	//stepper initialization.
	LCDClear();
 5de:	60 e0       	ldi	r22, 0x00	; 0
 5e0:	81 e0       	ldi	r24, 0x01	; 1
 5e2:	9c de       	rcall	.-712    	; 0x31c <LCDByte>
 5e4:	9f dd       	rcall	.-1218   	; 0x124 <homeMotor>
	
	stepNum = homeMotor();
 5e6:	9a 83       	std	Y+2, r25	; 0x02
 5e8:	89 83       	std	Y+1, r24	; 0x01
 5ea:	fc 01       	movw	r30, r24
 5ec:	e8 5b       	subi	r30, 0xB8	; 184
	PORTA = motorSteps[stepNum];
 5ee:	fc 4f       	sbci	r31, 0xFC	; 252
 5f0:	80 81       	ld	r24, Z
 5f2:	82 b9       	out	0x02, r24	; 2
 5f4:	be 01       	movw	r22, r28
	link *head;			/* The ptr to the head of the queue */
	link *tail;			/* The ptr to the tail of the queue */
	link *newLink;		/* A ptr to a link aggregate data type (struct) */
	link *rtnLink;		/* same as the above */
	
	setup(&head,&tail);//sets up linked list
 5f6:	6b 5f       	subi	r22, 0xFB	; 251
 5f8:	7f 4f       	sbci	r23, 0xFF	; 255
 5fa:	ce 01       	movw	r24, r28
 5fc:	03 96       	adiw	r24, 0x03	; 3
 5fe:	5b df       	rcall	.-330    	; 0x4b6 <setup>
 600:	1a 86       	std	Y+10, r1	; 0x0a

	rtnLink = NULL;
 602:	19 86       	std	Y+9, r1	; 0x09
	newLink = NULL;
 604:	18 86       	std	Y+8, r1	; 0x08
 606:	1f 82       	std	Y+7, r1	; 0x07
	
	STATE = 0;
 608:	10 92 42 03 	sts	0x0342, r1	; 0x800342 <STATE>
	//pwm setup to 40% duty cycle
	pwm();
 60c:	8c d2       	rcall	.+1304   	; 0xb26 <pwm>
 60e:	8f e7       	ldi	r24, 0x7F	; 127
	pwmSet(127);
 610:	9d d2       	rcall	.+1338   	; 0xb4c <pwmSet>
 612:	82 e0       	ldi	r24, 0x02	; 2
 614:	80 93 43 03 	sts	0x0343, r24	; 0x800343 <motorState>
	motorState = 0x02;
 618:	90 91 43 03 	lds	r25, 0x0343	; 0x800343 <motorState>
	PORTB |= motorState;
 61c:	85 b1       	in	r24, 0x05	; 5
 61e:	89 2b       	or	r24, r25
 620:	85 b9       	out	0x05, r24	; 5
 622:	0f 2e       	mov	r0, r31
 624:	f3 e0       	ldi	r31, 0x03	; 3
	goto POLLING_STAGE;

	// POLLING STATE
	POLLING_STAGE:
	if((rampDown == 1) && (tail == NULL)){
		STATE = 3;
 626:	5f 2e       	mov	r5, r31
 628:	f0 2d       	mov	r31, r0
 62a:	a5 2c       	mov	r10, r5
 62c:	0f 2e       	mov	r0, r31
 62e:	fb e0       	ldi	r31, 0x0B	; 11
		} //do nothing if an ADC convert is in progress
		goto POLLING_STAGE;
	}
	BUCKET_STAGE:
	{
		PORTL = (1 << PINL5);
 630:	ef 2e       	mov	r14, r31
 632:	ff 24       	eor	r15, r15
 634:	f3 94       	inc	r15
 636:	f0 2d       	mov	r31, r0
 638:	0f 2e       	mov	r0, r31
 63a:	f5 e9       	ldi	r31, 0x95	; 149
		//Reset the state variable
		STATE = 0;
		motorState = 0x02;
		PORTB = motorState & 0x03;
		//must match value at timer setup stage
		TCNT3H = 0xE7;
 63c:	6f 2e       	mov	r6, r31
 63e:	71 2c       	mov	r7, r1
 640:	f0 2d       	mov	r31, r0
 642:	0f 2e       	mov	r0, r31
 644:	f4 e9       	ldi	r31, 0x94	; 148
		TCNT3L = 0x95;
 646:	8f 2e       	mov	r8, r31
 648:	91 2c       	mov	r9, r1
 64a:	f0 2d       	mov	r31, r0
 64c:	0f 2e       	mov	r0, r31
 64e:	f0 e3       	ldi	r31, 0x30	; 48
		//if item is in same bin don't move motor
		if((binMovements[sorterbin][rtnLink->e.number])){
			motorState = 0x03;//stop motor
			PORTB = (motorState & 0x03);
			while (!(TIFR3 & (1 << TOV3))){
				PORTL = (1 << PINL4) | (1 <<PINL5);
 650:	bf 2e       	mov	r11, r31
 652:	f0 2d       	mov	r31, r0
 654:	2d 81       	ldd	r18, Y+5	; 0x05
 656:	3e 81       	ldd	r19, Y+6	; 0x06

	goto POLLING_STAGE;

	// POLLING STATE
	POLLING_STAGE:
	if((rampDown == 1) && (tail == NULL)){
 658:	80 91 96 03 	lds	r24, 0x0396	; 0x800396 <__data_end>
 65c:	81 30       	cpi	r24, 0x01	; 1
 65e:	29 f4       	brne	.+10     	; 0x66a <main+0x122>
 660:	21 15       	cp	r18, r1
 662:	31 05       	cpc	r19, r1
 664:	11 f4       	brne	.+4      	; 0x66a <main+0x122>
 666:	a0 92 42 03 	sts	0x0342, r10	; 0x800342 <STATE>
		STATE = 3;
 66a:	80 91 42 03 	lds	r24, 0x0342	; 0x800342 <STATE>
	}
	switch(STATE){
 66e:	82 30       	cpi	r24, 0x02	; 2
 670:	21 f1       	breq	.+72     	; 0x6ba <main+0x172>
 672:	28 f4       	brcc	.+10     	; 0x67e <main+0x136>
 674:	88 23       	and	r24, r24
 676:	51 f0       	breq	.+20     	; 0x68c <main+0x144>
 678:	81 30       	cpi	r24, 0x01	; 1
 67a:	61 f0       	breq	.+24     	; 0x694 <main+0x14c>
 67c:	ed cf       	rjmp	.-38     	; 0x658 <main+0x110>
 67e:	83 30       	cpi	r24, 0x03	; 3
 680:	09 f4       	brne	.+2      	; 0x684 <main+0x13c>
 682:	7f c0       	rjmp	.+254    	; 0x782 <main+0x23a>
 684:	84 30       	cpi	r24, 0x04	; 4
 686:	09 f4       	brne	.+2      	; 0x68a <main+0x142>
 688:	c0 c0       	rjmp	.+384    	; 0x80a <main+0x2c2>
 68a:	e6 cf       	rjmp	.-52     	; 0x658 <main+0x110>
 68c:	80 e8       	ldi	r24, 0x80	; 128
 68e:	f7 01       	movw	r30, r14
		case (0) :
		PORTL = (1 << PINL7);   //shows what stage we are in
 690:	80 83       	st	Z, r24
 692:	e0 cf       	rjmp	.-64     	; 0x654 <main+0x10c>
 694:	80 e4       	ldi	r24, 0x40	; 64
		goto POLLING_STAGE;
 696:	f7 01       	movw	r30, r14
		goto POLLING_STAGE;
	}//switch STATE

	REFLECTIVE_STAGE:
	{
		PORTL = (1 << PINL6);//debug light to show we're in the reflective stage
 698:	80 83       	st	Z, r24
 69a:	80 91 44 03 	lds	r24, 0x0344	; 0x800344 <ADC_result_flag>
		if(ADC_result_flag == 1){
 69e:	90 91 45 03 	lds	r25, 0x0345	; 0x800345 <ADC_result_flag+0x1>
 6a2:	01 97       	sbiw	r24, 0x01	; 1
 6a4:	b9 f6       	brne	.-82     	; 0x654 <main+0x10c>
 6a6:	10 92 45 03 	sts	0x0345, r1	; 0x800345 <ADC_result_flag+0x1>
			ADC_result_flag = 0;
 6aa:	10 92 44 03 	sts	0x0344, r1	; 0x800344 <ADC_result_flag>
 6ae:	ea e7       	ldi	r30, 0x7A	; 122
 6b0:	f0 e0       	ldi	r31, 0x00	; 0
			ADCSRA |= (1 << ADSC);//start a new ADC convert if last one is done
 6b2:	80 81       	ld	r24, Z
 6b4:	80 64       	ori	r24, 0x40	; 64
 6b6:	80 83       	st	Z, r24
 6b8:	cd cf       	rjmp	.-102    	; 0x654 <main+0x10c>
 6ba:	80 e2       	ldi	r24, 0x20	; 32
 6bc:	f7 01       	movw	r30, r14
		} //do nothing if an ADC convert is in progress
		goto POLLING_STAGE;
	}
	BUCKET_STAGE:
	{
		PORTL = (1 << PINL5);
 6be:	80 83       	st	Z, r24
 6c0:	ae 01       	movw	r20, r28
		dequeue(&head,&tail,&rtnLink);
 6c2:	47 5f       	subi	r20, 0xF7	; 247
 6c4:	5f 4f       	sbci	r21, 0xFF	; 255
 6c6:	be 01       	movw	r22, r28
 6c8:	6b 5f       	subi	r22, 0xFB	; 251
 6ca:	7f 4f       	sbci	r23, 0xFF	; 255
 6cc:	ce 01       	movw	r24, r28
 6ce:	03 96       	adiw	r24, 0x03	; 3
 6d0:	25 df       	rcall	.-438    	; 0x51c <dequeue>
 6d2:	e0 91 97 03 	lds	r30, 0x0397	; 0x800397 <sorterbin>
		//if item is in same bin don't move motor
		if((binMovements[sorterbin][rtnLink->e.number])){
 6d6:	f0 91 98 03 	lds	r31, 0x0398	; 0x800398 <sorterbin+0x1>
 6da:	a9 85       	ldd	r26, Y+9	; 0x09
 6dc:	ba 85       	ldd	r27, Y+10	; 0x0a
 6de:	ee 0f       	add	r30, r30
 6e0:	ff 1f       	adc	r31, r31
 6e2:	ee 0f       	add	r30, r30
 6e4:	ff 1f       	adc	r31, r31
 6e6:	8d 91       	ld	r24, X+
 6e8:	9c 91       	ld	r25, X
 6ea:	e8 0f       	add	r30, r24
 6ec:	f9 1f       	adc	r31, r25
 6ee:	ee 0f       	add	r30, r30
 6f0:	ff 1f       	adc	r31, r31
 6f2:	eb 58       	subi	r30, 0x8B	; 139
 6f4:	fc 4f       	sbci	r31, 0xFC	; 252
 6f6:	80 81       	ld	r24, Z
 6f8:	91 81       	ldd	r25, Z+1	; 0x01
 6fa:	89 2b       	or	r24, r25
 6fc:	71 f1       	breq	.+92     	; 0x75a <main+0x212>
 6fe:	a0 92 43 03 	sts	0x0343, r10	; 0x800343 <motorState>
			motorState = 0x03;//stop motor
 702:	80 91 43 03 	lds	r24, 0x0343	; 0x800343 <motorState>
			PORTB = (motorState & 0x03);
 706:	83 70       	andi	r24, 0x03	; 3
 708:	85 b9       	out	0x05, r24	; 5
 70a:	c0 99       	sbic	0x18, 0	; 24
 70c:	04 c0       	rjmp	.+8      	; 0x716 <main+0x1ce>
			while (!(TIFR3 & (1 << TOV3))){
 70e:	f7 01       	movw	r30, r14
 710:	b0 82       	st	Z, r11
				PORTL = (1 << PINL4) | (1 <<PINL5);
 712:	c0 9b       	sbis	0x18, 0	; 24
 714:	fc cf       	rjmp	.-8      	; 0x70e <main+0x1c6>
		dequeue(&head,&tail,&rtnLink);
		//if item is in same bin don't move motor
		if((binMovements[sorterbin][rtnLink->e.number])){
			motorState = 0x03;//stop motor
			PORTB = (motorState & 0x03);
			while (!(TIFR3 & (1 << TOV3))){
 716:	f7 01       	movw	r30, r14
 718:	10 82       	st	Z, r1
				PORTL = (1 << PINL4) | (1 <<PINL5);
			}
			PORTL = 0x00;
 71a:	e0 91 97 03 	lds	r30, 0x0397	; 0x800397 <sorterbin>
			moveStepper(binMovements[sorterbin][rtnLink->e.number],&stepNum);
 71e:	f0 91 98 03 	lds	r31, 0x0398	; 0x800398 <sorterbin+0x1>
 722:	a9 85       	ldd	r26, Y+9	; 0x09
 724:	ba 85       	ldd	r27, Y+10	; 0x0a
 726:	ee 0f       	add	r30, r30
 728:	ff 1f       	adc	r31, r31
 72a:	ee 0f       	add	r30, r30
 72c:	ff 1f       	adc	r31, r31
 72e:	8d 91       	ld	r24, X+
 730:	9c 91       	ld	r25, X
 732:	e8 0f       	add	r30, r24
 734:	f9 1f       	adc	r31, r25
 736:	ee 0f       	add	r30, r30
 738:	ff 1f       	adc	r31, r31
 73a:	eb 58       	subi	r30, 0x8B	; 139
 73c:	fc 4f       	sbci	r31, 0xFC	; 252
 73e:	be 01       	movw	r22, r28
 740:	6f 5f       	subi	r22, 0xFF	; 255
 742:	7f 4f       	sbci	r23, 0xFF	; 255
 744:	80 81       	ld	r24, Z
 746:	91 81       	ldd	r25, Z+1	; 0x01
 748:	10 dd       	rcall	.-1504   	; 0x16a <moveStepper>
 74a:	e9 85       	ldd	r30, Y+9	; 0x09
			sorterbin = rtnLink->e.number;
 74c:	fa 85       	ldd	r31, Y+10	; 0x0a
 74e:	80 81       	ld	r24, Z
 750:	91 81       	ldd	r25, Z+1	; 0x01
 752:	90 93 98 03 	sts	0x0398, r25	; 0x800398 <sorterbin+0x1>
 756:	80 93 97 03 	sts	0x0397, r24	; 0x800397 <sorterbin>
 75a:	89 85       	ldd	r24, Y+9	; 0x09
		}
		free(rtnLink);
 75c:	9a 85       	ldd	r25, Y+10	; 0x0a
 75e:	f0 d2       	rcall	.+1504   	; 0xd40 <free>
 760:	10 92 42 03 	sts	0x0342, r1	; 0x800342 <STATE>
		//Reset the state variable
		STATE = 0;
 764:	82 e0       	ldi	r24, 0x02	; 2
 766:	80 93 43 03 	sts	0x0343, r24	; 0x800343 <motorState>
		motorState = 0x02;
 76a:	80 91 43 03 	lds	r24, 0x0343	; 0x800343 <motorState>
		PORTB = motorState & 0x03;
 76e:	83 70       	andi	r24, 0x03	; 3
 770:	85 b9       	out	0x05, r24	; 5
 772:	87 ee       	ldi	r24, 0xE7	; 231
		//must match value at timer setup stage
		TCNT3H = 0xE7;
 774:	f3 01       	movw	r30, r6
 776:	80 83       	st	Z, r24
 778:	85 e9       	ldi	r24, 0x95	; 149
		TCNT3L = 0x95;
 77a:	f4 01       	movw	r30, r8
 77c:	80 83       	st	Z, r24
 77e:	c0 9a       	sbi	0x18, 0	; 24
		TIFR3 |= (1 << TOV3);
 780:	69 cf       	rjmp	.-302    	; 0x654 <main+0x10c>
		goto POLLING_STAGE;
 782:	08 e8       	ldi	r16, 0x88	; 136
	// POLLING STATE
	POLLING_STAGE:
	if((rampDown == 1) && (tail == NULL)){
		STATE = 3;
	}
	switch(STATE){
 784:	13 e1       	ldi	r17, 0x13	; 19
 786:	81 e0       	ldi	r24, 0x01	; 1
	}
	END:
	{
		//waits 5 seconds to make sure belt is clear
		for(int i = 0; i < 5000; i++){
			mTimer(1);
 788:	90 e0       	ldi	r25, 0x00	; 0
 78a:	ec d1       	rcall	.+984    	; 0xb64 <mTimer>
 78c:	8d 81       	ldd	r24, Y+5	; 0x05
			if(!(tail == NULL)){
 78e:	9e 81       	ldd	r25, Y+6	; 0x06
 790:	89 2b       	or	r24, r25
 792:	19 f0       	breq	.+6      	; 0x79a <main+0x252>
				STATE = 0;
 794:	10 92 42 03 	sts	0x0342, r1	; 0x800342 <STATE>
				goto POLLING_STAGE;
 798:	5d cf       	rjmp	.-326    	; 0x654 <main+0x10c>
 79a:	01 50       	subi	r16, 0x01	; 1
		goto POLLING_STAGE;
	}
	END:
	{
		//waits 5 seconds to make sure belt is clear
		for(int i = 0; i < 5000; i++){
 79c:	11 09       	sbc	r17, r1
			if(!(tail == NULL)){
				STATE = 0;
				goto POLLING_STAGE;
			}
		}
		LCDGotoXY(0,0);
 79e:	99 f7       	brne	.-26     	; 0x786 <main+0x23e>
 7a0:	60 e0       	ldi	r22, 0x00	; 0
 7a2:	80 e0       	ldi	r24, 0x00	; 0
		LCDWriteString("BL AL WI FE");
 7a4:	80 de       	rcall	.-768    	; 0x4a6 <LCDGotoXY>
 7a6:	8a e5       	ldi	r24, 0x5A	; 90
 7a8:	93 e0       	ldi	r25, 0x03	; 3
		LCDGotoXY(0,1);
 7aa:	12 de       	rcall	.-988    	; 0x3d0 <LCDWriteString>
 7ac:	61 e0       	ldi	r22, 0x01	; 1
 7ae:	80 e0       	ldi	r24, 0x00	; 0
		LCDWriteInt(sorted_items[0],2);
 7b0:	7a de       	rcall	.-780    	; 0x4a6 <LCDGotoXY>
 7b2:	09 e9       	ldi	r16, 0x99	; 153
 7b4:	13 e0       	ldi	r17, 0x03	; 3
 7b6:	f8 01       	movw	r30, r16
 7b8:	80 81       	ld	r24, Z
 7ba:	62 e0       	ldi	r22, 0x02	; 2
 7bc:	70 e0       	ldi	r23, 0x00	; 0
 7be:	90 e0       	ldi	r25, 0x00	; 0
		LCDGotoXY(3,1);
 7c0:	16 de       	rcall	.-980    	; 0x3ee <LCDWriteInt>
 7c2:	61 e0       	ldi	r22, 0x01	; 1
 7c4:	83 e0       	ldi	r24, 0x03	; 3
		LCDWriteInt(sorted_items[1],2);
 7c6:	6f de       	rcall	.-802    	; 0x4a6 <LCDGotoXY>
 7c8:	f8 01       	movw	r30, r16
 7ca:	81 81       	ldd	r24, Z+1	; 0x01
 7cc:	62 e0       	ldi	r22, 0x02	; 2
 7ce:	70 e0       	ldi	r23, 0x00	; 0
 7d0:	90 e0       	ldi	r25, 0x00	; 0
		LCDGotoXY(6,1);
 7d2:	0d de       	rcall	.-998    	; 0x3ee <LCDWriteInt>
 7d4:	61 e0       	ldi	r22, 0x01	; 1
 7d6:	86 e0       	ldi	r24, 0x06	; 6
 7d8:	66 de       	rcall	.-820    	; 0x4a6 <LCDGotoXY>
		LCDWriteInt(sorted_items[2],2);
 7da:	f8 01       	movw	r30, r16
 7dc:	82 81       	ldd	r24, Z+2	; 0x02
 7de:	62 e0       	ldi	r22, 0x02	; 2
 7e0:	70 e0       	ldi	r23, 0x00	; 0
 7e2:	90 e0       	ldi	r25, 0x00	; 0
 7e4:	04 de       	rcall	.-1016   	; 0x3ee <LCDWriteInt>
 7e6:	61 e0       	ldi	r22, 0x01	; 1
		LCDGotoXY(9,1);
 7e8:	89 e0       	ldi	r24, 0x09	; 9
 7ea:	5d de       	rcall	.-838    	; 0x4a6 <LCDGotoXY>
 7ec:	f8 01       	movw	r30, r16
		LCDWriteInt(sorted_items[3],2);
 7ee:	83 81       	ldd	r24, Z+3	; 0x03
 7f0:	62 e0       	ldi	r22, 0x02	; 2
 7f2:	70 e0       	ldi	r23, 0x00	; 0
 7f4:	90 e0       	ldi	r25, 0x00	; 0
 7f6:	fb dd       	rcall	.-1034   	; 0x3ee <LCDWriteInt>
 7f8:	83 e0       	ldi	r24, 0x03	; 3
		motorState = 0x03;
 7fa:	80 93 43 03 	sts	0x0343, r24	; 0x800343 <motorState>
		PORTB = (motorState & 0x03);
 7fe:	80 91 43 03 	lds	r24, 0x0343	; 0x800343 <motorState>
 802:	83 70       	andi	r24, 0x03	; 3
 804:	85 b9       	out	0x05, r24	; 5
		while(1){
			cli();
 806:	f8 94       	cli
 808:	fe cf       	rjmp	.-4      	; 0x806 <main+0x2be>
		}
	}
	
	ENQUEUE:
	{
		PORTL = (1 << PINL5);
 80a:	80 e2       	ldi	r24, 0x20	; 32
 80c:	f7 01       	movw	r30, r14
 80e:	80 83       	st	Z, r24
		LCDClear();
 810:	60 e0       	ldi	r22, 0x00	; 0
 812:	81 e0       	ldi	r24, 0x01	; 1
 814:	83 dd       	rcall	.-1274   	; 0x31c <LCDByte>
 816:	60 e0       	ldi	r22, 0x00	; 0
		//Highest ADC Values for white, FE and AL
		uint16_t material_types[] = {940, /*Black derlin low limit*/
			800, //white delrin/steel boundary
		400 /*steel/aluminum boundary*/};
		LCDGotoXY(12,0);
 818:	8c e0       	ldi	r24, 0x0C	; 12
 81a:	45 de       	rcall	.-886    	; 0x4a6 <LCDGotoXY>
 81c:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <ADC_result>
		LCDWriteInt(ADC_result,3);
 820:	90 91 47 03 	lds	r25, 0x0347	; 0x800347 <ADC_result+0x1>
 824:	63 e0       	ldi	r22, 0x03	; 3
 826:	70 e0       	ldi	r23, 0x00	; 0
 828:	e2 dd       	rcall	.-1084   	; 0x3ee <LCDWriteInt>
 82a:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <ADC_result>
 82e:	90 91 47 03 	lds	r25, 0x0347	; 0x800347 <ADC_result+0x1>
		int material;
		if(ADC_result > material_types[0]){
 832:	8d 3a       	cpi	r24, 0xAD	; 173
 834:	93 40       	sbci	r25, 0x03	; 3
 836:	88 f4       	brcc	.+34     	; 0x85a <main+0x312>
 838:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <ADC_result>
 83c:	90 91 47 03 	lds	r25, 0x0347	; 0x800347 <ADC_result+0x1>
			material = BLACK;
			} else if (ADC_result > material_types[1]) {
 840:	81 32       	cpi	r24, 0x21	; 33
 842:	93 40       	sbci	r25, 0x03	; 3
 844:	68 f4       	brcc	.+26     	; 0x860 <main+0x318>
 846:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <ADC_result>
 84a:	90 91 47 03 	lds	r25, 0x0347	; 0x800347 <ADC_result+0x1>
			material = WHITE;
			} else if (ADC_result > material_types[2]) {
 84e:	81 39       	cpi	r24, 0x91	; 145
 850:	91 40       	sbci	r25, 0x01	; 1
 852:	48 f4       	brcc	.+18     	; 0x866 <main+0x31e>
 854:	01 e0       	ldi	r16, 0x01	; 1
 856:	10 e0       	ldi	r17, 0x00	; 0
			material = FE;
			} else {
			material = AL;
 858:	08 c0       	rjmp	.+16     	; 0x86a <main+0x322>
 85a:	00 e0       	ldi	r16, 0x00	; 0
 85c:	10 e0       	ldi	r17, 0x00	; 0
		400 /*steel/aluminum boundary*/};
		LCDGotoXY(12,0);
		LCDWriteInt(ADC_result,3);
		int material;
		if(ADC_result > material_types[0]){
			material = BLACK;
 85e:	05 c0       	rjmp	.+10     	; 0x86a <main+0x322>
 860:	02 e0       	ldi	r16, 0x02	; 2
 862:	10 e0       	ldi	r17, 0x00	; 0
			} else if (ADC_result > material_types[1]) {
			material = WHITE;
 864:	02 c0       	rjmp	.+4      	; 0x86a <main+0x322>
 866:	03 e0       	ldi	r16, 0x03	; 3
 868:	10 e0       	ldi	r17, 0x00	; 0
			} else if (ADC_result > material_types[2]) {
			material = FE;
 86a:	0f 2e       	mov	r0, r31
 86c:	f9 e9       	ldi	r31, 0x99	; 153
			} else {
			material = AL;
		}
		sorted_items[material]++;
 86e:	cf 2e       	mov	r12, r31
 870:	f3 e0       	ldi	r31, 0x03	; 3
 872:	df 2e       	mov	r13, r31
 874:	f0 2d       	mov	r31, r0
 876:	f8 01       	movw	r30, r16
 878:	e7 56       	subi	r30, 0x67	; 103
 87a:	fc 4f       	sbci	r31, 0xFC	; 252
 87c:	80 81       	ld	r24, Z
 87e:	8f 5f       	subi	r24, 0xFF	; 255
		initLink(&newLink); //creates new link and stores input to linked lsit.
 880:	80 83       	st	Z, r24
 882:	ce 01       	movw	r24, r28
 884:	07 96       	adiw	r24, 0x07	; 7
		newLink->e.number = material;
 886:	1e de       	rcall	.-964    	; 0x4c4 <initLink>
 888:	ef 81       	ldd	r30, Y+7	; 0x07
 88a:	f8 85       	ldd	r31, Y+8	; 0x08
		enqueue(&head, &tail, &newLink);
 88c:	11 83       	std	Z+1, r17	; 0x01
 88e:	00 83       	st	Z, r16
 890:	ae 01       	movw	r20, r28
 892:	49 5f       	subi	r20, 0xF9	; 249
 894:	5f 4f       	sbci	r21, 0xFF	; 255
 896:	be 01       	movw	r22, r28
 898:	6b 5f       	subi	r22, 0xFB	; 251
 89a:	7f 4f       	sbci	r23, 0xFF	; 255
		LCDGotoXY(0,0);
 89c:	ce 01       	movw	r24, r28
 89e:	03 96       	adiw	r24, 0x03	; 3
 8a0:	1f de       	rcall	.-962    	; 0x4e0 <enqueue>
		LCDWriteString("BL AL WI FE");
 8a2:	60 e0       	ldi	r22, 0x00	; 0
 8a4:	80 e0       	ldi	r24, 0x00	; 0
 8a6:	ff dd       	rcall	.-1026   	; 0x4a6 <LCDGotoXY>
		LCDGotoXY(0,1);
 8a8:	8a e5       	ldi	r24, 0x5A	; 90
 8aa:	93 e0       	ldi	r25, 0x03	; 3
 8ac:	91 dd       	rcall	.-1246   	; 0x3d0 <LCDWriteString>
 8ae:	61 e0       	ldi	r22, 0x01	; 1
		LCDWriteInt(sorted_items[0],2);
 8b0:	80 e0       	ldi	r24, 0x00	; 0
 8b2:	f9 dd       	rcall	.-1038   	; 0x4a6 <LCDGotoXY>
 8b4:	f6 01       	movw	r30, r12
 8b6:	80 81       	ld	r24, Z
 8b8:	62 e0       	ldi	r22, 0x02	; 2
 8ba:	70 e0       	ldi	r23, 0x00	; 0
		LCDGotoXY(3,1);
 8bc:	90 e0       	ldi	r25, 0x00	; 0
 8be:	97 dd       	rcall	.-1234   	; 0x3ee <LCDWriteInt>
 8c0:	61 e0       	ldi	r22, 0x01	; 1
 8c2:	85 2d       	mov	r24, r5
		LCDWriteInt(sorted_items[1],2);
 8c4:	f0 dd       	rcall	.-1056   	; 0x4a6 <LCDGotoXY>
 8c6:	f6 01       	movw	r30, r12
 8c8:	81 81       	ldd	r24, Z+1	; 0x01
 8ca:	62 e0       	ldi	r22, 0x02	; 2
 8cc:	70 e0       	ldi	r23, 0x00	; 0
 8ce:	90 e0       	ldi	r25, 0x00	; 0
 8d0:	8e dd       	rcall	.-1252   	; 0x3ee <LCDWriteInt>
		LCDGotoXY(6,1);
 8d2:	61 e0       	ldi	r22, 0x01	; 1
 8d4:	86 e0       	ldi	r24, 0x06	; 6
 8d6:	e7 dd       	rcall	.-1074   	; 0x4a6 <LCDGotoXY>
 8d8:	f6 01       	movw	r30, r12
		LCDWriteInt(sorted_items[2],2);
 8da:	82 81       	ldd	r24, Z+2	; 0x02
 8dc:	62 e0       	ldi	r22, 0x02	; 2
 8de:	70 e0       	ldi	r23, 0x00	; 0
 8e0:	90 e0       	ldi	r25, 0x00	; 0
 8e2:	85 dd       	rcall	.-1270   	; 0x3ee <LCDWriteInt>
 8e4:	61 e0       	ldi	r22, 0x01	; 1
 8e6:	89 e0       	ldi	r24, 0x09	; 9
		LCDGotoXY(9,1);
 8e8:	de dd       	rcall	.-1092   	; 0x4a6 <LCDGotoXY>
 8ea:	f6 01       	movw	r30, r12
 8ec:	83 81       	ldd	r24, Z+3	; 0x03
 8ee:	62 e0       	ldi	r22, 0x02	; 2
		LCDWriteInt(sorted_items[3],2);
 8f0:	70 e0       	ldi	r23, 0x00	; 0
 8f2:	90 e0       	ldi	r25, 0x00	; 0
 8f4:	7c dd       	rcall	.-1288   	; 0x3ee <LCDWriteInt>
 8f6:	8f ef       	ldi	r24, 0xFF	; 255
 8f8:	93 e0       	ldi	r25, 0x03	; 3
 8fa:	90 93 47 03 	sts	0x0347, r25	; 0x800347 <ADC_result+0x1>
		ADC_result = 1023;//reset ADC
 8fe:	80 93 46 03 	sts	0x0346, r24	; 0x800346 <ADC_result>
 902:	10 92 42 03 	sts	0x0342, r1	; 0x800342 <STATE>
 906:	a6 ce       	rjmp	.-692    	; 0x654 <main+0x10c>

00000908 <__vector_1>:
 908:	1f 92       	push	r1
		STATE = 0;
 90a:	0f 92       	push	r0
 90c:	0f b6       	in	r0, 0x3f	; 63
 90e:	0f 92       	push	r0
	}
} // end main

// sensor switch: Active HIGH starts AD conversion ==========================
ISR(INT0_vect)
{
 910:	11 24       	eor	r1, r1
 912:	8f 93       	push	r24
	STATE = 2;
 914:	82 e0       	ldi	r24, 0x02	; 2
 916:	80 93 42 03 	sts	0x0342, r24	; 0x800342 <STATE>
}
 91a:	8f 91       	pop	r24
 91c:	0f 90       	pop	r0
 91e:	0f be       	out	0x3f, r0	; 63
 920:	0f 90       	pop	r0
 922:	1f 90       	pop	r1
 924:	18 95       	reti

00000926 <__vector_2>:

ISR(INT1_vect){
 926:	1f 92       	push	r1
 928:	0f 92       	push	r0
 92a:	0f b6       	in	r0, 0x3f	; 63
 92c:	0f 92       	push	r0
 92e:	11 24       	eor	r1, r1
 930:	0b b6       	in	r0, 0x3b	; 59
 932:	0f 92       	push	r0
 934:	2f 93       	push	r18
 936:	3f 93       	push	r19
 938:	4f 93       	push	r20
 93a:	5f 93       	push	r21
 93c:	6f 93       	push	r22
 93e:	7f 93       	push	r23
 940:	8f 93       	push	r24
 942:	9f 93       	push	r25
 944:	af 93       	push	r26
 946:	bf 93       	push	r27
 948:	ef 93       	push	r30
 94a:	ff 93       	push	r31
	mTimer(20);
 94c:	84 e1       	ldi	r24, 0x14	; 20
 94e:	90 e0       	ldi	r25, 0x00	; 0
 950:	09 d1       	rcall	.+530    	; 0xb64 <mTimer>
	while(PIND & (1 << PIND1)){};//wait for button to be released
 952:	49 99       	sbic	0x09, 1	; 9
 954:	fe cf       	rjmp	.-4      	; 0x952 <__vector_2+0x2c>
	mTimer(20);
 956:	84 e1       	ldi	r24, 0x14	; 20
 958:	90 e0       	ldi	r25, 0x00	; 0
 95a:	04 d1       	rcall	.+520    	; 0xb64 <mTimer>
	rampDown = 1;
 95c:	81 e0       	ldi	r24, 0x01	; 1
 95e:	80 93 96 03 	sts	0x0396, r24	; 0x800396 <__data_end>
	EIFR |= (1 << INTF1);//for some reason the interrupt automatically re triggers unless I explicitly clear the flag at the end.
 962:	e1 9a       	sbi	0x1c, 1	; 28
}
 964:	ff 91       	pop	r31
 966:	ef 91       	pop	r30
 968:	bf 91       	pop	r27
 96a:	af 91       	pop	r26
 96c:	9f 91       	pop	r25
 96e:	8f 91       	pop	r24
 970:	7f 91       	pop	r23
 972:	6f 91       	pop	r22
 974:	5f 91       	pop	r21
 976:	4f 91       	pop	r20
 978:	3f 91       	pop	r19
 97a:	2f 91       	pop	r18
 97c:	0f 90       	pop	r0
 97e:	0b be       	out	0x3b, r0	; 59
 980:	0f 90       	pop	r0
 982:	0f be       	out	0x3f, r0	; 63
 984:	0f 90       	pop	r0
 986:	1f 90       	pop	r1
 988:	18 95       	reti

0000098a <__vector_3>:

ISR(INT2_vect) //Controls program pause button. Holds the program in the interrupt until pause it pressed again.
{
 98a:	1f 92       	push	r1
 98c:	0f 92       	push	r0
 98e:	0f b6       	in	r0, 0x3f	; 63
 990:	0f 92       	push	r0
 992:	11 24       	eor	r1, r1
 994:	0b b6       	in	r0, 0x3b	; 59
 996:	0f 92       	push	r0
 998:	2f 93       	push	r18
 99a:	3f 93       	push	r19
 99c:	4f 93       	push	r20
 99e:	5f 93       	push	r21
 9a0:	6f 93       	push	r22
 9a2:	7f 93       	push	r23
 9a4:	8f 93       	push	r24
 9a6:	9f 93       	push	r25
 9a8:	af 93       	push	r26
 9aa:	bf 93       	push	r27
 9ac:	ef 93       	push	r30
 9ae:	ff 93       	push	r31
	LCDClear();
 9b0:	60 e0       	ldi	r22, 0x00	; 0
 9b2:	81 e0       	ldi	r24, 0x01	; 1
 9b4:	b3 dc       	rcall	.-1690   	; 0x31c <LCDByte>
	LCDWriteString("Program Paused");
 9b6:	86 e6       	ldi	r24, 0x66	; 102
 9b8:	93 e0       	ldi	r25, 0x03	; 3
 9ba:	0a dd       	rcall	.-1516   	; 0x3d0 <LCDWriteString>
	motorState = 0x03;//stop motor
 9bc:	83 e0       	ldi	r24, 0x03	; 3
 9be:	80 93 43 03 	sts	0x0343, r24	; 0x800343 <motorState>
	PORTB = (motorState & 0x03);
 9c2:	80 91 43 03 	lds	r24, 0x0343	; 0x800343 <motorState>
 9c6:	83 70       	andi	r24, 0x03	; 3
 9c8:	85 b9       	out	0x05, r24	; 5
	while(PIND & (1 << PIND2)){};//wait for button to be released
 9ca:	4a 99       	sbic	0x09, 2	; 9
 9cc:	fe cf       	rjmp	.-4      	; 0x9ca <__vector_3+0x40>
	mTimer(20);
 9ce:	84 e1       	ldi	r24, 0x14	; 20
 9d0:	90 e0       	ldi	r25, 0x00	; 0
 9d2:	c8 d0       	rcall	.+400    	; 0xb64 <mTimer>
	while (!(PIND & (1 << PIND2))){};//wait for button to be pressed again
 9d4:	4a 9b       	sbis	0x09, 2	; 9
	LCDClear();
 9d6:	fe cf       	rjmp	.-4      	; 0x9d4 <__vector_3+0x4a>
 9d8:	60 e0       	ldi	r22, 0x00	; 0
 9da:	81 e0       	ldi	r24, 0x01	; 1
	mTimer(20);
 9dc:	9f dc       	rcall	.-1730   	; 0x31c <LCDByte>
 9de:	84 e1       	ldi	r24, 0x14	; 20
 9e0:	90 e0       	ldi	r25, 0x00	; 0
	while(PIND & (1 << PIND2)){};//wait for button to be released
 9e2:	c0 d0       	rcall	.+384    	; 0xb64 <mTimer>
 9e4:	4a 99       	sbic	0x09, 2	; 9
	mTimer(20);
 9e6:	fe cf       	rjmp	.-4      	; 0x9e4 <__vector_3+0x5a>
 9e8:	84 e1       	ldi	r24, 0x14	; 20
 9ea:	90 e0       	ldi	r25, 0x00	; 0
 9ec:	bb d0       	rcall	.+374    	; 0xb64 <mTimer>
	if(STATE == 2) {//if in bucket stage
 9ee:	80 91 42 03 	lds	r24, 0x0342	; 0x800342 <STATE>
 9f2:	82 30       	cpi	r24, 0x02	; 2
 9f4:	39 f0       	breq	.+14     	; 0xa04 <__vector_3+0x7a>
		//do nothing
		} else { //restart the motor otherwise
		motorState = 0x02;//start motor
 9f6:	82 e0       	ldi	r24, 0x02	; 2
 9f8:	80 93 43 03 	sts	0x0343, r24	; 0x800343 <motorState>
		PORTB = (motorState & 0x03);
 9fc:	80 91 43 03 	lds	r24, 0x0343	; 0x800343 <motorState>
 a00:	83 70       	andi	r24, 0x03	; 3
 a02:	85 b9       	out	0x05, r24	; 5
	}
	EIFR |= (1 << INTF2);//for some reason the interrupt automatically re triggers unless I explicitly clear the flag at the end.
 a04:	e2 9a       	sbi	0x1c, 2	; 28
}
 a06:	ff 91       	pop	r31
 a08:	ef 91       	pop	r30
 a0a:	bf 91       	pop	r27
 a0c:	af 91       	pop	r26
 a0e:	9f 91       	pop	r25
 a10:	8f 91       	pop	r24
 a12:	7f 91       	pop	r23
 a14:	6f 91       	pop	r22
 a16:	5f 91       	pop	r21
 a18:	4f 91       	pop	r20
 a1a:	3f 91       	pop	r19
 a1c:	2f 91       	pop	r18
 a1e:	0f 90       	pop	r0
 a20:	0b be       	out	0x3b, r0	; 59
 a22:	0f 90       	pop	r0
 a24:	0f be       	out	0x3f, r0	; 63
 a26:	0f 90       	pop	r0
 a28:	1f 90       	pop	r1
 a2a:	18 95       	reti

00000a2c <__vector_6>:

ISR(INT5_vect)// Interrupt 5, Triggered the optical sensor next to the reflectivity sensor
{
 a2c:	1f 92       	push	r1
 a2e:	0f 92       	push	r0
 a30:	0f b6       	in	r0, 0x3f	; 63
 a32:	0f 92       	push	r0
 a34:	11 24       	eor	r1, r1
 a36:	0b b6       	in	r0, 0x3b	; 59
 a38:	0f 92       	push	r0
 a3a:	2f 93       	push	r18
 a3c:	3f 93       	push	r19
 a3e:	4f 93       	push	r20
 a40:	5f 93       	push	r21
 a42:	6f 93       	push	r22
 a44:	7f 93       	push	r23
 a46:	8f 93       	push	r24
 a48:	9f 93       	push	r25
 a4a:	af 93       	push	r26
 a4c:	bf 93       	push	r27
 a4e:	ef 93       	push	r30
 a50:	ff 93       	push	r31
	mTimer(3);//de-bouncing
 a52:	83 e0       	ldi	r24, 0x03	; 3
 a54:	90 e0       	ldi	r25, 0x00	; 0
 a56:	86 d0       	rcall	.+268    	; 0xb64 <mTimer>
	if (PINE & (1 << PINE5)) {
 a58:	65 9b       	sbis	0x0c, 5	; 12
 a5a:	04 c0       	rjmp	.+8      	; 0xa64 <__vector_6+0x38>
		//If pin is high, enter reflective stage
		STATE = 1;
 a5c:	81 e0       	ldi	r24, 0x01	; 1
 a5e:	80 93 42 03 	sts	0x0342, r24	; 0x800342 <STATE>
 a62:	03 c0       	rjmp	.+6      	; 0xa6a <__vector_6+0x3e>
		} else {
		//if pin is low, enter ENQUEUE Stage
		STATE = 4;
 a64:	84 e0       	ldi	r24, 0x04	; 4
 a66:	80 93 42 03 	sts	0x0342, r24	; 0x800342 <STATE>
		// INT5 pin is low
	}
}
 a6a:	ff 91       	pop	r31
 a6c:	ef 91       	pop	r30
 a6e:	bf 91       	pop	r27
 a70:	af 91       	pop	r26
 a72:	9f 91       	pop	r25
 a74:	8f 91       	pop	r24
 a76:	7f 91       	pop	r23
 a78:	6f 91       	pop	r22
 a7a:	5f 91       	pop	r21
 a7c:	4f 91       	pop	r20
 a7e:	3f 91       	pop	r19
 a80:	2f 91       	pop	r18
 a82:	0f 90       	pop	r0
 a84:	0b be       	out	0x3b, r0	; 59
 a86:	0f 90       	pop	r0
 a88:	0f be       	out	0x3f, r0	; 63
 a8a:	0f 90       	pop	r0
 a8c:	1f 90       	pop	r1
 a8e:	18 95       	reti

00000a90 <__vector_29>:

// the interrupt will be triggered if the ADC is done =======================
ISR(ADC_vect)
{
 a90:	1f 92       	push	r1
 a92:	0f 92       	push	r0
 a94:	0f b6       	in	r0, 0x3f	; 63
 a96:	0f 92       	push	r0
 a98:	11 24       	eor	r1, r1
 a9a:	2f 93       	push	r18
 a9c:	4f 93       	push	r20
 a9e:	5f 93       	push	r21
 aa0:	8f 93       	push	r24
 aa2:	9f 93       	push	r25
	uint16_t ADC_result_last = ADC_result;
 aa4:	40 91 46 03 	lds	r20, 0x0346	; 0x800346 <ADC_result>
 aa8:	50 91 47 03 	lds	r21, 0x0347	; 0x800347 <ADC_result+0x1>
	ADC_result = ADCL;
 aac:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7c0078>
 ab0:	90 e0       	ldi	r25, 0x00	; 0
 ab2:	90 93 47 03 	sts	0x0347, r25	; 0x800347 <ADC_result+0x1>
 ab6:	80 93 46 03 	sts	0x0346, r24	; 0x800346 <ADC_result>
	ADC_result |= (ADCH & 0x03) << 8;
 aba:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7c0079>
 abe:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <ADC_result>
 ac2:	90 91 47 03 	lds	r25, 0x0347	; 0x800347 <ADC_result+0x1>
 ac6:	23 70       	andi	r18, 0x03	; 3
 ac8:	92 2b       	or	r25, r18
 aca:	90 93 47 03 	sts	0x0347, r25	; 0x800347 <ADC_result+0x1>
 ace:	80 93 46 03 	sts	0x0346, r24	; 0x800346 <ADC_result>
	if((ADC_result < ADC_result_last)){//gets us the lowest value read by the reflectivity sensor
 ad2:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <ADC_result>
 ad6:	90 91 47 03 	lds	r25, 0x0347	; 0x800347 <ADC_result+0x1>
 ada:	84 17       	cp	r24, r20
 adc:	95 07       	cpc	r25, r21
 ade:	20 f0       	brcs	.+8      	; 0xae8 <__vector_29+0x58>
		} else {
		ADC_result = ADC_result_last;
 ae0:	50 93 47 03 	sts	0x0347, r21	; 0x800347 <ADC_result+0x1>
 ae4:	40 93 46 03 	sts	0x0346, r20	; 0x800346 <ADC_result>
	}
	ADC_result_flag = 1;
 ae8:	81 e0       	ldi	r24, 0x01	; 1
 aea:	90 e0       	ldi	r25, 0x00	; 0
 aec:	90 93 45 03 	sts	0x0345, r25	; 0x800345 <ADC_result_flag+0x1>
 af0:	80 93 44 03 	sts	0x0344, r24	; 0x800344 <ADC_result_flag>
}
 af4:	9f 91       	pop	r25
 af6:	8f 91       	pop	r24
 af8:	5f 91       	pop	r21
 afa:	4f 91       	pop	r20
 afc:	2f 91       	pop	r18
 afe:	0f 90       	pop	r0
 b00:	0f be       	out	0x3f, r0	; 63
 b02:	0f 90       	pop	r0
 b04:	1f 90       	pop	r1
 b06:	18 95       	reti

00000b08 <__vector_default>:



ISR(BADISR_vect)
{
 b08:	1f 92       	push	r1
 b0a:	0f 92       	push	r0
 b0c:	0f b6       	in	r0, 0x3f	; 63
 b0e:	0f 92       	push	r0
 b10:	11 24       	eor	r1, r1
 b12:	8f 93       	push	r24
	PORTL = 0xF0;//light up everything to let us know it's screwed
 b14:	80 ef       	ldi	r24, 0xF0	; 240
 b16:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <__TEXT_REGION_LENGTH__+0x7c010b>
 b1a:	8f 91       	pop	r24
 b1c:	0f 90       	pop	r0
 b1e:	0f be       	out	0x3f, r0	; 63
 b20:	0f 90       	pop	r0
 b22:	1f 90       	pop	r1
 b24:	18 95       	reti

00000b26 <pwm>:
#include <avr/interrupt.h> /* Needed for interrupt functionality */

void pwm(){
	//Step 1
	// Set Timer0 to Fast PWM mode (WGM02:0 = 011)
	TCCR0A |= (1 << WGM00) | (1 << WGM01);  // Set WGM01 and WGM00
 b26:	84 b5       	in	r24, 0x24	; 36
 b28:	83 60       	ori	r24, 0x03	; 3
 b2a:	84 bd       	out	0x24, r24	; 36
	TCCR0B &= ~(1 << WGM02);                // Clear WGM02 for Fast PWM, TOP=0xFF
 b2c:	85 b5       	in	r24, 0x25	; 37
 b2e:	87 7f       	andi	r24, 0xF7	; 247
 b30:	85 bd       	out	0x25, r24	; 37
	// Enable the Output Compare Match A Interrupt for Timer 0
	//TIMSK0 |= (1 <<  (OCIE0A));// Enable overflow interrupt

	//step 3
	// Set Compare Match Output Mode to clear on compare match and set at TOP (non-inverting mode)
	TCCR0A |= (1 << COM0A1);  // Set COM0A1 to 1
 b32:	84 b5       	in	r24, 0x24	; 36
 b34:	80 68       	ori	r24, 0x80	; 128
 b36:	84 bd       	out	0x24, r24	; 36
	TCCR0A &= ~(1 << COM0A0); // Clear COM0A0 to 0
 b38:	84 b5       	in	r24, 0x24	; 36
 b3a:	8f 7b       	andi	r24, 0xBF	; 191
 b3c:	84 bd       	out	0x24, r24	; 36
	
	//step 4
	// Set the prescaler
	TCCR0B |= (1 << CS01);// CS02:0 = 010 (clk/64 prescale)
 b3e:	85 b5       	in	r24, 0x25	; 37
 b40:	82 60       	ori	r24, 0x02	; 2
 b42:	85 bd       	out	0x25, r24	; 37
	
	//Step 5
	//For a duty cycle of 50%, ORCA should be 127, which is half of 255 rounded to nearest integer
	OCR0A = 127;
 b44:	8f e7       	ldi	r24, 0x7F	; 127
 b46:	87 bd       	out	0x27, r24	; 39
	
	//Step 6
	DDRB |= (1 << DDB7);  // Configure PORTB7 as output (OC0A is on PB7)
 b48:	27 9a       	sbi	0x04, 7	; 4
 b4a:	08 95       	ret

00000b4c <pwmSet>:
}

void pwmSet(unsigned char input){//sets PWM duty cycle
	OCR0A = input;
 b4c:	87 bd       	out	0x27, r24	; 39
 b4e:	08 95       	ret

00000b50 <timer8MHz>:

//This file contains the timer subroutines from lab 2. They have been repurposed for use in future labs

void timer8MHz(){ //sets the timer to 8MHz

    CLKPR = 0x80; /* This will be discussed later. */
 b50:	e1 e6       	ldi	r30, 0x61	; 97
 b52:	f0 e0       	ldi	r31, 0x00	; 0
 b54:	80 e8       	ldi	r24, 0x80	; 128
 b56:	80 83       	st	Z, r24
    CLKPR = 0x01; /* Required to set CPU Clock to 8MHz */
 b58:	81 e0       	ldi	r24, 0x01	; 1
 b5a:	80 83       	st	Z, r24
    
    /* Timer instructions */
    /* Sets timer 1 to run at 1MHz, note: CPU clock is set to 8MHz.
       Disable all functions and use as pure timer */
    
    TCCR1B = _BV(CS11); /* _BV sets the bit to logic 1 */
 b5c:	82 e0       	ldi	r24, 0x02	; 2
 b5e:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7c0081>
 b62:	08 95       	ret

00000b64 <mTimer>:
    /* CS means clock select, has the pre-scaler set to 8 */

} /* close timer8MHz */

/* This is the driver for the timer. */
void mTimer(int count){
 b64:	ac 01       	movw	r20, r24
    int i; /* keeps track of loop number */

    i = 0; /* initializes loop counter */

    /* Set the Waveform Generation mode bit description to Clear Timer on Compare Match mode (CTC) only */
    TCCR1B |= _BV(WGM12); /* set WGM bits to 0100, see page 145 */
 b66:	e1 e8       	ldi	r30, 0x81	; 129
 b68:	f0 e0       	ldi	r31, 0x00	; 0
 b6a:	90 81       	ld	r25, Z
 b6c:	98 60       	ori	r25, 0x08	; 8
 b6e:	90 83       	st	Z, r25
    /* Note WGM is spread over two registers. */

    OCR1A = 0x03E8; /* Set Output Compare Register for 1000 cycles = 1ms */
 b70:	88 ee       	ldi	r24, 0xE8	; 232
 b72:	93 e0       	ldi	r25, 0x03	; 3
 b74:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
 b78:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
    TCNT1 = 0x0000; /* Sets initial value of Timer Counter to 0x0000 */
 b7c:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7c0085>
 b80:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7c0084>

    TIFR1 |= _BV(OCF1A); /* clear the timer interrupt flag and begin new timing */
 b84:	b1 9a       	sbi	0x16, 1	; 22
    The system clock has been pre-scaled by 2. This means it's running at half speed, 8MHz. See Technical manual for
    ATmega2560 (i.e. full manual) and look up "16-bit Timer/Counter1." */

    int i; /* keeps track of loop number */

    i = 0; /* initializes loop counter */
 b86:	20 e0       	ldi	r18, 0x00	; 0
 b88:	30 e0       	ldi	r19, 0x00	; 0

    TIFR1 |= _BV(OCF1A); /* clear the timer interrupt flag and begin new timing */
    /* If the following statement is confusing, please ask for clarification! */

    /* Poll the timer to determine when the timer has reached 0x03E8 */
    while(i<count){
 b8a:	05 c0       	rjmp	.+10     	; 0xb96 <mTimer+0x32>
        if((TIFR1 & 0x02) == 0x02){
 b8c:	b1 9b       	sbis	0x16, 1	; 22
 b8e:	fe cf       	rjmp	.-4      	; 0xb8c <mTimer+0x28>
            TIFR1 |= _BV(OCF1A); /* clear interrupt flag by writing a ONE to the bit */
 b90:	b1 9a       	sbi	0x16, 1	; 22
            i++; /* increment loop number */
 b92:	2f 5f       	subi	r18, 0xFF	; 255
 b94:	3f 4f       	sbci	r19, 0xFF	; 255

    TIFR1 |= _BV(OCF1A); /* clear the timer interrupt flag and begin new timing */
    /* If the following statement is confusing, please ask for clarification! */

    /* Poll the timer to determine when the timer has reached 0x03E8 */
    while(i<count){
 b96:	24 17       	cp	r18, r20
 b98:	35 07       	cpc	r19, r21
 b9a:	1c f4       	brge	.+6      	; 0xba2 <mTimer+0x3e>
        if((TIFR1 & 0x02) == 0x02){
 b9c:	b1 9b       	sbis	0x16, 1	; 22
 b9e:	f6 cf       	rjmp	.-20     	; 0xb8c <mTimer+0x28>
 ba0:	f7 cf       	rjmp	.-18     	; 0xb90 <mTimer+0x2c>
 ba2:	08 95       	ret

00000ba4 <uTimer>:
            i++; /* increment loop number */
        } /* end if */
    } /* end while */
} /* mTimer */

void uTimer(unsigned int count){
 ba4:	9c 01       	movw	r18, r24
    the system clock. You can also use a pre-scaler on the Timer, by 1, 8, 64, 256, or 1024 to lower the speed.
    The system clock has been pre-scaled by 2. This means it's running at half speed, 8MHz. See Technical manual for
    ATmega2560 (i.e. full manual) and look up "16-bit Timer/Counter1." */

    /* Set the Waveform Generation mode bit description to Clear Timer on Compare Match mode (CTC) only */
    TCCR1B |= _BV(WGM12); /* set WGM bits to 0100, see page 145 */
 ba6:	e1 e8       	ldi	r30, 0x81	; 129
 ba8:	f0 e0       	ldi	r31, 0x00	; 0
 baa:	90 81       	ld	r25, Z
 bac:	98 60       	ori	r25, 0x08	; 8
 bae:	90 83       	st	Z, r25
    /* Note WGM is spread over two registers. */

    OCR1A = count; /* Set Output Compare Register equal to the count variable. Since this is a 16 bit timer it should be able to hold all possible values of count
 bb0:	30 93 89 00 	sts	0x0089, r19	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
 bb4:	20 93 88 00 	sts	0x0088, r18	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
    TCNT1 = 0x0000; /* Sets initial value of Timer Counter to 0x0000 */

    TIFR1 |= _BV(OCF1A); /* clear the timer interrupt flag and begin new timing */
 bb8:	b1 9a       	sbi	0x16, 1	; 22
    /* If the following statement is confusing, please ask for clarification! */

    /* Poll the timer to determine when the timer has reached 0x0001 */
    while((TIFR1 & 0x02) != 0x02){}
 bba:	b1 9b       	sbis	0x16, 1	; 22
 bbc:	fe cf       	rjmp	.-4      	; 0xbba <uTimer+0x16>
	TIFR1 |= _BV(OCF1A); /* clear interrupt flag by writing a ONE to the bit */
 bbe:	b1 9a       	sbi	0x16, 1	; 22
 bc0:	08 95       	ret

00000bc2 <__divmodhi4>:
 bc2:	97 fb       	bst	r25, 7
 bc4:	07 2e       	mov	r0, r23
 bc6:	16 f4       	brtc	.+4      	; 0xbcc <__divmodhi4+0xa>
 bc8:	00 94       	com	r0
 bca:	06 d0       	rcall	.+12     	; 0xbd8 <__divmodhi4_neg1>
 bcc:	77 fd       	sbrc	r23, 7
 bce:	08 d0       	rcall	.+16     	; 0xbe0 <__divmodhi4_neg2>
 bd0:	0b d0       	rcall	.+22     	; 0xbe8 <__udivmodhi4>
 bd2:	07 fc       	sbrc	r0, 7
 bd4:	05 d0       	rcall	.+10     	; 0xbe0 <__divmodhi4_neg2>
 bd6:	3e f4       	brtc	.+14     	; 0xbe6 <__divmodhi4_exit>

00000bd8 <__divmodhi4_neg1>:
 bd8:	90 95       	com	r25
 bda:	81 95       	neg	r24
 bdc:	9f 4f       	sbci	r25, 0xFF	; 255
 bde:	08 95       	ret

00000be0 <__divmodhi4_neg2>:
 be0:	70 95       	com	r23
 be2:	61 95       	neg	r22
 be4:	7f 4f       	sbci	r23, 0xFF	; 255

00000be6 <__divmodhi4_exit>:
 be6:	08 95       	ret

00000be8 <__udivmodhi4>:
 be8:	aa 1b       	sub	r26, r26
 bea:	bb 1b       	sub	r27, r27
 bec:	51 e1       	ldi	r21, 0x11	; 17
 bee:	07 c0       	rjmp	.+14     	; 0xbfe <__udivmodhi4_ep>

00000bf0 <__udivmodhi4_loop>:
 bf0:	aa 1f       	adc	r26, r26
 bf2:	bb 1f       	adc	r27, r27
 bf4:	a6 17       	cp	r26, r22
 bf6:	b7 07       	cpc	r27, r23
 bf8:	10 f0       	brcs	.+4      	; 0xbfe <__udivmodhi4_ep>
 bfa:	a6 1b       	sub	r26, r22
 bfc:	b7 0b       	sbc	r27, r23

00000bfe <__udivmodhi4_ep>:
 bfe:	88 1f       	adc	r24, r24
 c00:	99 1f       	adc	r25, r25
 c02:	5a 95       	dec	r21
 c04:	a9 f7       	brne	.-22     	; 0xbf0 <__udivmodhi4_loop>
 c06:	80 95       	com	r24
 c08:	90 95       	com	r25
 c0a:	bc 01       	movw	r22, r24
 c0c:	cd 01       	movw	r24, r26
 c0e:	08 95       	ret

00000c10 <malloc>:
 c10:	0f 93       	push	r16
 c12:	1f 93       	push	r17
 c14:	cf 93       	push	r28
 c16:	df 93       	push	r29
 c18:	82 30       	cpi	r24, 0x02	; 2
 c1a:	91 05       	cpc	r25, r1
 c1c:	10 f4       	brcc	.+4      	; 0xc22 <malloc+0x12>
 c1e:	82 e0       	ldi	r24, 0x02	; 2
 c20:	90 e0       	ldi	r25, 0x00	; 0
 c22:	e0 91 9f 03 	lds	r30, 0x039F	; 0x80039f <__flp>
 c26:	f0 91 a0 03 	lds	r31, 0x03A0	; 0x8003a0 <__flp+0x1>
 c2a:	20 e0       	ldi	r18, 0x00	; 0
 c2c:	30 e0       	ldi	r19, 0x00	; 0
 c2e:	a0 e0       	ldi	r26, 0x00	; 0
 c30:	b0 e0       	ldi	r27, 0x00	; 0
 c32:	30 97       	sbiw	r30, 0x00	; 0
 c34:	19 f1       	breq	.+70     	; 0xc7c <malloc+0x6c>
 c36:	40 81       	ld	r20, Z
 c38:	51 81       	ldd	r21, Z+1	; 0x01
 c3a:	02 81       	ldd	r16, Z+2	; 0x02
 c3c:	13 81       	ldd	r17, Z+3	; 0x03
 c3e:	48 17       	cp	r20, r24
 c40:	59 07       	cpc	r21, r25
 c42:	c8 f0       	brcs	.+50     	; 0xc76 <malloc+0x66>
 c44:	84 17       	cp	r24, r20
 c46:	95 07       	cpc	r25, r21
 c48:	69 f4       	brne	.+26     	; 0xc64 <malloc+0x54>
 c4a:	10 97       	sbiw	r26, 0x00	; 0
 c4c:	31 f0       	breq	.+12     	; 0xc5a <malloc+0x4a>
 c4e:	12 96       	adiw	r26, 0x02	; 2
 c50:	0c 93       	st	X, r16
 c52:	12 97       	sbiw	r26, 0x02	; 2
 c54:	13 96       	adiw	r26, 0x03	; 3
 c56:	1c 93       	st	X, r17
 c58:	27 c0       	rjmp	.+78     	; 0xca8 <malloc+0x98>
 c5a:	00 93 9f 03 	sts	0x039F, r16	; 0x80039f <__flp>
 c5e:	10 93 a0 03 	sts	0x03A0, r17	; 0x8003a0 <__flp+0x1>
 c62:	22 c0       	rjmp	.+68     	; 0xca8 <malloc+0x98>
 c64:	21 15       	cp	r18, r1
 c66:	31 05       	cpc	r19, r1
 c68:	19 f0       	breq	.+6      	; 0xc70 <malloc+0x60>
 c6a:	42 17       	cp	r20, r18
 c6c:	53 07       	cpc	r21, r19
 c6e:	18 f4       	brcc	.+6      	; 0xc76 <malloc+0x66>
 c70:	9a 01       	movw	r18, r20
 c72:	bd 01       	movw	r22, r26
 c74:	ef 01       	movw	r28, r30
 c76:	df 01       	movw	r26, r30
 c78:	f8 01       	movw	r30, r16
 c7a:	db cf       	rjmp	.-74     	; 0xc32 <malloc+0x22>
 c7c:	21 15       	cp	r18, r1
 c7e:	31 05       	cpc	r19, r1
 c80:	f9 f0       	breq	.+62     	; 0xcc0 <malloc+0xb0>
 c82:	28 1b       	sub	r18, r24
 c84:	39 0b       	sbc	r19, r25
 c86:	24 30       	cpi	r18, 0x04	; 4
 c88:	31 05       	cpc	r19, r1
 c8a:	80 f4       	brcc	.+32     	; 0xcac <malloc+0x9c>
 c8c:	8a 81       	ldd	r24, Y+2	; 0x02
 c8e:	9b 81       	ldd	r25, Y+3	; 0x03
 c90:	61 15       	cp	r22, r1
 c92:	71 05       	cpc	r23, r1
 c94:	21 f0       	breq	.+8      	; 0xc9e <malloc+0x8e>
 c96:	fb 01       	movw	r30, r22
 c98:	93 83       	std	Z+3, r25	; 0x03
 c9a:	82 83       	std	Z+2, r24	; 0x02
 c9c:	04 c0       	rjmp	.+8      	; 0xca6 <malloc+0x96>
 c9e:	90 93 a0 03 	sts	0x03A0, r25	; 0x8003a0 <__flp+0x1>
 ca2:	80 93 9f 03 	sts	0x039F, r24	; 0x80039f <__flp>
 ca6:	fe 01       	movw	r30, r28
 ca8:	32 96       	adiw	r30, 0x02	; 2
 caa:	44 c0       	rjmp	.+136    	; 0xd34 <malloc+0x124>
 cac:	fe 01       	movw	r30, r28
 cae:	e2 0f       	add	r30, r18
 cb0:	f3 1f       	adc	r31, r19
 cb2:	81 93       	st	Z+, r24
 cb4:	91 93       	st	Z+, r25
 cb6:	22 50       	subi	r18, 0x02	; 2
 cb8:	31 09       	sbc	r19, r1
 cba:	39 83       	std	Y+1, r19	; 0x01
 cbc:	28 83       	st	Y, r18
 cbe:	3a c0       	rjmp	.+116    	; 0xd34 <malloc+0x124>
 cc0:	20 91 9d 03 	lds	r18, 0x039D	; 0x80039d <__brkval>
 cc4:	30 91 9e 03 	lds	r19, 0x039E	; 0x80039e <__brkval+0x1>
 cc8:	23 2b       	or	r18, r19
 cca:	41 f4       	brne	.+16     	; 0xcdc <malloc+0xcc>
 ccc:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
 cd0:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
 cd4:	30 93 9e 03 	sts	0x039E, r19	; 0x80039e <__brkval+0x1>
 cd8:	20 93 9d 03 	sts	0x039D, r18	; 0x80039d <__brkval>
 cdc:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
 ce0:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
 ce4:	21 15       	cp	r18, r1
 ce6:	31 05       	cpc	r19, r1
 ce8:	41 f4       	brne	.+16     	; 0xcfa <malloc+0xea>
 cea:	2d b7       	in	r18, 0x3d	; 61
 cec:	3e b7       	in	r19, 0x3e	; 62
 cee:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
 cf2:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
 cf6:	24 1b       	sub	r18, r20
 cf8:	35 0b       	sbc	r19, r21
 cfa:	e0 91 9d 03 	lds	r30, 0x039D	; 0x80039d <__brkval>
 cfe:	f0 91 9e 03 	lds	r31, 0x039E	; 0x80039e <__brkval+0x1>
 d02:	e2 17       	cp	r30, r18
 d04:	f3 07       	cpc	r31, r19
 d06:	a0 f4       	brcc	.+40     	; 0xd30 <malloc+0x120>
 d08:	2e 1b       	sub	r18, r30
 d0a:	3f 0b       	sbc	r19, r31
 d0c:	28 17       	cp	r18, r24
 d0e:	39 07       	cpc	r19, r25
 d10:	78 f0       	brcs	.+30     	; 0xd30 <malloc+0x120>
 d12:	ac 01       	movw	r20, r24
 d14:	4e 5f       	subi	r20, 0xFE	; 254
 d16:	5f 4f       	sbci	r21, 0xFF	; 255
 d18:	24 17       	cp	r18, r20
 d1a:	35 07       	cpc	r19, r21
 d1c:	48 f0       	brcs	.+18     	; 0xd30 <malloc+0x120>
 d1e:	4e 0f       	add	r20, r30
 d20:	5f 1f       	adc	r21, r31
 d22:	50 93 9e 03 	sts	0x039E, r21	; 0x80039e <__brkval+0x1>
 d26:	40 93 9d 03 	sts	0x039D, r20	; 0x80039d <__brkval>
 d2a:	81 93       	st	Z+, r24
 d2c:	91 93       	st	Z+, r25
 d2e:	02 c0       	rjmp	.+4      	; 0xd34 <malloc+0x124>
 d30:	e0 e0       	ldi	r30, 0x00	; 0
 d32:	f0 e0       	ldi	r31, 0x00	; 0
 d34:	cf 01       	movw	r24, r30
 d36:	df 91       	pop	r29
 d38:	cf 91       	pop	r28
 d3a:	1f 91       	pop	r17
 d3c:	0f 91       	pop	r16
 d3e:	08 95       	ret

00000d40 <free>:
 d40:	cf 93       	push	r28
 d42:	df 93       	push	r29
 d44:	00 97       	sbiw	r24, 0x00	; 0
 d46:	09 f4       	brne	.+2      	; 0xd4a <free+0xa>
 d48:	81 c0       	rjmp	.+258    	; 0xe4c <free+0x10c>
 d4a:	fc 01       	movw	r30, r24
 d4c:	32 97       	sbiw	r30, 0x02	; 2
 d4e:	13 82       	std	Z+3, r1	; 0x03
 d50:	12 82       	std	Z+2, r1	; 0x02
 d52:	a0 91 9f 03 	lds	r26, 0x039F	; 0x80039f <__flp>
 d56:	b0 91 a0 03 	lds	r27, 0x03A0	; 0x8003a0 <__flp+0x1>
 d5a:	10 97       	sbiw	r26, 0x00	; 0
 d5c:	81 f4       	brne	.+32     	; 0xd7e <free+0x3e>
 d5e:	20 81       	ld	r18, Z
 d60:	31 81       	ldd	r19, Z+1	; 0x01
 d62:	82 0f       	add	r24, r18
 d64:	93 1f       	adc	r25, r19
 d66:	20 91 9d 03 	lds	r18, 0x039D	; 0x80039d <__brkval>
 d6a:	30 91 9e 03 	lds	r19, 0x039E	; 0x80039e <__brkval+0x1>
 d6e:	28 17       	cp	r18, r24
 d70:	39 07       	cpc	r19, r25
 d72:	51 f5       	brne	.+84     	; 0xdc8 <free+0x88>
 d74:	f0 93 9e 03 	sts	0x039E, r31	; 0x80039e <__brkval+0x1>
 d78:	e0 93 9d 03 	sts	0x039D, r30	; 0x80039d <__brkval>
 d7c:	67 c0       	rjmp	.+206    	; 0xe4c <free+0x10c>
 d7e:	ed 01       	movw	r28, r26
 d80:	20 e0       	ldi	r18, 0x00	; 0
 d82:	30 e0       	ldi	r19, 0x00	; 0
 d84:	ce 17       	cp	r28, r30
 d86:	df 07       	cpc	r29, r31
 d88:	40 f4       	brcc	.+16     	; 0xd9a <free+0x5a>
 d8a:	4a 81       	ldd	r20, Y+2	; 0x02
 d8c:	5b 81       	ldd	r21, Y+3	; 0x03
 d8e:	9e 01       	movw	r18, r28
 d90:	41 15       	cp	r20, r1
 d92:	51 05       	cpc	r21, r1
 d94:	f1 f0       	breq	.+60     	; 0xdd2 <free+0x92>
 d96:	ea 01       	movw	r28, r20
 d98:	f5 cf       	rjmp	.-22     	; 0xd84 <free+0x44>
 d9a:	d3 83       	std	Z+3, r29	; 0x03
 d9c:	c2 83       	std	Z+2, r28	; 0x02
 d9e:	40 81       	ld	r20, Z
 da0:	51 81       	ldd	r21, Z+1	; 0x01
 da2:	84 0f       	add	r24, r20
 da4:	95 1f       	adc	r25, r21
 da6:	c8 17       	cp	r28, r24
 da8:	d9 07       	cpc	r29, r25
 daa:	59 f4       	brne	.+22     	; 0xdc2 <free+0x82>
 dac:	88 81       	ld	r24, Y
 dae:	99 81       	ldd	r25, Y+1	; 0x01
 db0:	84 0f       	add	r24, r20
 db2:	95 1f       	adc	r25, r21
 db4:	02 96       	adiw	r24, 0x02	; 2
 db6:	91 83       	std	Z+1, r25	; 0x01
 db8:	80 83       	st	Z, r24
 dba:	8a 81       	ldd	r24, Y+2	; 0x02
 dbc:	9b 81       	ldd	r25, Y+3	; 0x03
 dbe:	93 83       	std	Z+3, r25	; 0x03
 dc0:	82 83       	std	Z+2, r24	; 0x02
 dc2:	21 15       	cp	r18, r1
 dc4:	31 05       	cpc	r19, r1
 dc6:	29 f4       	brne	.+10     	; 0xdd2 <free+0x92>
 dc8:	f0 93 a0 03 	sts	0x03A0, r31	; 0x8003a0 <__flp+0x1>
 dcc:	e0 93 9f 03 	sts	0x039F, r30	; 0x80039f <__flp>
 dd0:	3d c0       	rjmp	.+122    	; 0xe4c <free+0x10c>
 dd2:	e9 01       	movw	r28, r18
 dd4:	fb 83       	std	Y+3, r31	; 0x03
 dd6:	ea 83       	std	Y+2, r30	; 0x02
 dd8:	49 91       	ld	r20, Y+
 dda:	59 91       	ld	r21, Y+
 ddc:	c4 0f       	add	r28, r20
 dde:	d5 1f       	adc	r29, r21
 de0:	ec 17       	cp	r30, r28
 de2:	fd 07       	cpc	r31, r29
 de4:	61 f4       	brne	.+24     	; 0xdfe <free+0xbe>
 de6:	80 81       	ld	r24, Z
 de8:	91 81       	ldd	r25, Z+1	; 0x01
 dea:	84 0f       	add	r24, r20
 dec:	95 1f       	adc	r25, r21
 dee:	02 96       	adiw	r24, 0x02	; 2
 df0:	e9 01       	movw	r28, r18
 df2:	99 83       	std	Y+1, r25	; 0x01
 df4:	88 83       	st	Y, r24
 df6:	82 81       	ldd	r24, Z+2	; 0x02
 df8:	93 81       	ldd	r25, Z+3	; 0x03
 dfa:	9b 83       	std	Y+3, r25	; 0x03
 dfc:	8a 83       	std	Y+2, r24	; 0x02
 dfe:	e0 e0       	ldi	r30, 0x00	; 0
 e00:	f0 e0       	ldi	r31, 0x00	; 0
 e02:	12 96       	adiw	r26, 0x02	; 2
 e04:	8d 91       	ld	r24, X+
 e06:	9c 91       	ld	r25, X
 e08:	13 97       	sbiw	r26, 0x03	; 3
 e0a:	00 97       	sbiw	r24, 0x00	; 0
 e0c:	19 f0       	breq	.+6      	; 0xe14 <free+0xd4>
 e0e:	fd 01       	movw	r30, r26
 e10:	dc 01       	movw	r26, r24
 e12:	f7 cf       	rjmp	.-18     	; 0xe02 <free+0xc2>
 e14:	8d 91       	ld	r24, X+
 e16:	9c 91       	ld	r25, X
 e18:	11 97       	sbiw	r26, 0x01	; 1
 e1a:	9d 01       	movw	r18, r26
 e1c:	2e 5f       	subi	r18, 0xFE	; 254
 e1e:	3f 4f       	sbci	r19, 0xFF	; 255
 e20:	82 0f       	add	r24, r18
 e22:	93 1f       	adc	r25, r19
 e24:	20 91 9d 03 	lds	r18, 0x039D	; 0x80039d <__brkval>
 e28:	30 91 9e 03 	lds	r19, 0x039E	; 0x80039e <__brkval+0x1>
 e2c:	28 17       	cp	r18, r24
 e2e:	39 07       	cpc	r19, r25
 e30:	69 f4       	brne	.+26     	; 0xe4c <free+0x10c>
 e32:	30 97       	sbiw	r30, 0x00	; 0
 e34:	29 f4       	brne	.+10     	; 0xe40 <free+0x100>
 e36:	10 92 a0 03 	sts	0x03A0, r1	; 0x8003a0 <__flp+0x1>
 e3a:	10 92 9f 03 	sts	0x039F, r1	; 0x80039f <__flp>
 e3e:	02 c0       	rjmp	.+4      	; 0xe44 <free+0x104>
 e40:	13 82       	std	Z+3, r1	; 0x03
 e42:	12 82       	std	Z+2, r1	; 0x02
 e44:	b0 93 9e 03 	sts	0x039E, r27	; 0x80039e <__brkval+0x1>
 e48:	a0 93 9d 03 	sts	0x039D, r26	; 0x80039d <__brkval>
 e4c:	df 91       	pop	r29
 e4e:	cf 91       	pop	r28
 e50:	08 95       	ret

00000e52 <_exit>:
 e52:	f8 94       	cli

00000e54 <__stop_program>:
 e54:	ff cf       	rjmp	.-2      	; 0xe54 <__stop_program>
