<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>Embedded Xinu Operating System: /users/home/pmcgee6/raxinu/19_ra/xinu/device/uart-pl011/pl011.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Embedded Xinu Operating System
   </div>
   <div id="projectbrief">An ongoing research project and educational operating system.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_820b2b9dd608784780e51ab49715a98b.html">device</a></li><li class="navelem"><a class="el" href="dir_8474b203f7e8c03dbce9bac07cb5144f.html">uart-pl011</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pl011.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="pl011_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/* Embedded Xinu, Copyright (C) 2009, 2013.  All rights reserved. */</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;</div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#ifndef _PL011_H_</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _PL011_H_</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="structpl011__uart__csreg.html">   14</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structpl011__uart__csreg.html">pl011_uart_csreg</a></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;{</div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="structpl011__uart__csreg.html#a4c66e8d8a321655827c55f283e2f0c5f">   16</a></span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structpl011__uart__csreg.html#a4c66e8d8a321655827c55f283e2f0c5f">dr</a>;           <span class="comment">//0x00</span></div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="structpl011__uart__csreg.html#a17ec77f318b87b8f7563508245e18438">   17</a></span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structpl011__uart__csreg.html#a17ec77f318b87b8f7563508245e18438">rsrecr</a>;       <span class="comment">//0x04</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> dont_use_a;   <span class="comment">//0x08</span></div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="structpl011__uart__csreg.html#aa55af5642e87a291a7fcdbf78a4622a9">   19</a></span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structpl011__uart__csreg.html#aa55af5642e87a291a7fcdbf78a4622a9">dont_use_b</a>;   <span class="comment">//0x0C</span></div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="structpl011__uart__csreg.html#ae1386f62227dd11aabd9706a6def488f">   20</a></span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structpl011__uart__csreg.html#ae1386f62227dd11aabd9706a6def488f">dont_use_c</a>;   <span class="comment">//0x10</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="structpl011__uart__csreg.html#a32675cf6ee70fbe72947432343edf1d9">   21</a></span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structpl011__uart__csreg.html#a32675cf6ee70fbe72947432343edf1d9">dont_use_d</a>;   <span class="comment">//0x14</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="structpl011__uart__csreg.html#a2592e71e079472be14149f24be0e7a42">   22</a></span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structpl011__uart__csreg.html#a2592e71e079472be14149f24be0e7a42">fr</a>;           <span class="comment">//0x18</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> dont_use_e;   <span class="comment">//0x1C</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="structpl011__uart__csreg.html#a1f5d2e9afca91989656f0b6213fbb822">   24</a></span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structpl011__uart__csreg.html#a1f5d2e9afca91989656f0b6213fbb822">ilpr</a>;         <span class="comment">//0x20</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="structpl011__uart__csreg.html#a33c3d060bb12eb191078cd8d69f22cb0">   25</a></span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structpl011__uart__csreg.html#a33c3d060bb12eb191078cd8d69f22cb0">ibrd</a>;         <span class="comment">//0x24</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="structpl011__uart__csreg.html#a730bd72a53bbd682874cb801cc93f845">   26</a></span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structpl011__uart__csreg.html#a730bd72a53bbd682874cb801cc93f845">fbrd</a>;         <span class="comment">//0x28</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="structpl011__uart__csreg.html#aadc71df89adc006df0c6c4a34cf9f01e">   27</a></span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structpl011__uart__csreg.html#aadc71df89adc006df0c6c4a34cf9f01e">lcrh</a>;         <span class="comment">//0x2C</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="structpl011__uart__csreg.html#a28704fd0e3afa5f16b1d337a3d86f40b">   28</a></span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structpl011__uart__csreg.html#a28704fd0e3afa5f16b1d337a3d86f40b">cr</a>;           <span class="comment">//0x30</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="structpl011__uart__csreg.html#a09d7f2bf1e7d0f792d9c1d679b09b34c">   29</a></span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structpl011__uart__csreg.html#a09d7f2bf1e7d0f792d9c1d679b09b34c">ifls</a>;         <span class="comment">//0x34</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structpl011__uart__csreg.html#a913643e822176d913092cb4d4c3be374">   30</a></span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structpl011__uart__csreg.html#a913643e822176d913092cb4d4c3be374">imsc</a>;         <span class="comment">//0x38</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structpl011__uart__csreg.html#a6b13c9328a5456cc564b718a1767aad9">   31</a></span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structpl011__uart__csreg.html#a6b13c9328a5456cc564b718a1767aad9">ris</a>;          <span class="comment">//0x3C</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structpl011__uart__csreg.html#aff917744b9eaab68caead0b3eda10b4d">   32</a></span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structpl011__uart__csreg.html#aff917744b9eaab68caead0b3eda10b4d">mis</a>;          <span class="comment">//0x40</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structpl011__uart__csreg.html#aa6901cdfcd428738189f34ac3cabb85e">   33</a></span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structpl011__uart__csreg.html#aa6901cdfcd428738189f34ac3cabb85e">icr</a>;          <span class="comment">//0x44</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;};</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* UART Bit flags for control and status registers                      */</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define PL011_DR_OE (1&lt;&lt;11) //set to 1 on overrun error</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_DR_BE (1&lt;&lt;10) //set to 1 on break condition</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_DR_PE (1&lt;&lt;9)  //set to 1 on parity error</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_DR_FE (1&lt;&lt;8)  //set to 1 on framing error</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define PL011_RSRECR_OE (1&lt;&lt;3) //set to 1 on overrun error</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_RSRECR_BE (1&lt;&lt;2) //set to 1 on break condition</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_RSRECR_PE (1&lt;&lt;1) //set to 1 on parity error</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_RSRECR_FE (1&lt;&lt;0) //set to 1 on framing error</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define PL011_FR_RI   (1&lt;&lt;8) //set to 1 when ring indicator pin is low</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_FR_TXFE (1&lt;&lt;7) //set to 1 when TX FIFO/register is empty</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_FR_RXFF (1&lt;&lt;6) //set to 1 when RX FIFO/register is full</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_FR_TXFF (1&lt;&lt;5) //set to 1 when TX FIFO/register is full</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_FR_RXFE (1&lt;&lt;4) //set to 1 when RX FIFO/register is empty</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_FR_BUSY (1&lt;&lt;3) //set to 1 when UART is transmitting data</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_FR_DCD  (1&lt;&lt;2) //set to 1 when DCD pin is low</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_FR_DSR  (1&lt;&lt;1) //set to 1 when DSR pin is low</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_FR_CTS  (1&lt;&lt;0) //set to 1 when CTS pin is low</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define PL011_LCRH_SPS  (1&lt;&lt;7) //</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="comment">//word length</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define PL011_LCRH_WLEN_8BIT (0b11&lt;&lt;5)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_LCRH_WLEN_7BIT (0b10&lt;&lt;5)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_LCRH_WLEN_6BIT (0b01&lt;&lt;5)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_LCRH_WLEN_5BIT (0b00&lt;&lt;5)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_LCRH_FEN  (1&lt;&lt;4) //set to 1 to enable TX and RX FIFOs</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_LCRH_STP2 (1&lt;&lt;3) //set to 1 to send 2 stop bits</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_LCRH_EPS  (1&lt;&lt;2) //set to 1 for even parity, 0 for odd</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_LCRH_PEN  (1&lt;&lt;1) //set to 1 to enable parity</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_LCRH_BRK  (1&lt;&lt;0) //set to 1 to force the TX pin low</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define PL011_CR_CTSEN  (1&lt;&lt;15) //set to 1 to enable CTS hardware flow control</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_CR_RTSEN  (1&lt;&lt;14) //set to 1 to enable RTS hardware flow control</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_CR_OUT2   (1&lt;&lt;13) //set to 1 to set out2 to 0</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_CR_OUT1   (1&lt;&lt;12) //set to 1 to set out1 to 0</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_CR_RTS    (1&lt;&lt;11) //set to 1 to set the RTS pin low</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_CR_DTR    (1&lt;&lt;10) //set to 1 to set the DTR pin low</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_CR_RXE    (1&lt;&lt;9)  //set to 1 to enable receiving</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_CR_TXE    (1&lt;&lt;8)  //set to 1 to enable transmitting</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_CR_LBE    (1&lt;&lt;7)  //set to 1 to enable loopback</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_CR_SIRLP  (1&lt;&lt;2)  //sets SIR IrDA mode (unused?)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_CR_SIREN  (1&lt;&lt;1)  //enables SIR IrDA mode (unused?)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_CR_UARTEN (1&lt;&lt;0)  //set to 1 to enable the UART</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">//RX FIFO fill interrupt threshold</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define PL011_IFLS_RXIFLSEL_EIGHTH        (0b000&lt;&lt;3)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_IFLS_RXIFLSEL_QUARTER       (0b001&lt;&lt;3)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_IFLS_RXIFLSEL_HALF          (0b010&lt;&lt;3)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_IFLS_RXIFLSEL_THREEQUARTERS (0b011&lt;&lt;3)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_IFLS_RXIFLSEL_SEVENEIGHTHS  (0b100&lt;&lt;3)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="comment">//TX FIFO fill interrupt threshold</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define PL011_IFLS_TXIFLSEL_EIGHTH        (0b000&lt;&lt;0)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_IFLS_TXIFLSEL_QUARTER       (0b001&lt;&lt;0)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_IFLS_TXIFLSEL_HALF          (0b010&lt;&lt;0)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_IFLS_TXIFLSEL_THREEQUARTERS (0b011&lt;&lt;0)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_IFLS_TXIFLSEL_SEVENEIGHTHS  (0b100&lt;&lt;0)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define PL011_IMSC_OEIM   (1&lt;&lt;10) //overrun error mask bit, if 1: this interrupt is enabled</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_IMSC_BEIN   (1&lt;&lt;9)  //break error mask bit, if 1: this interrupt is enabled</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_IMSC_PEIM   (1&lt;&lt;8)  //parity error mask bit, if 1: this interrupt is enabled</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_IMSC_FEIM   (1&lt;&lt;7)  //framing error mask bit, if 1: this interrupt is enabled</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_IMSC_RTIM   (1&lt;&lt;6)  //receive timeout mask bit, if 1: this interrupt is enabled</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_IMSC_TXIM   (1&lt;&lt;5)  //transmit interrupt mask bit, if 1: this interrupt is enabled</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_IMSC_RXIM   (1&lt;&lt;4)  //receive interrupt mask bit, if 1: this interrupt is enabled</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_IMSC_DSRMIM (1&lt;&lt;3)  //DSR interrupt mask bit, if 1: this interrupt is enabled</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_IMSC_DCDMIM (1&lt;&lt;2)  //DCD interrupt mask bit, if 1: this interrupt is enabled</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_IMSC_CTSMIM (1&lt;&lt;1)  //CTS interrupt mask bit, if 1: this interrupt is enabled</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_IMSC_RIMIM  (1&lt;&lt;0)  //RI interrupt mask bit, if 1: this interrupt is enabled</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define PL011_RIS_OERIS   (1&lt;&lt;10) //overrun error interrupt status</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_RIS_BERIS   (1&lt;&lt;9)  //break error interrupt status</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_RIS_PERIS   (1&lt;&lt;8)  //parity error interrupt status</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_RIS_FERIS   (1&lt;&lt;7)  //framing error interrupt status</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_RIS_RTRIS   (1&lt;&lt;6)  //receive timeout interrupt status</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_RIS_TXRIS   (1&lt;&lt;5)  //transmit interrupt status</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_RIS_RXRIS   (1&lt;&lt;4)  //receive interrupt status</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_RIS_DSRRMIS (1&lt;&lt;3)  //DSR interrupt status</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_RIS_DCDRMIS (1&lt;&lt;2)  //DCD interrupt status</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_RIS_CTSRMIS (1&lt;&lt;1)  //CTS interrupt status</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_RIS_RIRMIS  (1&lt;&lt;0)  //RI interrupt status</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">//read only</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define PL011_MIS_OEMIS   (1&lt;&lt;10) //overrun error interrupt status</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_MIS_BEMIS   (1&lt;&lt;9)  //break error interrupt status</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_MIS_PEMIS   (1&lt;&lt;8)  //parity error interrupt status</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_MIS_FEMIS   (1&lt;&lt;7)  //framing error interrupt status</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_MIS_RTMIS   (1&lt;&lt;6)  //receive timeout interrupt status</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_MIS_TXMIS   (1&lt;&lt;5)  //transmit interrupt status</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_MIS_RXMIS   (1&lt;&lt;4)  //receive interrupt status</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_MIS_DSRMMIS (1&lt;&lt;3)  //DSR interrupt status</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_MIS_DCDMMIS (1&lt;&lt;2)  //DCD interrupt status</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_MIS_CTSMMIS (1&lt;&lt;1)  //CTS interrupt status</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_MIS_RIMMIS  (1&lt;&lt;0)  //RI interrupt status</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define PL011_ICR_OEIC   (1&lt;&lt;10) //overrun error interrupt clear</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_ICR_BEIC   (1&lt;&lt;9)  //break error interrupt clear</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_ICR_PEIC   (1&lt;&lt;8)  //parity error interrupt clear</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_ICR_FEIC   (1&lt;&lt;7)  //framing error interrupt clear</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_ICR_RTIC   (1&lt;&lt;6)  //receive timeout interrupt clear</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_ICR_TXIC   (1&lt;&lt;5)  //transmit interrupt clear</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_ICR_RXIC   (1&lt;&lt;4)  //receive interrupt clear</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_ICR_DSRMIC (1&lt;&lt;3)  //DSR interrupt clear</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_ICR_DCDMIC (1&lt;&lt;2)  //DCD interrupt clear</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_ICR_CTSMIC (1&lt;&lt;1)  //CTS interrupt clear</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_ICR_RIMIC  (1&lt;&lt;0)  //RI interrupt clear</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="pl011_8h.html#a44b14686b68b5a9a98197ecdc18c4e52">  144</a></span>&#160;<span class="preprocessor">#define PL011_FIFO_LEN   8       </span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="comment">/* Different versions of Pi have different</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> * UART clock frequencies */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef _XINU_PLATFORM_ARM_RPI_3_</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UARTCLK 48000000</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#elif defined _XINU_PLATFORM_ARM_RPI_</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UARTCLK 3000000</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define PL011_BAUD_INT(x) (UARTCLK / (16 * (x)))</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PL011_BAUD_FRAC(x) (int)((((UARTCLK / (16.0 * (x)))-PL011_BAUD_INT(x))*64.0)+0.5) //9600 baud may be slightly off with this calcualtion</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#endif                          </span><span class="comment">/* _PL011_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="structpl011__uart__csreg_html_a2592e71e079472be14149f24be0e7a42"><div class="ttname"><a href="structpl011__uart__csreg.html#a2592e71e079472be14149f24be0e7a42">pl011_uart_csreg::fr</a></div><div class="ttdeci">volatile unsigned int fr</div><div class="ttdef"><b>Definition:</b> pl011.h:22</div></div>
<div class="ttc" id="structpl011__uart__csreg_html_a730bd72a53bbd682874cb801cc93f845"><div class="ttname"><a href="structpl011__uart__csreg.html#a730bd72a53bbd682874cb801cc93f845">pl011_uart_csreg::fbrd</a></div><div class="ttdeci">volatile unsigned int fbrd</div><div class="ttdef"><b>Definition:</b> pl011.h:26</div></div>
<div class="ttc" id="structpl011__uart__csreg_html_aa6901cdfcd428738189f34ac3cabb85e"><div class="ttname"><a href="structpl011__uart__csreg.html#aa6901cdfcd428738189f34ac3cabb85e">pl011_uart_csreg::icr</a></div><div class="ttdeci">volatile unsigned int icr</div><div class="ttdef"><b>Definition:</b> pl011.h:33</div></div>
<div class="ttc" id="structpl011__uart__csreg_html_ae1386f62227dd11aabd9706a6def488f"><div class="ttname"><a href="structpl011__uart__csreg.html#ae1386f62227dd11aabd9706a6def488f">pl011_uart_csreg::dont_use_c</a></div><div class="ttdeci">volatile unsigned int dont_use_c</div><div class="ttdef"><b>Definition:</b> pl011.h:20</div></div>
<div class="ttc" id="structpl011__uart__csreg_html_aff917744b9eaab68caead0b3eda10b4d"><div class="ttname"><a href="structpl011__uart__csreg.html#aff917744b9eaab68caead0b3eda10b4d">pl011_uart_csreg::mis</a></div><div class="ttdeci">volatile unsigned int mis</div><div class="ttdef"><b>Definition:</b> pl011.h:32</div></div>
<div class="ttc" id="structpl011__uart__csreg_html_a09d7f2bf1e7d0f792d9c1d679b09b34c"><div class="ttname"><a href="structpl011__uart__csreg.html#a09d7f2bf1e7d0f792d9c1d679b09b34c">pl011_uart_csreg::ifls</a></div><div class="ttdeci">volatile unsigned int ifls</div><div class="ttdef"><b>Definition:</b> pl011.h:29</div></div>
<div class="ttc" id="structpl011__uart__csreg_html_a913643e822176d913092cb4d4c3be374"><div class="ttname"><a href="structpl011__uart__csreg.html#a913643e822176d913092cb4d4c3be374">pl011_uart_csreg::imsc</a></div><div class="ttdeci">volatile unsigned int imsc</div><div class="ttdef"><b>Definition:</b> pl011.h:30</div></div>
<div class="ttc" id="structpl011__uart__csreg_html_a1f5d2e9afca91989656f0b6213fbb822"><div class="ttname"><a href="structpl011__uart__csreg.html#a1f5d2e9afca91989656f0b6213fbb822">pl011_uart_csreg::ilpr</a></div><div class="ttdeci">volatile unsigned int ilpr</div><div class="ttdef"><b>Definition:</b> pl011.h:24</div></div>
<div class="ttc" id="structpl011__uart__csreg_html_aadc71df89adc006df0c6c4a34cf9f01e"><div class="ttname"><a href="structpl011__uart__csreg.html#aadc71df89adc006df0c6c4a34cf9f01e">pl011_uart_csreg::lcrh</a></div><div class="ttdeci">volatile unsigned int lcrh</div><div class="ttdef"><b>Definition:</b> pl011.h:27</div></div>
<div class="ttc" id="structpl011__uart__csreg_html_aa55af5642e87a291a7fcdbf78a4622a9"><div class="ttname"><a href="structpl011__uart__csreg.html#aa55af5642e87a291a7fcdbf78a4622a9">pl011_uart_csreg::dont_use_b</a></div><div class="ttdeci">volatile unsigned int dont_use_b</div><div class="ttdef"><b>Definition:</b> pl011.h:19</div></div>
<div class="ttc" id="structpl011__uart__csreg_html_a28704fd0e3afa5f16b1d337a3d86f40b"><div class="ttname"><a href="structpl011__uart__csreg.html#a28704fd0e3afa5f16b1d337a3d86f40b">pl011_uart_csreg::cr</a></div><div class="ttdeci">volatile unsigned int cr</div><div class="ttdef"><b>Definition:</b> pl011.h:28</div></div>
<div class="ttc" id="structpl011__uart__csreg_html_a33c3d060bb12eb191078cd8d69f22cb0"><div class="ttname"><a href="structpl011__uart__csreg.html#a33c3d060bb12eb191078cd8d69f22cb0">pl011_uart_csreg::ibrd</a></div><div class="ttdeci">volatile unsigned int ibrd</div><div class="ttdef"><b>Definition:</b> pl011.h:25</div></div>
<div class="ttc" id="structpl011__uart__csreg_html_a17ec77f318b87b8f7563508245e18438"><div class="ttname"><a href="structpl011__uart__csreg.html#a17ec77f318b87b8f7563508245e18438">pl011_uart_csreg::rsrecr</a></div><div class="ttdeci">volatile unsigned int rsrecr</div><div class="ttdef"><b>Definition:</b> pl011.h:17</div></div>
<div class="ttc" id="structpl011__uart__csreg_html_a4c66e8d8a321655827c55f283e2f0c5f"><div class="ttname"><a href="structpl011__uart__csreg.html#a4c66e8d8a321655827c55f283e2f0c5f">pl011_uart_csreg::dr</a></div><div class="ttdeci">volatile unsigned int dr</div><div class="ttdef"><b>Definition:</b> pl011.h:16</div></div>
<div class="ttc" id="structpl011__uart__csreg_html"><div class="ttname"><a href="structpl011__uart__csreg.html">pl011_uart_csreg</a></div><div class="ttdef"><b>Definition:</b> pl011.h:14</div></div>
<div class="ttc" id="structpl011__uart__csreg_html_a32675cf6ee70fbe72947432343edf1d9"><div class="ttname"><a href="structpl011__uart__csreg.html#a32675cf6ee70fbe72947432343edf1d9">pl011_uart_csreg::dont_use_d</a></div><div class="ttdeci">volatile unsigned int dont_use_d</div><div class="ttdef"><b>Definition:</b> pl011.h:21</div></div>
<div class="ttc" id="structpl011__uart__csreg_html_a6b13c9328a5456cc564b718a1767aad9"><div class="ttname"><a href="structpl011__uart__csreg.html#a6b13c9328a5456cc564b718a1767aad9">pl011_uart_csreg::ris</a></div><div class="ttdeci">volatile unsigned int ris</div><div class="ttdef"><b>Definition:</b> pl011.h:31</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.5
</small></address>
</body>
</html>
