library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity clock_gen_irq_v1_0 is
	generic (
		-- Users to add parameters here
        input_freq : integer := 100000000;
        output_freq : integer := 10
        --ps_enable : string := "OFF" -- "ON"
		-- User parameters ends
		-- Do not modify the parameters beyond this line


		---- Parameters of Axi Slave Bus Interface S00_AXI
		--C_S00_AXI_DATA_WIDTH	: integer	:= 32;
		--C_S00_AXI_ADDR_WIDTH	: integer	:= 5;

		---- Parameters of Axi Slave Bus Interface S_AXI_INTR
		--C_S_AXI_INTR_DATA_WIDTH	: integer	:= 32;
		--C_S_AXI_INTR_ADDR_WIDTH	: integer	:= 5;
		--C_NUM_OF_INTR	: integer	:= 1;
		--C_INTR_SENSITIVITY	: std_logic_vector	:= x"FFFFFFFF";
		--C_INTR_ACTIVE_STATE	: std_logic_vector	:= x"FFFFFFFF";
		--C_IRQ_SENSITIVITY	: integer	:= 1;
		--C_IRQ_ACTIVE_STATE	: integer	:= 1
	);
	port (
		-- Users to add ports here
        clk : in std_logic;
        led : out std_logic
		-- User ports ends
		-- Do not modify the ports beyond this line


		---- Ports of Axi Slave Bus Interface S00_AXI
		--s00_axi_aclk    : in std_logic;
		--s00_axi_aresetn	: in std_logic;
		--s00_axi_awaddr	: in std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0);
		--s00_axi_awprot	: in std_logic_vector(2 downto 0);
		--s00_axi_awvalid	: in std_logic;
		--s00_axi_awready	: out std_logic;
		--s00_axi_wdata	: in std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
		--s00_axi_wstrb	: in std_logic_vector((C_S00_AXI_DATA_WIDTH/8)-1 downto 0);
		--s00_axi_wvalid	: in std_logic;
		--s00_axi_wready	: out std_logic;
		--s00_axi_bresp	: out std_logic_vector(1 downto 0);
		--s00_axi_bvalid	: out std_logic;
		--s00_axi_bready	: in std_logic;
		--s00_axi_araddr	: in std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0);
		--s00_axi_arprot	: in std_logic_vector(2 downto 0);
		--s00_axi_arvalid	: in std_logic;
		--s00_axi_arready	: out std_logic;
		--s00_axi_rdata	: out std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
		--s00_axi_rresp	: out std_logic_vector(1 downto 0);
		--s00_axi_rvalid	: out std_logic;
		--s00_axi_rready	: in std_logic;

		---- Ports of Axi Slave Bus Interface S_AXI_INTR
		--s_axi_intr_aclk	: in std_logic;
		--s_axi_intr_aresetn	: in std_logic;
		--s_axi_intr_awaddr	: in std_logic_vector(C_S_AXI_INTR_ADDR_WIDTH-1 downto 0);
		--s_axi_intr_awprot	: in std_logic_vector(2 downto 0);
		--s_axi_intr_awvalid	: in std_logic;
		--s_axi_intr_awready	: out std_logic;
		--s_axi_intr_wdata	: in std_logic_vector(C_S_AXI_INTR_DATA_WIDTH-1 downto 0);
		--s_axi_intr_wstrb	: in std_logic_vector((C_S_AXI_INTR_DATA_WIDTH/8)-1 downto 0);
		--s_axi_intr_wvalid	: in std_logic;
		--s_axi_intr_wready	: out std_logic;
		--s_axi_intr_bresp	: out std_logic_vector(1 downto 0);
		--s_axi_intr_bvalid	: out std_logic;
		--s_axi_intr_bready	: in std_logic;
		--s_axi_intr_araddr	: in std_logic_vector(C_S_AXI_INTR_ADDR_WIDTH-1 downto 0);
		--s_axi_intr_arprot	: in std_logic_vector(2 downto 0);
		--s_axi_intr_arvalid	: in std_logic;
		--s_axi_intr_arready	: out std_logic;
		--s_axi_intr_rdata	: out std_logic_vector(C_S_AXI_INTR_DATA_WIDTH-1 downto 0);
		--s_axi_intr_rresp	: out std_logic_vector(1 downto 0);
		--s_axi_intr_rvalid	: out std_logic;
		--s_axi_intr_rready	: in std_logic;
		--irq	: out std_logic
	);
end clock_gen_irq_v1_0;

architecture arch_imp of clock_gen_irq_v1_0 is

	---- component declaration
	--component clock_gen_irq_v1_0_S00_AXI is
	--	generic (
	--	C_S_AXI_DATA_WIDTH	: integer	:= 32;
	--	C_S_AXI_ADDR_WIDTH	: integer	:= 5
	--	);
	--	port (
	--	CLK_GEN_EN  : out std_logic;
	--	S_AXI_ACLK	: in std_logic;
	--	S_AXI_ARESETN	: in std_logic;
	--	S_AXI_AWADDR	: in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
	--	S_AXI_AWPROT	: in std_logic_vector(2 downto 0);
	--	S_AXI_AWVALID	: in std_logic;
	--	S_AXI_AWREADY	: out std_logic;
	--	S_AXI_WDATA	: in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
	--	S_AXI_WSTRB	: in std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);
	--	S_AXI_WVALID	: in std_logic;
	--	S_AXI_WREADY	: out std_logic;
	--	S_AXI_BRESP	: out std_logic_vector(1 downto 0);
	--	S_AXI_BVALID	: out std_logic;
	--	S_AXI_BREADY	: in std_logic;
	--	S_AXI_ARADDR	: in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
	--	S_AXI_ARPROT	: in std_logic_vector(2 downto 0);
	--	S_AXI_ARVALID	: in std_logic;
	--	S_AXI_ARREADY	: out std_logic;
	--	S_AXI_RDATA	: out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
	--	S_AXI_RRESP	: out std_logic_vector(1 downto 0);
	--	S_AXI_RVALID	: out std_logic;
	--	S_AXI_RREADY	: in std_logic
	--	);
	--end component clock_gen_irq_v1_0_S00_AXI;

	--component clock_gen_irq_v1_0_S_AXI_INTR is
	--	generic (
	--	C_S_AXI_DATA_WIDTH	: integer	:= 32;
	--	C_S_AXI_ADDR_WIDTH	: integer	:= 5;
	--	C_NUM_OF_INTR	: integer	:= 1;
	--	C_INTR_SENSITIVITY	: std_logic_vector	:= x"FFFFFFFF";
	--	C_INTR_ACTIVE_STATE	: std_logic_vector	:= x"FFFFFFFF";
	--	C_IRQ_SENSITIVITY	: integer	:= 1;
	--	C_IRQ_ACTIVE_STATE	: integer	:= 1
	--	);
	--	port (
	--	CLK_GEN_IRQ : in std_logic;
	--	S_AXI_ACLK	: in std_logic;
	--	S_AXI_ARESETN	: in std_logic;
	--	S_AXI_AWADDR	: in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
	--	S_AXI_AWPROT	: in std_logic_vector(2 downto 0);
	--	S_AXI_AWVALID	: in std_logic;
	--	S_AXI_AWREADY	: out std_logic;
	--	S_AXI_WDATA	: in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
	--	S_AXI_WSTRB	: in std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);
	--	S_AXI_WVALID	: in std_logic;
	--	S_AXI_WREADY	: out std_logic;
	--	S_AXI_BRESP	: out std_logic_vector(1 downto 0);
	--	S_AXI_BVALID	: out std_logic;
	--	S_AXI_BREADY	: in std_logic;
	--	S_AXI_ARADDR	: in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
	--	S_AXI_ARPROT	: in std_logic_vector(2 downto 0);
	--	S_AXI_ARVALID	: in std_logic;
	--	S_AXI_ARREADY	: out std_logic;
	--	S_AXI_RDATA	: out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
	--	S_AXI_RRESP	: out std_logic_vector(1 downto 0);
	--	S_AXI_RVALID	: out std_logic;
	--	S_AXI_RREADY	: in std_logic;
	--	irq	: out std_logic
	--	);
	--end component clock_gen_irq_v1_0_S_AXI_INTR;

    constant s_count_max : natural := 10000000; --input_freq / output_freq;
    --signal s_en        : std_logic := '0';
    --signal s_irq       : std_logic := '0';
    signal s_led, led_delay       : std_logic := '0';

begin

---- Instantiation of Axi Bus Interface S00_AXI
--clock_gen_irq_v1_0_S00_AXI_inst : clock_gen_irq_v1_0_S00_AXI
--	generic map (
--		C_S_AXI_DATA_WIDTH	=> C_S00_AXI_DATA_WIDTH,
--		C_S_AXI_ADDR_WIDTH	=> C_S00_AXI_ADDR_WIDTH
--	)
--	port map (
--	    CLK_GEN_EN => s_en,
--		S_AXI_ACLK	=> s00_axi_aclk,
--		S_AXI_ARESETN	=> s00_axi_aresetn,
--		S_AXI_AWADDR	=> s00_axi_awaddr,
--		S_AXI_AWPROT	=> s00_axi_awprot,
--		S_AXI_AWVALID	=> s00_axi_awvalid,
--		S_AXI_AWREADY	=> s00_axi_awready,
--		S_AXI_WDATA	=> s00_axi_wdata,
--		S_AXI_WSTRB	=> s00_axi_wstrb,
--		S_AXI_WVALID	=> s00_axi_wvalid,
--		S_AXI_WREADY	=> s00_axi_wready,
--		S_AXI_BRESP	=> s00_axi_bresp,
--		S_AXI_BVALID	=> s00_axi_bvalid,
--		S_AXI_BREADY	=> s00_axi_bready,
--		S_AXI_ARADDR	=> s00_axi_araddr,
--		S_AXI_ARPROT	=> s00_axi_arprot,
--		S_AXI_ARVALID	=> s00_axi_arvalid,
--		S_AXI_ARREADY	=> s00_axi_arready,
--		S_AXI_RDATA	=> s00_axi_rdata,
--		S_AXI_RRESP	=> s00_axi_rresp,
--		S_AXI_RVALID	=> s00_axi_rvalid,
--		S_AXI_RREADY	=> s00_axi_rready
--	);

---- Instantiation of Axi Bus Interface S_AXI_INTR
--clock_gen_irq_v1_0_S_AXI_INTR_inst : clock_gen_irq_v1_0_S_AXI_INTR
--	generic map (
--		C_S_AXI_DATA_WIDTH	=> C_S_AXI_INTR_DATA_WIDTH,
--		C_S_AXI_ADDR_WIDTH	=> C_S_AXI_INTR_ADDR_WIDTH,
--		C_NUM_OF_INTR	=> C_NUM_OF_INTR,
--		C_INTR_SENSITIVITY	=> C_INTR_SENSITIVITY,
--		C_INTR_ACTIVE_STATE	=> C_INTR_ACTIVE_STATE,
--		C_IRQ_SENSITIVITY	=> C_IRQ_SENSITIVITY,
--		C_IRQ_ACTIVE_STATE	=> C_IRQ_ACTIVE_STATE
--	)
--	port map (
--        CLK_GEN_IRQ => s_irq,
--		S_AXI_ACLK	=> s_axi_intr_aclk,
--		S_AXI_ARESETN	=> s_axi_intr_aresetn,
--		S_AXI_AWADDR	=> s_axi_intr_awaddr,
--		S_AXI_AWPROT	=> s_axi_intr_awprot,
--		S_AXI_AWVALID	=> s_axi_intr_awvalid,
--		S_AXI_AWREADY	=> s_axi_intr_awready,
--		S_AXI_WDATA	=> s_axi_intr_wdata,
--		S_AXI_WSTRB	=> s_axi_intr_wstrb,
--		S_AXI_WVALID	=> s_axi_intr_wvalid,
--		S_AXI_WREADY	=> s_axi_intr_wready,
--		S_AXI_BRESP	=> s_axi_intr_bresp,
--		S_AXI_BVALID	=> s_axi_intr_bvalid,
--		S_AXI_BREADY	=> s_axi_intr_bready,
--		S_AXI_ARADDR	=> s_axi_intr_araddr,
--		S_AXI_ARPROT	=> s_axi_intr_arprot,
--		S_AXI_ARVALID	=> s_axi_intr_arvalid,
--		S_AXI_ARREADY	=> s_axi_intr_arready,
--		S_AXI_RDATA	=> s_axi_intr_rdata,
--		S_AXI_RRESP	=> s_axi_intr_rresp,
--		S_AXI_RVALID	=> s_axi_intr_rvalid,
--		S_AXI_RREADY	=> s_axi_intr_rready,
--		irq	=> irq
--	);

	-- Add user logic here
    
    led <= s_led;
	led_delay <= s_led;
    
  --  irq_set : process(clk)
  --  begin
  --  if(rising_edge(clk)) then
  --  	if(led_delay = '0' and s_led = '1') then
  --  		s_irq <= '1';
		--else
		--	s_irq <= '0';
  --  	end if;
  --  end if;
  --  end process irq_set;

    
    main : process(clk) 
        variable count : natural range 0 to s_count_max+10 := 0;
    begin
        if(rising_edge(clk)) then
        	--if(ps_enable = "ON") then
         --   	if(s_en = '1') then
	        --        if(count < s_count_max/2) then
	        --            s_led <= '1';
	        --            count := count + 1;
	        --        elsif (count < s_count_max) then
	        --            s_led <= '0';
	        --            count := count + 1;
	        --        else
	        --            s_led <= '0';
	        --            count := 0;
	        --        end if;
         --   	end if;
        	--else
	        	if(count < s_count_max/2) then
                    s_led <= '1';
                    count := count + 1;
                elsif (count < s_count_max) then
                    s_led <= '0';
                    count := count + 1;
                else
                    s_led <= '0';
                    count := 0;
                end if;
            end if;
        --end if;
    end process main;

end arch_imp;
