Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May 17 19:02:25 2020
| Host         : LAPTOP-HBP2TUAB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |           12 |
| Yes          | No                    | No                     |              19 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              23 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------+--------------------+------------------+----------------+
|     Clock Signal     |            Enable Signal            |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------------+--------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | change_state/previous_state_i_2_n_0 | change_state/Flag0 |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | change_state/E[0]                   |                    |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | myPWM/new_pwm[10]_i_1_n_0           |                    |                2 |             11 |
|  CLK100MHZ_IBUF_BUFG |                                     | change_state/SR[0] |                5 |             13 |
|  CLK100MHZ_IBUF_BUFG | change_state/p_1_in                 | change_state/Flag0 |                6 |             22 |
|  CLK100MHZ_IBUF_BUFG |                                     |                    |                8 |             26 |
|  CLK100MHZ_IBUF_BUFG |                                     | clear              |                7 |             27 |
+----------------------+-------------------------------------+--------------------+------------------+----------------+


