{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1573240675491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1573240675491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 16:17:55 2019 " "Processing started: Fri Nov 08 16:17:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1573240675491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1573240675491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SegmentsDecoder -c SegmentsDecoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off SegmentsDecoder -c SegmentsDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1573240675491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1573240675927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentsdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segmentsdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegmentsDecoder-arch " "Found design unit 1: SegmentsDecoder-arch" {  } { { "SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573240676304 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegmentsDecoder " "Found entity 1: SegmentsDecoder" {  } { { "SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573240676304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573240676304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_segmentsdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_segmentsdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_SegmentsDecoder-arch " "Found design unit 1: tb_SegmentsDecoder-arch" {  } { { "tb_SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/tb_SegmentsDecoder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573240676308 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_SegmentsDecoder " "Found entity 1: tb_SegmentsDecoder" {  } { { "tb_SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/tb_SegmentsDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573240676308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573240676308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SegmentsDecoder " "Elaborating entity \"SegmentsDecoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1573240676350 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1573240676742 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1573240676742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1573240676762 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1573240676762 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1573240676762 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1573240676762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1573240676788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 16:17:56 2019 " "Processing ended: Fri Nov 08 16:17:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1573240676788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1573240676788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1573240676788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1573240676788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1573240679888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1573240679888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 16:17:59 2019 " "Processing started: Fri Nov 08 16:17:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1573240679888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1573240679888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SegmentsDecoder -c SegmentsDecoder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SegmentsDecoder -c SegmentsDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1573240679889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1573240679999 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SegmentsDecoder EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"SegmentsDecoder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1573240680013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1573240680038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1573240680038 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1573240680522 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1573240680529 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1573240680991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1573240680991 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1573240680991 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1573240680992 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1573240680992 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1573240680992 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1573240680992 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_out\[0\] " "Pin LED_out\[0\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" { LED_out[0] } } } { "SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 9 0 0 } } { "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/" { { 0 { 0 ""} 0 9 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573240681016 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_out\[1\] " "Pin LED_out\[1\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" { LED_out[1] } } } { "SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 9 0 0 } } { "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/" { { 0 { 0 ""} 0 10 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573240681016 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_out\[2\] " "Pin LED_out\[2\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" { LED_out[2] } } } { "SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 9 0 0 } } { "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/" { { 0 { 0 ""} 0 11 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573240681016 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_out\[3\] " "Pin LED_out\[3\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" { LED_out[3] } } } { "SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 9 0 0 } } { "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/" { { 0 { 0 ""} 0 12 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573240681016 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_out\[4\] " "Pin LED_out\[4\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" { LED_out[4] } } } { "SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 9 0 0 } } { "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/" { { 0 { 0 ""} 0 13 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573240681016 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_out\[5\] " "Pin LED_out\[5\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" { LED_out[5] } } } { "SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 9 0 0 } } { "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573240681016 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_out\[6\] " "Pin LED_out\[6\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" { LED_out[6] } } } { "SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 9 0 0 } } { "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573240681016 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_BCD\[0\] " "Pin LED_BCD\[0\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" { LED_BCD[0] } } } { "SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 8 0 0 } } { "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_BCD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/" { { 0 { 0 ""} 0 5 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573240681016 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_BCD\[1\] " "Pin LED_BCD\[1\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" { LED_BCD[1] } } } { "SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 8 0 0 } } { "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_BCD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/" { { 0 { 0 ""} 0 6 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573240681016 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_BCD\[2\] " "Pin LED_BCD\[2\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" { LED_BCD[2] } } } { "SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 8 0 0 } } { "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_BCD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/" { { 0 { 0 ""} 0 7 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573240681016 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_BCD\[3\] " "Pin LED_BCD\[3\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/12.1/quartus/bin/pin_planner.ppl" { LED_BCD[3] } } } { "SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 8 0 0 } } { "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_BCD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/" { { 0 { 0 ""} 0 8 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1573240681016 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1573240681016 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SegmentsDecoder.sdc " "Synopsys Design Constraints File file not found: 'SegmentsDecoder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1573240681075 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1573240681075 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1573240681075 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1573240681075 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1573240681076 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1573240681076 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1573240681076 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1573240681076 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1573240681077 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1573240681077 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1573240681077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1573240681077 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1573240681077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1573240681077 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1573240681077 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1573240681077 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 4 7 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 4 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1573240681078 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1573240681078 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1573240681078 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1573240681079 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1573240681079 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1573240681079 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1573240681079 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1573240681079 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1573240681079 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1573240681079 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1573240681079 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1573240681079 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1573240681079 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1573240681082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1573240681688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1573240681720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1573240681722 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1573240681895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1573240681895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1573240682284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1573240682863 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1573240682863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1573240682929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1573240682931 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1573240682931 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1573240682931 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1573240682936 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_out\[0\] 0 " "Pin \"LED_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1573240682937 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_out\[1\] 0 " "Pin \"LED_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1573240682937 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_out\[2\] 0 " "Pin \"LED_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1573240682937 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_out\[3\] 0 " "Pin \"LED_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1573240682937 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_out\[4\] 0 " "Pin \"LED_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1573240682937 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_out\[5\] 0 " "Pin \"LED_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1573240682937 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_out\[6\] 0 " "Pin \"LED_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1573240682937 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1573240682937 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1573240682997 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1573240683005 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1573240683069 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1573240683318 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1573240683334 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/output_files/SegmentsDecoder.fit.smsg " "Generated suppressed messages file D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/output_files/SegmentsDecoder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1573240683402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "531 " "Peak virtual memory: 531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1573240683505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 16:18:03 2019 " "Processing ended: Fri Nov 08 16:18:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1573240683505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1573240683505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1573240683505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1573240683505 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1573240686210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1573240686210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 16:18:06 2019 " "Processing started: Fri Nov 08 16:18:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1573240686210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1573240686210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SegmentsDecoder -c SegmentsDecoder " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SegmentsDecoder -c SegmentsDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1573240686210 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1573240687492 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1573240687533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1573240688099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 16:18:08 2019 " "Processing ended: Fri Nov 08 16:18:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1573240688099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1573240688099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1573240688099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1573240688099 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1573240688724 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1573240692042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1573240692043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 16:18:11 2019 " "Processing started: Fri Nov 08 16:18:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1573240692043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1573240692043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SegmentsDecoder -c SegmentsDecoder " "Command: quartus_sta SegmentsDecoder -c SegmentsDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1573240692044 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1573240692185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1573240692352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1573240692381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1573240692381 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SegmentsDecoder.sdc " "Synopsys Design Constraints File file not found: 'SegmentsDecoder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1573240692446 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1573240692446 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1573240692447 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1573240692447 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1573240692448 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "" 0 -1 1573240692456 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1573240692458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1573240692460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1573240692465 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1573240692469 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1573240692472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1573240692474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1573240692476 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1573240692486 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1573240692487 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1573240692495 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1573240692495 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1573240692495 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1573240692498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1573240692501 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1573240692504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1573240692506 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1573240692508 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1573240692518 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1573240692533 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1573240692533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1573240692574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 16:18:12 2019 " "Processing ended: Fri Nov 08 16:18:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1573240692574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1573240692574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1573240692574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1573240692574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1573240693680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1573240693681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 16:18:13 2019 " "Processing started: Fri Nov 08 16:18:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1573240693681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1573240693681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SegmentsDecoder -c SegmentsDecoder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SegmentsDecoder -c SegmentsDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1573240693681 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "SegmentsDecoder.vho\", \"SegmentsDecoder_fast.vho SegmentsDecoder_vhd.sdo SegmentsDecoder_vhd_fast.sdo D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/simulation/modelsim/ simulation " "Generated files \"SegmentsDecoder.vho\", \"SegmentsDecoder_fast.vho\", \"SegmentsDecoder_vhd.sdo\" and \"SegmentsDecoder_vhd_fast.sdo\" in directory \"D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1573240693977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1573240694014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 16:18:14 2019 " "Processing ended: Fri Nov 08 16:18:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1573240694014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1573240694014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1573240694014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1573240694014 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1573240694595 ""}
