// Seed: 1477011759
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  assign module_1.id_5 = 0;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_16;
  always begin : LABEL_0
    if (1) disable id_17;
  end
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wor id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_5,
      id_1,
      id_6,
      id_4,
      id_6,
      id_2,
      id_1,
      id_3,
      id_6,
      id_1,
      id_6,
      id_2,
      id_4
  );
  inout wire id_1;
  assign id_5 = -1;
  wire id_10;
  ;
  wire id_11;
  ;
  logic [1 : 1] id_12;
  assign id_1 = id_9;
endmodule
