# system info soc_system_tb on 2021.03.23.17:14:05
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1616499839
#
#
# Files generated for soc_system_tb on 2021.03.23.17:14:05
files:
filepath,kind,attributes,module,is_top
soc_system/testbench/soc_system_tb/simulation/soc_system_tb.v,VERILOG,,soc_system_tb,true
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system.v,VERILOG,,soc_system,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0003,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0003.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_button_pio.v,VERILOG,,soc_system_button_pio,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_jtag_uart_0.v,VERILOG,,soc_system_jtag_uart_0,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_led_pio.v,VERILOG,,soc_system_led_pio,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_master_0.v,VERILOG,,soc_system_master_0,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0.v,VERILOG,,soc_system_nios2_gen2_0,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_ocram_16b.hex,HEX,,soc_system_ocram_16b,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_ocram_16b.v,VERILOG,,soc_system_ocram_16b,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_ocram_64K.hex,HEX,,soc_system_ocram_64K,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_ocram_64K.v,VERILOG,,soc_system_ocram_64K,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_switch_pio.v,VERILOG,,soc_system_switch_pio,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_sysid_qsys_0.v,VERILOG,,soc_system_sysid_qsys_0,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0.v,VERILOG,,soc_system_mm_interconnect_0,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_irq_mapper.sv,SYSTEM_VERILOG,,soc_system_irq_mapper,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_master_0_timing_adt.sv,SYSTEM_VERILOG,,soc_system_master_0_timing_adt,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_master_0_b2p_adapter.sv,SYSTEM_VERILOG,,soc_system_master_0_b2p_adapter,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_master_0_p2b_adapter.sv,SYSTEM_VERILOG,,soc_system_master_0_p2b_adapter,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu.sdc,SDC,,soc_system_nios2_gen2_0_cpu,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,soc_system_nios2_gen2_0_cpu,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,soc_system_nios2_gen2_0_cpu,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,soc_system_nios2_gen2_0_cpu,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,soc_system_nios2_gen2_0_cpu,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,soc_system_nios2_gen2_0_cpu,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,soc_system_nios2_gen2_0_cpu,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu.v,VERILOG,,soc_system_nios2_gen2_0_cpu,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,soc_system_nios2_gen2_0_cpu,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v,VERILOG,,soc_system_nios2_gen2_0_cpu,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,soc_system_nios2_gen2_0_cpu,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,soc_system_nios2_gen2_0_cpu,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,soc_system_nios2_gen2_0_cpu,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,soc_system_nios2_gen2_0_cpu,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,soc_system_nios2_gen2_0_cpu,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,soc_system_nios2_gen2_0_cpu,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_router,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_router_001,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_router_002,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_router_003,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_router_004,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_router_008,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_router_010.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_router_010,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_demux,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_demux_001,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_demux_002,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_mux,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_mux,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_mux_001,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_mux_001,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_cmd_mux_005.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_mux_005,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_mux_005,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_demux,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_demux_001,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_mux,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_mux,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_mux_001,false
soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_mux_001,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,soc_system_mm_interconnect_0_avalon_st_adapter,false
soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
soc_system_tb.soc_system_inst,soc_system
soc_system_tb.soc_system_inst.button_pio,soc_system_button_pio
soc_system_tb.soc_system_inst.jtag_uart_0,soc_system_jtag_uart_0
soc_system_tb.soc_system_inst.led_pio,soc_system_led_pio
soc_system_tb.soc_system_inst.master_0,soc_system_master_0
soc_system_tb.soc_system_inst.master_0.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
soc_system_tb.soc_system_inst.master_0.timing_adt,soc_system_master_0_timing_adt
soc_system_tb.soc_system_inst.master_0.fifo,altera_avalon_sc_fifo
soc_system_tb.soc_system_inst.master_0.b2p,altera_avalon_st_bytes_to_packets
soc_system_tb.soc_system_inst.master_0.p2b,altera_avalon_st_packets_to_bytes
soc_system_tb.soc_system_inst.master_0.transacto,altera_avalon_packets_to_master
soc_system_tb.soc_system_inst.master_0.b2p_adapter,soc_system_master_0_b2p_adapter
soc_system_tb.soc_system_inst.master_0.p2b_adapter,soc_system_master_0_p2b_adapter
soc_system_tb.soc_system_inst.master_0.rst_controller,altera_reset_controller
soc_system_tb.soc_system_inst.nios2_gen2_0,soc_system_nios2_gen2_0
soc_system_tb.soc_system_inst.nios2_gen2_0.cpu,soc_system_nios2_gen2_0_cpu
soc_system_tb.soc_system_inst.ocram_16b,soc_system_ocram_16b
soc_system_tb.soc_system_inst.ocram_64K,soc_system_ocram_64K
soc_system_tb.soc_system_inst.switch_pio,soc_system_switch_pio
soc_system_tb.soc_system_inst.sysid_qsys_0,soc_system_sysid_qsys_0
soc_system_tb.soc_system_inst.mm_interconnect_0,soc_system_mm_interconnect_0
soc_system_tb.soc_system_inst.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
soc_system_tb.soc_system_inst.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
soc_system_tb.soc_system_inst.mm_interconnect_0.master_0_master_translator,altera_merlin_master_translator
soc_system_tb.soc_system_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
soc_system_tb.soc_system_inst.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
soc_system_tb.soc_system_inst.mm_interconnect_0.switch_pio_s1_translator,altera_merlin_slave_translator
soc_system_tb.soc_system_inst.mm_interconnect_0.button_pio_s1_translator,altera_merlin_slave_translator
soc_system_tb.soc_system_inst.mm_interconnect_0.led_pio_s1_translator,altera_merlin_slave_translator
soc_system_tb.soc_system_inst.mm_interconnect_0.ocram_16b_s1_translator,altera_merlin_slave_translator
soc_system_tb.soc_system_inst.mm_interconnect_0.ocram_64K_s1_translator,altera_merlin_slave_translator
soc_system_tb.soc_system_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
soc_system_tb.soc_system_inst.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
soc_system_tb.soc_system_inst.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
soc_system_tb.soc_system_inst.mm_interconnect_0.master_0_master_agent,altera_merlin_master_agent
soc_system_tb.soc_system_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
soc_system_tb.soc_system_inst.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
soc_system_tb.soc_system_inst.mm_interconnect_0.switch_pio_s1_agent,altera_merlin_slave_agent
soc_system_tb.soc_system_inst.mm_interconnect_0.button_pio_s1_agent,altera_merlin_slave_agent
soc_system_tb.soc_system_inst.mm_interconnect_0.led_pio_s1_agent,altera_merlin_slave_agent
soc_system_tb.soc_system_inst.mm_interconnect_0.ocram_16b_s1_agent,altera_merlin_slave_agent
soc_system_tb.soc_system_inst.mm_interconnect_0.ocram_64K_s1_agent,altera_merlin_slave_agent
soc_system_tb.soc_system_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
soc_system_tb.soc_system_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_tb.soc_system_inst.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_tb.soc_system_inst.mm_interconnect_0.switch_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_tb.soc_system_inst.mm_interconnect_0.button_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_tb.soc_system_inst.mm_interconnect_0.led_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_tb.soc_system_inst.mm_interconnect_0.ocram_16b_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_tb.soc_system_inst.mm_interconnect_0.ocram_64K_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_tb.soc_system_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_tb.soc_system_inst.mm_interconnect_0.router,soc_system_mm_interconnect_0_router
soc_system_tb.soc_system_inst.mm_interconnect_0.router_001,soc_system_mm_interconnect_0_router_001
soc_system_tb.soc_system_inst.mm_interconnect_0.router_002,soc_system_mm_interconnect_0_router_002
soc_system_tb.soc_system_inst.mm_interconnect_0.router_003,soc_system_mm_interconnect_0_router_003
soc_system_tb.soc_system_inst.mm_interconnect_0.router_004,soc_system_mm_interconnect_0_router_004
soc_system_tb.soc_system_inst.mm_interconnect_0.router_005,soc_system_mm_interconnect_0_router_004
soc_system_tb.soc_system_inst.mm_interconnect_0.router_006,soc_system_mm_interconnect_0_router_004
soc_system_tb.soc_system_inst.mm_interconnect_0.router_007,soc_system_mm_interconnect_0_router_004
soc_system_tb.soc_system_inst.mm_interconnect_0.router_008,soc_system_mm_interconnect_0_router_008
soc_system_tb.soc_system_inst.mm_interconnect_0.router_009,soc_system_mm_interconnect_0_router_008
soc_system_tb.soc_system_inst.mm_interconnect_0.router_010,soc_system_mm_interconnect_0_router_010
soc_system_tb.soc_system_inst.mm_interconnect_0.master_0_master_limiter,altera_merlin_traffic_limiter
soc_system_tb.soc_system_inst.mm_interconnect_0.cmd_demux,soc_system_mm_interconnect_0_cmd_demux
soc_system_tb.soc_system_inst.mm_interconnect_0.cmd_demux_001,soc_system_mm_interconnect_0_cmd_demux_001
soc_system_tb.soc_system_inst.mm_interconnect_0.rsp_demux_005,soc_system_mm_interconnect_0_cmd_demux_001
soc_system_tb.soc_system_inst.mm_interconnect_0.rsp_demux_006,soc_system_mm_interconnect_0_cmd_demux_001
soc_system_tb.soc_system_inst.mm_interconnect_0.cmd_demux_002,soc_system_mm_interconnect_0_cmd_demux_002
soc_system_tb.soc_system_inst.mm_interconnect_0.cmd_mux,soc_system_mm_interconnect_0_cmd_mux
soc_system_tb.soc_system_inst.mm_interconnect_0.cmd_mux_001,soc_system_mm_interconnect_0_cmd_mux_001
soc_system_tb.soc_system_inst.mm_interconnect_0.cmd_mux_002,soc_system_mm_interconnect_0_cmd_mux_001
soc_system_tb.soc_system_inst.mm_interconnect_0.cmd_mux_003,soc_system_mm_interconnect_0_cmd_mux_001
soc_system_tb.soc_system_inst.mm_interconnect_0.cmd_mux_004,soc_system_mm_interconnect_0_cmd_mux_001
soc_system_tb.soc_system_inst.mm_interconnect_0.cmd_mux_007,soc_system_mm_interconnect_0_cmd_mux_001
soc_system_tb.soc_system_inst.mm_interconnect_0.cmd_mux_005,soc_system_mm_interconnect_0_cmd_mux_005
soc_system_tb.soc_system_inst.mm_interconnect_0.cmd_mux_006,soc_system_mm_interconnect_0_cmd_mux_005
soc_system_tb.soc_system_inst.mm_interconnect_0.rsp_demux,soc_system_mm_interconnect_0_rsp_demux
soc_system_tb.soc_system_inst.mm_interconnect_0.rsp_demux_001,soc_system_mm_interconnect_0_rsp_demux_001
soc_system_tb.soc_system_inst.mm_interconnect_0.rsp_demux_002,soc_system_mm_interconnect_0_rsp_demux_001
soc_system_tb.soc_system_inst.mm_interconnect_0.rsp_demux_003,soc_system_mm_interconnect_0_rsp_demux_001
soc_system_tb.soc_system_inst.mm_interconnect_0.rsp_demux_004,soc_system_mm_interconnect_0_rsp_demux_001
soc_system_tb.soc_system_inst.mm_interconnect_0.rsp_demux_007,soc_system_mm_interconnect_0_rsp_demux_001
soc_system_tb.soc_system_inst.mm_interconnect_0.rsp_mux,soc_system_mm_interconnect_0_rsp_mux
soc_system_tb.soc_system_inst.mm_interconnect_0.rsp_mux_002,soc_system_mm_interconnect_0_rsp_mux
soc_system_tb.soc_system_inst.mm_interconnect_0.rsp_mux_001,soc_system_mm_interconnect_0_rsp_mux_001
soc_system_tb.soc_system_inst.mm_interconnect_0.avalon_st_adapter,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system_tb.soc_system_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_system_tb.soc_system_inst.mm_interconnect_0.avalon_st_adapter_001,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system_tb.soc_system_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_system_tb.soc_system_inst.mm_interconnect_0.avalon_st_adapter_002,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system_tb.soc_system_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_system_tb.soc_system_inst.mm_interconnect_0.avalon_st_adapter_003,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system_tb.soc_system_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_system_tb.soc_system_inst.mm_interconnect_0.avalon_st_adapter_004,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system_tb.soc_system_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_system_tb.soc_system_inst.mm_interconnect_0.avalon_st_adapter_005,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system_tb.soc_system_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_system_tb.soc_system_inst.mm_interconnect_0.avalon_st_adapter_006,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system_tb.soc_system_inst.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_system_tb.soc_system_inst.mm_interconnect_0.avalon_st_adapter_007,soc_system_mm_interconnect_0_avalon_st_adapter
soc_system_tb.soc_system_inst.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc_system_tb.soc_system_inst.irq_mapper,soc_system_irq_mapper
soc_system_tb.soc_system_inst.rst_controller,altera_reset_controller
soc_system_tb.soc_system_inst.rst_controller_001,altera_reset_controller
soc_system_tb.soc_system_inst_button_pio_bfm,altera_conduit_bfm
soc_system_tb.soc_system_inst_clk_bfm,altera_avalon_clock_source
soc_system_tb.soc_system_inst_led_pio_bfm,altera_conduit_bfm_0002
soc_system_tb.soc_system_inst_reset_bfm,altera_avalon_reset_source
soc_system_tb.soc_system_inst_switch_pio_bfm,altera_conduit_bfm_0003
