 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Tue Apr 29 03:02:44 2025
****************************************

Operating Conditions: tt0p6v25c   Library: saed14hvt_tt0p6v25c
Wire Load Model Mode: top

  Startpoint: core_i/cs_registers_i/mtvec_q_reg[13]
              (rising edge-triggered flip-flop)
  Endpoint: SO[4] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/cs_registers_i/mtvec_q_reg[13]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/cs_registers_i/mtvec_q_reg[13]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/cs_registers_i/mtvec_o[13] (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 f
  core_i/test_so1 (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.06 f
  SO[4] (out)                                             0.00       0.06 f
  data arrival time                                                  0.06
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/sleep_unit_i/fetch_enable_q_reg
              (rising edge-triggered flip-flop)
  Endpoint: SO[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/sleep_unit_i/fetch_enable_q_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/sleep_unit_i/fetch_enable_q_reg/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/sleep_unit_i/fetch_enable_o (cv32e40p_sleep_unit_COREV_CLUSTER0_test_1)
                                                          0.00       0.06 f
  core_i/test_so4 (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.06 f
  SO[0] (out)                                             0.00       0.06 f
  data arrival time                                                  0.06
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/register_file_i/mem_reg[15][17]
              (rising edge-triggered flip-flop)
  Endpoint: SO[2] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/register_file_i/mem_reg[15][17]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/register_file_i/mem_reg[15][17]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/id_stage_i/register_file_i/test_so2 (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.06 f
  core_i/id_stage_i/test_so1 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 f
  core_i/test_so2 (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.06 f
  SO[2] (out)                                             0.00       0.06 f
  data arrival time                                                  0.06
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/controller_i/debug_fsm_cs_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: debug_halted_o
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/controller_i/debug_fsm_cs_reg[2]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/controller_i/debug_fsm_cs_reg[2]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/id_stage_i/controller_i/debug_halted_o (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       0.06 f
  core_i/id_stage_i/debug_halted_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 f
  core_i/debug_halted_o (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.06 f
  debug_halted_o (out)                                    0.00       0.06 f
  data arrival time                                                  0.06
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/register_file_i/mem_reg[29][20]
              (rising edge-triggered flip-flop)
  Endpoint: SO[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/register_file_i/mem_reg[29][20]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/register_file_i/mem_reg[29][20]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/id_stage_i/register_file_i/test_so3 (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                                          0.00       0.06 f
  core_i/id_stage_i/test_so2 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 f
  core_i/test_so3 (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.06 f
  SO[1] (out)                                             0.00       0.06 f
  data arrival time                                                  0.06
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/controller_i/debug_fsm_cs_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: debug_running_o
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/controller_i/debug_fsm_cs_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/controller_i/debug_fsm_cs_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/id_stage_i/controller_i/debug_running_o (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       0.06 f
  core_i/id_stage_i/debug_running_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.06 f
  core_i/debug_running_o (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.06 f
  debug_running_o (out)                                   0.00       0.06 f
  data arrival time                                                  0.06
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/controller_i/debug_fsm_cs_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: debug_havereset_o
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/controller_i/debug_fsm_cs_reg[0]/CK (SAEDHVT14_FSDPSBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/controller_i/debug_fsm_cs_reg[0]/Q (SAEDHVT14_FSDPSBQ_V2LP_1)
                                                          0.07       0.07 r
  core_i/id_stage_i/controller_i/debug_havereset_o (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       0.07 r
  core_i/id_stage_i/debug_havereset_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.07 r
  core_i/debug_havereset_o (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.07 r
  debug_havereset_o (out)                                 0.00       0.07 r
  data arrival time                                                  0.07
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[31]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[31]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U211/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U69/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[31] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[31] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[31] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[31] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[31] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[30]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[30]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U208/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U70/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[30] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[30] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[30] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[30] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[30] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[29]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[29]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U205/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U72/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[29] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[29] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[29] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[29] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[29] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[28]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[28]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U202/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U73/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[28] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[28] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[28] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[28] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[28] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[27]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[27]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[27]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[27]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U199/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U74/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[27] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[27] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[27] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[27] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[27] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[26]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[26]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[26]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[26]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U196/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U75/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[26] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[26] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[26] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[26] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[26] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[25]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[25]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U193/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U76/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[25] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[25] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[25] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[25] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[25] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[24]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[24]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U190/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U77/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[24] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[24] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[24] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[24] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[24] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[23]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[23]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U187/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U78/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[23] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[23] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[23] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[23] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[23] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[22]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[22]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U184/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U79/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[22] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[22] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[22] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[22] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[22] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[21]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[21]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U181/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U80/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[21] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[21] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[21] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[21] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[21] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[20]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[20]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U178/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U81/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[20] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[20] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[20] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[20] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[20] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[19]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[19]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U175/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U83/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[19] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[19] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[19] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[19] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[19] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[18]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[18]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[18]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[18]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U172/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U84/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[18] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[18] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[18] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[18] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[18] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[17]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[17]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[17]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[17]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U169/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U85/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[17] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[17] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[17] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[17] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[17] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[16]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[16]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U166/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U86/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[16] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[16] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[16] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[16] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[16] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[15]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[15]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[15]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[15]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U163/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U87/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[15] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[15] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[15] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[15] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[15] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[14]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[14]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[14]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[14]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U160/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U88/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[14] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[14] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[14] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[14] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[14] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[13]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[13]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[13]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[13]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U157/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U89/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[13] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[13] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[13] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[13] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[13] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[12]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[12]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[12]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[12]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U154/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U90/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[12] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[12] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[12] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[12] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[12] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[11]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[11]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U151/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U91/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[11] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[11] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[11] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[11] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[11] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[10]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[10]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[10]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[10]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U148/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U92/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[10] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[10] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[10] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[10] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[10] (out)                                  0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[9]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[9]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U145/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U62/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[9] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[9] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[9] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[9] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[9] (out)                                   0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[8]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[8]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[8]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[8]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U142/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U63/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[8] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[8] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[8] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[8] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[8] (out)                                   0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[7]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[7]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U139/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U64/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[7] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[7] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[7] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[7] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[7] (out)                                   0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[6]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[6]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[6]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[6]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U136/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U65/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[6] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[6] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[6] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[6] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[6] (out)                                   0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[5]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[5]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[5]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[5]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U133/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U66/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[5] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[5] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[5] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[5] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[5] (out)                                   0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[4]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[4]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[4]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U130/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U67/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[4] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[4] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[4] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[4] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[4] (out)                                   0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[3]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U127/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U68/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[3] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[3] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[3] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[3] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[3] (out)                                   0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[2]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[2]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U124/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U71/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[2] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[2] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[2] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[2] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[2] (out)                                   0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U121/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U82/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[1] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[1] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[1] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[1] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[1] (out)                                   0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: instr_addr_o[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U118/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U93/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[0] (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[0] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.09 f
  core_i/if_stage_i/instr_addr_o[0] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.09 f
  core_i/instr_addr_o[0] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  instr_addr_o[0] (out)                                   0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/load_store_unit_i/cnt_q_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: data_req_o (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/load_store_unit_i/cnt_q_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/load_store_unit_i/cnt_q_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.07       0.07 f
  core_i/load_store_unit_i/U138/X (SAEDHVT14_NR2_1)       0.02       0.09 r
  core_i/load_store_unit_i/data_obi_i/trans_valid_i (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.09 r
  core_i/load_store_unit_i/data_obi_i/obi_req_o (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.09 r
  core_i/load_store_unit_i/data_req_o (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.09 r
  core_i/data_req_o (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 r
  data_req_o (out)                                        0.00       0.09 r
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/sleep_unit_i/core_busy_q_reg
              (rising edge-triggered flip-flop)
  Endpoint: core_sleep_o
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/sleep_unit_i/core_busy_q_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/sleep_unit_i/core_busy_q_reg/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.06       0.06 r
  core_i/sleep_unit_i/U5/X (SAEDHVT14_NR3B_U_0P5)         0.03       0.09 f
  core_i/sleep_unit_i/core_sleep_o (cv32e40p_sleep_unit_COREV_CLUSTER0_test_1)
                                                          0.00       0.09 f
  core_i/core_sleep_o (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  core_sleep_o (out)                                      0.00       0.09 f
  data arrival time                                                  0.09
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: debug_req_i
              (input port)
  Endpoint: irq_ack_o (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  debug_req_i (in)                                        0.00       0.00 r
  core_i/debug_req_i (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/debug_req_i (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/controller_i/debug_req_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/controller_i/U355/X (SAEDHVT14_NR2_1)
                                                          0.01       0.01 f
  core_i/id_stage_i/controller_i/U219/X (SAEDHVT14_AN4_0P5)
                                                          0.04       0.05 f
  core_i/id_stage_i/controller_i/U216/X (SAEDHVT14_NR2_1)
                                                          0.01       0.07 r
  core_i/id_stage_i/controller_i/U215/X (SAEDHVT14_INV_0P5)
                                                          0.03       0.09 f
  core_i/id_stage_i/controller_i/irq_ack_o (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       0.09 f
  core_i/id_stage_i/irq_ack_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.09 f
  core_i/irq_ack_o (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.09 f
  irq_ack_o (out)                                         0.00       0.10 f
  data arrival time                                                  0.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/data_we_ex_o_reg
              (rising edge-triggered flip-flop)
  Endpoint: data_we_o (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/data_we_ex_o_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/data_we_ex_o_reg/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/data_we_ex_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_we_ex_i (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_obi_i/trans_we_i (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_obi_i/obi_we_o (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_we_o (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/data_we_o (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.10 f
  data_we_o (out)                                         0.00       0.10 f
  data arrival time                                                  0.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/data_we_ex_o_reg
              (rising edge-triggered flip-flop)
  Endpoint: SO[3] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/data_we_ex_o_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/data_we_ex_o_reg/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/data_we_ex_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_we_ex_i (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_obi_i/trans_we_i (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_obi_i/obi_we_o (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_we_o (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/data_we_o (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.10 f
  SO[3] (out)                                             0.00       0.10 f
  data arrival time                                                  0.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: debug_req_i
              (input port)
  Endpoint: irq_id_o[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  debug_req_i (in)                                        0.00       0.00 r
  core_i/debug_req_i (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/debug_req_i (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/controller_i/debug_req_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/controller_i/U355/X (SAEDHVT14_NR2_1)
                                                          0.01       0.01 f
  core_i/id_stage_i/controller_i/U219/X (SAEDHVT14_AN4_0P5)
                                                          0.04       0.05 f
  core_i/id_stage_i/controller_i/U216/X (SAEDHVT14_NR2_1)
                                                          0.01       0.07 r
  core_i/id_stage_i/controller_i/U215/X (SAEDHVT14_INV_0P5)
                                                          0.03       0.09 f
  core_i/id_stage_i/controller_i/U193/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.12 r
  core_i/id_stage_i/controller_i/U72/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.13 f
  core_i/id_stage_i/controller_i/irq_id_o[3] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       0.13 f
  core_i/id_stage_i/irq_id_o[3] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.13 f
  core_i/irq_id_o[3] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.13 f
  irq_id_o[3] (out)                                       0.00       0.13 f
  data arrival time                                                  0.13
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: debug_req_i
              (input port)
  Endpoint: irq_id_o[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  debug_req_i (in)                                        0.00       0.00 r
  core_i/debug_req_i (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/debug_req_i (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/controller_i/debug_req_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/controller_i/U355/X (SAEDHVT14_NR2_1)
                                                          0.01       0.01 f
  core_i/id_stage_i/controller_i/U219/X (SAEDHVT14_AN4_0P5)
                                                          0.04       0.05 f
  core_i/id_stage_i/controller_i/U216/X (SAEDHVT14_NR2_1)
                                                          0.01       0.07 r
  core_i/id_stage_i/controller_i/U215/X (SAEDHVT14_INV_0P5)
                                                          0.03       0.09 f
  core_i/id_stage_i/controller_i/U121/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.12 r
  core_i/id_stage_i/controller_i/U103/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.13 f
  core_i/id_stage_i/controller_i/irq_id_o[1] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       0.13 f
  core_i/id_stage_i/irq_id_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.13 f
  core_i/irq_id_o[1] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.13 f
  irq_id_o[1] (out)                                       0.00       0.13 f
  data arrival time                                                  0.13
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/data_misaligned_ex_o_reg
              (rising edge-triggered flip-flop)
  Endpoint: data_addr_o[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/data_misaligned_ex_o_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/data_misaligned_ex_o_reg/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 f
  core_i/id_stage_i/data_misaligned_ex_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/data_misaligned_ex_i (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/U521/X (SAEDHVT14_NR2_1)       0.02       0.14 r
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[0] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 r
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[0] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 r
  core_i/load_store_unit_i/data_addr_o[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 r
  core_i/data_addr_o[0] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 r
  data_addr_o[0] (out)                                    0.00       0.14 r
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: debug_req_i
              (input port)
  Endpoint: irq_id_o[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  debug_req_i (in)                                        0.00       0.00 r
  core_i/debug_req_i (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/debug_req_i (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/controller_i/debug_req_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/controller_i/U355/X (SAEDHVT14_NR2_1)
                                                          0.01       0.01 f
  core_i/id_stage_i/controller_i/U219/X (SAEDHVT14_AN4_0P5)
                                                          0.04       0.05 f
  core_i/id_stage_i/controller_i/U216/X (SAEDHVT14_NR2_1)
                                                          0.01       0.07 r
  core_i/id_stage_i/controller_i/U215/X (SAEDHVT14_INV_0P5)
                                                          0.03       0.09 f
  core_i/id_stage_i/controller_i/U196/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.03       0.12 r
  core_i/id_stage_i/controller_i/U70/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.14 f
  core_i/id_stage_i/controller_i/irq_id_o[2] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       0.14 f
  core_i/id_stage_i/irq_id_o[2] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.14 f
  core_i/irq_id_o[2] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  irq_id_o[2] (out)                                       0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: debug_req_i
              (input port)
  Endpoint: irq_id_o[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  debug_req_i (in)                                        0.00       0.00 r
  core_i/debug_req_i (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/debug_req_i (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/controller_i/debug_req_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/controller_i/U355/X (SAEDHVT14_NR2_1)
                                                          0.01       0.01 f
  core_i/id_stage_i/controller_i/U219/X (SAEDHVT14_AN4_0P5)
                                                          0.04       0.05 f
  core_i/id_stage_i/controller_i/U216/X (SAEDHVT14_NR2_1)
                                                          0.01       0.07 r
  core_i/id_stage_i/controller_i/U215/X (SAEDHVT14_INV_0P5)
                                                          0.03       0.09 f
  core_i/id_stage_i/controller_i/U214/X (SAEDHVT14_AN2_1)
                                                          0.04       0.14 f
  core_i/id_stage_i/controller_i/irq_id_o[0] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       0.14 f
  core_i/id_stage_i/irq_id_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.14 f
  core_i/irq_id_o[0] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  irq_id_o[0] (out)                                       0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: debug_req_i
              (input port)
  Endpoint: irq_id_o[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  debug_req_i (in)                                        0.00       0.00 r
  core_i/debug_req_i (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/debug_req_i (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/controller_i/debug_req_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/controller_i/U355/X (SAEDHVT14_NR2_1)
                                                          0.01       0.01 f
  core_i/id_stage_i/controller_i/U219/X (SAEDHVT14_AN4_0P5)
                                                          0.04       0.05 f
  core_i/id_stage_i/controller_i/U216/X (SAEDHVT14_NR2_1)
                                                          0.01       0.07 r
  core_i/id_stage_i/controller_i/U215/X (SAEDHVT14_INV_0P5)
                                                          0.03       0.09 f
  core_i/id_stage_i/controller_i/U71/X (SAEDHVT14_AN2_1)
                                                          0.04       0.14 f
  core_i/id_stage_i/controller_i/irq_id_o[4] (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                                          0.00       0.14 f
  core_i/id_stage_i/irq_id_o[4] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.14 f
  core_i/irq_id_o[4] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  irq_id_o[4] (out)                                       0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[22]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[30]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[22]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[22]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[22] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[22] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U157/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[30] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[30] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[30] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[30] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[30] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[16]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[24]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[16]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[16]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[16] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[16] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U176/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[24] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[24] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[24] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[24] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[24] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[13]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[21]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[13]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[13]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[13] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[13] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U184/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[21] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[21] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[21] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[21] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[21] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[10]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[18]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[10]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[10]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[10] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[10] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U197/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[18] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[18] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[18] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[18] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[18] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[30]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[6]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[30]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[30]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[30] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U146/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[6] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[6] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[6] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[6] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[6] (out)                                   0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[28]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[28]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[28]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[28] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[28] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U150/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[4] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[4] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[4] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[4] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[4] (out)                                   0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[9]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[1] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U140/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[9] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[9] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[9] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[9] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[9] (out)                                   0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[23]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[31]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[23]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[23]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[23] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[23] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U154/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[31] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[31] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[31] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[31] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[31] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[21]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[29]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[21]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[21]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[21] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[21] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U162/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[29] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[29] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[29] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[29] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[29] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[20]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[28]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[20]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[20]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[20] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[20] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U165/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[28] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[28] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[28] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[28] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[28] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[18]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[26]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[18]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[18]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[18] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[18] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U171/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[26] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[26] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[26] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[26] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[26] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[15]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[23]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[15]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[15]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[15] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[15] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U178/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[23] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[23] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[23] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[23] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[23] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[14]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[22]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[14]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[14]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[14] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[14] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U181/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[22] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[22] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[22] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[22] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[22] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[12]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[20]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[12]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[12]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[12] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[12] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U187/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[20] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[20] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[20] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[20] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[20] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[11]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[19]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[11]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[11]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[11] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[11] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U194/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[19] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[19] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[19] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[19] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[19] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[8]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[16]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[8]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[8]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[8] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[8] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U204/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[16] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[16] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[16] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[16] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[16] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[6]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[14]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[6]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[6]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[6] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[6] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U212/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[14] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[14] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[14] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[14] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[14] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[29]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[5]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[29]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[29]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[29] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[29] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U148/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[5] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[5] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[5] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[5] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[5] (out)                                   0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[27]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[27]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[27]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[27] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[27] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U152/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[3] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[3] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[3] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[3] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[3] (out)                                   0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[26]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[26]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[26]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[26] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[26] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U160/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[2] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[2] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[2] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[2] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[2] (out)                                   0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[24]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[24]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[24]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[24] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[24] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U232/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[0] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[0] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[0] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[0] (out)                                   0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[7]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[15]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[7]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[7]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[7] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[7] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U208/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[15] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[15] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[15] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[15] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[15] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[31]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[7]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[31]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[31] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U144/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[7] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[7] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[7] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[7] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[7] (out)                                   0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[25]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[25]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[25]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[25] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[25] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U190/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[1] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[1] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[1] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[1] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[1] (out)                                   0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[17]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[25]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[17]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[17]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[17] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[17] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U174/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[25] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[25] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[25] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[25] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[25] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[9]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[17]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[9] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[9] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U200/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[17] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[17] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[17] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[17] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[17] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[13]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[13]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[13]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[13]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[13] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[13] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U216/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[13] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[13] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[13] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[13] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[13] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[10]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[10]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[10]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[10]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[10] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[10] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U228/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[10] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[10] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[10] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[10] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[10] (out)                                  0.00       0.14 f
  data arrival time                                                  0.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[27]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[27]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[27]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[27]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[27] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[27] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U168/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[27] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[27] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[27] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[27] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[27] (out)                                  0.00       0.15 f
  data arrival time                                                  0.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[12]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[12]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[12]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[12]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[12] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[12] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U220/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[12] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[12] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[12] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[12] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[12] (out)                                  0.00       0.15 f
  data arrival time                                                  0.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[11]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[11]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[11]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[11]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[11] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[11] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U224/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[11] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[11] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[11] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[11] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[11] (out)                                  0.00       0.15 f
  data arrival time                                                  0.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_c_ex_o_reg[8]
              (rising edge-triggered flip-flop)
  Endpoint: data_wdata_o[8]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_c_ex_o_reg[8]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_c_ex_o_reg[8]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/alu_operand_c_ex_o[8] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_wdata_ex_i[8] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U142/X (SAEDHVT14_AO221_0P5)
                                                          0.04       0.14 f
  core_i/load_store_unit_i/data_obi_i/trans_wdata_i[8] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_obi_i/obi_wdata_o[8] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.14 f
  core_i/load_store_unit_i/data_wdata_o[8] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.14 f
  core_i/data_wdata_o[8] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.14 f
  data_wdata_o[8] (out)                                   0.00       0.15 f
  data arrival time                                                  0.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: instr_req_o
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.07       0.07 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U206/X (SAEDHVT14_AO21_1)
                                                          0.02       0.09 r
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U4/X (SAEDHVT14_AOI311_4)
                                                          0.03       0.12 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_valid_o (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                                          0.00       0.12 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_valid_i (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.12 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U97/X (SAEDHVT14_NR2_1)
                                                          0.01       0.14 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U96/X (SAEDHVT14_INV_0P5)
                                                          0.01       0.15 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_req_o (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                                          0.00       0.15 f
  core_i/if_stage_i/prefetch_buffer_i/instr_req_o (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                                          0.00       0.15 f
  core_i/if_stage_i/instr_req_o (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                                          0.00       0.15 f
  core_i/instr_req_o (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.15 f
  instr_req_o (out)                                       0.00       0.15 f
  data arrival time                                                  0.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/data_misaligned_ex_o_reg
              (rising edge-triggered flip-flop)
  Endpoint: data_addr_o[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/data_misaligned_ex_o_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/data_misaligned_ex_o_reg/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 f
  core_i/id_stage_i/data_misaligned_ex_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/data_misaligned_ex_i (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/U534/X (SAEDHVT14_INV_0P5)     0.02       0.13 r
  core_i/load_store_unit_i/U524/X (SAEDHVT14_ND2_CDC_0P5)
                                                          0.02       0.15 f
  core_i/load_store_unit_i/U523/X (SAEDHVT14_INV_0P5)     0.01       0.16 r
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[1] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.16 r
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[1] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.16 r
  core_i/load_store_unit_i/data_addr_o[1] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.16 r
  core_i/data_addr_o[1] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.16 r
  data_addr_o[1] (out)                                    0.00       0.16 r
  data arrival time                                                  0.16
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/data_type_ex_o_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: data_be_o[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/data_type_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/data_type_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/data_type_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_type_ex_i[1] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U516/X (SAEDHVT14_INV_0P5)     0.02       0.12 r
  core_i/load_store_unit_i/U515/X (SAEDHVT14_OAI31_0P5)
                                                          0.04       0.16 f
  core_i/load_store_unit_i/data_obi_i/trans_be_i[3] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.16 f
  core_i/load_store_unit_i/data_obi_i/obi_be_o[3] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.16 f
  core_i/load_store_unit_i/data_be_o[3] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.16 f
  core_i/data_be_o[3] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.16 f
  data_be_o[3] (out)                                      0.00       0.16 f
  data arrival time                                                  0.16
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/data_misaligned_ex_o_reg
              (rising edge-triggered flip-flop)
  Endpoint: data_be_o[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/data_misaligned_ex_o_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/data_misaligned_ex_o_reg/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 f
  core_i/id_stage_i/data_misaligned_ex_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/data_misaligned_ex_i (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/U537/X (SAEDHVT14_AN3_0P5)     0.03       0.14 f
  core_i/load_store_unit_i/U525/X (SAEDHVT14_AO21_1)      0.02       0.16 f
  core_i/load_store_unit_i/data_obi_i/trans_be_i[1] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.16 f
  core_i/load_store_unit_i/data_obi_i/obi_be_o[1] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.16 f
  core_i/load_store_unit_i/data_be_o[1] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.16 f
  core_i/data_be_o[1] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.16 f
  data_be_o[1] (out)                                      0.00       0.16 f
  data arrival time                                                  0.16
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[12]
              (rising edge-triggered flip-flop)
  Endpoint: data_addr_o[12]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_b_ex_o_reg[12]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[12]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.08       0.08 f
  core_i/id_stage_i/alu_operand_b_ex_o[12] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.08 f
  core_i/load_store_unit_i/operand_b_ex_i[12] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.08 f
  core_i/load_store_unit_i/mult_add_346_aco/B[12] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.08 f
  core_i/load_store_unit_i/mult_add_346_aco/U13/X (SAEDHVT14_AN2_1)
                                                          0.03       0.11 f
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[12] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/add_346_aco/B[12] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/add_346_aco/U1_12/S (SAEDHVT14_ADDF_V1_1)
                                                          0.06       0.17 f
  core_i/load_store_unit_i/add_346_aco/SUM[12] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.17 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[12] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.17 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[12] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.17 f
  core_i/load_store_unit_i/data_addr_o[12] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.17 f
  core_i/data_addr_o[12] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.17 f
  data_addr_o[12] (out)                                   0.00       0.17 f
  data arrival time                                                  0.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/data_misaligned_ex_o_reg
              (rising edge-triggered flip-flop)
  Endpoint: data_be_o[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/data_misaligned_ex_o_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/data_misaligned_ex_o_reg/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 f
  core_i/id_stage_i/data_misaligned_ex_o (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/data_misaligned_ex_i (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/U538/X (SAEDHVT14_AN3_0P5)     0.03       0.14 f
  core_i/load_store_unit_i/U527/X (SAEDHVT14_OR3_0P5)     0.03       0.17 f
  core_i/load_store_unit_i/data_obi_i/trans_be_i[0] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.17 f
  core_i/load_store_unit_i/data_obi_i/obi_be_o[0] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.17 f
  core_i/load_store_unit_i/data_be_o[0] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.17 f
  core_i/data_be_o[0] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.17 f
  data_be_o[0] (out)                                      0.00       0.17 f
  data arrival time                                                  0.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[13]
              (rising edge-triggered flip-flop)
  Endpoint: data_addr_o[13]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_b_ex_o_reg[13]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[13]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.08       0.08 f
  core_i/id_stage_i/alu_operand_b_ex_o[13] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.08 f
  core_i/load_store_unit_i/operand_b_ex_i[13] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.08 f
  core_i/load_store_unit_i/mult_add_346_aco/B[13] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.08 f
  core_i/load_store_unit_i/mult_add_346_aco/U14/X (SAEDHVT14_AN2_1)
                                                          0.03       0.11 f
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[13] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/add_346_aco/B[13] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/add_346_aco/U1_13/S (SAEDHVT14_ADDF_V1_1)
                                                          0.06       0.17 f
  core_i/load_store_unit_i/add_346_aco/SUM[13] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.17 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[13] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.17 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[13] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.17 f
  core_i/load_store_unit_i/data_addr_o[13] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.17 f
  core_i/data_addr_o[13] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.17 f
  data_addr_o[13] (out)                                   0.00       0.17 f
  data arrival time                                                  0.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[22]
              (rising edge-triggered flip-flop)
  Endpoint: data_addr_o[22]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_b_ex_o_reg[22]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[22]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.08       0.08 f
  core_i/id_stage_i/alu_operand_b_ex_o[22] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.08 f
  core_i/load_store_unit_i/operand_b_ex_i[22] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.08 f
  core_i/load_store_unit_i/mult_add_346_aco/B[22] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.08 f
  core_i/load_store_unit_i/mult_add_346_aco/U23/X (SAEDHVT14_AN2_1)
                                                          0.03       0.11 f
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[22] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/add_346_aco/B[22] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/add_346_aco/U1_22/S (SAEDHVT14_ADDF_V1_1)
                                                          0.06       0.17 f
  core_i/load_store_unit_i/add_346_aco/SUM[22] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.17 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[22] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.17 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[22] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.17 f
  core_i/load_store_unit_i/data_addr_o[22] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.17 f
  core_i/data_addr_o[22] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.17 f
  data_addr_o[22] (out)                                   0.00       0.17 f
  data arrival time                                                  0.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/data_type_ex_o_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: data_be_o[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/data_type_ex_o_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/data_type_ex_o_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.10       0.10 f
  core_i/id_stage_i/data_type_ex_o[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/data_type_ex_i[1] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.10 f
  core_i/load_store_unit_i/U519/X (SAEDHVT14_AO21_1)      0.04       0.14 f
  core_i/load_store_unit_i/U518/X (SAEDHVT14_MUXI2_U_0P5)
                                                          0.02       0.16 r
  core_i/load_store_unit_i/U517/X (SAEDHVT14_OAI21_0P5)
                                                          0.01       0.17 f
  core_i/load_store_unit_i/data_obi_i/trans_be_i[2] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.17 f
  core_i/load_store_unit_i/data_obi_i/obi_be_o[2] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.17 f
  core_i/load_store_unit_i/data_be_o[2] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.17 f
  core_i/data_be_o[2] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.17 f
  data_be_o[2] (out)                                      0.00       0.17 f
  data arrival time                                                  0.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[23]
              (rising edge-triggered flip-flop)
  Endpoint: data_addr_o[23]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_b_ex_o_reg[23]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[23]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.09       0.09 f
  core_i/id_stage_i/alu_operand_b_ex_o[23] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.09 f
  core_i/load_store_unit_i/operand_b_ex_i[23] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.09 f
  core_i/load_store_unit_i/mult_add_346_aco/B[23] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.09 f
  core_i/load_store_unit_i/mult_add_346_aco/U24/X (SAEDHVT14_AN2_1)
                                                          0.03       0.12 f
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[23] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.12 f
  core_i/load_store_unit_i/add_346_aco/B[23] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.12 f
  core_i/load_store_unit_i/add_346_aco/U1_23/S (SAEDHVT14_ADDF_V1_1)
                                                          0.06       0.17 f
  core_i/load_store_unit_i/add_346_aco/SUM[23] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.17 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[23] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.17 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[23] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.17 f
  core_i/load_store_unit_i/data_addr_o[23] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.17 f
  core_i/data_addr_o[23] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.17 f
  data_addr_o[23] (out)                                   0.00       0.17 f
  data arrival time                                                  0.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[11]
              (rising edge-triggered flip-flop)
  Endpoint: data_addr_o[11]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_b_ex_o_reg[11]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[11]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.09       0.09 f
  core_i/id_stage_i/alu_operand_b_ex_o[11] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.09 f
  core_i/load_store_unit_i/operand_b_ex_i[11] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.09 f
  core_i/load_store_unit_i/mult_add_346_aco/B[11] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.09 f
  core_i/load_store_unit_i/mult_add_346_aco/U12/X (SAEDHVT14_AN2_1)
                                                          0.03       0.12 f
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[11] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.12 f
  core_i/load_store_unit_i/add_346_aco/B[11] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.12 f
  core_i/load_store_unit_i/add_346_aco/U1_11/S (SAEDHVT14_ADDF_V1_1)
                                                          0.06       0.18 f
  core_i/load_store_unit_i/add_346_aco/SUM[11] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[11] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[11] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_addr_o[11] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.18 f
  core_i/data_addr_o[11] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.18 f
  data_addr_o[11] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[21]
              (rising edge-triggered flip-flop)
  Endpoint: data_addr_o[21]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_b_ex_o_reg[21]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[21]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.09       0.09 f
  core_i/id_stage_i/alu_operand_b_ex_o[21] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.09 f
  core_i/load_store_unit_i/operand_b_ex_i[21] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.09 f
  core_i/load_store_unit_i/mult_add_346_aco/B[21] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.09 f
  core_i/load_store_unit_i/mult_add_346_aco/U22/X (SAEDHVT14_AN2_1)
                                                          0.03       0.12 f
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[21] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.12 f
  core_i/load_store_unit_i/add_346_aco/B[21] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.12 f
  core_i/load_store_unit_i/add_346_aco/U1_21/S (SAEDHVT14_ADDF_V1_1)
                                                          0.06       0.18 f
  core_i/load_store_unit_i/add_346_aco/SUM[21] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[21] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[21] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_addr_o[21] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.18 f
  core_i/data_addr_o[21] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.18 f
  data_addr_o[21] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[15]
              (rising edge-triggered flip-flop)
  Endpoint: data_addr_o[15]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_b_ex_o_reg[15]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[15]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.09       0.09 f
  core_i/id_stage_i/alu_operand_b_ex_o[15] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.09 f
  core_i/load_store_unit_i/operand_b_ex_i[15] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.09 f
  core_i/load_store_unit_i/mult_add_346_aco/B[15] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.09 f
  core_i/load_store_unit_i/mult_add_346_aco/U16/X (SAEDHVT14_AN2_1)
                                                          0.03       0.12 f
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[15] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.12 f
  core_i/load_store_unit_i/add_346_aco/B[15] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.12 f
  core_i/load_store_unit_i/add_346_aco/U1_15/S (SAEDHVT14_ADDF_V1_1)
                                                          0.06       0.18 f
  core_i/load_store_unit_i/add_346_aco/SUM[15] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[15] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[15] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_addr_o[15] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.18 f
  core_i/data_addr_o[15] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.18 f
  data_addr_o[15] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_a_ex_o_reg[24]
              (rising edge-triggered flip-flop)
  Endpoint: data_addr_o[24]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_a_ex_o_reg[24]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_a_ex_o_reg[24]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 f
  core_i/id_stage_i/alu_operand_a_ex_o[24] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/operand_a_ex_i[24] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/add_346_aco/A[24] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/add_346_aco/U1_24/S (SAEDHVT14_ADDF_V1_1)
                                                          0.07       0.18 f
  core_i/load_store_unit_i/add_346_aco/SUM[24] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[24] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[24] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_addr_o[24] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.18 f
  core_i/data_addr_o[24] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.18 f
  data_addr_o[24] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_a_ex_o_reg[17]
              (rising edge-triggered flip-flop)
  Endpoint: data_addr_o[17]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_a_ex_o_reg[17]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_a_ex_o_reg[17]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 f
  core_i/id_stage_i/alu_operand_a_ex_o[17] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/operand_a_ex_i[17] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/add_346_aco/A[17] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/add_346_aco/U1_17/S (SAEDHVT14_ADDF_V1_1)
                                                          0.07       0.18 f
  core_i/load_store_unit_i/add_346_aco/SUM[17] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[17] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[17] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_addr_o[17] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.18 f
  core_i/data_addr_o[17] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.18 f
  data_addr_o[17] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_b_ex_o_reg[19]
              (rising edge-triggered flip-flop)
  Endpoint: data_addr_o[19]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_b_ex_o_reg[19]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_b_ex_o_reg[19]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.09       0.09 f
  core_i/id_stage_i/alu_operand_b_ex_o[19] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.09 f
  core_i/load_store_unit_i/operand_b_ex_i[19] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.09 f
  core_i/load_store_unit_i/mult_add_346_aco/B[19] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.09 f
  core_i/load_store_unit_i/mult_add_346_aco/U20/X (SAEDHVT14_AN2_1)
                                                          0.03       0.12 f
  core_i/load_store_unit_i/mult_add_346_aco/PRODUCT[19] (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                                          0.00       0.12 f
  core_i/load_store_unit_i/add_346_aco/B[19] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.12 f
  core_i/load_store_unit_i/add_346_aco/U1_19/S (SAEDHVT14_ADDF_V1_1)
                                                          0.06       0.18 f
  core_i/load_store_unit_i/add_346_aco/SUM[19] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[19] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[19] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_addr_o[19] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.18 f
  core_i/data_addr_o[19] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.18 f
  data_addr_o[19] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_a_ex_o_reg[16]
              (rising edge-triggered flip-flop)
  Endpoint: data_addr_o[16]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_a_ex_o_reg[16]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_a_ex_o_reg[16]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 f
  core_i/id_stage_i/alu_operand_a_ex_o[16] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/operand_a_ex_i[16] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/add_346_aco/A[16] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/add_346_aco/U1_16/S (SAEDHVT14_ADDF_V1_1)
                                                          0.07       0.18 f
  core_i/load_store_unit_i/add_346_aco/SUM[16] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[16] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[16] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_addr_o[16] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.18 f
  core_i/data_addr_o[16] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.18 f
  data_addr_o[16] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: core_i/id_stage_i/alu_operand_a_ex_o_reg[20]
              (rising edge-triggered flip-flop)
  Endpoint: data_addr_o[20]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_tt0p6v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  core_i/id_stage_i/alu_operand_a_ex_o_reg[20]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/alu_operand_a_ex_o_reg[20]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.11       0.11 f
  core_i/id_stage_i/alu_operand_a_ex_o[20] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/operand_a_ex_i[20] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/add_346_aco/A[20] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.11 f
  core_i/load_store_unit_i/add_346_aco/U1_20/S (SAEDHVT14_ADDF_V1_1)
                                                          0.07       0.18 f
  core_i/load_store_unit_i/add_346_aco/SUM[20] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[20] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[20] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       0.18 f
  core_i/load_store_unit_i/data_addr_o[20] (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                                          0.00       0.18 f
  core_i/data_addr_o[20] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                                          0.00       0.18 f
  data_addr_o[20] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
