{"sha": "a065dbc9f62bdeccc83e18e03da0384f45632b1e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTA2NWRiYzlmNjJiZGVjY2M4M2UxOGUwM2RhMDM4NGY0NTYzMmIxZQ==", "commit": {"author": {"name": "Venkataramanan Kumar", "email": "venkataramanan.kumar@amd.com", "date": "2016-03-18T07:49:00Z"}, "committer": {"name": "Venkataramanan Kumar", "email": "vekumar@gcc.gnu.org", "date": "2016-03-18T07:49:00Z"}, "message": "Fix latencies in znver1.md\n\n2016-03-18  Venkataramanan Kumar  <venkataramanan.kumar@amd.com>\n\n        * config/i386/znver1.md : Fix latencies of FP/SSE/AVX\n        load type reservations.\n\nFrom-SVN: r234318", "tree": {"sha": "43efd8426b54b1bff670ade3b75e04bf0db79fc4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/43efd8426b54b1bff670ade3b75e04bf0db79fc4"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a065dbc9f62bdeccc83e18e03da0384f45632b1e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a065dbc9f62bdeccc83e18e03da0384f45632b1e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a065dbc9f62bdeccc83e18e03da0384f45632b1e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a065dbc9f62bdeccc83e18e03da0384f45632b1e/comments", "author": null, "committer": null, "parents": [{"sha": "91914f0adb0b128c74773872a478c3d4da143ab8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/91914f0adb0b128c74773872a478c3d4da143ab8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/91914f0adb0b128c74773872a478c3d4da143ab8"}], "stats": {"total": 95, "additions": 50, "deletions": 45}, "files": [{"sha": "115d77871a6424717765bfddbb84964926304dc4", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a065dbc9f62bdeccc83e18e03da0384f45632b1e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a065dbc9f62bdeccc83e18e03da0384f45632b1e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a065dbc9f62bdeccc83e18e03da0384f45632b1e", "patch": "@@ -1,3 +1,8 @@\n+2016-03-18  Venkataramanan Kumar  <venkataramanan.kumar@amd.com>\n+\n+\t* config/i386/znver1.md : Fix latencies of FP/SSE/AVX\n+\tload type reservations.\n+\n 2016-03-17  John David Anglin  <danglin@gcc.gnu.org>\n \n \tPR target/70188"}, {"sha": "7db0562a07442661ca17b1c717e5f531cfdbd951", "filename": "gcc/config/i386/znver1.md", "status": "modified", "additions": 45, "deletions": 45, "changes": 90, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a065dbc9f62bdeccc83e18e03da0384f45632b1e/gcc%2Fconfig%2Fi386%2Fznver1.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a065dbc9f62bdeccc83e18e03da0384f45632b1e/gcc%2Fconfig%2Fi386%2Fznver1.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fznver1.md?ref=a065dbc9f62bdeccc83e18e03da0384f45632b1e", "patch": "@@ -328,7 +328,7 @@\n \t\t\t      (eq_attr \"type\" \"fcmov\"))\n \t\t\t \"znver1-vector,znver1-fvector\")\n \n-(define_insn_reservation \"znver1_fp_mov_direct_load\" 5\n+(define_insn_reservation \"znver1_fp_mov_direct_load\" 8 \n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"znver1_decode\" \"direct\")\n \t\t\t\t   (and (eq_attr \"type\" \"fmov\")\n@@ -349,7 +349,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-double,znver1-fp3\")\n \n-(define_insn_reservation \"znver1_fp_mov_double_load\" 9\n+(define_insn_reservation \"znver1_fp_mov_double_load\" 12\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"znver1_decode\" \"double\")\n \t\t\t\t   (and (eq_attr \"type\" \"fmov\")\n@@ -386,7 +386,7 @@\n \t\t\t\t\t(eq_attr \"type\" \"fcmp\"))))\n \t\t\t \"znver1-double,znver1-fp0,znver1-fp2\")\n \n-(define_insn_reservation \"znver1_fp_fcmp_load\" 6\n+(define_insn_reservation \"znver1_fp_fcmp_load\" 9\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"memory\" \"none\")\n \t\t\t\t   (and (eq_attr \"znver1_decode\" \"double\")\n@@ -400,13 +400,13 @@\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp0*5\")\n \n-(define_insn_reservation \"znver1_fp_op_mul_load\" 9\n+(define_insn_reservation \"znver1_fp_op_mul_load\" 12 \n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"type\" \"fop,fmul\")\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp0*5\")\n \n-(define_insn_reservation \"znver1_fp_op_imul_load\" 13\n+(define_insn_reservation \"znver1_fp_op_imul_load\" 16\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"type\" \"fop,fmul\")\n \t\t\t\t   (and (eq_attr \"fp_int_src\" \"true\")\n@@ -419,13 +419,13 @@\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp3*15\")\n \n-(define_insn_reservation \"znver1_fp_op_div_load\" 19\n+(define_insn_reservation \"znver1_fp_op_div_load\" 22\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"type\" \"fdiv\")\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp3*15\")\n \n-(define_insn_reservation \"znver1_fp_op_idiv_load\" 24\n+(define_insn_reservation \"znver1_fp_op_idiv_load\" 27\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"type\" \"fdiv\")\n \t\t\t\t   (and (eq_attr \"fp_int_src\" \"true\")\n@@ -444,7 +444,7 @@\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp0|znver1-fp1|znver1-fp3\")\n \n-(define_insn_reservation \"znver1_mmx_add_load\" 5\n+(define_insn_reservation \"znver1_mmx_add_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"type\" \"mmxadd\")\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n@@ -456,7 +456,7 @@\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp0|znver1-fp3\")\n \n-(define_insn_reservation \"znver1_mmx_cmp_load\" 5\n+(define_insn_reservation \"znver1_mmx_cmp_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"type\" \"mmxcmp\")\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n@@ -468,7 +468,7 @@\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp1|znver1-fp2\")\n \n-(define_insn_reservation \"znver1_mmx_cvt_pck_shuf_load\" 5\n+(define_insn_reservation \"znver1_mmx_cvt_pck_shuf_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"type\" \"mmxcvt,sseshuf,sseshuf1\")\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n@@ -480,7 +480,7 @@\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n  \t\t\t \"znver1-direct,znver1-fp2\")\n \n-(define_insn_reservation \"znver1_mmx_shift_move_load\" 5\n+(define_insn_reservation \"znver1_mmx_shift_move_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"type\" \"mmxshft,mmxmov\")\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n@@ -498,7 +498,7 @@\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t  \"znver1-direct,znver1-fp0*3\")\n \n-(define_insn_reservation \"znver1_mmx_load\" 7\n+(define_insn_reservation \"znver1_mmx_load\" 10\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"type\" \"mmxmul\")\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n@@ -511,7 +511,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-double,znver1-fpu\")\n \n-(define_insn_reservation \"znver1_avx256_log_load\" 5\n+(define_insn_reservation \"znver1_avx256_log_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V8SF,V4DF,OI\")\n \t\t\t\t   (and (eq_attr \"type\" \"sselog\")\n@@ -524,7 +524,7 @@\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fpu\")\n \n-(define_insn_reservation \"znver1_sse_log_load\" 5\n+(define_insn_reservation \"znver1_sse_log_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"type\" \"sselog\")\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n@@ -537,7 +537,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-double,znver1-fp1|znver1-fp2\")\n \n-(define_insn_reservation \"znver1_avx256_log1_load\" 5\n+(define_insn_reservation \"znver1_avx256_log1_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V8SF,V4DF,OI\")\n \t\t\t\t   (and (eq_attr \"type\" \"sselog1\")\n@@ -550,7 +550,7 @@\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp1|znver1-fp2\")\n \n-(define_insn_reservation \"znver1_sse_log1_load\" 5\n+(define_insn_reservation \"znver1_sse_log1_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"type\" \"sselog1\")\n \t\t\t\t   (eq_attr \"memory\" \"!none\")))\n@@ -565,7 +565,7 @@\n \t\t\t\t\t\t  (eq_attr \"memory\" \"none\"))))))\n \t\t\t \"znver1-direct,znver1-fp0|znver1-fp1\")\n \n-(define_insn_reservation \"znver1_sse_comi_load\" 5\n+(define_insn_reservation \"znver1_sse_comi_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"SF,DF,V4SF,V2DF\")\n \t\t\t\t   (and (eq_attr \"prefix\" \"!vex\")\n@@ -583,7 +583,7 @@\n \t\t\t\t\t\t  (eq_attr \"memory\" \"none\"))))))\n \t\t\t \"znver1-double,znver1-fp0|znver1-fp1\")\n \n-(define_insn_reservation \"znver1_sse_comi_double_load\" 7\n+(define_insn_reservation \"znver1_sse_comi_double_load\" 10\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V4SF,V2DF,TI\")\n \t\t\t\t   (and (eq_attr \"prefix\" \"vex\")\n@@ -600,7 +600,7 @@\n \t\t\t\t\t     (eq_attr \"memory\" \"none\")))))\n \t\t\t \"znver1-direct,znver1-fp1|znver1-fp2\")\n \n-(define_insn_reservation \"znver1_sse_test_load\" 5\n+(define_insn_reservation \"znver1_sse_test_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"SF,DF,V4SF,V2DF,TI\")\n \t\t\t\t   (and (eq_attr \"prefix_extra\" \"1\")\n@@ -642,7 +642,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"store\"))))\n \t\t\t\"znver1-direct,znver1-fpu,znver1-store\")\n \n-(define_insn_reservation \"znver1_sseavx_mov_load\" 5\n+(define_insn_reservation \"znver1_sseavx_mov_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"SF,DF,V4SF,V2DF,TI\")\n \t\t\t\t   (and (eq_attr \"type\" \"ssemov\")\n@@ -663,7 +663,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"store\"))))\n \t\t\t \"znver1-double,znver1-fpu,znver1-store\")\n \n-(define_insn_reservation \"znver1_avx256_mov_load\" 5\n+(define_insn_reservation \"znver1_avx256_mov_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V8SF,V4DF,OI\")\n \t\t\t\t   (and (eq_attr \"type\" \"ssemov\")\n@@ -678,7 +678,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-direct,znver1-fp2|znver1-fp3\")\n \n-(define_insn_reservation \"znver1_sseavx_add_load\" 7\n+(define_insn_reservation \"znver1_sseavx_add_load\" 10\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"SF,DF,V4SF,V2DF,TI\")\n \t\t\t\t   (and (eq_attr \"type\" \"sseadd\")\n@@ -692,7 +692,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-double,znver1-fp2|znver1-fp3\")\n \n-(define_insn_reservation \"znver1_avx256_add_load\" 7\n+(define_insn_reservation \"znver1_avx256_add_load\" 10\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V8SF,V4DF,OI\")\n \t\t\t\t   (and (eq_attr \"type\" \"sseadd\")\n@@ -706,7 +706,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-direct,znver1-fp0|znver1-fp1\")\n \n-(define_insn_reservation \"znver1_sseavx_fma_load\" 9\n+(define_insn_reservation \"znver1_sseavx_fma_load\" 12\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"SF,DF,V4SF,V2DF\")\n \t\t\t\t   (and (eq_attr \"type\" \"ssemuladd\")\n@@ -720,7 +720,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-double,znver1-fp0|znver1-fp1\")\n \n-(define_insn_reservation \"znver1_avx256_fma_load\" 9\n+(define_insn_reservation \"znver1_avx256_fma_load\" 12\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V8SF,V4DF\")\n \t\t\t\t   (and (eq_attr \"type\" \"ssemuladd\")\n@@ -734,7 +734,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-direct,znver1-fp0|znver1-fp1|znver1-fp3\")\n \n-(define_insn_reservation \"znver1_sseavx_iadd_load\" 5\n+(define_insn_reservation \"znver1_sseavx_iadd_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"DI,TI\")\n \t\t\t\t   (and (eq_attr \"type\" \"sseiadd\")\n@@ -748,15 +748,15 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-double,znver1-fp0|znver1-fp1|znver1-fp3\")\n \n-(define_insn_reservation \"znver1_avx256_iadd_load\" 5\n+(define_insn_reservation \"znver1_avx256_iadd_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"OI\")\n \t\t\t\t   (and (eq_attr \"type\" \"sseiadd\")\n \t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n \t\t\t \"znver1-double,znver1-load,znver1-fp0|znver1-fp1|znver1-fp3\")\n \n ;; SSE conversions.\n-(define_insn_reservation \"znver1_ssecvtsf_si_load\" 9\n+(define_insn_reservation \"znver1_ssecvtsf_si_load\" 12\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"SI\")\n \t\t\t\t   (and (eq_attr \"type\" \"sseicvt\")\n@@ -772,7 +772,7 @@\n \t\t\t\t\t     (eq_attr \"memory\" \"none\")))))\n \t\t\t \"znver1-double,znver1-fp3,znver1-ieu0\")\n \n-(define_insn_reservation \"znver1_ssecvtdf_si_load\" 9\n+(define_insn_reservation \"znver1_ssecvtdf_si_load\" 12\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"SI\")\n \t\t\t\t   (and (eq_attr \"type\" \"sseicvt\")\n@@ -789,7 +789,7 @@\n \t\t\t\t   (eq_attr \"memory\" \"none\")))\n \t\t\t \"znver1-direct,znver1-fp3\")\n \n-(define_insn_reservation \"znver1_ssecvt_load\" 8\n+(define_insn_reservation \"znver1_ssecvt_load\" 11\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"type\" \"ssecvt\")\n \t\t\t\t   (eq_attr \"memory\" \"load\")))\n@@ -803,7 +803,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-direct,znver1-fp3*10\")\n \n-(define_insn_reservation \"znver1_ssediv_ss_ps_load\" 14\n+(define_insn_reservation \"znver1_ssediv_ss_ps_load\" 17\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V4SF,SF\")\n \t\t\t\t   (and (eq_attr \"type\" \"ssediv\")\n@@ -817,7 +817,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-direct,znver1-fp3*13\")\n \n-(define_insn_reservation \"znver1_ssediv_sd_pd_load\" 17\n+(define_insn_reservation \"znver1_ssediv_sd_pd_load\" 20\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V2DF,DF\")\n \t\t\t\t   (and (eq_attr \"type\" \"ssediv\")\n@@ -831,7 +831,7 @@\n \t\t\t\t\t(eq_attr \"type\" \"ssediv\"))))\n \t\t\t \"znver1-double,znver1-fp3*12\")\n \n-(define_insn_reservation \"znver1_ssediv_avx256_ps_load\" 16\n+(define_insn_reservation \"znver1_ssediv_avx256_ps_load\" 19\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V8SF\")\n \t\t\t\t   (and (eq_attr \"type\" \"ssediv\")\n@@ -845,7 +845,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-double,znver1-fp3*15\")\n \n-(define_insn_reservation \"znver1_ssediv_avx256_pd_load\" 18\n+(define_insn_reservation \"znver1_ssediv_avx256_pd_load\" 22 \n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V4DF\")\n \t\t\t\t   (and (eq_attr \"type\" \"ssediv\")\n@@ -859,7 +859,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-direct,(znver1-fp0|znver1-fp1)*3\")\n \n-(define_insn_reservation \"znver1_ssemul_ss_ps_load\" 7\n+(define_insn_reservation \"znver1_ssemul_ss_ps_load\" 10 \n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V4SF,SF\")\n \t\t\t\t   (and (eq_attr \"type\" \"ssemul\")\n@@ -873,7 +873,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-double,(znver1-fp0|znver1-fp1)*3\")\n \n-(define_insn_reservation \"znver1_ssemul_avx256_ps_load\" 7\n+(define_insn_reservation \"znver1_ssemul_avx256_ps_load\" 10\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V8SF\")\n \t\t\t\t   (and (eq_attr \"type\" \"ssemul\")\n@@ -887,7 +887,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-direct,(znver1-fp0|znver1-fp1)*4\")\n \n-(define_insn_reservation \"znver1_ssemul_sd_pd_load\" 8\n+(define_insn_reservation \"znver1_ssemul_sd_pd_load\" 11\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V2DF,DF\")\n \t\t\t\t   (and (eq_attr \"type\" \"ssemul\")\n@@ -902,7 +902,7 @@\n \t\t\t\t\t     (eq_attr \"memory\" \"none\")))))\n \t\t\t \"znver1-double,(znver1-fp0|znver1-fp1)*4\")\n \n-(define_insn_reservation \"znver1_ssemul_avx256_pd_load\" 8\n+(define_insn_reservation \"znver1_ssemul_avx256_pd_load\" 12\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V4DF\")\n \t\t\t\t   (and (eq_attr \"type\" \"ssemul\")\n@@ -924,14 +924,14 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-double,znver1-fp0*4\")\n \n-(define_insn_reservation \"znver1_sseimul_load\" 7\n+(define_insn_reservation \"znver1_sseimul_load\" 10\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"TI\")\n \t\t\t\t   (and (eq_attr \"type\" \"sseimul\")\n \t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp0*3\")\n \n-(define_insn_reservation \"znver1_sseimul_avx256_load\" 8\n+(define_insn_reservation \"znver1_sseimul_avx256_load\" 11\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"OI\")\n \t\t\t\t   (and (eq_attr \"type\" \"sseimul\")\n@@ -945,7 +945,7 @@\n \t\t\t\t\t(eq_attr \"type\" \"sseimul\"))))\n \t\t\t \"znver1-direct,znver1-fp0*3\")\n \n-(define_insn_reservation \"znver1_sseimul_load_di\" 7 \n+(define_insn_reservation \"znver1_sseimul_load_di\" 10 \n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"DI\")\n \t\t\t\t   (and (eq_attr \"type\" \"sseimul\")\n@@ -960,7 +960,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-direct,znver1-fp0|znver1-fp1\")\n \n-(define_insn_reservation \"znver1_sse_cmp_load\" 5\n+(define_insn_reservation \"znver1_sse_cmp_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"SF,DF,V4SF,V2DF\")\n \t\t\t\t   (and (eq_attr \"type\" \"ssecmp\")\n@@ -974,7 +974,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t\"znver1-double,znver1-fp0|znver1-fp1\")\n \n-(define_insn_reservation \"znver1_sse_cmp_avx256_load\" 5\n+(define_insn_reservation \"znver1_sse_cmp_avx256_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"V8SF,V4DF\")\n \t\t\t\t   (and (eq_attr \"type\" \"ssecmp\")\n@@ -988,7 +988,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-direct,znver1-fp0|znver1-fp3\")\n \n-(define_insn_reservation \"znver1_sse_icmp_load\" 5\n+(define_insn_reservation \"znver1_sse_icmp_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"QI,HI,SI,DI,TI\")\n \t\t\t\t   (and (eq_attr \"type\" \"ssecmp\")\n@@ -1002,7 +1002,7 @@\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-double,znver1-fp0|znver1-fp3\")\n \n-(define_insn_reservation \"znver1_sse_icmp_avx256_load\" 5\n+(define_insn_reservation \"znver1_sse_icmp_avx256_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"OI\")\n \t\t\t\t   (and (eq_attr \"type\" \"ssecmp\")"}]}