

================================================================
== Vitis HLS Report for 'applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6'
================================================================
* Date:           Thu Nov 20 16:57:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        qaoa_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  15.929 ns|     2.00 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2050|     2050|  32.654 us|  32.654 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_140_6  |     2048|     2048|         4|          4|          1|   512|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    470|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   6|    495|    150|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    300|    -|
|Register         |        -|   -|    411|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   6|    906|    920|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   7|      2|      5|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_22s_52_2_1_U41  |mul_32s_22s_52_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_22s_52_2_1_U42  |mul_32s_22s_52_2_1  |        0|   2|  165|  50|    0|
    |mul_32s_22s_52_2_1_U43  |mul_32s_22s_52_2_1  |        0|   2|  165|  50|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|   6|  495| 150|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln140_fu_278_p2   |         +|   0|  0|  13|          10|           1|
    |add_ln59_1_fu_450_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln59_fu_442_p2    |         +|   0|  0|  39|          32|          32|
    |sub_ln56_1_fu_416_p2  |         -|   0|  0|  59|           1|          52|
    |sub_ln56_fu_384_p2    |         -|   0|  0|  59|           1|          52|
    |sub_ln62_1_fu_408_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln62_fu_400_p2    |         -|   0|  0|  39|          32|          32|
    |ap_condition_181      |       and|   0|  0|   2|           1|           1|
    |ap_condition_228      |       and|   0|  0|   2|           1|           1|
    |icmp_ln140_fu_272_p2  |      icmp|   0|  0|  12|          10|          11|
    |icmp_ln144_fu_306_p2  |      icmp|   0|  0|  11|           3|           3|
    |lshr_ln141_fu_296_p2  |      lshr|   0|  0|  19|           9|           9|
    |b_im_fu_347_p3        |    select|   0|  0|  32|           1|          32|
    |empty_58_fu_333_p3    |    select|   0|  0|  32|           1|          32|
    |empty_59_fu_340_p3    |    select|   0|  0|  32|           1|          32|
    |empty_fu_326_p3       |    select|   0|  0|  32|           1|          32|
    |s_flip_fu_312_p2      |       xor|   0|  0|   9|           9|           9|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 470|         177|         395|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  25|          5|    1|          5|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_s_idx_1  |   9|          2|   10|         20|
    |bufA_im_address1_local    |  20|          4|    9|         36|
    |bufA_im_d1_local          |  14|          3|   32|         96|
    |bufA_re_address1_local    |  20|          4|    9|         36|
    |bufA_re_d1_local          |  14|          3|   32|         96|
    |bufB_im_address1_local    |  20|          4|    9|         36|
    |bufB_im_d1_local          |  14|          3|   32|         96|
    |bufB_re_address1_local    |  20|          4|    9|         36|
    |bufB_re_d1_local          |  14|          3|   32|         96|
    |grp_fu_216_p0             |  14|          3|   32|         96|
    |grp_fu_216_p1             |  14|          3|   22|         66|
    |grp_fu_220_p0             |  14|          3|   32|         96|
    |grp_fu_220_p1             |  14|          3|   22|         66|
    |grp_fu_224_p0             |  14|          3|   32|         96|
    |grp_fu_224_p1             |  14|          3|   22|         66|
    |grp_fu_228_p0             |  14|          3|   32|         96|
    |grp_fu_228_p1             |  14|          3|   22|         66|
    |s_idx_fu_70               |   9|          2|   10|         20|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 300|         63|  402|       1223|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln140_reg_501              |  10|   0|   10|          0|
    |ap_CS_fsm                      |   4|   0|    4|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |bufA_im_addr_1_reg_548         |   9|   0|    9|          0|
    |bufA_im_addr_reg_537           |   9|   0|    9|          0|
    |bufA_re_addr_1_reg_542         |   9|   0|    9|          0|
    |bufA_re_addr_reg_532           |   9|   0|    9|          0|
    |bufB_im_addr_1_reg_526         |   9|   0|    9|          0|
    |bufB_im_addr_reg_515           |   9|   0|    9|          0|
    |bufB_re_addr_1_reg_520         |   9|   0|    9|          0|
    |bufB_re_addr_reg_510           |   9|   0|    9|          0|
    |icmp_ln140_reg_497             |   1|   0|    1|          0|
    |icmp_ln144_reg_506             |   1|   0|    1|          0|
    |s_idx_fu_70                    |  10|   0|   10|          0|
    |sext_ln127_cast_reg_481        |  52|   0|   52|          0|
    |sext_ln56_1_reg_560            |  52|   0|   52|          0|
    |sext_ln56_2_reg_566            |  52|   0|   52|          0|
    |sext_ln56_3_reg_572            |  52|   0|   52|          0|
    |sext_ln56_reg_554              |  52|   0|   52|          0|
    |trunc_ln102_cast_cast_reg_489  |  52|   0|   52|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 411|   0|  411|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+--------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6|  return value|
|grp_fu_917_p_din0   |  out|   32|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6|  return value|
|grp_fu_917_p_din1   |  out|   22|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6|  return value|
|grp_fu_917_p_dout0  |   in|   52|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6|  return value|
|grp_fu_917_p_ce     |  out|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6|  return value|
|zext_ln128_1        |   in|    3|     ap_none|                                 zext_ln128_1|        scalar|
|shl49               |   in|    3|     ap_none|                                        shl49|        scalar|
|mask                |   in|    9|     ap_none|                                         mask|        scalar|
|bufB_re_address0    |  out|    9|   ap_memory|                                      bufB_re|         array|
|bufB_re_ce0         |  out|    1|   ap_memory|                                      bufB_re|         array|
|bufB_re_q0          |   in|   32|   ap_memory|                                      bufB_re|         array|
|bufB_re_address1    |  out|    9|   ap_memory|                                      bufB_re|         array|
|bufB_re_ce1         |  out|    1|   ap_memory|                                      bufB_re|         array|
|bufB_re_we1         |  out|    1|   ap_memory|                                      bufB_re|         array|
|bufB_re_d1          |  out|   32|   ap_memory|                                      bufB_re|         array|
|bufB_re_q1          |   in|   32|   ap_memory|                                      bufB_re|         array|
|bufB_im_address0    |  out|    9|   ap_memory|                                      bufB_im|         array|
|bufB_im_ce0         |  out|    1|   ap_memory|                                      bufB_im|         array|
|bufB_im_q0          |   in|   32|   ap_memory|                                      bufB_im|         array|
|bufB_im_address1    |  out|    9|   ap_memory|                                      bufB_im|         array|
|bufB_im_ce1         |  out|    1|   ap_memory|                                      bufB_im|         array|
|bufB_im_we1         |  out|    1|   ap_memory|                                      bufB_im|         array|
|bufB_im_d1          |  out|   32|   ap_memory|                                      bufB_im|         array|
|bufB_im_q1          |   in|   32|   ap_memory|                                      bufB_im|         array|
|bufA_re_address0    |  out|    9|   ap_memory|                                      bufA_re|         array|
|bufA_re_ce0         |  out|    1|   ap_memory|                                      bufA_re|         array|
|bufA_re_q0          |   in|   32|   ap_memory|                                      bufA_re|         array|
|bufA_re_address1    |  out|    9|   ap_memory|                                      bufA_re|         array|
|bufA_re_ce1         |  out|    1|   ap_memory|                                      bufA_re|         array|
|bufA_re_we1         |  out|    1|   ap_memory|                                      bufA_re|         array|
|bufA_re_d1          |  out|   32|   ap_memory|                                      bufA_re|         array|
|bufA_re_q1          |   in|   32|   ap_memory|                                      bufA_re|         array|
|bufA_im_address0    |  out|    9|   ap_memory|                                      bufA_im|         array|
|bufA_im_ce0         |  out|    1|   ap_memory|                                      bufA_im|         array|
|bufA_im_q0          |   in|   32|   ap_memory|                                      bufA_im|         array|
|bufA_im_address1    |  out|    9|   ap_memory|                                      bufA_im|         array|
|bufA_im_ce1         |  out|    1|   ap_memory|                                      bufA_im|         array|
|bufA_im_we1         |  out|    1|   ap_memory|                                      bufA_im|         array|
|bufA_im_d1          |  out|   32|   ap_memory|                                      bufA_im|         array|
|bufA_im_q1          |   in|   32|   ap_memory|                                      bufA_im|         array|
|state_cur_223131    |   in|    1|     ap_none|                             state_cur_223131|        scalar|
|trunc_ln102_cast    |   in|   22|     ap_none|                             trunc_ln102_cast|        scalar|
|sext_ln127          |   in|   22|     ap_none|                                   sext_ln127|        scalar|
|state_next_222129   |   in|    1|     ap_none|                            state_next_222129|        scalar|
+--------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.49>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%s_idx = alloca i32 1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:140]   --->   Operation 7 'alloca' 's_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state_next_222129_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %state_next_222129"   --->   Operation 8 'read' 'state_next_222129_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln127_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %sext_ln127"   --->   Operation 9 'read' 'sext_ln127_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln102_cast_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %trunc_ln102_cast"   --->   Operation 10 'read' 'trunc_ln102_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_cur_223131_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %state_cur_223131"   --->   Operation 11 'read' 'state_cur_223131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mask_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %mask"   --->   Operation 12 'read' 'mask_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl49_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %shl49"   --->   Operation 13 'read' 'shl49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln128_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln128_1"   --->   Operation 14 'read' 'zext_ln128_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln127_cast = sext i22 %sext_ln127_read"   --->   Operation 15 'sext' 'sext_ln127_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln102_cast_cast = sext i22 %trunc_ln102_cast_read"   --->   Operation 16 'sext' 'trunc_ln102_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln128_1_cast = zext i3 %zext_ln128_1_read"   --->   Operation 17 'zext' 'zext_ln128_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufB_im, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufB_re, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufA_im, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufA_re, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln140 = store i10 0, i10 %s_idx" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:140]   --->   Operation 22 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body48"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%s_idx_1 = load i10 %s_idx" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:141]   --->   Operation 24 'load' 's_idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln140 = icmp_eq  i10 %s_idx_1, i10 512" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:140]   --->   Operation 25 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln140 = add i10 %s_idx_1, i10 1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:140]   --->   Operation 26 'add' 'add_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %for.body48.split, void %for.inc82.exitStub" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:140]   --->   Operation 27 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i10 %s_idx_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:140]   --->   Operation 28 'zext' 'zext_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:142]   --->   Operation 29 'specpipeline' 'specpipeline_ln142' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:140]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:140]   --->   Operation 31 'specloopname' 'specloopname_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i10 %s_idx_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:141]   --->   Operation 32 'trunc' 'trunc_ln141' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%lshr_ln141 = lshr i9 %trunc_ln141, i9 %zext_ln128_1_cast" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:141]   --->   Operation 33 'lshr' 'lshr_ln141' <Predicate = (!icmp_ln140)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%slice = trunc i9 %lshr_ln141" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:141]   --->   Operation 34 'trunc' 'slice' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.65ns)   --->   "%icmp_ln144 = icmp_eq  i3 %slice, i3 %shl49_read" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:144]   --->   Operation 35 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln140)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc78, void %if.then_ifconv" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:144]   --->   Operation 36 'br' 'br_ln144' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.99ns)   --->   "%s_flip = xor i9 %trunc_ln141, i9 %mask_read" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:145]   --->   Operation 37 'xor' 's_flip' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i9 %s_flip" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:147]   --->   Operation 38 'zext' 'zext_ln147' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%bufB_re_addr = getelementptr i32 %bufB_re, i64 0, i64 %zext_ln140" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:146]   --->   Operation 39 'getelementptr' 'bufB_re_addr' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%bufB_re_load = load i9 %bufB_re_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:146]   --->   Operation 40 'load' 'bufB_re_load' <Predicate = (!icmp_ln140 & icmp_ln144 & state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%bufB_im_addr = getelementptr i32 %bufB_im, i64 0, i64 %zext_ln140" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:146]   --->   Operation 41 'getelementptr' 'bufB_im_addr' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%bufB_im_load = load i9 %bufB_im_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:146]   --->   Operation 42 'load' 'bufB_im_load' <Predicate = (!icmp_ln140 & icmp_ln144 & state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bufB_re_addr_1 = getelementptr i32 %bufB_re, i64 0, i64 %zext_ln147" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:147]   --->   Operation 43 'getelementptr' 'bufB_re_addr_1' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%bufB_re_load_1 = load i9 %bufB_re_addr_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:147]   --->   Operation 44 'load' 'bufB_re_load_1' <Predicate = (!icmp_ln140 & icmp_ln144 & state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%bufB_im_addr_1 = getelementptr i32 %bufB_im, i64 0, i64 %zext_ln147" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:147]   --->   Operation 45 'getelementptr' 'bufB_im_addr_1' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%bufB_im_load_1 = load i9 %bufB_im_addr_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:147]   --->   Operation 46 'load' 'bufB_im_load_1' <Predicate = (!icmp_ln140 & icmp_ln144 & state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%bufA_re_addr = getelementptr i32 %bufA_re, i64 0, i64 %zext_ln140" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:146]   --->   Operation 47 'getelementptr' 'bufA_re_addr' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%a_re = load i9 %bufA_re_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:146]   --->   Operation 48 'load' 'a_re' <Predicate = (!icmp_ln140 & icmp_ln144 & !state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%bufA_im_addr = getelementptr i32 %bufA_im, i64 0, i64 %zext_ln140" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:146]   --->   Operation 49 'getelementptr' 'bufA_im_addr' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%a_im = load i9 %bufA_im_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:146]   --->   Operation 50 'load' 'a_im' <Predicate = (!icmp_ln140 & icmp_ln144 & !state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%bufA_re_addr_1 = getelementptr i32 %bufA_re, i64 0, i64 %zext_ln147" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:147]   --->   Operation 51 'getelementptr' 'bufA_re_addr_1' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%b_re = load i9 %bufA_re_addr_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:147]   --->   Operation 52 'load' 'b_re' <Predicate = (!icmp_ln140 & icmp_ln144 & !state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%bufA_im_addr_1 = getelementptr i32 %bufA_im, i64 0, i64 %zext_ln147" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:147]   --->   Operation 53 'getelementptr' 'bufA_im_addr_1' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%bufA_im_load_1 = load i9 %bufA_im_addr_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:147]   --->   Operation 54 'load' 'bufA_im_load_1' <Predicate = (!icmp_ln140 & icmp_ln144 & !state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 115 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (icmp_ln140)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 10.8>
ST_2 : Operation 55 [1/2] ( I:3.25ns O:3.25ns )   --->   "%bufB_re_load = load i9 %bufB_re_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:146]   --->   Operation 55 'load' 'bufB_re_load' <Predicate = (!icmp_ln140 & icmp_ln144 & state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 56 [1/2] ( I:3.25ns O:3.25ns )   --->   "%bufB_im_load = load i9 %bufB_im_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:146]   --->   Operation 56 'load' 'bufB_im_load' <Predicate = (!icmp_ln140 & icmp_ln144 & state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 57 [1/2] ( I:3.25ns O:3.25ns )   --->   "%bufB_re_load_1 = load i9 %bufB_re_addr_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:147]   --->   Operation 57 'load' 'bufB_re_load_1' <Predicate = (!icmp_ln140 & icmp_ln144 & state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 58 [1/2] ( I:3.25ns O:3.25ns )   --->   "%bufB_im_load_1 = load i9 %bufB_im_addr_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:147]   --->   Operation 58 'load' 'bufB_im_load_1' <Predicate = (!icmp_ln140 & icmp_ln144 & state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 59 [1/2] ( I:3.25ns O:3.25ns )   --->   "%a_re = load i9 %bufA_re_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:146]   --->   Operation 59 'load' 'a_re' <Predicate = (!icmp_ln140 & icmp_ln144 & !state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 60 [1/2] ( I:3.25ns O:3.25ns )   --->   "%a_im = load i9 %bufA_im_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:146]   --->   Operation 60 'load' 'a_im' <Predicate = (!icmp_ln140 & icmp_ln144 & !state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 61 [1/2] ( I:3.25ns O:3.25ns )   --->   "%b_re = load i9 %bufA_re_addr_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:147]   --->   Operation 61 'load' 'b_re' <Predicate = (!icmp_ln140 & icmp_ln144 & !state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 62 [1/2] ( I:3.25ns O:3.25ns )   --->   "%bufA_im_load_1 = load i9 %bufA_im_addr_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:147]   --->   Operation 62 'load' 'bufA_im_load_1' <Predicate = (!icmp_ln140 & icmp_ln144 & !state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 63 [1/1] (0.69ns)   --->   "%empty = select i1 %state_cur_223131_read, i32 %bufB_re_load_1, i32 %b_re" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:147]   --->   Operation 63 'select' 'empty' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.69ns)   --->   "%empty_58 = select i1 %state_cur_223131_read, i32 %bufB_re_load, i32 %a_re" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:146]   --->   Operation 64 'select' 'empty_58' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.69ns)   --->   "%empty_59 = select i1 %state_cur_223131_read, i32 %bufB_im_load, i32 %a_im" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:146]   --->   Operation 65 'select' 'empty_59' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.69ns)   --->   "%b_im = select i1 %state_cur_223131_read, i32 %bufB_im_load_1, i32 %bufA_im_load_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:147]   --->   Operation 66 'select' 'b_im' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i32 %empty_58" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 67 'sext' 'sext_ln56' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (6.91ns)   --->   "%mul_ln56 = mul i52 %sext_ln56, i52 %trunc_ln102_cast_cast" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 68 'mul' 'mul_ln56' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln56_1 = sext i32 %empty_59" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 69 'sext' 'sext_ln56_1' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (6.91ns)   --->   "%mul_ln56_1 = mul i52 %sext_ln56_1, i52 %trunc_ln102_cast_cast" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 70 'mul' 'mul_ln56_1' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln56_2 = sext i32 %empty" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 71 'sext' 'sext_ln56_2' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln56_3 = sext i32 %b_im" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 72 'sext' 'sext_ln56_3' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (6.91ns)   --->   "%mul_ln56_2 = mul i52 %sext_ln56_3, i52 %sext_ln127_cast" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 73 'mul' 'mul_ln56_2' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [2/2] (6.91ns)   --->   "%mul_ln56_3 = mul i52 %sext_ln56_2, i52 %sext_ln127_cast" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 74 'mul' 'mul_ln56_3' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 15.9>
ST_3 : Operation 75 [1/2] (6.91ns)   --->   "%mul_ln56 = mul i52 %sext_ln56, i52 %trunc_ln102_cast_cast" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 75 'mul' 'mul_ln56' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln56, i32 20, i32 51" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 76 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 77 [1/2] (6.91ns)   --->   "%mul_ln56_1 = mul i52 %sext_ln56_1, i52 %trunc_ln102_cast_cast" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 77 'mul' 'mul_ln56_1' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln56_1, i32 20, i32 51" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 78 'partselect' 'trunc_ln56_1' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 79 [1/2] (6.91ns)   --->   "%mul_ln56_2 = mul i52 %sext_ln56_3, i52 %sext_ln127_cast" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 79 'mul' 'mul_ln56_2' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (3.21ns)   --->   "%sub_ln56 = sub i52 0, i52 %mul_ln56_2" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 80 'sub' 'sub_ln56' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 3.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln56_2 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %sub_ln56, i32 20, i32 51" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 81 'partselect' 'trunc_ln56_2' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 82 [1/2] (6.91ns)   --->   "%mul_ln56_3 = mul i52 %sext_ln56_2, i52 %sext_ln127_cast" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 82 'mul' 'mul_ln56_3' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln56_3 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln56_3, i32 20, i32 51" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 83 'partselect' 'trunc_ln56_3' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (2.55ns)   --->   "%sub_ln62 = sub i32 %trunc_ln5, i32 %trunc_ln56_2" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:62->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 84 'sub' 'sub_ln62' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (2.55ns)   --->   "%sub_ln62_1 = sub i32 %trunc_ln56_1, i32 %trunc_ln56_3" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:62->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 85 'sub' 'sub_ln62_1' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [2/2] (6.91ns)   --->   "%mul_ln56_4 = mul i52 %sext_ln56_1, i52 %sext_ln127_cast" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 86 'mul' 'mul_ln56_4' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [2/2] (6.91ns)   --->   "%mul_ln56_5 = mul i52 %sext_ln56, i52 %sext_ln127_cast" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 87 'mul' 'mul_ln56_5' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [2/2] (6.91ns)   --->   "%mul_ln56_6 = mul i52 %sext_ln56_2, i52 %trunc_ln102_cast_cast" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 88 'mul' 'mul_ln56_6' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [2/2] (6.91ns)   --->   "%mul_ln56_7 = mul i52 %sext_ln56_3, i52 %trunc_ln102_cast_cast" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 89 'mul' 'mul_ln56_7' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln151 = store i32 %sub_ln62, i9 %bufA_re_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 90 'store' 'store_ln151' <Predicate = (!icmp_ln140 & icmp_ln144 & !state_next_222129_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 91 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln151 = store i32 %sub_ln62_1, i9 %bufA_im_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 91 'store' 'store_ln151' <Predicate = (!icmp_ln140 & icmp_ln144 & !state_next_222129_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 92 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln151 = store i32 %sub_ln62, i9 %bufB_re_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 92 'store' 'store_ln151' <Predicate = (!icmp_ln140 & icmp_ln144 & state_next_222129_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 93 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln151 = store i32 %sub_ln62_1, i9 %bufB_im_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 93 'store' 'store_ln151' <Predicate = (!icmp_ln140 & icmp_ln144 & state_next_222129_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 15.9>
ST_4 : Operation 94 [1/2] (6.91ns)   --->   "%mul_ln56_4 = mul i52 %sext_ln56_1, i52 %sext_ln127_cast" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 94 'mul' 'mul_ln56_4' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln56_4 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln56_4, i32 20, i32 51" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 95 'partselect' 'trunc_ln56_4' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 96 [1/2] (6.91ns)   --->   "%mul_ln56_5 = mul i52 %sext_ln56, i52 %sext_ln127_cast" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 96 'mul' 'mul_ln56_5' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (3.21ns)   --->   "%sub_ln56_1 = sub i52 0, i52 %mul_ln56_5" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 97 'sub' 'sub_ln56_1' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 3.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln56_5 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %sub_ln56_1, i32 20, i32 51" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 98 'partselect' 'trunc_ln56_5' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 99 [1/2] (6.91ns)   --->   "%mul_ln56_6 = mul i52 %sext_ln56_2, i52 %trunc_ln102_cast_cast" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 99 'mul' 'mul_ln56_6' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln56_6 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln56_6, i32 20, i32 51" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 100 'partselect' 'trunc_ln56_6' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 101 [1/2] (6.91ns)   --->   "%mul_ln56_7 = mul i52 %sext_ln56_3, i52 %trunc_ln102_cast_cast" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 101 'mul' 'mul_ln56_7' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln56_7 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln56_7, i32 20, i32 51" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:56->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 102 'partselect' 'trunc_ln56_7' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln59 = add i32 %trunc_ln56_4, i32 %trunc_ln56_6" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:59->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 103 'add' 'add_ln59' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln59_1 = add i32 %trunc_ln56_7, i32 %trunc_ln56_5" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.hpp:59->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 104 'add' 'add_ln59_1' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %state_next_222129_read, void, void" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:151]   --->   Operation 105 'br' 'br_ln151' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln152 = store i32 %add_ln59, i9 %bufA_re_addr_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 106 'store' 'store_ln152' <Predicate = (!icmp_ln140 & icmp_ln144 & !state_next_222129_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 107 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln152 = store i32 %add_ln59_1, i9 %bufA_im_addr_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 107 'store' 'store_ln152' <Predicate = (!icmp_ln140 & icmp_ln144 & !state_next_222129_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln152 = br void" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 108 'br' 'br_ln152' <Predicate = (!icmp_ln140 & icmp_ln144 & !state_next_222129_read)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln152 = store i32 %add_ln59, i9 %bufB_re_addr_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 109 'store' 'store_ln152' <Predicate = (!icmp_ln140 & icmp_ln144 & state_next_222129_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 110 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln152 = store i32 %add_ln59_1, i9 %bufB_im_addr_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 110 'store' 'store_ln152' <Predicate = (!icmp_ln140 & icmp_ln144 & state_next_222129_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln152 = br void" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:152]   --->   Operation 111 'br' 'br_ln152' <Predicate = (!icmp_ln140 & icmp_ln144 & state_next_222129_read)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln153 = br void %for.inc78" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:153]   --->   Operation 112 'br' 'br_ln153' <Predicate = (!icmp_ln140 & icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln140 = store i10 %add_ln140, i10 %s_idx" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:140]   --->   Operation 113 'store' 'store_ln140' <Predicate = (!icmp_ln140)> <Delay = 1.58>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln140 = br void %for.body48" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:140]   --->   Operation 114 'br' 'br_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln128_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shl49]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bufB_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ bufB_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ bufA_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ bufA_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ state_cur_223131]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln102_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln127]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_next_222129]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_idx                   (alloca           ) [ 01111]
state_next_222129_read  (read             ) [ 00111]
sext_ln127_read         (read             ) [ 00000]
trunc_ln102_cast_read   (read             ) [ 00000]
state_cur_223131_read   (read             ) [ 01100]
mask_read               (read             ) [ 00000]
shl49_read              (read             ) [ 00000]
zext_ln128_1_read       (read             ) [ 00000]
sext_ln127_cast         (sext             ) [ 00111]
trunc_ln102_cast_cast   (sext             ) [ 00111]
zext_ln128_1_cast       (zext             ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
store_ln140             (store            ) [ 00000]
br_ln0                  (br               ) [ 00000]
s_idx_1                 (load             ) [ 00000]
icmp_ln140              (icmp             ) [ 01111]
add_ln140               (add              ) [ 00111]
br_ln140                (br               ) [ 00000]
zext_ln140              (zext             ) [ 00000]
specpipeline_ln142      (specpipeline     ) [ 00000]
speclooptripcount_ln140 (speclooptripcount) [ 00000]
specloopname_ln140      (specloopname     ) [ 00000]
trunc_ln141             (trunc            ) [ 00000]
lshr_ln141              (lshr             ) [ 00000]
slice                   (trunc            ) [ 00000]
icmp_ln144              (icmp             ) [ 01111]
br_ln144                (br               ) [ 00000]
s_flip                  (xor              ) [ 00000]
zext_ln147              (zext             ) [ 00000]
bufB_re_addr            (getelementptr    ) [ 00110]
bufB_im_addr            (getelementptr    ) [ 00110]
bufB_re_addr_1          (getelementptr    ) [ 00111]
bufB_im_addr_1          (getelementptr    ) [ 00111]
bufA_re_addr            (getelementptr    ) [ 00110]
bufA_im_addr            (getelementptr    ) [ 00110]
bufA_re_addr_1          (getelementptr    ) [ 00111]
bufA_im_addr_1          (getelementptr    ) [ 00111]
bufB_re_load            (load             ) [ 00000]
bufB_im_load            (load             ) [ 00000]
bufB_re_load_1          (load             ) [ 00000]
bufB_im_load_1          (load             ) [ 00000]
a_re                    (load             ) [ 00000]
a_im                    (load             ) [ 00000]
b_re                    (load             ) [ 00000]
bufA_im_load_1          (load             ) [ 00000]
empty                   (select           ) [ 00000]
empty_58                (select           ) [ 00000]
empty_59                (select           ) [ 00000]
b_im                    (select           ) [ 00000]
sext_ln56               (sext             ) [ 00011]
sext_ln56_1             (sext             ) [ 00011]
sext_ln56_2             (sext             ) [ 00011]
sext_ln56_3             (sext             ) [ 00011]
mul_ln56                (mul              ) [ 00000]
trunc_ln5               (partselect       ) [ 00000]
mul_ln56_1              (mul              ) [ 00000]
trunc_ln56_1            (partselect       ) [ 00000]
mul_ln56_2              (mul              ) [ 00000]
sub_ln56                (sub              ) [ 00000]
trunc_ln56_2            (partselect       ) [ 00000]
mul_ln56_3              (mul              ) [ 00000]
trunc_ln56_3            (partselect       ) [ 00000]
sub_ln62                (sub              ) [ 00000]
sub_ln62_1              (sub              ) [ 00000]
store_ln151             (store            ) [ 00000]
store_ln151             (store            ) [ 00000]
store_ln151             (store            ) [ 00000]
store_ln151             (store            ) [ 00000]
mul_ln56_4              (mul              ) [ 00000]
trunc_ln56_4            (partselect       ) [ 00000]
mul_ln56_5              (mul              ) [ 00000]
sub_ln56_1              (sub              ) [ 00000]
trunc_ln56_5            (partselect       ) [ 00000]
mul_ln56_6              (mul              ) [ 00000]
trunc_ln56_6            (partselect       ) [ 00000]
mul_ln56_7              (mul              ) [ 00000]
trunc_ln56_7            (partselect       ) [ 00000]
add_ln59                (add              ) [ 00000]
add_ln59_1              (add              ) [ 00000]
br_ln151                (br               ) [ 00000]
store_ln152             (store            ) [ 00000]
store_ln152             (store            ) [ 00000]
br_ln152                (br               ) [ 00000]
store_ln152             (store            ) [ 00000]
store_ln152             (store            ) [ 00000]
br_ln152                (br               ) [ 00000]
br_ln153                (br               ) [ 00000]
store_ln140             (store            ) [ 00000]
br_ln140                (br               ) [ 00000]
ret_ln0                 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln128_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln128_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shl49">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl49"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mask">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bufB_re">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufB_re"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bufB_im">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufB_im"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bufA_re">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufA_re"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bufA_im">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufA_im"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="state_cur_223131">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_cur_223131"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="trunc_ln102_cast">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln102_cast"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sext_ln127">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln127"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="state_next_222129">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_next_222129"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="s_idx_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_idx/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="state_next_222129_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_next_222129_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln127_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="22" slack="0"/>
<pin id="82" dir="0" index="1" bw="22" slack="0"/>
<pin id="83" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln127_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="trunc_ln102_cast_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="22" slack="0"/>
<pin id="88" dir="0" index="1" bw="22" slack="0"/>
<pin id="89" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln102_cast_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="state_cur_223131_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_cur_223131_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mask_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="9" slack="0"/>
<pin id="100" dir="0" index="1" bw="9" slack="0"/>
<pin id="101" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mask_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="shl49_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="3" slack="0"/>
<pin id="107" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl49_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln128_1_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="3" slack="0"/>
<pin id="113" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln128_1_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="bufB_re_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="10" slack="0"/>
<pin id="120" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufB_re_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="9" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="0"/>
<pin id="128" dir="0" index="4" bw="9" slack="0"/>
<pin id="129" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
<pin id="131" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bufB_re_load/1 bufB_re_load_1/1 store_ln151/3 store_ln152/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="bufB_im_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="10" slack="0"/>
<pin id="137" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufB_im_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="0"/>
<pin id="145" dir="0" index="4" bw="9" slack="0"/>
<pin id="146" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
<pin id="148" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bufB_im_load/1 bufB_im_load_1/1 store_ln151/3 store_ln152/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="bufB_re_addr_1_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="9" slack="0"/>
<pin id="154" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufB_re_addr_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="bufB_im_addr_1_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="9" slack="0"/>
<pin id="162" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufB_im_addr_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="bufA_re_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="10" slack="0"/>
<pin id="170" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufA_re_addr/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="0"/>
<pin id="178" dir="0" index="4" bw="9" slack="0"/>
<pin id="179" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="0"/>
<pin id="181" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="a_re/1 b_re/1 store_ln151/3 store_ln152/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="bufA_im_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="10" slack="0"/>
<pin id="187" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufA_im_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="9" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="0"/>
<pin id="195" dir="0" index="4" bw="9" slack="0"/>
<pin id="196" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="0"/>
<pin id="198" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="a_im/1 bufA_im_load_1/1 store_ln151/3 store_ln152/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="bufA_re_addr_1_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="9" slack="0"/>
<pin id="204" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufA_re_addr_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="bufA_im_addr_1_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="9" slack="0"/>
<pin id="212" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufA_im_addr_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="22" slack="1"/>
<pin id="219" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln56/2 mul_ln56_4/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="22" slack="1"/>
<pin id="223" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln56_1/2 mul_ln56_5/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="22" slack="1"/>
<pin id="227" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln56_2/2 mul_ln56_6/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="22" slack="1"/>
<pin id="231" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln56_3/2 mul_ln56_7/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="52" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="0" index="3" bw="7" slack="0"/>
<pin id="237" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/3 trunc_ln56_4/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="52" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="0" index="3" bw="7" slack="0"/>
<pin id="247" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln56_3/3 trunc_ln56_7/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln127_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="22" slack="0"/>
<pin id="254" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln127_cast/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln102_cast_cast_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="22" slack="0"/>
<pin id="258" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="trunc_ln102_cast_cast/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln128_1_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128_1_cast/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln140_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="10" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="s_idx_1_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_idx_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln140_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="0" index="1" bw="10" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln140_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln140_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln141_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="lshr_ln141_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="0"/>
<pin id="298" dir="0" index="1" bw="3" slack="0"/>
<pin id="299" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln141/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="slice_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="0"/>
<pin id="304" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="slice/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln144_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="s_flip_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="0"/>
<pin id="314" dir="0" index="1" bw="9" slack="0"/>
<pin id="315" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="s_flip/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln147_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="empty_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="32" slack="0"/>
<pin id="330" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="empty_58_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="32" slack="0"/>
<pin id="337" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_58/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="empty_59_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="32" slack="0"/>
<pin id="344" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_59/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="b_im_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="0" index="2" bw="32" slack="0"/>
<pin id="351" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_im/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln56_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sext_ln56_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56_1/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln56_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56_2/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln56_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56_3/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln56_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="52" slack="0"/>
<pin id="377" dir="0" index="2" bw="6" slack="0"/>
<pin id="378" dir="0" index="3" bw="7" slack="0"/>
<pin id="379" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln56_1/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sub_ln56_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="52" slack="0"/>
<pin id="387" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln56/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln56_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="52" slack="0"/>
<pin id="393" dir="0" index="2" bw="6" slack="0"/>
<pin id="394" dir="0" index="3" bw="7" slack="0"/>
<pin id="395" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln56_2/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sub_ln62_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln62/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sub_ln62_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln62_1/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sub_ln56_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="52" slack="0"/>
<pin id="419" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln56_1/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="trunc_ln56_5_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="52" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="0" index="3" bw="7" slack="0"/>
<pin id="427" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln56_5/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="trunc_ln56_6_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="52" slack="0"/>
<pin id="435" dir="0" index="2" bw="6" slack="0"/>
<pin id="436" dir="0" index="3" bw="7" slack="0"/>
<pin id="437" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln56_6/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln59_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln59_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln140_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="3"/>
<pin id="460" dir="0" index="1" bw="10" slack="3"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/4 "/>
</bind>
</comp>

<comp id="462" class="1005" name="s_idx_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="s_idx "/>
</bind>
</comp>

<comp id="469" class="1005" name="state_next_222129_read_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="2"/>
<pin id="471" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_next_222129_read "/>
</bind>
</comp>

<comp id="473" class="1005" name="state_cur_223131_read_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="state_cur_223131_read "/>
</bind>
</comp>

<comp id="481" class="1005" name="sext_ln127_cast_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="52" slack="1"/>
<pin id="483" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln127_cast "/>
</bind>
</comp>

<comp id="489" class="1005" name="trunc_ln102_cast_cast_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="52" slack="1"/>
<pin id="491" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln102_cast_cast "/>
</bind>
</comp>

<comp id="497" class="1005" name="icmp_ln140_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln140 "/>
</bind>
</comp>

<comp id="501" class="1005" name="add_ln140_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="3"/>
<pin id="503" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln140 "/>
</bind>
</comp>

<comp id="506" class="1005" name="icmp_ln144_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="510" class="1005" name="bufB_re_addr_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="1"/>
<pin id="512" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bufB_re_addr "/>
</bind>
</comp>

<comp id="515" class="1005" name="bufB_im_addr_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="1"/>
<pin id="517" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bufB_im_addr "/>
</bind>
</comp>

<comp id="520" class="1005" name="bufB_re_addr_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="9" slack="1"/>
<pin id="522" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bufB_re_addr_1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="bufB_im_addr_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="9" slack="1"/>
<pin id="528" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bufB_im_addr_1 "/>
</bind>
</comp>

<comp id="532" class="1005" name="bufA_re_addr_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="9" slack="1"/>
<pin id="534" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bufA_re_addr "/>
</bind>
</comp>

<comp id="537" class="1005" name="bufA_im_addr_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="9" slack="1"/>
<pin id="539" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bufA_im_addr "/>
</bind>
</comp>

<comp id="542" class="1005" name="bufA_re_addr_1_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="1"/>
<pin id="544" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bufA_re_addr_1 "/>
</bind>
</comp>

<comp id="548" class="1005" name="bufA_im_addr_1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="9" slack="1"/>
<pin id="550" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bufA_im_addr_1 "/>
</bind>
</comp>

<comp id="554" class="1005" name="sext_ln56_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="52" slack="1"/>
<pin id="556" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln56 "/>
</bind>
</comp>

<comp id="560" class="1005" name="sext_ln56_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="52" slack="1"/>
<pin id="562" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln56_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="sext_ln56_2_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="52" slack="1"/>
<pin id="568" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln56_2 "/>
</bind>
</comp>

<comp id="572" class="1005" name="sext_ln56_3_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="52" slack="1"/>
<pin id="574" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln56_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="60" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="132"><net_src comp="116" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="60" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="149"><net_src comp="133" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="60" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="150" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="60" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="158" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="60" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="182"><net_src comp="166" pin="3"/><net_sink comp="173" pin=2"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="60" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="199"><net_src comp="183" pin="3"/><net_sink comp="190" pin=2"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="60" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="60" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="216" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="64" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="66" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="248"><net_src comp="62" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="228" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="64" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="66" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="255"><net_src comp="80" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="86" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="110" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="269" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="269" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="295"><net_src comp="269" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="260" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="104" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="292" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="98" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="331"><net_src comp="123" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="173" pin="3"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="123" pin="7"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="173" pin="7"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="140" pin="7"/><net_sink comp="340" pin=1"/></net>

<net id="346"><net_src comp="190" pin="7"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="140" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="190" pin="3"/><net_sink comp="347" pin=2"/></net>

<net id="357"><net_src comp="333" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="362"><net_src comp="340" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="367"><net_src comp="326" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="372"><net_src comp="347" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="380"><net_src comp="62" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="220" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="64" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="66" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="388"><net_src comp="68" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="224" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="62" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="64" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="66" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="404"><net_src comp="232" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="390" pin="4"/><net_sink comp="400" pin=1"/></net>

<net id="406"><net_src comp="400" pin="2"/><net_sink comp="173" pin=4"/></net>

<net id="407"><net_src comp="400" pin="2"/><net_sink comp="123" pin=4"/></net>

<net id="412"><net_src comp="374" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="242" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="414"><net_src comp="408" pin="2"/><net_sink comp="190" pin=4"/></net>

<net id="415"><net_src comp="408" pin="2"/><net_sink comp="140" pin=4"/></net>

<net id="420"><net_src comp="68" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="220" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="428"><net_src comp="62" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="64" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="66" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="438"><net_src comp="62" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="224" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="64" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="66" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="446"><net_src comp="232" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="432" pin="4"/><net_sink comp="442" pin=1"/></net>

<net id="448"><net_src comp="442" pin="2"/><net_sink comp="173" pin=4"/></net>

<net id="449"><net_src comp="442" pin="2"/><net_sink comp="123" pin=4"/></net>

<net id="454"><net_src comp="242" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="422" pin="4"/><net_sink comp="450" pin=1"/></net>

<net id="456"><net_src comp="450" pin="2"/><net_sink comp="190" pin=4"/></net>

<net id="457"><net_src comp="450" pin="2"/><net_sink comp="140" pin=4"/></net>

<net id="465"><net_src comp="70" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="472"><net_src comp="74" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="92" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="479"><net_src comp="473" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="480"><net_src comp="473" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="484"><net_src comp="252" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="487"><net_src comp="481" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="488"><net_src comp="481" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="492"><net_src comp="256" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="496"><net_src comp="489" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="500"><net_src comp="272" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="278" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="509"><net_src comp="306" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="116" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="518"><net_src comp="133" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="523"><net_src comp="150" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="529"><net_src comp="158" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="535"><net_src comp="166" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="540"><net_src comp="183" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="545"><net_src comp="200" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="551"><net_src comp="208" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="557"><net_src comp="354" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="563"><net_src comp="359" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="569"><net_src comp="364" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="575"><net_src comp="369" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="228" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bufB_re | {3 4 }
	Port: bufB_im | {3 4 }
	Port: bufA_re | {3 4 }
	Port: bufA_im | {3 4 }
 - Input state : 
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6 : zext_ln128_1 | {1 }
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6 : shl49 | {1 }
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6 : mask | {1 }
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6 : bufB_re | {1 2 }
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6 : bufB_im | {1 2 }
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6 : bufA_re | {1 2 }
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6 : bufA_im | {1 2 }
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6 : state_cur_223131 | {1 }
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6 : trunc_ln102_cast | {1 }
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6 : sext_ln127 | {1 }
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6 : state_next_222129 | {1 }
  - Chain level:
	State 1
		store_ln140 : 1
		s_idx_1 : 1
		icmp_ln140 : 2
		add_ln140 : 2
		br_ln140 : 3
		zext_ln140 : 2
		trunc_ln141 : 2
		lshr_ln141 : 3
		slice : 4
		icmp_ln144 : 5
		br_ln144 : 6
		s_flip : 3
		zext_ln147 : 3
		bufB_re_addr : 3
		bufB_re_load : 4
		bufB_im_addr : 3
		bufB_im_load : 4
		bufB_re_addr_1 : 4
		bufB_re_load_1 : 5
		bufB_im_addr_1 : 4
		bufB_im_load_1 : 5
		bufA_re_addr : 3
		a_re : 4
		bufA_im_addr : 3
		a_im : 4
		bufA_re_addr_1 : 4
		b_re : 5
		bufA_im_addr_1 : 4
		bufA_im_load_1 : 5
	State 2
		empty : 1
		empty_58 : 1
		empty_59 : 1
		b_im : 1
		sext_ln56 : 2
		mul_ln56 : 3
		sext_ln56_1 : 2
		mul_ln56_1 : 3
		sext_ln56_2 : 2
		sext_ln56_3 : 2
		mul_ln56_2 : 3
		mul_ln56_3 : 3
	State 3
		trunc_ln5 : 1
		trunc_ln56_1 : 1
		sub_ln56 : 1
		trunc_ln56_2 : 2
		trunc_ln56_3 : 1
		sub_ln62 : 3
		sub_ln62_1 : 2
		store_ln151 : 4
		store_ln151 : 3
		store_ln151 : 4
		store_ln151 : 3
	State 4
		trunc_ln56_4 : 1
		sub_ln56_1 : 1
		trunc_ln56_5 : 2
		trunc_ln56_6 : 1
		trunc_ln56_7 : 1
		add_ln59 : 2
		add_ln59_1 : 3
		store_ln152 : 3
		store_ln152 : 4
		store_ln152 : 3
		store_ln152 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |             grp_fu_216            |    2    |   165   |    50   |
|    mul   |             grp_fu_220            |    2    |   165   |    50   |
|          |             grp_fu_224            |    2    |   165   |    50   |
|          |             grp_fu_228            |    2    |   165   |    50   |
|----------|-----------------------------------|---------|---------|---------|
|          |          sub_ln56_fu_384          |    0    |    0    |    59   |
|    sub   |          sub_ln62_fu_400          |    0    |    0    |    39   |
|          |         sub_ln62_1_fu_408         |    0    |    0    |    39   |
|          |         sub_ln56_1_fu_416         |    0    |    0    |    59   |
|----------|-----------------------------------|---------|---------|---------|
|          |            empty_fu_326           |    0    |    0    |    32   |
|  select  |          empty_58_fu_333          |    0    |    0    |    32   |
|          |          empty_59_fu_340          |    0    |    0    |    32   |
|          |            b_im_fu_347            |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln140_fu_278         |    0    |    0    |    13   |
|    add   |          add_ln59_fu_442          |    0    |    0    |    39   |
|          |         add_ln59_1_fu_450         |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln140_fu_272         |    0    |    0    |    13   |
|          |         icmp_ln144_fu_306         |    0    |    0    |    11   |
|----------|-----------------------------------|---------|---------|---------|
|   lshr   |         lshr_ln141_fu_296         |    0    |    0    |    19   |
|----------|-----------------------------------|---------|---------|---------|
|    xor   |           s_flip_fu_312           |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|
|          | state_next_222129_read_read_fu_74 |    0    |    0    |    0    |
|          |     sext_ln127_read_read_fu_80    |    0    |    0    |    0    |
|          |  trunc_ln102_cast_read_read_fu_86 |    0    |    0    |    0    |
|   read   |  state_cur_223131_read_read_fu_92 |    0    |    0    |    0    |
|          |        mask_read_read_fu_98       |    0    |    0    |    0    |
|          |       shl49_read_read_fu_104      |    0    |    0    |    0    |
|          |   zext_ln128_1_read_read_fu_110   |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             grp_fu_232            |    0    |    0    |    0    |
|          |             grp_fu_242            |    0    |    0    |    0    |
|partselect|        trunc_ln56_1_fu_374        |    0    |    0    |    0    |
|          |        trunc_ln56_2_fu_390        |    0    |    0    |    0    |
|          |        trunc_ln56_5_fu_422        |    0    |    0    |    0    |
|          |        trunc_ln56_6_fu_432        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |       sext_ln127_cast_fu_252      |    0    |    0    |    0    |
|          |    trunc_ln102_cast_cast_fu_256   |    0    |    0    |    0    |
|   sext   |          sext_ln56_fu_354         |    0    |    0    |    0    |
|          |         sext_ln56_1_fu_359        |    0    |    0    |    0    |
|          |         sext_ln56_2_fu_364        |    0    |    0    |    0    |
|          |         sext_ln56_3_fu_369        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |      zext_ln128_1_cast_fu_260     |    0    |    0    |    0    |
|   zext   |         zext_ln140_fu_284         |    0    |    0    |    0    |
|          |         zext_ln147_fu_318         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln141_fu_292        |    0    |    0    |    0    |
|          |            slice_fu_302           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    8    |   660   |   667   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln140_reg_501      |   10   |
|    bufA_im_addr_1_reg_548    |    9   |
|     bufA_im_addr_reg_537     |    9   |
|    bufA_re_addr_1_reg_542    |    9   |
|     bufA_re_addr_reg_532     |    9   |
|    bufB_im_addr_1_reg_526    |    9   |
|     bufB_im_addr_reg_515     |    9   |
|    bufB_re_addr_1_reg_520    |    9   |
|     bufB_re_addr_reg_510     |    9   |
|      icmp_ln140_reg_497      |    1   |
|      icmp_ln144_reg_506      |    1   |
|         s_idx_reg_462        |   10   |
|    sext_ln127_cast_reg_481   |   52   |
|      sext_ln56_1_reg_560     |   52   |
|      sext_ln56_2_reg_566     |   52   |
|      sext_ln56_3_reg_572     |   52   |
|       sext_ln56_reg_554      |   52   |
| state_cur_223131_read_reg_473|    1   |
|state_next_222129_read_reg_469|    1   |
| trunc_ln102_cast_cast_reg_489|   52   |
+------------------------------+--------+
|             Total            |   408  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_123 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_123 |  p2  |   3  |   0  |    0   ||    0    ||    14   |
| grp_access_fu_123 |  p4  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_140 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_140 |  p2  |   3  |   0  |    0   ||    0    ||    14   |
| grp_access_fu_140 |  p4  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_173 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_173 |  p2  |   3  |   0  |    0   ||    0    ||    14   |
| grp_access_fu_173 |  p4  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_190 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_190 |  p2  |   3  |   0  |    0   ||    0    ||    14   |
| grp_access_fu_190 |  p4  |   2  |   9  |   18   ||    0    ||    9    |
|     grp_fu_216    |  p0  |   3  |  32  |   96   ||    0    ||    14   |
|     grp_fu_216    |  p1  |   2  |  22  |   44   ||    0    ||    9    |
|     grp_fu_220    |  p0  |   3  |  32  |   96   ||    0    ||    14   |
|     grp_fu_220    |  p1  |   2  |  22  |   44   ||    0    ||    9    |
|     grp_fu_224    |  p0  |   3  |  32  |   96   ||    0    ||    14   |
|     grp_fu_224    |  p1  |   2  |  22  |   44   ||    0    ||    9    |
|     grp_fu_228    |  p0  |   3  |  32  |   96   ||    0    ||    14   |
|     grp_fu_228    |  p1  |   2  |  22  |   44   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   704  || 32.7144 ||    0    ||   220   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   660  |   667  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   32   |    0   |   220  |
|  Register |    -   |    -   |   408  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   32   |  1068  |   887  |
+-----------+--------+--------+--------+--------+
