git clone --depth 1 --no-tags https://github.com/jc3310/Shift_Registers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716383954
git clone --depth 1 --no-tags https://github.com/liuyainyi666/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719088446
git clone --depth 1 --no-tags https://github.com/sidharthNair/cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722833436
git clone --depth 1 --no-tags https://github.com/Asukaki7/pipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719637710
git clone --depth 1 --no-tags https://github.com/HritikGupta22/StopWatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720436848
git clone --depth 1 --no-tags https://github.com/ailr16/IPCores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723252356
git clone --depth 1 --no-tags https://github.com/bogdan-iamnitchi-school/ssc-vhdl-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722061424
git clone --depth 1 --no-tags https://github.com/namnguyen269/edabk-soc-dffram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722378921
git clone --depth 1 --no-tags https://github.com/S-Pushkar/Binary-Sequential-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721934631
git clone --depth 1 --no-tags https://github.com/parkjjoe/stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723040828
git clone --depth 1 --no-tags https://github.com/ZephyrusT/RISCV-32BIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717835021
git clone --depth 1 --no-tags https://github.com/sernics02/myProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718686496
git clone --depth 1 --no-tags https://github.com/noway-web/AVMIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721808917
git clone --depth 1 --no-tags https://github.com/guardadosol/Uabc_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717570759
git clone --depth 1 --no-tags https://github.com/SpyruTree/Ricardo_Morales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717570114
git clone --depth 1 --no-tags https://github.com/JyresaMae/Multicycle-ARM-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717629983
git clone --depth 1 --no-tags https://github.com/Sebassc8/GC_V2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717687812
git clone --depth 1 --no-tags https://github.com/rogeermv/rogergt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717501501
git clone --depth 1 --no-tags https://github.com/rogeermv/yaf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717511878
git clone --depth 1 --no-tags https://github.com/Juanx65/ORCA_TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718840197
git clone --depth 1 --no-tags https://github.com/Muzamil-Sikander/labtask_2_coal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718977043
git clone --depth 1 --no-tags https://github.com/aviv-L/Custom-RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720400286
git clone --depth 1 --no-tags https://github.com/lnis-uofu/ECE_6710_5710_Project_Template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718479899
git clone --depth 1 --no-tags https://github.com/Shion-KR/Verilog_WEEK12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720567706
git clone --depth 1 --no-tags https://github.com/eyunku/hardware-cache-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720927886
git clone --depth 1 --no-tags https://github.com/Alihamzachk/Sample-Repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718145067
git clone --depth 1 --no-tags https://github.com/Mahyar426/FPGA-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721328822
git clone --depth 1 --no-tags https://github.com/afasolino28/Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719938272
git clone --depth 1 --no-tags https://github.com/ahmdhlm/FSM_MOORE_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722031552
git clone --depth 1 --no-tags https://github.com/phoaian29/VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721965126
git clone --depth 1 --no-tags https://github.com/ADITHYASHETTY123/Digital_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716934135
git clone --depth 1 --no-tags https://github.com/josf0/c2s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722473133
git clone --depth 1 --no-tags https://github.com/abdallah8tarek/IEEE-754-standerd-FPA-implemented-with-Pipelined-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718746519
git clone --depth 1 --no-tags https://github.com/M11107004/SOC_LAB4-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716992194
git clone --depth 1 --no-tags https://github.com/huankai0731/soc_lab4-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719320986
git clone --depth 1 --no-tags https://github.com/rose-giant/Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718811958
git clone --depth 1 --no-tags https://github.com/HoraceKuo/SoC-lab_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719505543
git clone --depth 1 --no-tags https://github.com/kaveri307/Clock-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720012266
git clone --depth 1 --no-tags https://github.com/afasolino28/ProjectProvaNew.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722623778
git clone --depth 1 --no-tags https://github.com/alwinshaju08/RISCV_waterlevel_indicator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722657085
git clone --depth 1 --no-tags https://github.com/rodrigo-olaya/mipsCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722763036
git clone --depth 1 --no-tags https://github.com/PoojaR07/pes_lifo_buffer_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723067589
git clone --depth 1 --no-tags https://github.com/Danruh/mandelbrot-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723542380
git clone --depth 1 --no-tags https://github.com/ascend221b/FPGA-LCD1602-Drive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723560814
git clone --depth 1 --no-tags https://github.com/AnthonyTannous02/Digital-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721191319
git clone --depth 1 --no-tags https://github.com/srs228/Proyecto-Digitales-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720963770
git clone --depth 1 --no-tags https://github.com/MarkEScheidker/hardware_audio_convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717528851
git clone --depth 1 --no-tags https://github.com/shoaibahmed1085/trial_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722930701
git clone --depth 1 --no-tags https://github.com/NethmiJayasinghe/32bit-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722295331
git clone --depth 1 --no-tags https://github.com/qkramos2/Trojan-Detection-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720604308
git clone --depth 1 --no-tags https://github.com/TomGoh/ESE5700-Fall23-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716668241
git clone --depth 1 --no-tags https://github.com/GamingProphs/ClueGameRepository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720170416
git clone --depth 1 --no-tags https://github.com/vbilla17/EE354-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716254012
git clone --depth 1 --no-tags https://github.com/galibhaidar/RISC-V-Design-single-threaded-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716791747
git clone --depth 1 --no-tags https://github.com/lukehmcc/EC311-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719688896
git clone --depth 1 --no-tags https://github.com/ShiHonghao-SYSU/rs_parallel_encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721609260
git clone --depth 1 --no-tags https://github.com/jbe5115/CMPE670-Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718912812
git clone --depth 1 --no-tags https://github.com/karthik5102001/Internship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716563473
git clone --depth 1 --no-tags https://github.com/reaahuja/Mathrix-Mornings.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720818765
git clone --depth 1 --no-tags https://github.com/CHEN-Xinsheng/Generals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720954812
git clone --depth 1 --no-tags https://github.com/widlarizer/vexbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718543880
git clone --depth 1 --no-tags https://github.com/arappa/ECEN-350-Computer-Architecture-and-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718346990
git clone --depth 1 --no-tags https://github.com/ChenGongfu/zynq_exp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722550332
git clone --depth 1 --no-tags https://github.com/LunaraFreitas/sprint10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717266402
git clone --depth 1 --no-tags https://github.com/t-c-b/vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717239455
git clone --depth 1 --no-tags https://github.com/amendoz1/fuckthelab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717398581
git clone --depth 1 --no-tags https://github.com/Panda-Huiwen/game_snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717652836
git clone --depth 1 --no-tags https://github.com/sirlipski/ELEC374.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717870726
git clone --depth 1 --no-tags https://github.com/Vladmg1101/Digital-Integrated-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717902012
git clone --depth 1 --no-tags https://github.com/syedasanafatima/my_project_cadence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718039864
git clone --depth 1 --no-tags https://github.com/Soujanyasalonkar/design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718510014
git clone --depth 1 --no-tags https://github.com/GavinITP/pong-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718501530
git clone --depth 1 --no-tags https://github.com/kaw324/ece128_lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718759852
git clone --depth 1 --no-tags https://github.com/shaoyuanyu/verilogHomework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/717762467
git clone --depth 1 --no-tags https://github.com/Yifanzhou-0713/16bit_FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719428714
git clone --depth 1 --no-tags https://github.com/JungSungYeob/2023-1_Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719037251
git clone --depth 1 --no-tags https://github.com/ivzap/Armv8-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719227158
git clone --depth 1 --no-tags https://github.com/danielfufu/SoC-LAB4-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719622661
git clone --depth 1 --no-tags https://github.com/iamankithkumar/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/719690399
git clone --depth 1 --no-tags https://github.com/Dyumnin-Interns/interfaces-Dhruv6730.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/718261276
git clone --depth 1 --no-tags https://github.com/adjjb/chen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/716822461
git clone --depth 1 --no-tags https://github.com/Vinodkumar8318/4-Bit-RCA-Tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722921359
git clone --depth 1 --no-tags https://github.com/yagnavivek/32-bit-adder-sub_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723011432
git clone --depth 1 --no-tags https://github.com/Aatish-Om/pes_1_4_demux_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723115416
git clone --depth 1 --no-tags https://github.com/Anirudh-Ravi123/Elevator_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723083178
git clone --depth 1 --no-tags https://github.com/benedict04/decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722403482
git clone --depth 1 --no-tags https://github.com/Spoorthi102003/pes_plant_watering.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723002568
git clone --depth 1 --no-tags https://github.com/aishwarya-2511/pes_sync_fifo_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/720628903
git clone --depth 1 --no-tags https://github.com/VirgoLeo1723/Thesis_Workspace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723241212
git clone --depth 1 --no-tags https://github.com/AdrikaMohanty/pipeline_mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723037507
git clone --depth 1 --no-tags https://github.com/RVNayan/Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/722995961
git clone --depth 1 --no-tags https://github.com/RodrigoLimaRFL/SSC-0108-Elevador-Pratica-Sist-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/721705109
