---
title: Superscalar RISC-V Processor
template: page
summary: EECS 470 Course Project
cv_pdf: pdf/Dhanvi_Bharadwaj_Resume.pdf
img: images/image.png
importance: 1
category: courses
related_publications:
---

Our team designed, implemented, and analyzed an N-way superscalar, out-of-order RISC-V processor. Our design includes a G-Share branch predictor, return address stack, instruction prefetching, variably-associative non-blocking caches, and a victim cache. Following the MIPS R10K architecture, we used a reorder buffer, and reservation station to achieve high instruction-level parallelism.

<div style="border: 1px solid #ccc; border-radius: 8px; overflow: hidden; box-shadow: 0 4px 12px rgba(0,0,0,0.1);">
  <iframe 
    src="/pdf/EECS_470_Final_Report.pdf#toolbar=0&navpanes=0&view=FitH  " 
    style="width: 100%; height: 1000px; border: none;" 
    title="EECS 470 Final Report"
  >
    Your browser does not support iframes. 
    <a href="/pdf/EECS_470_Final_Report.pdf" target="_blank">Download the PDF</a> instead.
  </iframe>
</div>
