

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Tue Apr 23 13:25:04 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Running_Loop     |        ?|        ?|   2 ~ 260|          -|          -|     ?|        no|
        | + Coef_Read_Loop  |      256|      256|         8|          -|          -|    32|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1205|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   99|    6263|   3136|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    680|    -|
|Register         |        -|    -|    3944|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   99|   10207|   5021|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   45|       9|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+------+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------+--------------------+---------+----+-----+------+-----+
    |control_s_axi_U         |control_s_axi       |        0|   0|  100|   168|    0|
    |gmem_m_axi_U            |gmem_m_axi          |        0|   0|  718|  1318|    0|
    |mul_32s_32s_32_2_1_U1   |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U2   |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U3   |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U4   |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U5   |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U6   |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U7   |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U8   |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U9   |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U10  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U11  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U12  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U13  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U14  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U15  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U16  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U17  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U18  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U19  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U20  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U21  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U22  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U23  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U24  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U25  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U26  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U27  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U28  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U29  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U30  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U31  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U32  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U33  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    +------------------------+--------------------+---------+----+-----+------+-----+
    |Total                   |                    |        0|  99| 6263|  3136|    0|
    +------------------------+--------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |accumulate_2_fu_1156_p2           |         +|   0|  0|  32|          32|          32|
    |add_ln39_fu_1260_p2               |         +|   0|  0|  14|           6|           2|
    |add_ln40_fu_1235_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln70_10_fu_814_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln70_11_fu_780_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln70_12_fu_818_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln70_13_fu_894_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln70_14_fu_1152_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln70_15_fu_1134_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln70_16_fu_1130_p2            |         +|   0|  0|  39|          32|          32|
    |add_ln70_17_fu_1138_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln70_18_fu_1106_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln70_19_fu_1072_p2            |         +|   0|  0|  39|          32|          32|
    |add_ln70_1_fu_664_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln70_20_fu_1110_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln70_21_fu_1143_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln70_22_fu_1039_p2            |         +|   0|  0|  39|          32|          32|
    |add_ln70_23_fu_994_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln70_24_fu_1043_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln70_25_fu_966_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln70_26_fu_927_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln70_27_fu_931_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln70_28_fu_970_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln70_29_fu_1048_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln70_2_fu_741_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln70_30_fu_1147_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln70_3_fu_732_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln70_4_fu_698_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln70_5_fu_736_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln70_6_fu_745_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln70_7_fu_885_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln70_8_fu_853_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln70_9_fu_889_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln70_fu_632_p2                |         +|   0|  0|  39|          32|          32|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state47                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1749                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op314_write_state46  |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_fu_1217_p2              |      icmp|   0|  0|  10|           6|           1|
    |ap_block_state46                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state55                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state56                  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op343_write_state46  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1205|        1108|        1099|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  245|         57|    1|         57|
    |ap_phi_mux_state_1233_phi_fu_405_p6    |    9|          2|   32|         64|
    |ap_phi_mux_state_1_phi_fu_318_p6       |    9|          2|   32|         64|
    |ap_phi_mux_tmp_data_V_4_phi_fu_393_p4  |    9|          2|   32|         64|
    |ap_phi_mux_tmp_dest_V_1_phi_fu_333_p4  |    9|          2|    1|          2|
    |ap_phi_mux_tmp_id_V_1_phi_fu_345_p4    |    9|          2|    1|          2|
    |ap_phi_mux_tmp_keep_V_1_phi_fu_381_p4  |    9|          2|    4|          8|
    |ap_phi_mux_tmp_last_V_1_phi_fu_304_p6  |    9|          2|    1|          2|
    |ap_phi_mux_tmp_strb_V_1_phi_fu_369_p4  |    9|          2|    4|          8|
    |ap_phi_mux_tmp_user_V_1_phi_fu_357_p4  |    9|          2|    1|          2|
    |ap_sig_allocacmp_tmp_out_data_V_4      |    9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_out_dest_V_4      |    9|          2|    1|          2|
    |ap_sig_allocacmp_tmp_out_id_V_4        |    9|          2|    1|          2|
    |ap_sig_allocacmp_tmp_out_keep_V_4      |    9|          2|    4|          8|
    |ap_sig_allocacmp_tmp_out_strb_V_4      |    9|          2|    4|          8|
    |ap_sig_allocacmp_tmp_out_user_V_4      |    9|          2|    1|          2|
    |gmem_blk_n_AR                          |    9|          2|    1|          2|
    |gmem_blk_n_AW                          |    9|          2|    1|          2|
    |gmem_blk_n_B                           |    9|          2|    1|          2|
    |gmem_blk_n_R                           |    9|          2|    1|          2|
    |gmem_blk_n_W                           |    9|          2|    1|          2|
    |grp_load_fu_451_p1                     |   14|          3|   32|         96|
    |grp_load_fu_455_p1                     |   14|          3|    4|         12|
    |grp_load_fu_459_p1                     |   14|          3|    4|         12|
    |grp_load_fu_463_p1                     |   14|          3|    1|          3|
    |grp_load_fu_467_p1                     |   14|          3|    1|          3|
    |grp_load_fu_471_p1                     |   14|          3|    1|          3|
    |input_r_TDATA_blk_n                    |    9|          2|    1|          2|
    |j_reg_416                              |    9|          2|    6|         12|
    |output_r_TDATA_blk_n                   |    9|          2|    1|          2|
    |output_r_TDATA_int_regslice            |   14|          3|   32|         96|
    |output_r_TDEST_int_regslice            |   14|          3|    1|          3|
    |output_r_TID_int_regslice              |   14|          3|    1|          3|
    |output_r_TKEEP_int_regslice            |   14|          3|    4|         12|
    |output_r_TLAST_int_regslice            |   14|          3|    1|          3|
    |output_r_TSTRB_int_regslice            |   14|          3|    4|         12|
    |output_r_TUSER_int_regslice            |   14|          3|    1|          3|
    |state_1233_reg_401                     |   14|          3|   32|         96|
    |state_1_reg_314                        |    9|          2|   32|         64|
    |state_fu_218                           |    9|          2|   32|         64|
    |tmp_last_V_1_reg_301                   |   14|          3|    1|          3|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  680|        152|  349|        873|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |accumulate_reg_1826                |  32|   0|   32|          0|
    |add_ln39_reg_1860                  |   6|   0|    6|          0|
    |add_ln70_11_reg_1575               |  32|   0|   32|          0|
    |add_ln70_12_reg_1601               |  32|   0|   32|          0|
    |add_ln70_13_reg_1659               |  32|   0|   32|          0|
    |add_ln70_16_reg_1831               |  32|   0|   32|          0|
    |add_ln70_17_reg_1836               |  32|   0|   32|          0|
    |add_ln70_19_reg_1785               |  32|   0|   32|          0|
    |add_ln70_1_reg_1497                |  32|   0|   32|          0|
    |add_ln70_20_reg_1811               |  32|   0|   32|          0|
    |add_ln70_23_reg_1733               |  32|   0|   32|          0|
    |add_ln70_27_reg_1686               |  32|   0|   32|          0|
    |add_ln70_28_reg_1712               |  32|   0|   32|          0|
    |add_ln70_29_reg_1759               |  32|   0|   32|          0|
    |add_ln70_30_reg_1841               |  32|   0|   32|          0|
    |add_ln70_4_reg_1518                |  32|   0|   32|          0|
    |add_ln70_5_reg_1544                |  32|   0|   32|          0|
    |add_ln70_6_reg_1559                |  32|   0|   32|          0|
    |add_ln70_8_reg_1632                |  32|   0|   32|          0|
    |add_ln70_reg_1470                  |  32|   0|   32|          0|
    |ap_CS_fsm                          |  56|   0|   56|          0|
    |coefs_read_reg_1315                |  64|   0|   64|          0|
    |gmem_addr_1_reg_1854               |  64|   0|   64|          0|
    |gmem_addr_read_4_reg_1412          |  32|   0|   32|          0|
    |gmem_addr_reg_1320                 |  64|   0|   64|          0|
    |j_reg_416                          |   6|   0|    6|          0|
    |mul_ln67_10_reg_1691               |  32|   0|   32|          0|
    |mul_ln67_11_reg_1681               |  32|   0|   32|          0|
    |mul_ln67_12_reg_1670               |  32|   0|   32|          0|
    |mul_ln67_13_reg_1654               |  32|   0|   32|          0|
    |mul_ln67_14_reg_1643               |  32|   0|   32|          0|
    |mul_ln67_15_reg_1627               |  32|   0|   32|          0|
    |mul_ln67_16_reg_1606               |  32|   0|   32|          0|
    |mul_ln67_17_reg_1611               |  32|   0|   32|          0|
    |mul_ln67_18_reg_1580               |  32|   0|   32|          0|
    |mul_ln67_19_reg_1585               |  32|   0|   32|          0|
    |mul_ln67_1_reg_1806                |  32|   0|   32|          0|
    |mul_ln67_20_reg_1549               |  32|   0|   32|          0|
    |mul_ln67_21_reg_1554               |  32|   0|   32|          0|
    |mul_ln67_22_reg_1523               |  32|   0|   32|          0|
    |mul_ln67_23_reg_1528               |  32|   0|   32|          0|
    |mul_ln67_24_reg_1502               |  32|   0|   32|          0|
    |mul_ln67_25_reg_1492               |  32|   0|   32|          0|
    |mul_ln67_26_reg_1481               |  32|   0|   32|          0|
    |mul_ln67_27_reg_1465               |  32|   0|   32|          0|
    |mul_ln67_28_reg_1444               |  32|   0|   32|          0|
    |mul_ln67_29_reg_1449               |  32|   0|   32|          0|
    |mul_ln67_2_reg_1801                |  32|   0|   32|          0|
    |mul_ln67_30_reg_1454               |  32|   0|   32|          0|
    |mul_ln67_3_reg_1780                |  32|   0|   32|          0|
    |mul_ln67_4_reg_1770                |  32|   0|   32|          0|
    |mul_ln67_5_reg_1775                |  32|   0|   32|          0|
    |mul_ln67_6_reg_1738                |  32|   0|   32|          0|
    |mul_ln67_7_reg_1728                |  32|   0|   32|          0|
    |mul_ln67_8_reg_1723                |  32|   0|   32|          0|
    |mul_ln67_9_reg_1707                |  32|   0|   32|          0|
    |mul_ln67_reg_1821                  |  32|   0|   32|          0|
    |mul_ln70_reg_1407                  |  32|   0|   32|          0|
    |p_4_0_0_0108_phi_reg_438           |   1|   0|    1|          0|
    |reg_483                            |  32|   0|   32|          0|
    |reg_487                            |  32|   0|   32|          0|
    |reg_491                            |  32|   0|   32|          0|
    |signal_shift_reg_0                 |  32|   0|   32|          0|
    |signal_shift_reg_1                 |  32|   0|   32|          0|
    |signal_shift_reg_10                |  32|   0|   32|          0|
    |signal_shift_reg_11                |  32|   0|   32|          0|
    |signal_shift_reg_11_load_reg_1533  |  32|   0|   32|          0|
    |signal_shift_reg_12                |  32|   0|   32|          0|
    |signal_shift_reg_13                |  32|   0|   32|          0|
    |signal_shift_reg_13_load_reg_1564  |  32|   0|   32|          0|
    |signal_shift_reg_14                |  32|   0|   32|          0|
    |signal_shift_reg_15                |  32|   0|   32|          0|
    |signal_shift_reg_15_load_reg_1590  |  32|   0|   32|          0|
    |signal_shift_reg_16                |  32|   0|   32|          0|
    |signal_shift_reg_17                |  32|   0|   32|          0|
    |signal_shift_reg_17_load_reg_1616  |  32|   0|   32|          0|
    |signal_shift_reg_18                |  32|   0|   32|          0|
    |signal_shift_reg_18_load_reg_1637  |  32|   0|   32|          0|
    |signal_shift_reg_19                |  32|   0|   32|          0|
    |signal_shift_reg_19_load_reg_1648  |  32|   0|   32|          0|
    |signal_shift_reg_2                 |  32|   0|   32|          0|
    |signal_shift_reg_20                |  32|   0|   32|          0|
    |signal_shift_reg_20_load_reg_1664  |  32|   0|   32|          0|
    |signal_shift_reg_21                |  32|   0|   32|          0|
    |signal_shift_reg_21_load_reg_1675  |  32|   0|   32|          0|
    |signal_shift_reg_22                |  32|   0|   32|          0|
    |signal_shift_reg_23                |  32|   0|   32|          0|
    |signal_shift_reg_23_load_reg_1696  |  32|   0|   32|          0|
    |signal_shift_reg_24                |  32|   0|   32|          0|
    |signal_shift_reg_24_load_reg_1717  |  32|   0|   32|          0|
    |signal_shift_reg_25                |  32|   0|   32|          0|
    |signal_shift_reg_26                |  32|   0|   32|          0|
    |signal_shift_reg_27                |  32|   0|   32|          0|
    |signal_shift_reg_27_load_reg_1743  |  32|   0|   32|          0|
    |signal_shift_reg_28                |  32|   0|   32|          0|
    |signal_shift_reg_28_load_reg_1764  |  32|   0|   32|          0|
    |signal_shift_reg_29                |  32|   0|   32|          0|
    |signal_shift_reg_3                 |  32|   0|   32|          0|
    |signal_shift_reg_30                |  32|   0|   32|          0|
    |signal_shift_reg_30_load_reg_1790  |  32|   0|   32|          0|
    |signal_shift_reg_31                |  32|   0|   32|          0|
    |signal_shift_reg_3_load_reg_1417   |  32|   0|   32|          0|
    |signal_shift_reg_4                 |  32|   0|   32|          0|
    |signal_shift_reg_4_load_reg_1438   |  32|   0|   32|          0|
    |signal_shift_reg_5                 |  32|   0|   32|          0|
    |signal_shift_reg_5_load_reg_1459   |  32|   0|   32|          0|
    |signal_shift_reg_6                 |  32|   0|   32|          0|
    |signal_shift_reg_6_load_reg_1475   |  32|   0|   32|          0|
    |signal_shift_reg_7                 |  32|   0|   32|          0|
    |signal_shift_reg_7_load_reg_1486   |  32|   0|   32|          0|
    |signal_shift_reg_8                 |  32|   0|   32|          0|
    |signal_shift_reg_9                 |  32|   0|   32|          0|
    |signal_shift_reg_9_load_reg_1507   |  32|   0|   32|          0|
    |state_1233_reg_401                 |  32|   0|   32|          0|
    |state_1_reg_314                    |  32|   0|   32|          0|
    |state_2_reg_1356                   |  32|   0|   32|          0|
    |state_fu_218                       |  32|   0|   32|          0|
    |tmp_data_V_1_reg_427               |  32|   0|   32|          0|
    |tmp_data_V_4_reg_389               |  32|   0|   32|          0|
    |tmp_data_V_reg_1360                |  32|   0|   32|          0|
    |tmp_dest_V_1_reg_329               |   1|   0|    1|          0|
    |tmp_dest_V_reg_1400                |   1|   0|    1|          0|
    |tmp_id_V_1_reg_341                 |   1|   0|    1|          0|
    |tmp_id_V_reg_1393                  |   1|   0|    1|          0|
    |tmp_keep_V_1_reg_377               |   4|   0|    4|          0|
    |tmp_keep_V_reg_1367                |   4|   0|    4|          0|
    |tmp_last_V_1_reg_301               |   1|   0|    1|          0|
    |tmp_last_V_2_reg_1388              |   1|   0|    1|          0|
    |tmp_out_data_V_fu_194              |  32|   0|   32|          0|
    |tmp_out_dest_V_fu_214              |   1|   0|    1|          0|
    |tmp_out_id_V_fu_210                |   1|   0|    1|          0|
    |tmp_out_keep_V_fu_198              |   4|   0|    4|          0|
    |tmp_out_strb_V_fu_202              |   4|   0|    4|          0|
    |tmp_out_user_V_fu_206              |   1|   0|    1|          0|
    |tmp_strb_V_1_reg_365               |   4|   0|    4|          0|
    |tmp_strb_V_reg_1374                |   4|   0|    4|          0|
    |tmp_user_V_1_reg_353               |   1|   0|    1|          0|
    |tmp_user_V_reg_1381                |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |3944|   0| 3944|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|            control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|               gmem|       pointer|
|output_r_TDATA         |  out|   32|          axis|  output_r_V_data_V|       pointer|
|output_r_TVALID        |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TREADY        |   in|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TDEST         |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TKEEP         |  out|    4|          axis|  output_r_V_keep_V|       pointer|
|output_r_TSTRB         |  out|    4|          axis|  output_r_V_strb_V|       pointer|
|output_r_TUSER         |  out|    1|          axis|  output_r_V_user_V|       pointer|
|output_r_TLAST         |  out|    1|          axis|  output_r_V_last_V|       pointer|
|output_r_TID           |  out|    1|          axis|    output_r_V_id_V|       pointer|
|input_r_TDATA          |   in|   32|          axis|   input_r_V_data_V|       pointer|
|input_r_TVALID         |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TREADY         |  out|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TDEST          |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TKEEP          |   in|    4|          axis|   input_r_V_keep_V|       pointer|
|input_r_TSTRB          |   in|    4|          axis|   input_r_V_strb_V|       pointer|
|input_r_TUSER          |   in|    1|          axis|   input_r_V_user_V|       pointer|
|input_r_TLAST          |   in|    1|          axis|   input_r_V_last_V|       pointer|
|input_r_TID            |   in|    1|          axis|     input_r_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+-------------------+--------------+

