
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.204467                       # Number of seconds simulated
sim_ticks                                204467034500                       # Number of ticks simulated
final_tick                               204467034500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  45996                       # Simulator instruction rate (inst/s)
host_op_rate                                    83842                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               94046022                       # Simulator tick rate (ticks/s)
host_mem_usage                                2213296                       # Number of bytes of host memory used
host_seconds                                  2174.12                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     182283315                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             29760                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             72064                       # Number of bytes read from this memory
system.physmem.bytes_read::total               101824                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        29760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           29760                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                465                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1126                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1591                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               145549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               352448                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  497997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          145549                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             145549                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              145549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              352448                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 497997                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1361.877747                       # Cycle average of tags in use
system.l2.total_refs                           315058                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1447                       # Sample count of references to valid blocks.
system.l2.avg_refs                         217.731859                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           694.155758                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             453.620412                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             214.101577                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.042368                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.027687                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.013068                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.083122                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                32297                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               141089                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  173386                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           144906                       # number of Writeback hits
system.l2.Writeback_hits::total                144906                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               3918                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3918                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 32297                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                145007                       # number of demand (read+write) hits
system.l2.demand_hits::total                   177304                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                32297                       # number of overall hits
system.l2.overall_hits::cpu.data               145007                       # number of overall hits
system.l2.overall_hits::total                  177304                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                465                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                218                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   683                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              908                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 908                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 465                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1126                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1591                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                465                       # number of overall misses
system.l2.overall_misses::cpu.data               1126                       # number of overall misses
system.l2.overall_misses::total                  1591                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     24573500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     11517500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        36091000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     47533000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      47533000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      24573500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      59050500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         83624000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     24573500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     59050500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        83624000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            32762                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           141307                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              174069                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       144906                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            144906                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           4826                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4826                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             32762                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            146133                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               178895                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            32762                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           146133                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              178895                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.014193                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.001543                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.003924                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.188148                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.188148                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.014193                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.007705                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.008893                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.014193                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.007705                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.008893                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52846.236559                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52832.568807                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52841.874085                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52349.118943                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52349.118943                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52846.236559                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52442.717584                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52560.653677                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52846.236559                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52442.717584                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52560.653677                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           465                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           218                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              683                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            908                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1591                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1591                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     18889500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      8843000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     27732500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     36408000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     36408000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     18889500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     45251000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     64140500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     18889500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     45251000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     64140500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.014193                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.001543                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.003924                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.188148                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.188148                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.014193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.008893                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.014193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.008893                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40622.580645                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40564.220183                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40603.953148                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40096.916300                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40096.916300                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40622.580645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40187.388988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40314.582024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40622.580645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40187.388988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40314.582024                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                23687941                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23687941                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            142904                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14555701                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13836166                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.056679                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                  584                       # Number of system calls
system.cpu.numCycles                        408934070                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           18183396                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100318873                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    23687941                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13836166                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      99985760                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  285810                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              289338227                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  17498451                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   289                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          407650288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.448097                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.820691                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                311859030     76.50%     76.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  8915485      2.19%     78.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 86875773     21.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            407650288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.057926                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.245318                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 97738349                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             214000256                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  63605814                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              32162964                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 142905                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              182622238                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 142905                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                115982762                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               145967184                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5300                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  54165388                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              91386749                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              182530989                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               58895846                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                    75                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           214021869                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             448555454                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        448470676                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             84778                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             213746985                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   274879                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                586                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            586                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 111197235                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             20089168                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10336935                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 1                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  182402258                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 599                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 182386738                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             15971                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           75560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       128173                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             14                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     407650288                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.447410                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.525666                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           231192973     56.71%     56.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           170527892     41.83%     98.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5929423      1.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       407650288                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                16578584     99.96%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  6210      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             65044      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             151869552     83.27%     83.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     83.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               26059      0.01%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20089151     11.01%     94.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10336932      5.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              182386738                       # Type of FU issued
system.cpu.iq.rate                           0.446005                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    16584794                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.090932                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          788950024                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         182444234                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    182251475                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               74504                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              34183                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        34111                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              198866131                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   40357                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            11346                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        40161                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1938                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 142905                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 8991307                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               3526452                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           182402857                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3123                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              20089168                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             10336935                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                586                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                1021377                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         136929                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         5975                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               142904                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             182285688                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              20049111                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            101049                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     30384230                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 23684781                       # Number of branches executed
system.cpu.iew.exec_stores                   10335119                       # Number of stores executed
system.cpu.iew.exec_rate                     0.445758                       # Inst execution rate
system.cpu.iew.wb_sent                      182285590                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     182285586                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  41305883                       # num instructions producing a value
system.cpu.iew.wb_consumers                  42031402                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.445758                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.982739                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          119540                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             585                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            142904                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    407507383                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.447313                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.527935                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    231640512     56.84%     56.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    169450427     41.58%     98.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6416444      1.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    407507383                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              182283315                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       30384004                       # Number of memory references committed
system.cpu.commit.loads                      20049007                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   23684781                       # Number of branches committed
system.cpu.commit.fp_insts                      34057                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 182188835                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               6416444                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    583493794                       # The number of ROB reads
system.cpu.rob.rob_writes                   364948617                       # The number of ROB writes
system.cpu.timesIdled                          166685                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1283782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     182283315                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               4.089341                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.089341                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.244538                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.244538                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                357971243                       # number of integer regfile reads
system.cpu.int_regfile_writes               213726170                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     53803                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    23679                       # number of floating regfile writes
system.cpu.misc_regfile_reads                89914151                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  32394                       # number of replacements
system.cpu.icache.tagsinuse                361.499395                       # Cycle average of tags in use
system.cpu.icache.total_refs                 17465629                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  32762                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 533.106312                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     361.499395                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.706054                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.706054                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     17465629                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17465629                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      17465629                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17465629                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     17465629                       # number of overall hits
system.cpu.icache.overall_hits::total        17465629                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        32822                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         32822                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        32822                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          32822                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        32822                       # number of overall misses
system.cpu.icache.overall_misses::total         32822                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    446628500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    446628500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    446628500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    446628500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    446628500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    446628500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     17498451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17498451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     17498451                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17498451                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     17498451                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17498451                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001876                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001876                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001876                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001876                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001876                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001876                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13607.595515                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13607.595515                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13607.595515                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13607.595515                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13607.595515                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13607.595515                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           60                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           60                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           60                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        32762                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32762                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        32762                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32762                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        32762                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32762                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    380308500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    380308500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    380308500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    380308500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    380308500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    380308500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001872                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001872                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001872                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001872                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001872                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001872                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11608.219889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11608.219889                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11608.219889                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11608.219889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11608.219889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11608.219889                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 145621                       # number of replacements
system.cpu.dcache.tagsinuse                505.263345                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 30226513                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 146133                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 206.842486                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle            11009064000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     505.263345                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.986842                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.986842                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     19896342                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19896342                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10330171                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10330171                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      30226513                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30226513                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     30226513                       # number of overall hits
system.cpu.dcache.overall_hits::total        30226513                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       141419                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        141419                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4826                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       146245                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         146245                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       146245                       # number of overall misses
system.cpu.dcache.overall_misses::total        146245                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1848165500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1848165500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    101191000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    101191000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1949356500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1949356500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1949356500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1949356500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20037761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20037761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10334997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10334997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     30372758                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     30372758                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     30372758                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     30372758                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007058                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007058                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000467                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000467                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004815                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004815                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004815                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004815                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13068.721318                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13068.721318                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 20967.882304                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20967.882304                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13329.389039                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13329.389039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13329.389039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13329.389039                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       144906                       # number of writebacks
system.cpu.dcache.writebacks::total            144906                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          112                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          112                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          112                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       141307                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       141307                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         4826                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4826                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       146133                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       146133                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       146133                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       146133                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1563717000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1563717000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     91539000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     91539000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1655256000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1655256000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1655256000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1655256000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007052                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007052                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000467                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000467                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004811                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004811                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004811                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004811                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11066.097221                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11066.097221                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 18967.882304                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18967.882304                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11327.051385                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11327.051385                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11327.051385                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11327.051385                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
