0.6
2017.2
Jun 15 2017
18:52:51
C:/brevado/Lab4_finaldraft/Lab4_finaldraft.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sim_1/new/adder_tb.v,1520378384,verilog,,,,adder_tb,,,,,,,,
C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/CLA_4bit.v,1520377495,verilog,,,,CLA_4bit,,,,,,,,
C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/CLA_gen.v,1520377804,verilog,,,,CLA_gen,,,,,,,,
C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/Half_Adders.v,1520377936,verilog,,,,Half_Adders,,,,,,,,
C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/half_adder.v,1520377865,verilog,,,,half_adder,,,,,,,,
C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/inferred_adder.v,1520377566,verilog,,,,inferred_adder,,,,,,,,
C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/sums.v,1520377712,verilog,,,,sums,,,,,,,,
