/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os) */

(* top =  1  *)
(* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:9.1-51.10" *)
module helloworldfpga(W, X, Y, Z, a, b, c, d, e, f, g);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:35.5-35.6" *)
  wire A;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:35.8-35.9" *)
  wire B;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:35.11-35.12" *)
  wire C;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:35.14-35.15" *)
  wire D;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:11.8-11.9" *)
  input W;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:12.8-12.9" *)
  input X;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:13.8-13.9" *)
  input Y;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:14.8-14.9" *)
  input Z;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:15.13-15.14" *)
  output a;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:16.13-16.14" *)
  output b;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:17.13-17.14" *)
  output c;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:18.13-18.14" *)
  output d;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:19.13-19.14" *)
  output e;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:20.13-20.14" *)
  output f;
  (* src = "/storage/emulated/0/github/vaman/sevenseg/codes/input/sevenseg_ip.v:21.13-21.14" *)
  output g;
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X28Y3"),
    .IO_PAD("56"),
    .IO_TYPE("BIDIR")
  ) _07_ (
    .P(W),
    .Q(A)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X4Y32"),
    .IO_PAD("23"),
    .IO_TYPE("BIDIR")
  ) _08_ (
    .P(X),
    .Q(B)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X20Y32"),
    .IO_PAD("33"),
    .IO_TYPE("BIDIR")
  ) _09_ (
    .P(Y),
    .Q(C)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X10Y32"),
    .IO_PAD("27"),
    .IO_TYPE("BIDIR")
  ) _10_ (
    .P(Z),
    .Q(D)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _11_ (
    .A(_00_),
    .P(a)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _12_ (
    .A(_01_),
    .P(b)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _13_ (
    .A(_02_),
    .P(c)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X18Y3"),
    .IO_PAD("63"),
    .IO_TYPE("BIDIR")
  ) _14_ (
    .A(_03_),
    .P(d)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X20Y3"),
    .IO_PAD("61"),
    .IO_TYPE("BIDIR")
  ) _15_ (
    .A(_04_),
    .P(e)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X24Y3"),
    .IO_PAD("59"),
    .IO_TYPE("BIDIR")
  ) _16_ (
    .A(_05_),
    .P(f)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X26Y3"),
    .IO_PAD("57"),
    .IO_TYPE("BIDIR")
  ) _17_ (
    .A(_06_),
    .P(g)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)"),
    .INIT(16'h0006)
  ) a_LUT4_O (
    .I0(A),
    .I1(C),
    .I2(B),
    .I3(D),
    .O(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)"),
    .INIT(16'h0028)
  ) b_LUT4_O (
    .I0(C),
    .I1(A),
    .I2(B),
    .I3(D),
    .O(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)"),
    .INIT(16'h0002)
  ) c_LUT4_O (
    .I0(B),
    .I1(A),
    .I2(C),
    .I3(D),
    .O(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*I2*~I3)"),
    .INIT(16'h0086)
  ) d_LUT4_O (
    .I0(A),
    .I1(C),
    .I2(B),
    .I3(D),
    .O(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)"),
    .INIT(16'h02ae)
  ) e_LUT4_O (
    .I0(A),
    .I1(C),
    .I2(B),
    .I3(D),
    .O(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h4054)
  ) f_LUT4_O (
    .I0(D),
    .I1(A),
    .I2(B),
    .I3(C),
    .O(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0901)
  ) g_LUT4_O (
    .I0(C),
    .I1(B),
    .I2(D),
    .I3(A),
    .O(_06_)
  );
endmodule
