# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 19 \
    name input_AX_ALGdedo0_data_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGdedo0} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGdedo0_TDATA { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGdedo0_data_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 20 \
    name input_AX_ALGdedo0_keep_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGdedo0} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGdedo0_TKEEP { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGdedo0_keep_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 21 \
    name input_AX_ALGdedo0_strb_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGdedo0} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGdedo0_TSTRB { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGdedo0_strb_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 22 \
    name input_AX_ALGdedo0_user_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGdedo0} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGdedo0_TUSER { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGdedo0_user_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 23 \
    name input_AX_ALGdedo0_last_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGdedo0} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGdedo0_TLAST { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGdedo0_last_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 24 \
    name input_AX_ALGdedo0_id_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGdedo0} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGdedo0_TID { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGdedo0_id_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 25 \
    name input_AX_ALGdedo0_dest_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGdedo0} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGdedo0_TVALID { I 1 bit } input_AX_ALGdedo0_TREADY { O 1 bit } input_AX_ALGdedo0_TDEST { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGdedo0_dest_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 26 \
    name input_AX_ALGpalma0_data_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGpalma0} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGpalma0_TDATA { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGpalma0_data_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 27 \
    name input_AX_ALGpalma0_keep_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGpalma0} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGpalma0_TKEEP { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGpalma0_keep_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 28 \
    name input_AX_ALGpalma0_strb_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGpalma0} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGpalma0_TSTRB { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGpalma0_strb_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 29 \
    name input_AX_ALGpalma0_user_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGpalma0} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGpalma0_TUSER { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGpalma0_user_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 30 \
    name input_AX_ALGpalma0_last_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGpalma0} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGpalma0_TLAST { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGpalma0_last_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 31 \
    name input_AX_ALGpalma0_id_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGpalma0} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGpalma0_TID { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGpalma0_id_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 32 \
    name input_AX_ALGpalma0_dest_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGpalma0} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGpalma0_TVALID { I 1 bit } input_AX_ALGpalma0_TREADY { O 1 bit } input_AX_ALGpalma0_TDEST { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGpalma0_dest_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 33 \
    name input_AX_ALGdedo1_data_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGdedo1} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGdedo1_TDATA { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGdedo1_data_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 34 \
    name input_AX_ALGdedo1_keep_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGdedo1} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGdedo1_TKEEP { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGdedo1_keep_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 35 \
    name input_AX_ALGdedo1_strb_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGdedo1} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGdedo1_TSTRB { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGdedo1_strb_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 36 \
    name input_AX_ALGdedo1_user_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGdedo1} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGdedo1_TUSER { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGdedo1_user_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 37 \
    name input_AX_ALGdedo1_last_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGdedo1} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGdedo1_TLAST { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGdedo1_last_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 38 \
    name input_AX_ALGdedo1_id_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGdedo1} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGdedo1_TID { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGdedo1_id_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 39 \
    name input_AX_ALGdedo1_dest_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGdedo1} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGdedo1_TVALID { I 1 bit } input_AX_ALGdedo1_TREADY { O 1 bit } input_AX_ALGdedo1_TDEST { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGdedo1_dest_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 40 \
    name input_AX_ALGpalma1_data_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGpalma1} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGpalma1_TDATA { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGpalma1_data_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 41 \
    name input_AX_ALGpalma1_keep_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGpalma1} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGpalma1_TKEEP { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGpalma1_keep_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 42 \
    name input_AX_ALGpalma1_strb_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGpalma1} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGpalma1_TSTRB { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGpalma1_strb_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 43 \
    name input_AX_ALGpalma1_user_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGpalma1} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGpalma1_TUSER { I 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGpalma1_user_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 44 \
    name input_AX_ALGpalma1_last_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGpalma1} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGpalma1_TLAST { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGpalma1_last_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 45 \
    name input_AX_ALGpalma1_id_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGpalma1} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGpalma1_TID { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGpalma1_id_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 46 \
    name input_AX_ALGpalma1_dest_V \
    reset_level 0 \
    sync_rst true \
    corename {input_AX_ALGpalma1} \
    metadata {  } \
    op interface \
    ports { input_AX_ALGpalma1_TVALID { I 1 bit } input_AX_ALGpalma1_TREADY { O 1 bit } input_AX_ALGpalma1_TDEST { I 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'input_AX_ALGpalma1_dest_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 47 \
    name output_AX_ALG_data_V \
    reset_level 0 \
    sync_rst true \
    corename {output_AX_ALG} \
    metadata {  } \
    op interface \
    ports { output_AX_ALG_TDATA { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_AX_ALG_data_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 48 \
    name output_AX_ALG_keep_V \
    reset_level 0 \
    sync_rst true \
    corename {output_AX_ALG} \
    metadata {  } \
    op interface \
    ports { output_AX_ALG_TKEEP { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_AX_ALG_keep_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 49 \
    name output_AX_ALG_strb_V \
    reset_level 0 \
    sync_rst true \
    corename {output_AX_ALG} \
    metadata {  } \
    op interface \
    ports { output_AX_ALG_TSTRB { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_AX_ALG_strb_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 50 \
    name output_AX_ALG_user_V \
    reset_level 0 \
    sync_rst true \
    corename {output_AX_ALG} \
    metadata {  } \
    op interface \
    ports { output_AX_ALG_TUSER { O 4 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_AX_ALG_user_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 51 \
    name output_AX_ALG_last_V \
    reset_level 0 \
    sync_rst true \
    corename {output_AX_ALG} \
    metadata {  } \
    op interface \
    ports { output_AX_ALG_TLAST { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_AX_ALG_last_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 52 \
    name output_AX_ALG_id_V \
    reset_level 0 \
    sync_rst true \
    corename {output_AX_ALG} \
    metadata {  } \
    op interface \
    ports { output_AX_ALG_TID { O 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_AX_ALG_id_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 53 \
    name output_AX_ALG_dest_V \
    reset_level 0 \
    sync_rst true \
    corename {output_AX_ALG} \
    metadata {  } \
    op interface \
    ports { output_AX_ALG_TVALID { O 1 bit } output_AX_ALG_TREADY { I 1 bit } output_AX_ALG_TDEST { O 5 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_AX_ALG_dest_V'"
}
}



# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -1 \
    name ${PortName} \
    reset_level 0 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst_n
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -2 \
    name ${PortName} \
    reset_level 0 \
    sync_rst true \
    corename apif_ap_rst_n \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


