$date
	Sun Oct 23 01:05:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#63014
b101 &
b101 %
1$
b101 !
1"
#63015
0"
#63018
b10000 &
b10000 %
#63022
b1000 &
b1000 %
#63026
b100 &
b100 %
#63030
b10 &
b10 %
#63034
b1 &
b1 %
1#
#63038
b0 &
0#
b0 %
0$
#1100060
b110 !
1"
#1100062
b110 &
b110 %
1$
#1100063
0"
#1100066
b11 &
b11 %
#1100070
b1010 &
b1010 %
#1100074
b101 &
b101 %
#1100078
b10000 &
b10000 %
#1100082
b1000 &
b1000 %
#1100086
b100 &
b100 %
#1100090
b10 &
b10 %
#1100094
b1 &
1#
b1 %
#1100098
b0 &
b0 %
0#
0$
#2027395
b1101 !
1"
#2027398
b1101 &
b1101 %
1$
#2027399
0"
#2027402
b101000 &
b101000 %
#2027406
b10100 &
b10100 %
#2027410
b1010 &
b1010 %
#2027414
b101 &
b101 %
#2027418
b10000 &
b10000 %
#2027422
b1000 &
b1000 %
#2027426
b100 &
b100 %
#2027430
b10 &
b10 %
#2027434
b1 &
b1 %
1#
#2027438
b0 &
0#
b0 %
0$
#4500012
